Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Thu May 18 12:12:18 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file stopwatch_top_timing_summary_routed.rpt -pb stopwatch_top_timing_summary_routed.pb -rpx stopwatch_top_timing_summary_routed.rpx -warn_on_violation
| Design       : stopwatch_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    15          
TIMING-18  Warning           Missing input or output delay  13          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (360)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (2)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (360)
--------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[11]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[12]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[13]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[14]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[15]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[16]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[17]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[18]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[19]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[20]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[21]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[22]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[23]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line33/nolabel_line33/ms_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.155        0.000                      0                   66        0.254        0.000                      0                   66        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.155        0.000                      0                   66        0.254        0.000                      0                   66        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.155ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.952ns (21.880%)  route 3.399ns (78.119%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.807     6.410    nolabel_line33/nolabel_line33/ms_reg_reg[3]
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  nolabel_line33/nolabel_line33/d0_next[3]_i_8/O
                         net (fo=2, routed)           0.800     7.335    nolabel_line33/nolabel_line33/d0_next[3]_i_8_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.459 f  nolabel_line33/nolabel_line33/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.575     8.033    nolabel_line33/nolabel_line33/ms_reg[0]_i_6_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.157 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.420     8.577    nolabel_line33/nolabel_line33/ms_reg[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.701 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.797     9.498    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.502    14.843    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[20]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDRE (Setup_fdre_C_R)       -0.429    14.653    nolabel_line33/nolabel_line33/ms_reg_reg[20]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.952ns (21.880%)  route 3.399ns (78.119%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.807     6.410    nolabel_line33/nolabel_line33/ms_reg_reg[3]
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  nolabel_line33/nolabel_line33/d0_next[3]_i_8/O
                         net (fo=2, routed)           0.800     7.335    nolabel_line33/nolabel_line33/d0_next[3]_i_8_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.459 f  nolabel_line33/nolabel_line33/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.575     8.033    nolabel_line33/nolabel_line33/ms_reg[0]_i_6_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.157 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.420     8.577    nolabel_line33/nolabel_line33/ms_reg[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.701 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.797     9.498    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.502    14.843    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[21]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDRE (Setup_fdre_C_R)       -0.429    14.653    nolabel_line33/nolabel_line33/ms_reg_reg[21]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.952ns (21.880%)  route 3.399ns (78.119%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.807     6.410    nolabel_line33/nolabel_line33/ms_reg_reg[3]
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  nolabel_line33/nolabel_line33/d0_next[3]_i_8/O
                         net (fo=2, routed)           0.800     7.335    nolabel_line33/nolabel_line33/d0_next[3]_i_8_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.459 f  nolabel_line33/nolabel_line33/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.575     8.033    nolabel_line33/nolabel_line33/ms_reg[0]_i_6_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.157 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.420     8.577    nolabel_line33/nolabel_line33/ms_reg[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.701 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.797     9.498    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.502    14.843    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[22]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDRE (Setup_fdre_C_R)       -0.429    14.653    nolabel_line33/nolabel_line33/ms_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.155ns  (required time - arrival time)
  Source:                 nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.351ns  (logic 0.952ns (21.880%)  route 3.399ns (78.119%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.807     6.410    nolabel_line33/nolabel_line33/ms_reg_reg[3]
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  nolabel_line33/nolabel_line33/d0_next[3]_i_8/O
                         net (fo=2, routed)           0.800     7.335    nolabel_line33/nolabel_line33/d0_next[3]_i_8_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.459 f  nolabel_line33/nolabel_line33/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.575     8.033    nolabel_line33/nolabel_line33/ms_reg[0]_i_6_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.157 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.420     8.577    nolabel_line33/nolabel_line33/ms_reg[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.701 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.797     9.498    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.502    14.843    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[23]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X63Y24         FDRE (Setup_fdre_C_R)       -0.429    14.653    nolabel_line33/nolabel_line33/ms_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         14.653    
                         arrival time                          -9.498    
  -------------------------------------------------------------------
                         slack                                  5.155    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 0.952ns (21.792%)  route 3.417ns (78.208%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.807     6.410    nolabel_line33/nolabel_line33/ms_reg_reg[3]
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  nolabel_line33/nolabel_line33/d0_next[3]_i_8/O
                         net (fo=2, routed)           0.800     7.335    nolabel_line33/nolabel_line33/d0_next[3]_i_8_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.459 f  nolabel_line33/nolabel_line33/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.575     8.033    nolabel_line33/nolabel_line33/ms_reg[0]_i_6_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.157 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.420     8.577    nolabel_line33/nolabel_line33/ms_reg[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.701 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.815     9.516    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[0]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y19         FDRE (Setup_fdre_C_R)       -0.429    14.683    nolabel_line33/nolabel_line33/ms_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 0.952ns (21.792%)  route 3.417ns (78.208%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.807     6.410    nolabel_line33/nolabel_line33/ms_reg_reg[3]
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  nolabel_line33/nolabel_line33/d0_next[3]_i_8/O
                         net (fo=2, routed)           0.800     7.335    nolabel_line33/nolabel_line33/d0_next[3]_i_8_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.459 f  nolabel_line33/nolabel_line33/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.575     8.033    nolabel_line33/nolabel_line33/ms_reg[0]_i_6_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.157 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.420     8.577    nolabel_line33/nolabel_line33/ms_reg[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.701 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.815     9.516    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[1]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y19         FDRE (Setup_fdre_C_R)       -0.429    14.683    nolabel_line33/nolabel_line33/ms_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 0.952ns (21.792%)  route 3.417ns (78.208%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.807     6.410    nolabel_line33/nolabel_line33/ms_reg_reg[3]
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  nolabel_line33/nolabel_line33/d0_next[3]_i_8/O
                         net (fo=2, routed)           0.800     7.335    nolabel_line33/nolabel_line33/d0_next[3]_i_8_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.459 f  nolabel_line33/nolabel_line33/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.575     8.033    nolabel_line33/nolabel_line33/ms_reg[0]_i_6_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.157 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.420     8.577    nolabel_line33/nolabel_line33/ms_reg[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.701 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.815     9.516    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[2]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y19         FDRE (Setup_fdre_C_R)       -0.429    14.683    nolabel_line33/nolabel_line33/ms_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.167ns  (required time - arrival time)
  Source:                 nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.369ns  (logic 0.952ns (21.792%)  route 3.417ns (78.208%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.807     6.410    nolabel_line33/nolabel_line33/ms_reg_reg[3]
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  nolabel_line33/nolabel_line33/d0_next[3]_i_8/O
                         net (fo=2, routed)           0.800     7.335    nolabel_line33/nolabel_line33/d0_next[3]_i_8_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.459 f  nolabel_line33/nolabel_line33/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.575     8.033    nolabel_line33/nolabel_line33/ms_reg[0]_i_6_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.157 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.420     8.577    nolabel_line33/nolabel_line33/ms_reg[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.701 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.815     9.516    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
                         clock pessimism              0.298    15.147    
                         clock uncertainty           -0.035    15.112    
    SLICE_X63Y19         FDRE (Setup_fdre_C_R)       -0.429    14.683    nolabel_line33/nolabel_line33/ms_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.683    
                         arrival time                          -9.516    
  -------------------------------------------------------------------
                         slack                                  5.167    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.952ns (22.518%)  route 3.276ns (77.482%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.807     6.410    nolabel_line33/nolabel_line33/ms_reg_reg[3]
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  nolabel_line33/nolabel_line33/d0_next[3]_i_8/O
                         net (fo=2, routed)           0.800     7.335    nolabel_line33/nolabel_line33/d0_next[3]_i_8_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.459 f  nolabel_line33/nolabel_line33/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.575     8.033    nolabel_line33/nolabel_line33/ms_reg[0]_i_6_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.157 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.420     8.577    nolabel_line33/nolabel_line33/ms_reg[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.701 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.674     9.375    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y20         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[4]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    nolabel_line33/nolabel_line33/ms_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.284    

Slack (MET) :             5.284ns  (required time - arrival time)
  Source:                 nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.228ns  (logic 0.952ns (22.518%)  route 3.276ns (77.482%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.626     5.147    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.807     6.410    nolabel_line33/nolabel_line33/ms_reg_reg[3]
    SLICE_X62Y19         LUT4 (Prop_lut4_I0_O)        0.124     6.534 r  nolabel_line33/nolabel_line33/d0_next[3]_i_8/O
                         net (fo=2, routed)           0.800     7.335    nolabel_line33/nolabel_line33/d0_next[3]_i_8_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.459 f  nolabel_line33/nolabel_line33/ms_reg[0]_i_6/O
                         net (fo=1, routed)           0.575     8.033    nolabel_line33/nolabel_line33/ms_reg[0]_i_6_n_0
    SLICE_X62Y22         LUT6 (Prop_lut6_I4_O)        0.124     8.157 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_3/O
                         net (fo=1, routed)           0.420     8.577    nolabel_line33/nolabel_line33/ms_reg[0]_i_3_n_0
    SLICE_X62Y23         LUT6 (Prop_lut6_I5_O)        0.124     8.701 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.674     9.375    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508    14.849    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y20         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X63Y20         FDRE (Setup_fdre_C_R)       -0.429    14.659    nolabel_line33/nolabel_line33/ms_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.375    
  -------------------------------------------------------------------
                         slack                                  5.284    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line33/nolabel_line32/clk_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line32/clk_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    nolabel_line33/nolabel_line32/CLK
    SLICE_X60Y20         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y20         FDRE (Prop_fdre_C_Q)         0.164     1.632 r  nolabel_line33/nolabel_line32/clk_reg_reg[14]/Q
                         net (fo=1, routed)           0.114     1.747    nolabel_line33/nolabel_line32/clk_reg_reg_n_0_[14]
    SLICE_X60Y20         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.857 r  nolabel_line33/nolabel_line32/clk_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.857    nolabel_line33/nolabel_line32/clk_reg_reg[12]_i_1_n_5
    SLICE_X60Y20         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    nolabel_line33/nolabel_line32/CLK
    SLICE_X60Y20         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[14]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X60Y20         FDRE (Hold_fdre_C_D)         0.134     1.602    nolabel_line33/nolabel_line32/clk_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line33/nolabel_line32/clk_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line32/clk_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.588     1.471    nolabel_line33/nolabel_line32/CLK
    SLICE_X60Y17         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  nolabel_line33/nolabel_line32/clk_reg_reg[2]/Q
                         net (fo=1, routed)           0.114     1.750    nolabel_line33/nolabel_line32/clk_reg_reg_n_0_[2]
    SLICE_X60Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.860 r  nolabel_line33/nolabel_line32/clk_reg_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.860    nolabel_line33/nolabel_line32/clk_reg_reg[0]_i_1_n_5
    SLICE_X60Y17         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     1.983    nolabel_line33/nolabel_line32/CLK
    SLICE_X60Y17         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[2]/C
                         clock pessimism             -0.512     1.471    
    SLICE_X60Y17         FDRE (Hold_fdre_C_D)         0.134     1.605    nolabel_line33/nolabel_line32/clk_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line33/nolabel_line32/clk_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line32/clk_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    nolabel_line33/nolabel_line32/CLK
    SLICE_X60Y18         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y18         FDRE (Prop_fdre_C_Q)         0.164     1.634 r  nolabel_line33/nolabel_line32/clk_reg_reg[6]/Q
                         net (fo=1, routed)           0.114     1.749    nolabel_line33/nolabel_line32/clk_reg_reg_n_0_[6]
    SLICE_X60Y18         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.859 r  nolabel_line33/nolabel_line32/clk_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.859    nolabel_line33/nolabel_line32/clk_reg_reg[4]_i_1_n_5
    SLICE_X60Y18         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    nolabel_line33/nolabel_line32/CLK
    SLICE_X60Y18         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[6]/C
                         clock pessimism             -0.512     1.470    
    SLICE_X60Y18         FDRE (Hold_fdre_C_D)         0.134     1.604    nolabel_line33/nolabel_line32/clk_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 nolabel_line33/nolabel_line32/clk_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line32/clk_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    nolabel_line33/nolabel_line32/CLK
    SLICE_X60Y19         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  nolabel_line33/nolabel_line32/clk_reg_reg[10]/Q
                         net (fo=1, routed)           0.114     1.748    nolabel_line33/nolabel_line32/clk_reg_reg_n_0_[10]
    SLICE_X60Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  nolabel_line33/nolabel_line32/clk_reg_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    nolabel_line33/nolabel_line32/clk_reg_reg[8]_i_1_n_5
    SLICE_X60Y19         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.854     1.981    nolabel_line33/nolabel_line32/CLK
    SLICE_X60Y19         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[10]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X60Y19         FDRE (Hold_fdre_C_D)         0.134     1.603    nolabel_line33/nolabel_line32/clk_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/Q
                         net (fo=2, routed)           0.117     1.728    nolabel_line33/nolabel_line33/ms_reg_reg[3]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  nolabel_line33/nolabel_line33/ms_reg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.836    nolabel_line33/nolabel_line33/ms_reg_reg[0]_i_2_n_4
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     1.983    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    nolabel_line33/nolabel_line33/ms_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 nolabel_line33/nolabel_line33/ms_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y20         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line33/nolabel_line33/ms_reg_reg[7]/Q
                         net (fo=3, routed)           0.120     1.730    nolabel_line33/nolabel_line33/ms_reg_reg[7]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  nolabel_line33/nolabel_line33/ms_reg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    nolabel_line33/nolabel_line33/ms_reg_reg[4]_i_1_n_4
    SLICE_X63Y20         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y20         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[7]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    nolabel_line33/nolabel_line33/ms_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 nolabel_line33/nolabel_line33/ms_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.587     1.470    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  nolabel_line33/nolabel_line33/ms_reg_reg[2]/Q
                         net (fo=2, routed)           0.120     1.732    nolabel_line33/nolabel_line33/ms_reg_reg[2]
    SLICE_X63Y19         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.843 r  nolabel_line33/nolabel_line33/ms_reg_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.843    nolabel_line33/nolabel_line33/ms_reg_reg[0]_i_2_n_5
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.856     1.983    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[2]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X63Y19         FDRE (Hold_fdre_C_D)         0.105     1.575    nolabel_line33/nolabel_line33/ms_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line33/nolabel_line33/ms_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y22         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line33/nolabel_line33/ms_reg_reg[14]/Q
                         net (fo=3, routed)           0.121     1.730    nolabel_line33/nolabel_line33/ms_reg_reg[14]
    SLICE_X63Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.841 r  nolabel_line33/nolabel_line33/ms_reg_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.841    nolabel_line33/nolabel_line33/ms_reg_reg[12]_i_1_n_5
    SLICE_X63Y22         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y22         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[14]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X63Y22         FDRE (Hold_fdre_C_D)         0.105     1.573    nolabel_line33/nolabel_line33/ms_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 nolabel_line33/nolabel_line33/ms_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.586     1.469    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y20         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y20         FDRE (Prop_fdre_C_Q)         0.141     1.610 r  nolabel_line33/nolabel_line33/ms_reg_reg[4]/Q
                         net (fo=2, routed)           0.117     1.727    nolabel_line33/nolabel_line33/ms_reg_reg[4]
    SLICE_X63Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.842 r  nolabel_line33/nolabel_line33/ms_reg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.842    nolabel_line33/nolabel_line33/ms_reg_reg[4]_i_1_n_7
    SLICE_X63Y20         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.855     1.982    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y20         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[4]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X63Y20         FDRE (Hold_fdre_C_D)         0.105     1.574    nolabel_line33/nolabel_line33/ms_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 nolabel_line33/nolabel_line33/ms_reg_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.582     1.465    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y24         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  nolabel_line33/nolabel_line33/ms_reg_reg[22]/Q
                         net (fo=3, routed)           0.122     1.728    nolabel_line33/nolabel_line33/ms_reg_reg[22]
    SLICE_X63Y24         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.839 r  nolabel_line33/nolabel_line33/ms_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.839    nolabel_line33/nolabel_line33/ms_reg_reg[20]_i_1_n_5
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.850     1.977    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[22]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X63Y24         FDRE (Hold_fdre_C_D)         0.105     1.570    nolabel_line33/nolabel_line33/ms_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y17   nolabel_line33/nolabel_line32/clk_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   nolabel_line33/nolabel_line32/clk_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y19   nolabel_line33/nolabel_line32/clk_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   nolabel_line33/nolabel_line32/clk_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   nolabel_line33/nolabel_line32/clk_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   nolabel_line33/nolabel_line32/clk_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y20   nolabel_line33/nolabel_line32/clk_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   nolabel_line33/nolabel_line32/clk_reg_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y21   nolabel_line33/nolabel_line32/clk_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   nolabel_line33/nolabel_line32/clk_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   nolabel_line33/nolabel_line32/clk_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   nolabel_line33/nolabel_line32/clk_reg_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   nolabel_line33/nolabel_line32/clk_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   nolabel_line33/nolabel_line32/clk_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   nolabel_line33/nolabel_line32/clk_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   nolabel_line33/nolabel_line32/clk_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   nolabel_line33/nolabel_line32/clk_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   nolabel_line33/nolabel_line32/clk_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   nolabel_line33/nolabel_line32/clk_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   nolabel_line33/nolabel_line32/clk_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y17   nolabel_line33/nolabel_line32/clk_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   nolabel_line33/nolabel_line32/clk_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   nolabel_line33/nolabel_line32/clk_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   nolabel_line33/nolabel_line32/clk_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y19   nolabel_line33/nolabel_line32/clk_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   nolabel_line33/nolabel_line32/clk_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   nolabel_line33/nolabel_line32/clk_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   nolabel_line33/nolabel_line32/clk_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   nolabel_line33/nolabel_line32/clk_reg_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d2_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line33/nolabel_line33/d2_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.248ns  (logic 0.580ns (46.465%)  route 0.668ns (53.535%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  nolabel_line33/nolabel_line33/d2_next_reg[0]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line33/nolabel_line33/d2_next_reg[0]/Q
                         net (fo=2, routed)           0.668     1.124    nolabel_line33/nolabel_line33/d2_next[0]
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.124     1.248 r  nolabel_line33/nolabel_line33/d2_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.248    nolabel_line33/nolabel_line33/d2_next[0]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  nolabel_line33/nolabel_line33/d2_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d2_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line33/nolabel_line33/d2_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.247ns  (logic 0.580ns (46.503%)  route 0.667ns (53.497%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  nolabel_line33/nolabel_line33/d2_next_reg[2]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line33/nolabel_line33/d2_next_reg[2]/Q
                         net (fo=2, routed)           0.667     1.123    nolabel_line33/nolabel_line33/d2_next[2]
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.124     1.247 r  nolabel_line33/nolabel_line33/d2_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.247    nolabel_line33/nolabel_line33/d2_next[2]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  nolabel_line33/nolabel_line33/d2_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d2_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line33/nolabel_line33/d2_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  nolabel_line33/nolabel_line33/d2_next_reg[1]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  nolabel_line33/nolabel_line33/d2_next_reg[1]/Q
                         net (fo=2, routed)           0.505     0.961    nolabel_line33/nolabel_line33/d2_next[1]
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.124     1.085 r  nolabel_line33/nolabel_line33/d2_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.085    nolabel_line33/nolabel_line33/d2_next[1]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  nolabel_line33/nolabel_line33/d2_next_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d2_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line33/nolabel_line33/d2_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  nolabel_line33/nolabel_line33/d2_next_reg[1]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line33/nolabel_line33/d2_next_reg[1]/Q
                         net (fo=2, routed)           0.168     0.309    nolabel_line33/nolabel_line33/d2_next[1]
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.354 r  nolabel_line33/nolabel_line33/d2_next[1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    nolabel_line33/nolabel_line33/d2_next[1]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  nolabel_line33/nolabel_line33/d2_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d2_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line33/nolabel_line33/d2_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  nolabel_line33/nolabel_line33/d2_next_reg[2]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line33/nolabel_line33/d2_next_reg[2]/Q
                         net (fo=2, routed)           0.231     0.372    nolabel_line33/nolabel_line33/d2_next[2]
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.417 r  nolabel_line33/nolabel_line33/d2_next[2]_i_1/O
                         net (fo=1, routed)           0.000     0.417    nolabel_line33/nolabel_line33/d2_next[2]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  nolabel_line33/nolabel_line33/d2_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d2_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line33/nolabel_line33/d2_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.418ns  (logic 0.186ns (44.472%)  route 0.232ns (55.528%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  nolabel_line33/nolabel_line33/d2_next_reg[0]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line33/nolabel_line33/d2_next_reg[0]/Q
                         net (fo=2, routed)           0.232     0.373    nolabel_line33/nolabel_line33/d2_next[0]
    SLICE_X59Y23         LUT5 (Prop_lut5_I0_O)        0.045     0.418 r  nolabel_line33/nolabel_line33/d2_next[0]_i_1/O
                         net (fo=1, routed)           0.000     0.418    nolabel_line33/nolabel_line33/d2_next[0]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  nolabel_line33/nolabel_line33/d2_next_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            38 Endpoints
Min Delay            38 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line33/nolabel_line32/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.641ns  (logic 4.530ns (52.431%)  route 4.110ns (47.569%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.623     5.144    nolabel_line33/nolabel_line32/CLK
    SLICE_X60Y21         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  nolabel_line33/nolabel_line32/clk_reg_reg[16]/Q
                         net (fo=9, routed)           1.092     6.755    nolabel_line33/nolabel_line33/clk_div[0]
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.879 r  nolabel_line33/nolabel_line33/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.968     7.847    nolabel_line33/nolabel_line33/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.154     8.001 r  nolabel_line33/nolabel_line33/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.050    10.051    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    13.785 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.785    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line32/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.466ns  (logic 4.277ns (50.515%)  route 4.189ns (49.485%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.623     5.144    nolabel_line33/nolabel_line32/CLK
    SLICE_X60Y21         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  nolabel_line33/nolabel_line32/clk_reg_reg[16]/Q
                         net (fo=9, routed)           1.326     6.989    nolabel_line33/nolabel_line33/clk_div[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.113 r  nolabel_line33/nolabel_line33/seg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.811     7.924    nolabel_line33/nolabel_line33/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.124     8.048 r  nolabel_line33/nolabel_line33/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.052    10.100    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.610 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.610    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line32/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.363ns  (logic 4.522ns (54.070%)  route 3.841ns (45.930%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.623     5.144    nolabel_line33/nolabel_line32/CLK
    SLICE_X60Y21         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  nolabel_line33/nolabel_line32/clk_reg_reg[16]/Q
                         net (fo=9, routed)           1.326     6.989    nolabel_line33/nolabel_line33/clk_div[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.113 f  nolabel_line33/nolabel_line33/seg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.653     7.766    nolabel_line33/nolabel_line33/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.152     7.918 r  nolabel_line33/nolabel_line33/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.862     9.779    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.728    13.507 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.507    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line32/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.330ns  (logic 4.523ns (54.301%)  route 3.807ns (45.699%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.623     5.144    nolabel_line33/nolabel_line32/CLK
    SLICE_X60Y21         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  nolabel_line33/nolabel_line32/clk_reg_reg[16]/Q
                         net (fo=9, routed)           1.326     6.989    nolabel_line33/nolabel_line33/clk_div[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.113 r  nolabel_line33/nolabel_line33/seg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.648     7.761    nolabel_line33/nolabel_line33/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.150     7.911 r  nolabel_line33/nolabel_line33/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.832     9.743    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.731    13.474 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.474    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line32/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.186ns  (logic 4.270ns (52.168%)  route 3.916ns (47.832%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.623     5.144    nolabel_line33/nolabel_line32/CLK
    SLICE_X60Y21         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  nolabel_line33/nolabel_line32/clk_reg_reg[16]/Q
                         net (fo=9, routed)           1.092     6.755    nolabel_line33/nolabel_line33/clk_div[0]
    SLICE_X59Y21         LUT5 (Prop_lut5_I4_O)        0.124     6.879 r  nolabel_line33/nolabel_line33/seg_OBUF[0]_inst_i_2/O
                         net (fo=7, routed)           0.968     7.847    nolabel_line33/nolabel_line33/seg_OBUF[0]_inst_i_2_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I0_O)        0.124     7.971 r  nolabel_line33/nolabel_line33/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.855     9.826    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.330 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.330    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line32/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.097ns  (logic 4.301ns (53.122%)  route 3.796ns (46.878%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.623     5.144    nolabel_line33/nolabel_line32/CLK
    SLICE_X60Y21         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  nolabel_line33/nolabel_line32/clk_reg_reg[16]/Q
                         net (fo=9, routed)           1.326     6.989    nolabel_line33/nolabel_line33/clk_div[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.113 r  nolabel_line33/nolabel_line33/seg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.648     7.761    nolabel_line33/nolabel_line33/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I1_O)        0.124     7.885 r  nolabel_line33/nolabel_line33/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.821     9.706    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.241 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.241    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line32/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.955ns  (logic 4.302ns (54.072%)  route 3.654ns (45.928%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.623     5.144    nolabel_line33/nolabel_line32/CLK
    SLICE_X60Y21         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  nolabel_line33/nolabel_line32/clk_reg_reg[16]/Q
                         net (fo=9, routed)           1.326     6.989    nolabel_line33/nolabel_line33/clk_div[0]
    SLICE_X59Y21         LUT6 (Prop_lut6_I2_O)        0.124     7.113 r  nolabel_line33/nolabel_line33/seg_OBUF[0]_inst_i_4/O
                         net (fo=7, routed)           0.653     7.766    nolabel_line33/nolabel_line33/seg_OBUF[0]_inst_i_4_n_0
    SLICE_X61Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.890 r  nolabel_line33/nolabel_line33/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.674     9.564    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.100 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.100    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line32/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.482ns  (logic 4.375ns (58.470%)  route 3.107ns (41.530%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.623     5.144    nolabel_line33/nolabel_line32/CLK
    SLICE_X60Y21         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  nolabel_line33/nolabel_line32/clk_reg_reg[17]/Q
                         net (fo=9, routed)           1.243     6.905    nolabel_line33/nolabel_line32/clk_div[1]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.152     7.057 r  nolabel_line33/nolabel_line32/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.864     8.922    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.705    12.627 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.627    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line32/clk_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.242ns  (logic 4.141ns (57.179%)  route 3.101ns (42.821%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.623     5.144    nolabel_line33/nolabel_line32/CLK
    SLICE_X60Y21         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 r  nolabel_line33/nolabel_line32/clk_reg_reg[17]/Q
                         net (fo=9, routed)           1.243     6.905    nolabel_line33/nolabel_line32/clk_div[1]
    SLICE_X62Y25         LUT2 (Prop_lut2_I0_O)        0.124     7.029 r  nolabel_line33/nolabel_line32/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.858     8.888    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499    12.387 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.387    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line32/clk_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.236ns  (logic 4.388ns (60.643%)  route 2.848ns (39.357%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.623     5.144    nolabel_line33/nolabel_line32/CLK
    SLICE_X60Y21         FDRE                                         r  nolabel_line33/nolabel_line32/clk_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y21         FDRE (Prop_fdre_C_Q)         0.518     5.662 f  nolabel_line33/nolabel_line32/clk_reg_reg[16]/Q
                         net (fo=9, routed)           1.046     6.709    nolabel_line33/nolabel_line32/clk_div[0]
    SLICE_X62Y25         LUT2 (Prop_lut2_I1_O)        0.152     6.861 r  nolabel_line33/nolabel_line32/an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.801     8.662    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.718    12.381 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000    12.381    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/d0_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.767%)  route 0.120ns (39.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    nolabel_line33/nolabel_line33/CLK
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 f  nolabel_line33/nolabel_line33/d0_reg_reg[0]/Q
                         net (fo=6, routed)           0.120     1.729    nolabel_line33/nolabel_line33/d0[0]
    SLICE_X59Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.774 r  nolabel_line33/nolabel_line33/d0_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.774    nolabel_line33/nolabel_line33/p_1_in[0]
    SLICE_X59Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d0_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/d0_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.569%)  route 0.121ns (39.431%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    nolabel_line33/nolabel_line33/CLK
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line33/nolabel_line33/d0_reg_reg[0]/Q
                         net (fo=6, routed)           0.121     1.730    nolabel_line33/nolabel_line33/d0[0]
    SLICE_X59Y20         LUT3 (Prop_lut3_I2_O)        0.045     1.775 r  nolabel_line33/nolabel_line33/d0_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.775    nolabel_line33/nolabel_line33/p_1_in[2]
    SLICE_X59Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d0_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/d0_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.189ns (61.148%)  route 0.120ns (38.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    nolabel_line33/nolabel_line33/CLK
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line33/nolabel_line33/d0_reg_reg[0]/Q
                         net (fo=6, routed)           0.120     1.729    nolabel_line33/nolabel_line33/d0[0]
    SLICE_X59Y20         LUT2 (Prop_lut2_I0_O)        0.048     1.777 r  nolabel_line33/nolabel_line33/d0_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.777    nolabel_line33/nolabel_line33/p_1_in[1]
    SLICE_X59Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d0_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d0_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/d0_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.190ns (61.076%)  route 0.121ns (38.924%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    nolabel_line33/nolabel_line33/CLK
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d0_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.141     1.609 r  nolabel_line33/nolabel_line33/d0_reg_reg[0]/Q
                         net (fo=6, routed)           0.121     1.730    nolabel_line33/nolabel_line33/d0[0]
    SLICE_X59Y20         LUT4 (Prop_lut4_I1_O)        0.049     1.779 r  nolabel_line33/nolabel_line33/d0_next[3]_i_2/O
                         net (fo=1, routed)           0.000     1.779    nolabel_line33/nolabel_line33/p_1_in[3]
    SLICE_X59Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d0_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/d2_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (56.971%)  route 0.140ns (43.029%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.467    nolabel_line33/nolabel_line33/CLK
    SLICE_X59Y22         FDRE                                         r  nolabel_line33/nolabel_line33/d2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  nolabel_line33/nolabel_line33/d2_reg_reg[2]/Q
                         net (fo=5, routed)           0.140     1.749    nolabel_line33/nolabel_line33/d2_reg[2]
    SLICE_X59Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.794 r  nolabel_line33/nolabel_line33/d2_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.794    nolabel_line33/nolabel_line33/d2_next[1]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  nolabel_line33/nolabel_line33/d2_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/d2_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.201%)  route 0.170ns (47.799%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.467    nolabel_line33/nolabel_line33/CLK
    SLICE_X59Y22         FDRE                                         r  nolabel_line33/nolabel_line33/d2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  nolabel_line33/nolabel_line33/d2_reg_reg[2]/Q
                         net (fo=5, routed)           0.170     1.778    nolabel_line33/nolabel_line33/d2_reg[2]
    SLICE_X59Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.823 r  nolabel_line33/nolabel_line33/d2_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.823    nolabel_line33/nolabel_line33/d2_next[2]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  nolabel_line33/nolabel_line33/d2_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/d1_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.227ns (62.695%)  route 0.135ns (37.305%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    nolabel_line33/nolabel_line33/CLK
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.128     1.596 r  nolabel_line33/nolabel_line33/d1_reg_reg[0]/Q
                         net (fo=6, routed)           0.135     1.731    nolabel_line33/nolabel_line33/d1[0]
    SLICE_X58Y21         LUT3 (Prop_lut3_I1_O)        0.099     1.830 r  nolabel_line33/nolabel_line33/d1_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.830    nolabel_line33/nolabel_line33/d1_next[1]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  nolabel_line33/nolabel_line33/d1_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/d1_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.402ns  (logic 0.226ns (56.245%)  route 0.176ns (43.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    nolabel_line33/nolabel_line33/CLK
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.128     1.596 f  nolabel_line33/nolabel_line33/d1_reg_reg[3]/Q
                         net (fo=6, routed)           0.176     1.772    nolabel_line33/nolabel_line33/d1[3]
    SLICE_X58Y21         LUT4 (Prop_lut4_I3_O)        0.098     1.870 r  nolabel_line33/nolabel_line33/d1_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.870    nolabel_line33/nolabel_line33/d1_next[0]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  nolabel_line33/nolabel_line33/d1_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d1_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/d1_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.405ns  (logic 0.229ns (56.569%)  route 0.176ns (43.431%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.585     1.468    nolabel_line33/nolabel_line33/CLK
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d1_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y20         FDRE (Prop_fdre_C_Q)         0.128     1.596 f  nolabel_line33/nolabel_line33/d1_reg_reg[3]/Q
                         net (fo=6, routed)           0.176     1.772    nolabel_line33/nolabel_line33/d1[3]
    SLICE_X58Y21         LUT4 (Prop_lut4_I3_O)        0.101     1.873 r  nolabel_line33/nolabel_line33/d1_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.873    nolabel_line33/nolabel_line33/d1_next[2]_i_1_n_0
    SLICE_X58Y21         FDRE                                         r  nolabel_line33/nolabel_line33/d1_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d2_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line33/nolabel_line33/d2_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.186ns (45.203%)  route 0.225ns (54.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.584     1.467    nolabel_line33/nolabel_line33/CLK
    SLICE_X59Y22         FDRE                                         r  nolabel_line33/nolabel_line33/d2_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y22         FDRE (Prop_fdre_C_Q)         0.141     1.608 f  nolabel_line33/nolabel_line33/d2_reg_reg[2]/Q
                         net (fo=5, routed)           0.225     1.834    nolabel_line33/nolabel_line33/d2_reg[2]
    SLICE_X59Y23         LUT5 (Prop_lut5_I2_O)        0.045     1.879 r  nolabel_line33/nolabel_line33/d2_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.879    nolabel_line33/nolabel_line33/d2_next[0]_i_1_n_0
    SLICE_X59Y23         FDRE                                         r  nolabel_line33/nolabel_line33/d2_next_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.388ns  (logic 1.585ns (24.817%)  route 4.803ns (75.183%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=26, routed)          3.988     5.449    nolabel_line33/nolabel_line33/sw_IBUF[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.573 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.815     6.388    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508     4.849    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[0]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.388ns  (logic 1.585ns (24.817%)  route 4.803ns (75.183%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=26, routed)          3.988     5.449    nolabel_line33/nolabel_line33/sw_IBUF[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.573 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.815     6.388    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508     4.849    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.388ns  (logic 1.585ns (24.817%)  route 4.803ns (75.183%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=26, routed)          3.988     5.449    nolabel_line33/nolabel_line33/sw_IBUF[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.573 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.815     6.388    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508     4.849    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[2]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.388ns  (logic 1.585ns (24.817%)  route 4.803ns (75.183%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=26, routed)          3.988     5.449    nolabel_line33/nolabel_line33/sw_IBUF[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.573 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.815     6.388    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508     4.849    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y19         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[3]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.370ns  (logic 1.585ns (24.886%)  route 4.785ns (75.114%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=26, routed)          3.988     5.449    nolabel_line33/nolabel_line33/sw_IBUF[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.573 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.797     6.370    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.502     4.843    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[20]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.370ns  (logic 1.585ns (24.886%)  route 4.785ns (75.114%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=26, routed)          3.988     5.449    nolabel_line33/nolabel_line33/sw_IBUF[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.573 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.797     6.370    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.502     4.843    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[21]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.370ns  (logic 1.585ns (24.886%)  route 4.785ns (75.114%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=26, routed)          3.988     5.449    nolabel_line33/nolabel_line33/sw_IBUF[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.573 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.797     6.370    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.502     4.843    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[22]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.370ns  (logic 1.585ns (24.886%)  route 4.785ns (75.114%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=26, routed)          3.988     5.449    nolabel_line33/nolabel_line33/sw_IBUF[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.573 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.797     6.370    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.502     4.843    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y24         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[23]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.247ns  (logic 1.585ns (25.377%)  route 4.662ns (74.623%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=26, routed)          3.988     5.449    nolabel_line33/nolabel_line33/sw_IBUF[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.573 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.674     6.247    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508     4.849    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y20         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[4]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            nolabel_line33/nolabel_line33/ms_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.247ns  (logic 1.585ns (25.377%)  route 4.662ns (74.623%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=26, routed)          3.988     5.449    nolabel_line33/nolabel_line33/sw_IBUF[1]
    SLICE_X62Y23         LUT6 (Prop_lut6_I1_O)        0.124     5.573 r  nolabel_line33/nolabel_line33/ms_reg[0]_i_1/O
                         net (fo=24, routed)          0.674     6.247    nolabel_line33/nolabel_line33/ms_reg[0]_i_1_n_0
    SLICE_X63Y20         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.508     4.849    nolabel_line33/nolabel_line33/CLK
    SLICE_X63Y20         FDRE                                         r  nolabel_line33/nolabel_line33/ms_reg_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d0_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line33/nolabel_line33/d0_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.141ns (70.737%)  route 0.058ns (29.263%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  nolabel_line33/nolabel_line33/d0_next_reg[2]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line33/nolabel_line33/d0_next_reg[2]/Q
                         net (fo=1, routed)           0.058     0.199    nolabel_line33/nolabel_line33/d0_next[2]
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d0_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    nolabel_line33/nolabel_line33/CLK
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d0_reg_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d0_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line33/nolabel_line33/d0_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.238ns  (logic 0.141ns (59.277%)  route 0.097ns (40.723%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  nolabel_line33/nolabel_line33/d0_next_reg[0]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line33/nolabel_line33/d0_next_reg[0]/Q
                         net (fo=1, routed)           0.097     0.238    nolabel_line33/nolabel_line33/d0_next[0]
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d0_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    nolabel_line33/nolabel_line33/CLK
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d0_reg_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d1_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line33/nolabel_line33/d1_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.976%)  route 0.114ns (47.024%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE                         0.000     0.000 r  nolabel_line33/nolabel_line33/d1_next_reg[2]/C
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line33/nolabel_line33/d1_next_reg[2]/Q
                         net (fo=1, routed)           0.114     0.242    nolabel_line33/nolabel_line33/d1_next[2]
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d1_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    nolabel_line33/nolabel_line33/CLK
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d1_reg_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d3_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line33/nolabel_line33/d3_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE                         0.000     0.000 r  nolabel_line33/nolabel_line33/d3_next_reg[1]/C
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line33/nolabel_line33/d3_next_reg[1]/Q
                         net (fo=1, routed)           0.117     0.245    nolabel_line33/nolabel_line33/d3_next[1]
    SLICE_X59Y22         FDRE                                         r  nolabel_line33/nolabel_line33/d3_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.851     1.978    nolabel_line33/nolabel_line33/CLK
    SLICE_X59Y22         FDRE                                         r  nolabel_line33/nolabel_line33/d3_reg_reg[1]/C

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d1_next_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line33/nolabel_line33/d1_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.128ns (51.354%)  route 0.121ns (48.646%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE                         0.000     0.000 r  nolabel_line33/nolabel_line33/d1_next_reg[3]/C
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line33/nolabel_line33/d1_next_reg[3]/Q
                         net (fo=1, routed)           0.121     0.249    nolabel_line33/nolabel_line33/d1_next[3]
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d1_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    nolabel_line33/nolabel_line33/CLK
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d1_reg_reg[3]/C

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d1_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line33/nolabel_line33/d1_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.769%)  route 0.112ns (44.231%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE                         0.000     0.000 r  nolabel_line33/nolabel_line33/d1_next_reg[1]/C
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line33/nolabel_line33/d1_next_reg[1]/Q
                         net (fo=1, routed)           0.112     0.253    nolabel_line33/nolabel_line33/d1_next[1]
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d1_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    nolabel_line33/nolabel_line33/CLK
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d1_reg_reg[1]/C

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d2_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line33/nolabel_line33/d2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.234%)  route 0.114ns (44.766%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE                         0.000     0.000 r  nolabel_line33/nolabel_line33/d2_next_reg[2]/C
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line33/nolabel_line33/d2_next_reg[2]/Q
                         net (fo=2, routed)           0.114     0.255    nolabel_line33/nolabel_line33/d2_next[2]
    SLICE_X59Y22         FDRE                                         r  nolabel_line33/nolabel_line33/d2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.851     1.978    nolabel_line33/nolabel_line33/CLK
    SLICE_X59Y22         FDRE                                         r  nolabel_line33/nolabel_line33/d2_reg_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d3_next_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line33/nolabel_line33/d3_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.442%)  route 0.118ns (45.558%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDRE                         0.000     0.000 r  nolabel_line33/nolabel_line33/d3_next_reg[2]/C
    SLICE_X58Y22         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line33/nolabel_line33/d3_next_reg[2]/Q
                         net (fo=1, routed)           0.118     0.259    nolabel_line33/nolabel_line33/d3_next[2]
    SLICE_X59Y22         FDRE                                         r  nolabel_line33/nolabel_line33/d3_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.851     1.978    nolabel_line33/nolabel_line33/CLK
    SLICE_X59Y22         FDRE                                         r  nolabel_line33/nolabel_line33/d3_reg_reg[2]/C

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d1_next_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line33/nolabel_line33/d1_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.139%)  route 0.119ns (45.861%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y21         FDRE                         0.000     0.000 r  nolabel_line33/nolabel_line33/d1_next_reg[0]/C
    SLICE_X58Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  nolabel_line33/nolabel_line33/d1_next_reg[0]/Q
                         net (fo=1, routed)           0.119     0.260    nolabel_line33/nolabel_line33/d1_next[0]
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d1_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    nolabel_line33/nolabel_line33/CLK
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d1_reg_reg[0]/C

Slack:                    inf
  Source:                 nolabel_line33/nolabel_line33/d0_next_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            nolabel_line33/nolabel_line33/d0_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.765%)  route 0.178ns (58.235%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y20         FDRE                         0.000     0.000 r  nolabel_line33/nolabel_line33/d0_next_reg[1]/C
    SLICE_X59Y20         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  nolabel_line33/nolabel_line33/d0_next_reg[1]/Q
                         net (fo=1, routed)           0.178     0.306    nolabel_line33/nolabel_line33/d0_next[1]
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d0_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.853     1.980    nolabel_line33/nolabel_line33/CLK
    SLICE_X58Y20         FDRE                                         r  nolabel_line33/nolabel_line33/d0_reg_reg[1]/C





