Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Feb  8 15:24:33 2018
| Host         : Del_Alienware running 64-bit Service Pack 1  (build 7601)
| Command      : report_methodology -file Top_wrapper_methodology_drc_routed.rpt -pb Top_wrapper_methodology_drc_routed.pb -rpx Top_wrapper_methodology_drc_routed.rpx
| Design       : Top_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 293
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks | 2          |
| TIMING-7  | Warning  | No common node between related clocks          | 2          |
| TIMING-16 | Warning  | Large setup violation                          | 176        |
| TIMING-17 | Warning  | Non-clocked sequential cell                    | 103        |
| TIMING-18 | Warning  | Missing input or output delay                  | 10         |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_fpga_0 and clk_fpga_2 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_fpga_2]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_fpga_2 and clk_fpga_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_2] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-7#1 Warning
No common node between related clocks  
The clocks clk_fpga_0 and clk_fpga_2 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_0] -to [get_clocks clk_fpga_2]
Related violations: <none>

TIMING-7#2 Warning
No common node between related clocks  
The clocks clk_fpga_2 and clk_fpga_0 are related (timed together) but they have no common node. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_fpga_2] -to [get_clocks clk_fpga_0]
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.082 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[15]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.567 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[16]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.791 ns between Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -2.018 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[15]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -2.176 ns between Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -2.257 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[17]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -2.369 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[4]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -2.426 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -2.480 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[5]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -2.597 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[18]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -2.700 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[16]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -2.725 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[6]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -2.751 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[19]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -2.785 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[7]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -2.804 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[17]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -2.868 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[20]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -2.906 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -2.918 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[8]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -2.932 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[21]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -3.029 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[9]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -3.030 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[4]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -3.056 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[22]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -3.093 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[18]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -3.102 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -3.134 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[5]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -3.141 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[20]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -3.156 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[10]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -3.200 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[21]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -3.204 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[19]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -3.209 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[23]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -3.216 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[11]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -3.264 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -3.324 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[6]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -3.349 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[22]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -3.353 ns between Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/slv_reg0_reg[0]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[1]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -3.365 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[24]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -3.367 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[12]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -3.383 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[14]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -3.389 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[7]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -3.439 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[25]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -3.457 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[15]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -3.460 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[23]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -3.463 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[26]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -3.468 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[24]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -3.478 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[13]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -3.481 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[16]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -3.497 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[18]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -3.497 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[8]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -3.517 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[10]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -3.530 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -3.533 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[25]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -3.570 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[28]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -3.571 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[19]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -3.574 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[27]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -3.592 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -3.592 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[17]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -3.593 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[11]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -3.595 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[20]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -3.601 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[9]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -3.611 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[22]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -3.629 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[29]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -3.643 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[26]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -3.663 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[28]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -3.685 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[23]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#65 Warning
Large setup violation  
There is a large setup violation of -3.706 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[21]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#66 Warning
Large setup violation  
There is a large setup violation of -3.715 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[12]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#67 Warning
Large setup violation  
There is a large setup violation of -3.735 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[14]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#68 Warning
Large setup violation  
There is a large setup violation of -3.739 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[29]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#69 Warning
Large setup violation  
There is a large setup violation of -3.747 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[27]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#70 Warning
Large setup violation  
There is a large setup violation of -3.760 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[30]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#71 Warning
Large setup violation  
There is a large setup violation of -3.777 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[30]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#72 Warning
Large setup violation  
There is a large setup violation of -3.784 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#73 Warning
Large setup violation  
There is a large setup violation of -3.787 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#74 Warning
Large setup violation  
There is a large setup violation of -3.793 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[24]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#75 Warning
Large setup violation  
There is a large setup violation of -3.809 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[26]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#76 Warning
Large setup violation  
There is a large setup violation of -3.811 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[15]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#77 Warning
Large setup violation  
There is a large setup violation of -3.812 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#78 Warning
Large setup violation  
There is a large setup violation of -3.813 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#79 Warning
Large setup violation  
There is a large setup violation of -3.819 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[13]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#80 Warning
Large setup violation  
There is a large setup violation of -3.832 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[16]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#81 Warning
Large setup violation  
There is a large setup violation of -3.852 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[18]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#82 Warning
Large setup violation  
There is a large setup violation of -3.864 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_L_out_reg[31]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#83 Warning
Large setup violation  
There is a large setup violation of -3.888 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/data_R_out_reg[31]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#84 Warning
Large setup violation  
There is a large setup violation of -3.891 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[27]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#85 Warning
Large setup violation  
There is a large setup violation of -3.904 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[25]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#86 Warning
Large setup violation  
There is a large setup violation of -3.928 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[19]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#87 Warning
Large setup violation  
There is a large setup violation of -3.936 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[17]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#88 Warning
Large setup violation  
There is a large setup violation of -3.949 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[20]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#89 Warning
Large setup violation  
There is a large setup violation of -3.968 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#90 Warning
Large setup violation  
There is a large setup violation of -3.969 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[22]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#91 Warning
Large setup violation  
There is a large setup violation of -3.972 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#92 Warning
Large setup violation  
There is a large setup violation of -4.012 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#93 Warning
Large setup violation  
There is a large setup violation of -4.029 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#94 Warning
Large setup violation  
There is a large setup violation of -4.033 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#95 Warning
Large setup violation  
There is a large setup violation of -4.045 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[23]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#96 Warning
Large setup violation  
There is a large setup violation of -4.050 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#97 Warning
Large setup violation  
There is a large setup violation of -4.053 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[21]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#98 Warning
Large setup violation  
There is a large setup violation of -4.065 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[24]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#99 Warning
Large setup violation  
There is a large setup violation of -4.085 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[26]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#100 Warning
Large setup violation  
There is a large setup violation of -4.091 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#101 Warning
Large setup violation  
There is a large setup violation of -4.096 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#102 Warning
Large setup violation  
There is a large setup violation of -4.109 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#103 Warning
Large setup violation  
There is a large setup violation of -4.116 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[2]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#104 Warning
Large setup violation  
There is a large setup violation of -4.123 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#105 Warning
Large setup violation  
There is a large setup violation of -4.133 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#106 Warning
Large setup violation  
There is a large setup violation of -4.151 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIPADIP[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#107 Warning
Large setup violation  
There is a large setup violation of -4.159 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#108 Warning
Large setup violation  
There is a large setup violation of -4.161 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[28]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#109 Warning
Large setup violation  
There is a large setup violation of -4.161 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[27]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#110 Warning
Large setup violation  
There is a large setup violation of -4.164 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#111 Warning
Large setup violation  
There is a large setup violation of -4.164 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#112 Warning
Large setup violation  
There is a large setup violation of -4.169 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[25]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#113 Warning
Large setup violation  
There is a large setup violation of -4.173 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#114 Warning
Large setup violation  
There is a large setup violation of -4.181 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#115 Warning
Large setup violation  
There is a large setup violation of -4.182 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[28]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#116 Warning
Large setup violation  
There is a large setup violation of -4.184 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#117 Warning
Large setup violation  
There is a large setup violation of -4.191 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[1]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#118 Warning
Large setup violation  
There is a large setup violation of -4.197 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#119 Warning
Large setup violation  
There is a large setup violation of -4.202 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[30]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#120 Warning
Large setup violation  
There is a large setup violation of -4.224 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#121 Warning
Large setup violation  
There is a large setup violation of -4.240 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIPADIP[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#122 Warning
Large setup violation  
There is a large setup violation of -4.259 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#123 Warning
Large setup violation  
There is a large setup violation of -4.272 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[29]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#124 Warning
Large setup violation  
There is a large setup violation of -4.278 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[31]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#125 Warning
Large setup violation  
There is a large setup violation of -4.286 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[29]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#126 Warning
Large setup violation  
There is a large setup violation of -4.293 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#127 Warning
Large setup violation  
There is a large setup violation of -4.295 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#128 Warning
Large setup violation  
There is a large setup violation of -4.299 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[32]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#129 Warning
Large setup violation  
There is a large setup violation of -4.309 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#130 Warning
Large setup violation  
There is a large setup violation of -4.312 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[6] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#131 Warning
Large setup violation  
There is a large setup violation of -4.319 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[34]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#132 Warning
Large setup violation  
There is a large setup violation of -4.331 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#133 Warning
Large setup violation  
There is a large setup violation of -4.334 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#134 Warning
Large setup violation  
There is a large setup violation of -4.341 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#135 Warning
Large setup violation  
There is a large setup violation of -4.343 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#136 Warning
Large setup violation  
There is a large setup violation of -4.379 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#137 Warning
Large setup violation  
There is a large setup violation of -4.395 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[35]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#138 Warning
Large setup violation  
There is a large setup violation of -4.403 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[33]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#139 Warning
Large setup violation  
There is a large setup violation of -4.405 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#140 Warning
Large setup violation  
There is a large setup violation of -4.410 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[2]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#141 Warning
Large setup violation  
There is a large setup violation of -4.414 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[18]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[3]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#142 Warning
Large setup violation  
There is a large setup violation of -4.457 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[4] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#143 Warning
Large setup violation  
There is a large setup violation of -4.510 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[3] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#144 Warning
Large setup violation  
There is a large setup violation of -4.512 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIPADIP[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#145 Warning
Large setup violation  
There is a large setup violation of -4.516 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#146 Warning
Large setup violation  
There is a large setup violation of -4.524 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#147 Warning
Large setup violation  
There is a large setup violation of -4.525 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIPBDIP[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#148 Warning
Large setup violation  
There is a large setup violation of -4.555 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#149 Warning
Large setup violation  
There is a large setup violation of -4.556 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[30]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#150 Warning
Large setup violation  
There is a large setup violation of -4.574 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[8] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#151 Warning
Large setup violation  
There is a large setup violation of -4.616 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[31]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#152 Warning
Large setup violation  
There is a large setup violation of -4.617 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIPADIP[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#153 Warning
Large setup violation  
There is a large setup violation of -4.620 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIADI[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#154 Warning
Large setup violation  
There is a large setup violation of -4.621 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#155 Warning
Large setup violation  
There is a large setup violation of -4.661 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[2] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#156 Warning
Large setup violation  
There is a large setup violation of -4.749 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[32]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#157 Warning
Large setup violation  
There is a large setup violation of -4.751 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#158 Warning
Large setup violation  
There is a large setup violation of -4.755 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIPBDIP[0] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#159 Warning
Large setup violation  
There is a large setup violation of -4.765 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[34]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#160 Warning
Large setup violation  
There is a large setup violation of -4.766 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[7] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#161 Warning
Large setup violation  
There is a large setup violation of -4.839 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[35]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#162 Warning
Large setup violation  
There is a large setup violation of -4.860 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_L_reg[33]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#163 Warning
Large setup violation  
There is a large setup violation of -4.869 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#164 Warning
Large setup violation  
There is a large setup violation of -4.891 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[5] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#165 Warning
Large setup violation  
There is a large setup violation of -4.918 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#166 Warning
Large setup violation  
There is a large setup violation of -4.956 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIPBDIP[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#167 Warning
Large setup violation  
There is a large setup violation of -4.980 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[9] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#168 Warning
Large setup violation  
There is a large setup violation of -4.984 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[17]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/Interim_R_reg[3]/D (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#169 Warning
Large setup violation  
There is a large setup violation of -4.985 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[13] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#170 Warning
Large setup violation  
There is a large setup violation of -5.014 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[11] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#171 Warning
Large setup violation  
There is a large setup violation of -5.082 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[12] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#172 Warning
Large setup violation  
There is a large setup violation of -5.138 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_R_reg[20]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_R/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#173 Warning
Large setup violation  
There is a large setup violation of -5.207 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIPBDIP[1] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#174 Warning
Large setup violation  
There is a large setup violation of -5.212 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[15] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#175 Warning
Large setup violation  
There is a large setup violation of -5.329 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[10] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#176 Warning
Large setup violation  
There is a large setup violation of -5.361 ns between Top_i/eq_core_0/inst/audio_receiver_S_AXIS_inst/data_L_reg[23]/C (clocked by clk_fpga_0) and Top_i/eq_core_0/inst/eq_core_v1_0_S00_AXI_inst/z1_mem_L/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/DIBDI[14] (clocked by clk_fpga_2). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_L_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/data_R_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[32]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/ring_cntr_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/shift_reg_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsd_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_receiver_0/inst/axi_i2s_receiver_v1_0_M_AXIS_inst/my_receiver/wsdd_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/Y_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/lrclk_changed_delay_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[14]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[23]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[24]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[25]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[26]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[27]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[28]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[29]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[30]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Warning
Non-clocked sequential cell  
The clock pin Top_i/axi_i2s_transmitter_0/inst/audio_transmitter_S_AXIS_inst/my_xmitter/shift_reg_reg[31]/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on BCLK relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on LRCLK relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[0] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[1] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[2] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[3] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[4] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[5] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[6] relative to clock(s) clk_fpga_0
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on leds_8bits_tri_o[7] relative to clock(s) clk_fpga_0
Related violations: <none>


