// Seed: 3547186388
module module_0 (
    output wire id_0,
    input  wire id_1,
    input  wand id_2#(.id_6(1), .id_7(1'b0)),
    output tri0 id_3,
    input  tri1 id_4
);
endmodule
module module_1 (
    output tri1 id_0,
    input tri id_1,
    output wor id_2,
    output tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    output supply1 id_6,
    input wand id_7
);
  assign id_3 = 1;
  id_9 :
  assert property (@(id_7, id_1) id_7) #id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_4,
      id_9,
      id_4
  );
  assign modCall_1.type_1 = 0;
endmodule
