# Verilog Grammar

An ANTLR4 grammar for Verilog (IEEE Std 1364-2005)

https://github.com/msagca/verilog_grammar_tests
