<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../../code.css">
  </head>
  <body>
    third_party/cores/ariane/src/frontend/instr_scan.sv
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a>
<a href="#l-35">35</a>
<a href="#l-36">36</a>
<a href="#l-37">37</a>
<a href="#l-38">38</a>
<a href="#l-39">39</a>
<a href="#l-40">40</a>
<a href="#l-41">41</a>
<a href="#l-42">42</a>
<a href="#l-43">43</a>
<a href="#l-44">44</a>
<a href="#l-45">45</a>
<a href="#l-46">46</a>
<a href="#l-47">47</a>
<a href="#l-48">48</a>
<a href="#l-49">49</a>
<a href="#l-50">50</a>
<a href="#l-51">51</a>
<a href="#l-52">52</a>
<a href="#l-53">53</a>
<a href="#l-54">54</a>
<a href="#l-55">55</a>
<a href="#l-56">56</a>
<a href="#l-57">57</a>
<a href="#l-58">58</a>
<a href="#l-59">59</a>
<a href="#l-60">60</a>
<a href="#l-61">61</a>
<a href="#l-62">62</a>
<a href="#l-63">63</a>
<a href="#l-64">64</a>
<a href="#l-65">65</a>
<a href="#l-66">66</a>
<a href="#l-67">67</a>
<a href="#l-68">68</a>
<a href="#l-69">69</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// Copyright 2018 - 2019 ETH Zurich and University of Bologna.</span>
<a name="l-2"></a><span class="c1">// Copyright and related rights are licensed under the Solderpad Hardware</span>
<a name="l-3"></a><span class="c1">// License, Version 2.0 (the &quot;License&quot;); you may not use this file except in</span>
<a name="l-4"></a><span class="c1">// compliance with the License.  You may obtain a copy of the License at</span>
<a name="l-5"></a><span class="c1">// http://solderpad.org/licenses/SHL-2.0. Unless required by applicable law</span>
<a name="l-6"></a><span class="c1">// or agreed to in writing, software, hardware and materials distributed under</span>
<a name="l-7"></a><span class="c1">// this License is distributed on an &quot;AS IS&quot; BASIS, WITHOUT WARRANTIES OR</span>
<a name="l-8"></a><span class="c1">// CONDITIONS OF ANY KIND, either express or implied. See the License for the</span>
<a name="l-9"></a><span class="c1">// specific language governing permissions and limitations under the License.</span>
<a name="l-10"></a><span class="c1">// Author: Florian Zaruba, ETH Zurich</span>
<a name="l-11"></a><span class="c1">// Date: 08.02.2018</span>
<a name="l-12"></a><span class="c1">// Migrated: Luis Vitorio Cargnini, IEEE</span>
<a name="l-13"></a><span class="c1">// Date: 09.06.2018</span>
<a name="l-14"></a>
<a name="l-15"></a><span class="c1">// ------------------------------</span>
<a name="l-16"></a><span class="c1">// Instruction Scanner</span>
<a name="l-17"></a><span class="c1">// ------------------------------</span>
<a name="l-18"></a><span class="k">module</span> <span class="n">instr_scan</span> <span class="p">(</span>
<a name="l-19"></a>    <span class="k">input</span>  <span class="kt">logic</span> <span class="p">[</span><span class="mi">31</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">instr_i</span><span class="p">,</span>        <span class="c1">// expect aligned instruction, compressed or not</span>
<a name="l-20"></a>    <span class="k">output</span> <span class="kt">logic</span>        <span class="n">rvi_return_o</span><span class="p">,</span>
<a name="l-21"></a>    <span class="k">output</span> <span class="kt">logic</span>        <span class="n">rvi_call_o</span><span class="p">,</span>
<a name="l-22"></a>    <span class="k">output</span> <span class="kt">logic</span>        <span class="n">rvi_branch_o</span><span class="p">,</span>
<a name="l-23"></a>    <span class="k">output</span> <span class="kt">logic</span>        <span class="n">rvi_jalr_o</span><span class="p">,</span>
<a name="l-24"></a>    <span class="k">output</span> <span class="kt">logic</span>        <span class="n">rvi_jump_o</span><span class="p">,</span>
<a name="l-25"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rvi_imm_o</span><span class="p">,</span>
<a name="l-26"></a>    <span class="k">output</span> <span class="kt">logic</span>        <span class="n">rvc_branch_o</span><span class="p">,</span>
<a name="l-27"></a>    <span class="k">output</span> <span class="kt">logic</span>        <span class="n">rvc_jump_o</span><span class="p">,</span>
<a name="l-28"></a>    <span class="k">output</span> <span class="kt">logic</span>        <span class="n">rvc_jr_o</span><span class="p">,</span>
<a name="l-29"></a>    <span class="k">output</span> <span class="kt">logic</span>        <span class="n">rvc_return_o</span><span class="p">,</span>
<a name="l-30"></a>    <span class="k">output</span> <span class="kt">logic</span>        <span class="n">rvc_jalr_o</span><span class="p">,</span>
<a name="l-31"></a>    <span class="k">output</span> <span class="kt">logic</span>        <span class="n">rvc_call_o</span><span class="p">,</span>
<a name="l-32"></a>    <span class="k">output</span> <span class="kt">logic</span> <span class="p">[</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="n">rvc_imm_o</span>
<a name="l-33"></a><span class="p">);</span>
<a name="l-34"></a>    <span class="kt">logic</span> <span class="n">is_rvc</span><span class="p">;</span>
<a name="l-35"></a>    <span class="k">assign</span> <span class="n">is_rvc</span>     <span class="o">=</span> <span class="p">(</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">!=</span> <span class="mb">2&#39;b11</span><span class="p">);</span>
<a name="l-36"></a>    <span class="c1">// check that rs1 is either x1 or x5 and that rd is not rs1</span>
<a name="l-37"></a>    <span class="k">assign</span> <span class="n">rvi_return_o</span> <span class="o">=</span> <span class="n">rvi_jalr_o</span> <span class="o">&amp;</span> <span class="p">((</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">19</span><span class="o">:</span><span class="mi">15</span><span class="p">]</span> <span class="o">==</span> <span class="mi">5&#39;d1</span><span class="p">)</span> <span class="o">|</span> <span class="n">instr_i</span><span class="p">[</span><span class="mi">19</span><span class="o">:</span><span class="mi">15</span><span class="p">]</span> <span class="o">==</span> <span class="mi">5&#39;d5</span><span class="p">)</span>
<a name="l-38"></a>                                     <span class="o">&amp;</span> <span class="p">(</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">19</span><span class="o">:</span><span class="mi">15</span><span class="p">]</span> <span class="o">!=</span> <span class="n">instr_i</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">7</span><span class="p">]);</span>
<a name="l-39"></a>    <span class="c1">// Opocde is JAL[R] and destination register is either x1 or x5</span>
<a name="l-40"></a>    <span class="k">assign</span> <span class="n">rvi_call_o</span>   <span class="o">=</span> <span class="p">(</span><span class="n">rvi_jalr_o</span> <span class="o">|</span> <span class="n">rvi_jump_o</span><span class="p">)</span> <span class="o">&amp;</span> <span class="p">((</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">7</span><span class="p">]</span> <span class="o">==</span> <span class="mi">5&#39;d1</span><span class="p">)</span> <span class="o">|</span> <span class="n">instr_i</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">7</span><span class="p">]</span> <span class="o">==</span> <span class="mi">5&#39;d5</span><span class="p">);</span>
<a name="l-41"></a>    <span class="c1">// differentiates between JAL and BRANCH opcode, JALR comes from BHT</span>
<a name="l-42"></a>    <span class="k">assign</span> <span class="n">rvi_imm_o</span>    <span class="o">=</span> <span class="p">(</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">3</span><span class="p">])</span> <span class="o">?</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">uj_imm</span><span class="p">(</span><span class="n">instr_i</span><span class="p">)</span> <span class="o">:</span> <span class="n">ariane_pkg</span><span class="o">::</span><span class="n">sb_imm</span><span class="p">(</span><span class="n">instr_i</span><span class="p">);</span>
<a name="l-43"></a>    <span class="k">assign</span> <span class="n">rvi_branch_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">OpcodeBranch</span><span class="p">);</span>
<a name="l-44"></a>    <span class="k">assign</span> <span class="n">rvi_jalr_o</span>   <span class="o">=</span> <span class="p">(</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">OpcodeJalr</span><span class="p">);</span>
<a name="l-45"></a>    <span class="k">assign</span> <span class="n">rvi_jump_o</span>   <span class="o">=</span> <span class="p">(</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">OpcodeJal</span><span class="p">);</span>
<a name="l-46"></a>
<a name="l-47"></a>    <span class="c1">// opcode JAL</span>
<a name="l-48"></a>    <span class="k">assign</span> <span class="n">rvc_jump_o</span>   <span class="o">=</span> <span class="p">(</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">13</span><span class="p">]</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">OpcodeC1J</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">is_rvc</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">OpcodeC1</span><span class="p">);</span>
<a name="l-49"></a>    <span class="c1">// always links to register 0</span>
<a name="l-50"></a>    <span class="kt">logic</span> <span class="n">is_jal_r</span><span class="p">;</span>
<a name="l-51"></a>    <span class="k">assign</span> <span class="n">is_jal_r</span>     <span class="o">=</span> <span class="p">(</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">13</span><span class="p">]</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">OpcodeC2JalrMvAdd</span><span class="p">)</span>
<a name="l-52"></a>                        <span class="o">&amp;</span> <span class="p">(</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">2</span><span class="p">]</span> <span class="o">==</span> <span class="mb">5&#39;b00000</span><span class="p">)</span>
<a name="l-53"></a>                        <span class="o">&amp;</span> <span class="p">(</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">OpcodeC2</span><span class="p">)</span>
<a name="l-54"></a>                        <span class="o">&amp;</span> <span class="n">is_rvc</span><span class="p">;</span>
<a name="l-55"></a>    <span class="k">assign</span> <span class="n">rvc_jr_o</span>     <span class="o">=</span> <span class="n">is_jal_r</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>
<a name="l-56"></a>    <span class="c1">// always links to register 1 e.g.: it is a jump</span>
<a name="l-57"></a>    <span class="k">assign</span> <span class="n">rvc_jalr_o</span>   <span class="o">=</span> <span class="n">is_jal_r</span> <span class="o">&amp;</span> <span class="n">instr_i</span><span class="p">[</span><span class="mi">12</span><span class="p">];</span>
<a name="l-58"></a>    <span class="k">assign</span> <span class="n">rvc_call_o</span>   <span class="o">=</span> <span class="n">rvc_jalr_o</span><span class="p">;</span>
<a name="l-59"></a>
<a name="l-60"></a>    <span class="k">assign</span> <span class="n">rvc_branch_o</span> <span class="o">=</span> <span class="p">((</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">13</span><span class="p">]</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">OpcodeC1Beqz</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">15</span><span class="o">:</span><span class="mi">13</span><span class="p">]</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">OpcodeC1Bnez</span><span class="p">))</span>
<a name="l-61"></a>                        <span class="o">&amp;</span> <span class="p">(</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">1</span><span class="o">:</span><span class="mi">0</span><span class="p">]</span> <span class="o">==</span> <span class="n">riscv</span><span class="o">::</span><span class="n">OpcodeC1</span><span class="p">)</span>
<a name="l-62"></a>                        <span class="o">&amp;</span> <span class="n">is_rvc</span><span class="p">;</span>
<a name="l-63"></a>    <span class="c1">// check that rs1 is x1 or x5</span>
<a name="l-64"></a>    <span class="k">assign</span> <span class="n">rvc_return_o</span> <span class="o">=</span> <span class="p">((</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">7</span><span class="p">]</span> <span class="o">==</span> <span class="mi">5&#39;d1</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">7</span><span class="p">]</span> <span class="o">==</span> <span class="mi">5&#39;d5</span><span class="p">))</span>  <span class="o">&amp;</span> <span class="n">rvc_jr_o</span> <span class="p">;</span>
<a name="l-65"></a>
<a name="l-66"></a>    <span class="c1">// differentiates between JAL and BRANCH opcode, JALR comes from BHT</span>
<a name="l-67"></a>    <span class="k">assign</span> <span class="n">rvc_imm_o</span>    <span class="o">=</span> <span class="p">(</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">14</span><span class="p">])</span> <span class="o">?</span> <span class="p">{{</span><span class="mi">56</span><span class="o">+</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">64</span><span class="p">{</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">12</span><span class="p">]}},</span> <span class="n">instr_i</span><span class="p">[</span><span class="mi">6</span><span class="o">:</span><span class="mi">5</span><span class="p">],</span> <span class="n">instr_i</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="n">instr_i</span><span class="p">[</span><span class="mi">11</span><span class="o">:</span><span class="mi">10</span><span class="p">],</span> <span class="n">instr_i</span><span class="p">[</span><span class="mi">4</span><span class="o">:</span><span class="mi">3</span><span class="p">],</span> <span class="mb">1&#39;b0</span><span class="p">}</span>
<a name="l-68"></a>                                       <span class="o">:</span> <span class="p">{{</span><span class="mi">53</span><span class="o">+</span><span class="n">riscv</span><span class="o">::</span><span class="n">VLEN</span><span class="o">-</span><span class="mi">64</span><span class="p">{</span><span class="n">instr_i</span><span class="p">[</span><span class="mi">12</span><span class="p">]}},</span> <span class="n">instr_i</span><span class="p">[</span><span class="mi">8</span><span class="p">],</span> <span class="n">instr_i</span><span class="p">[</span><span class="mi">10</span><span class="o">:</span><span class="mi">9</span><span class="p">],</span> <span class="n">instr_i</span><span class="p">[</span><span class="mi">6</span><span class="p">],</span> <span class="n">instr_i</span><span class="p">[</span><span class="mi">7</span><span class="p">],</span> <span class="n">instr_i</span><span class="p">[</span><span class="mi">2</span><span class="p">],</span> <span class="n">instr_i</span><span class="p">[</span><span class="mi">11</span><span class="p">],</span> <span class="n">instr_i</span><span class="p">[</span><span class="mi">5</span><span class="o">:</span><span class="mi">3</span><span class="p">],</span> <span class="mb">1&#39;b0</span><span class="p">};</span>
<a name="l-69"></a><span class="k">endmodule</span>
</pre></div>
</td></tr></table>
  </body>
</html>