GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\src\gowin_pll\gowin_pll.v'
Analyzing VHDL file 'C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\src\gowin_pll\gowin_pll.vhd'
Analyzing entity 'gowin_pll'("C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\src\gowin_pll\gowin_pll.vhd":13)
Analyzing architecture 'behavioral'("C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\src\gowin_pll\gowin_pll.vhd":20)
Analyzing VHDL file 'C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\src\top.vhd'
Analyzing entity 'top'("C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\src\top.vhd":4)
Analyzing architecture 'rtl'("C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\src\top.vhd":15)
Analyzing VHDL file 'C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\src\vga_640x480_60Hz.vhd'
Analyzing entity 'vga_display'("C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\src\vga_640x480_60Hz.vhd":29)
Analyzing architecture 'rtl'("C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\src\vga_640x480_60Hz.vhd":40)
Compiling module 'Gowin_PLL'("C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\src\gowin_pll\gowin_pll.v":10)
Processing 'Gowin_PLL(Behavioral)'("C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\src\gowin_pll\gowin_pll.vhd":13)
Processing 'top(RTL)'("C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\src\top.vhd":4)
Processing 'VGA_DISPLAY(RTL)'("C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\src\vga_640x480_60Hz.vhd":29)
NOTE  (EX0101) : Current top module is "top"
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\impl\gwsynthesis\VGA_640x480_60Hz.vg" completed
[100%] Generate report file "C:\Users\erikm\Documents\FPGAprosjekter\Primer25K\VGA_640x480_60Hz\impl\gwsynthesis\VGA_640x480_60Hz_syn.rpt.html" completed
GowinSynthesis finish
