// Seed: 1474613226
module module_0;
  wire id_2;
  assign id_1[1] = 1 % id_1[1];
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output wand id_2,
    input wor id_3,
    output supply1 id_4,
    input tri id_5,
    input supply1 id_6,
    input supply0 id_7,
    input tri id_8
);
  wire id_10;
  and primCall (id_2, id_3, id_5, id_6, id_7, id_8);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input logic id_0,
    input tri0  id_1
);
  wire id_3;
  module_0 modCall_1 ();
  always @(posedge 1);
  logic id_4 = id_0, id_5;
  id_6 :
  assert property (@(id_1) 1 - 1)
  else id_4 <= 1;
endmodule
