// Seed: 4138066750
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  input wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  if ("" & id_9) wire id_16;
  assign id_10 = id_11;
  assign id_5  = id_16;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  input wire id_19;
  inout wire id_18;
  inout wire id_17;
  inout wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5  = id_3;
  assign id_4  = id_13;
  assign id_2  = id_3#(.id_17(1), .id_18(id_19), .id_12(1), .id_17(1));
  assign id_16 = 1;
  assign id_9  = (1);
  module_0(
      id_4,
      id_11,
      id_13,
      id_5,
      id_10,
      id_3,
      id_4,
      id_17,
      id_16,
      id_3,
      id_4,
      id_18,
      id_14,
      id_11,
      id_4
  );
  assign id_1 = 1;
endmodule
