INFO: [VRFC 10-2263] Analyzing Verilog file "/home/vighnesh/project_4/project_4.sim/sim_1/impl/timing/xsim/sigmoid_unit_time_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32X1D_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD15
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD16
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD17
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD18
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD19
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD20
INFO: [VRFC 10-311] analyzing module RAM32X1D_HD21
INFO: [VRFC 10-311] analyzing module dual_port_ram
INFO: [VRFC 10-311] analyzing module glbl
