#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x25e7ec0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x25e8050 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x25d92d0 .functor NOT 1, L_0x2644010, C4<0>, C4<0>, C4<0>;
L_0x2643df0 .functor XOR 2, L_0x2643c90, L_0x2643d50, C4<00>, C4<00>;
L_0x2643f00 .functor XOR 2, L_0x2643df0, L_0x2643e60, C4<00>, C4<00>;
v0x263be40_0 .net *"_ivl_10", 1 0, L_0x2643e60;  1 drivers
v0x263bf40_0 .net *"_ivl_12", 1 0, L_0x2643f00;  1 drivers
v0x263c020_0 .net *"_ivl_2", 1 0, L_0x263f200;  1 drivers
v0x263c0e0_0 .net *"_ivl_4", 1 0, L_0x2643c90;  1 drivers
v0x263c1c0_0 .net *"_ivl_6", 1 0, L_0x2643d50;  1 drivers
v0x263c2f0_0 .net *"_ivl_8", 1 0, L_0x2643df0;  1 drivers
v0x263c3d0_0 .net "a", 0 0, v0x2636cc0_0;  1 drivers
v0x263c470_0 .net "b", 0 0, v0x2636d60_0;  1 drivers
v0x263c510_0 .net "c", 0 0, v0x2636e00_0;  1 drivers
v0x263c5b0_0 .var "clk", 0 0;
v0x263c650_0 .net "d", 0 0, v0x2636f40_0;  1 drivers
v0x263c6f0_0 .net "out_pos_dut", 0 0, L_0x26438f0;  1 drivers
v0x263c790_0 .net "out_pos_ref", 0 0, L_0x263dcc0;  1 drivers
v0x263c830_0 .net "out_sop_dut", 0 0, L_0x263ec20;  1 drivers
v0x263c8d0_0 .net "out_sop_ref", 0 0, L_0x2611470;  1 drivers
v0x263c970_0 .var/2u "stats1", 223 0;
v0x263ca10_0 .var/2u "strobe", 0 0;
v0x263cab0_0 .net "tb_match", 0 0, L_0x2644010;  1 drivers
v0x263cb80_0 .net "tb_mismatch", 0 0, L_0x25d92d0;  1 drivers
v0x263cc20_0 .net "wavedrom_enable", 0 0, v0x2637210_0;  1 drivers
v0x263ccf0_0 .net "wavedrom_title", 511 0, v0x26372b0_0;  1 drivers
L_0x263f200 .concat [ 1 1 0 0], L_0x263dcc0, L_0x2611470;
L_0x2643c90 .concat [ 1 1 0 0], L_0x263dcc0, L_0x2611470;
L_0x2643d50 .concat [ 1 1 0 0], L_0x26438f0, L_0x263ec20;
L_0x2643e60 .concat [ 1 1 0 0], L_0x263dcc0, L_0x2611470;
L_0x2644010 .cmp/eeq 2, L_0x263f200, L_0x2643f00;
S_0x25e81e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x25e8050;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x25d96b0 .functor AND 1, v0x2636e00_0, v0x2636f40_0, C4<1>, C4<1>;
L_0x25d9a90 .functor NOT 1, v0x2636cc0_0, C4<0>, C4<0>, C4<0>;
L_0x25d9e70 .functor NOT 1, v0x2636d60_0, C4<0>, C4<0>, C4<0>;
L_0x25da0f0 .functor AND 1, L_0x25d9a90, L_0x25d9e70, C4<1>, C4<1>;
L_0x25f2b60 .functor AND 1, L_0x25da0f0, v0x2636e00_0, C4<1>, C4<1>;
L_0x2611470 .functor OR 1, L_0x25d96b0, L_0x25f2b60, C4<0>, C4<0>;
L_0x263d140 .functor NOT 1, v0x2636d60_0, C4<0>, C4<0>, C4<0>;
L_0x263d1b0 .functor OR 1, L_0x263d140, v0x2636f40_0, C4<0>, C4<0>;
L_0x263d2c0 .functor AND 1, v0x2636e00_0, L_0x263d1b0, C4<1>, C4<1>;
L_0x263d380 .functor NOT 1, v0x2636cc0_0, C4<0>, C4<0>, C4<0>;
L_0x263d450 .functor OR 1, L_0x263d380, v0x2636d60_0, C4<0>, C4<0>;
L_0x263d4c0 .functor AND 1, L_0x263d2c0, L_0x263d450, C4<1>, C4<1>;
L_0x263d640 .functor NOT 1, v0x2636d60_0, C4<0>, C4<0>, C4<0>;
L_0x263d6b0 .functor OR 1, L_0x263d640, v0x2636f40_0, C4<0>, C4<0>;
L_0x263d5d0 .functor AND 1, v0x2636e00_0, L_0x263d6b0, C4<1>, C4<1>;
L_0x263d840 .functor NOT 1, v0x2636cc0_0, C4<0>, C4<0>, C4<0>;
L_0x263d940 .functor OR 1, L_0x263d840, v0x2636f40_0, C4<0>, C4<0>;
L_0x263da00 .functor AND 1, L_0x263d5d0, L_0x263d940, C4<1>, C4<1>;
L_0x263dbb0 .functor XNOR 1, L_0x263d4c0, L_0x263da00, C4<0>, C4<0>;
v0x25d8c00_0 .net *"_ivl_0", 0 0, L_0x25d96b0;  1 drivers
v0x25d9000_0 .net *"_ivl_12", 0 0, L_0x263d140;  1 drivers
v0x25d93e0_0 .net *"_ivl_14", 0 0, L_0x263d1b0;  1 drivers
v0x25d97c0_0 .net *"_ivl_16", 0 0, L_0x263d2c0;  1 drivers
v0x25d9ba0_0 .net *"_ivl_18", 0 0, L_0x263d380;  1 drivers
v0x25d9f80_0 .net *"_ivl_2", 0 0, L_0x25d9a90;  1 drivers
v0x25da200_0 .net *"_ivl_20", 0 0, L_0x263d450;  1 drivers
v0x2635230_0 .net *"_ivl_24", 0 0, L_0x263d640;  1 drivers
v0x2635310_0 .net *"_ivl_26", 0 0, L_0x263d6b0;  1 drivers
v0x26353f0_0 .net *"_ivl_28", 0 0, L_0x263d5d0;  1 drivers
v0x26354d0_0 .net *"_ivl_30", 0 0, L_0x263d840;  1 drivers
v0x26355b0_0 .net *"_ivl_32", 0 0, L_0x263d940;  1 drivers
v0x2635690_0 .net *"_ivl_36", 0 0, L_0x263dbb0;  1 drivers
L_0x7fb289ebd018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2635750_0 .net *"_ivl_38", 0 0, L_0x7fb289ebd018;  1 drivers
v0x2635830_0 .net *"_ivl_4", 0 0, L_0x25d9e70;  1 drivers
v0x2635910_0 .net *"_ivl_6", 0 0, L_0x25da0f0;  1 drivers
v0x26359f0_0 .net *"_ivl_8", 0 0, L_0x25f2b60;  1 drivers
v0x2635ad0_0 .net "a", 0 0, v0x2636cc0_0;  alias, 1 drivers
v0x2635b90_0 .net "b", 0 0, v0x2636d60_0;  alias, 1 drivers
v0x2635c50_0 .net "c", 0 0, v0x2636e00_0;  alias, 1 drivers
v0x2635d10_0 .net "d", 0 0, v0x2636f40_0;  alias, 1 drivers
v0x2635dd0_0 .net "out_pos", 0 0, L_0x263dcc0;  alias, 1 drivers
v0x2635e90_0 .net "out_sop", 0 0, L_0x2611470;  alias, 1 drivers
v0x2635f50_0 .net "pos0", 0 0, L_0x263d4c0;  1 drivers
v0x2636010_0 .net "pos1", 0 0, L_0x263da00;  1 drivers
L_0x263dcc0 .functor MUXZ 1, L_0x7fb289ebd018, L_0x263d4c0, L_0x263dbb0, C4<>;
S_0x2636190 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x25e8050;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2636cc0_0 .var "a", 0 0;
v0x2636d60_0 .var "b", 0 0;
v0x2636e00_0 .var "c", 0 0;
v0x2636ea0_0 .net "clk", 0 0, v0x263c5b0_0;  1 drivers
v0x2636f40_0 .var "d", 0 0;
v0x2637030_0 .var/2u "fail", 0 0;
v0x26370d0_0 .var/2u "fail1", 0 0;
v0x2637170_0 .net "tb_match", 0 0, L_0x2644010;  alias, 1 drivers
v0x2637210_0 .var "wavedrom_enable", 0 0;
v0x26372b0_0 .var "wavedrom_title", 511 0;
E_0x25e6830/0 .event negedge, v0x2636ea0_0;
E_0x25e6830/1 .event posedge, v0x2636ea0_0;
E_0x25e6830 .event/or E_0x25e6830/0, E_0x25e6830/1;
S_0x26364c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2636190;
 .timescale -12 -12;
v0x2636700_0 .var/2s "i", 31 0;
E_0x25e66d0 .event posedge, v0x2636ea0_0;
S_0x2636800 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2636190;
 .timescale -12 -12;
v0x2636a00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2636ae0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2636190;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2637490 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x25e8050;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x263de70 .functor NOT 1, v0x2636cc0_0, C4<0>, C4<0>, C4<0>;
L_0x263df00 .functor NOT 1, v0x2636d60_0, C4<0>, C4<0>, C4<0>;
L_0x263e0a0 .functor AND 1, L_0x263de70, L_0x263df00, C4<1>, C4<1>;
L_0x263e1b0 .functor AND 1, L_0x263e0a0, v0x2636e00_0, C4<1>, C4<1>;
L_0x263e3b0 .functor NOT 1, v0x2636f40_0, C4<0>, C4<0>, C4<0>;
L_0x263e530 .functor AND 1, L_0x263e1b0, L_0x263e3b0, C4<1>, C4<1>;
L_0x263e680 .functor NOT 1, v0x2636cc0_0, C4<0>, C4<0>, C4<0>;
L_0x263e800 .functor AND 1, L_0x263e680, v0x2636d60_0, C4<1>, C4<1>;
L_0x263e910 .functor AND 1, L_0x263e800, v0x2636e00_0, C4<1>, C4<1>;
L_0x263e9d0 .functor AND 1, L_0x263e910, v0x2636f40_0, C4<1>, C4<1>;
L_0x263eaf0 .functor OR 1, L_0x263e530, L_0x263e9d0, C4<0>, C4<0>;
L_0x263ebb0 .functor AND 1, v0x2636cc0_0, v0x2636d60_0, C4<1>, C4<1>;
L_0x263ec90 .functor AND 1, L_0x263ebb0, v0x2636e00_0, C4<1>, C4<1>;
L_0x263ed50 .functor AND 1, L_0x263ec90, v0x2636f40_0, C4<1>, C4<1>;
L_0x263ec20 .functor OR 1, L_0x263eaf0, L_0x263ed50, C4<0>, C4<0>;
L_0x263ef80 .functor NOT 1, v0x2636cc0_0, C4<0>, C4<0>, C4<0>;
L_0x263f080 .functor NOT 1, v0x2636d60_0, C4<0>, C4<0>, C4<0>;
L_0x263f0f0 .functor OR 1, L_0x263ef80, L_0x263f080, C4<0>, C4<0>;
L_0x263f2a0 .functor NOT 1, v0x2636e00_0, C4<0>, C4<0>, C4<0>;
L_0x263f310 .functor OR 1, L_0x263f0f0, L_0x263f2a0, C4<0>, C4<0>;
L_0x263f4d0 .functor OR 1, L_0x263f310, v0x2636f40_0, C4<0>, C4<0>;
L_0x263f590 .functor NOT 1, v0x2636cc0_0, C4<0>, C4<0>, C4<0>;
L_0x263f6c0 .functor OR 1, L_0x263f590, v0x2636d60_0, C4<0>, C4<0>;
L_0x263f780 .functor NOT 1, v0x2636e00_0, C4<0>, C4<0>, C4<0>;
L_0x263f8c0 .functor OR 1, L_0x263f6c0, L_0x263f780, C4<0>, C4<0>;
L_0x263f9d0 .functor OR 1, L_0x263f8c0, v0x2636f40_0, C4<0>, C4<0>;
L_0x263fb70 .functor AND 1, L_0x263f4d0, L_0x263f9d0, C4<1>, C4<1>;
L_0x263fc80 .functor NOT 1, v0x2636cc0_0, C4<0>, C4<0>, C4<0>;
L_0x263fde0 .functor OR 1, L_0x263fc80, v0x2636d60_0, C4<0>, C4<0>;
L_0x263fea0 .functor OR 1, L_0x263fde0, v0x2636e00_0, C4<0>, C4<0>;
L_0x2640060 .functor NOT 1, v0x2636f40_0, C4<0>, C4<0>, C4<0>;
L_0x26400d0 .functor OR 1, L_0x263fea0, L_0x2640060, C4<0>, C4<0>;
L_0x26402f0 .functor AND 1, L_0x263fb70, L_0x26400d0, C4<1>, C4<1>;
L_0x2640400 .functor NOT 1, v0x2636cc0_0, C4<0>, C4<0>, C4<0>;
L_0x2640590 .functor OR 1, L_0x2640400, v0x2636d60_0, C4<0>, C4<0>;
L_0x2640650 .functor OR 1, L_0x2640590, v0x2636e00_0, C4<0>, C4<0>;
L_0x2640840 .functor OR 1, L_0x2640650, v0x2636f40_0, C4<0>, C4<0>;
L_0x2640900 .functor AND 1, L_0x26402f0, L_0x2640840, C4<1>, C4<1>;
L_0x2640710 .functor OR 1, v0x2636cc0_0, v0x2636d60_0, C4<0>, C4<0>;
L_0x2640780 .functor OR 1, L_0x2640710, v0x2636e00_0, C4<0>, C4<0>;
L_0x2640b60 .functor NOT 1, v0x2636f40_0, C4<0>, C4<0>, C4<0>;
L_0x2640bd0 .functor OR 1, L_0x2640780, L_0x2640b60, C4<0>, C4<0>;
L_0x2640e40 .functor AND 1, L_0x2640900, L_0x2640bd0, C4<1>, C4<1>;
L_0x2640f50 .functor NOT 1, v0x2636d60_0, C4<0>, C4<0>, C4<0>;
L_0x2641130 .functor OR 1, v0x2636cc0_0, L_0x2640f50, C4<0>, C4<0>;
L_0x26411f0 .functor OR 1, L_0x2641130, v0x2636e00_0, C4<0>, C4<0>;
L_0x2641640 .functor OR 1, L_0x26411f0, v0x2636f40_0, C4<0>, C4<0>;
L_0x2641910 .functor AND 1, L_0x2640e40, L_0x2641640, C4<1>, C4<1>;
L_0x2641bb0 .functor NOT 1, v0x2636d60_0, C4<0>, C4<0>, C4<0>;
L_0x2641c20 .functor OR 1, v0x2636cc0_0, L_0x2641bb0, C4<0>, C4<0>;
L_0x2642090 .functor OR 1, L_0x2641c20, v0x2636e00_0, C4<0>, C4<0>;
L_0x2642150 .functor NOT 1, v0x2636f40_0, C4<0>, C4<0>, C4<0>;
L_0x2642370 .functor OR 1, L_0x2642090, L_0x2642150, C4<0>, C4<0>;
L_0x2642480 .functor AND 1, L_0x2641910, L_0x2642370, C4<1>, C4<1>;
L_0x2642750 .functor NOT 1, v0x2636cc0_0, C4<0>, C4<0>, C4<0>;
L_0x26427c0 .functor OR 1, L_0x2642750, v0x2636d60_0, C4<0>, C4<0>;
L_0x2642a50 .functor OR 1, L_0x26427c0, v0x2636e00_0, C4<0>, C4<0>;
L_0x2642b10 .functor OR 1, L_0x2642a50, v0x2636f40_0, C4<0>, C4<0>;
L_0x2642db0 .functor AND 1, L_0x2642480, L_0x2642b10, C4<1>, C4<1>;
L_0x2642ec0 .functor NOT 1, v0x2636cc0_0, C4<0>, C4<0>, C4<0>;
L_0x2643120 .functor NOT 1, v0x2636d60_0, C4<0>, C4<0>, C4<0>;
L_0x2643190 .functor OR 1, L_0x2642ec0, L_0x2643120, C4<0>, C4<0>;
L_0x26434a0 .functor OR 1, L_0x2643190, v0x2636e00_0, C4<0>, C4<0>;
L_0x2643560 .functor NOT 1, v0x2636f40_0, C4<0>, C4<0>, C4<0>;
L_0x26437e0 .functor OR 1, L_0x26434a0, L_0x2643560, C4<0>, C4<0>;
L_0x26438f0 .functor AND 1, L_0x2642db0, L_0x26437e0, C4<1>, C4<1>;
v0x2637650_0 .net *"_ivl_0", 0 0, L_0x263de70;  1 drivers
v0x2637730_0 .net *"_ivl_10", 0 0, L_0x263e530;  1 drivers
v0x2637810_0 .net *"_ivl_100", 0 0, L_0x2642090;  1 drivers
v0x2637900_0 .net *"_ivl_102", 0 0, L_0x2642150;  1 drivers
v0x26379e0_0 .net *"_ivl_104", 0 0, L_0x2642370;  1 drivers
v0x2637b10_0 .net *"_ivl_106", 0 0, L_0x2642480;  1 drivers
v0x2637bf0_0 .net *"_ivl_108", 0 0, L_0x2642750;  1 drivers
v0x2637cd0_0 .net *"_ivl_110", 0 0, L_0x26427c0;  1 drivers
v0x2637db0_0 .net *"_ivl_112", 0 0, L_0x2642a50;  1 drivers
v0x2637f20_0 .net *"_ivl_114", 0 0, L_0x2642b10;  1 drivers
v0x2638000_0 .net *"_ivl_116", 0 0, L_0x2642db0;  1 drivers
v0x26380e0_0 .net *"_ivl_118", 0 0, L_0x2642ec0;  1 drivers
v0x26381c0_0 .net *"_ivl_12", 0 0, L_0x263e680;  1 drivers
v0x26382a0_0 .net *"_ivl_120", 0 0, L_0x2643120;  1 drivers
v0x2638380_0 .net *"_ivl_122", 0 0, L_0x2643190;  1 drivers
v0x2638460_0 .net *"_ivl_124", 0 0, L_0x26434a0;  1 drivers
v0x2638540_0 .net *"_ivl_126", 0 0, L_0x2643560;  1 drivers
v0x2638730_0 .net *"_ivl_128", 0 0, L_0x26437e0;  1 drivers
v0x2638810_0 .net *"_ivl_14", 0 0, L_0x263e800;  1 drivers
v0x26388f0_0 .net *"_ivl_16", 0 0, L_0x263e910;  1 drivers
v0x26389d0_0 .net *"_ivl_18", 0 0, L_0x263e9d0;  1 drivers
v0x2638ab0_0 .net *"_ivl_2", 0 0, L_0x263df00;  1 drivers
v0x2638b90_0 .net *"_ivl_20", 0 0, L_0x263eaf0;  1 drivers
v0x2638c70_0 .net *"_ivl_22", 0 0, L_0x263ebb0;  1 drivers
v0x2638d50_0 .net *"_ivl_24", 0 0, L_0x263ec90;  1 drivers
v0x2638e30_0 .net *"_ivl_26", 0 0, L_0x263ed50;  1 drivers
v0x2638f10_0 .net *"_ivl_30", 0 0, L_0x263ef80;  1 drivers
v0x2638ff0_0 .net *"_ivl_32", 0 0, L_0x263f080;  1 drivers
v0x26390d0_0 .net *"_ivl_34", 0 0, L_0x263f0f0;  1 drivers
v0x26391b0_0 .net *"_ivl_36", 0 0, L_0x263f2a0;  1 drivers
v0x2639290_0 .net *"_ivl_38", 0 0, L_0x263f310;  1 drivers
v0x2639370_0 .net *"_ivl_4", 0 0, L_0x263e0a0;  1 drivers
v0x2639450_0 .net *"_ivl_40", 0 0, L_0x263f4d0;  1 drivers
v0x2639740_0 .net *"_ivl_42", 0 0, L_0x263f590;  1 drivers
v0x2639820_0 .net *"_ivl_44", 0 0, L_0x263f6c0;  1 drivers
v0x2639900_0 .net *"_ivl_46", 0 0, L_0x263f780;  1 drivers
v0x26399e0_0 .net *"_ivl_48", 0 0, L_0x263f8c0;  1 drivers
v0x2639ac0_0 .net *"_ivl_50", 0 0, L_0x263f9d0;  1 drivers
v0x2639ba0_0 .net *"_ivl_52", 0 0, L_0x263fb70;  1 drivers
v0x2639c80_0 .net *"_ivl_54", 0 0, L_0x263fc80;  1 drivers
v0x2639d60_0 .net *"_ivl_56", 0 0, L_0x263fde0;  1 drivers
v0x2639e40_0 .net *"_ivl_58", 0 0, L_0x263fea0;  1 drivers
v0x2639f20_0 .net *"_ivl_6", 0 0, L_0x263e1b0;  1 drivers
v0x263a000_0 .net *"_ivl_60", 0 0, L_0x2640060;  1 drivers
v0x263a0e0_0 .net *"_ivl_62", 0 0, L_0x26400d0;  1 drivers
v0x263a1c0_0 .net *"_ivl_64", 0 0, L_0x26402f0;  1 drivers
v0x263a2a0_0 .net *"_ivl_66", 0 0, L_0x2640400;  1 drivers
v0x263a380_0 .net *"_ivl_68", 0 0, L_0x2640590;  1 drivers
v0x263a460_0 .net *"_ivl_70", 0 0, L_0x2640650;  1 drivers
v0x263a540_0 .net *"_ivl_72", 0 0, L_0x2640840;  1 drivers
v0x263a620_0 .net *"_ivl_74", 0 0, L_0x2640900;  1 drivers
v0x263a700_0 .net *"_ivl_76", 0 0, L_0x2640710;  1 drivers
v0x263a7e0_0 .net *"_ivl_78", 0 0, L_0x2640780;  1 drivers
v0x263a8c0_0 .net *"_ivl_8", 0 0, L_0x263e3b0;  1 drivers
v0x263a9a0_0 .net *"_ivl_80", 0 0, L_0x2640b60;  1 drivers
v0x263aa80_0 .net *"_ivl_82", 0 0, L_0x2640bd0;  1 drivers
v0x263ab60_0 .net *"_ivl_84", 0 0, L_0x2640e40;  1 drivers
v0x263ac40_0 .net *"_ivl_86", 0 0, L_0x2640f50;  1 drivers
v0x263ad20_0 .net *"_ivl_88", 0 0, L_0x2641130;  1 drivers
v0x263ae00_0 .net *"_ivl_90", 0 0, L_0x26411f0;  1 drivers
v0x263aee0_0 .net *"_ivl_92", 0 0, L_0x2641640;  1 drivers
v0x263afc0_0 .net *"_ivl_94", 0 0, L_0x2641910;  1 drivers
v0x263b0a0_0 .net *"_ivl_96", 0 0, L_0x2641bb0;  1 drivers
v0x263b180_0 .net *"_ivl_98", 0 0, L_0x2641c20;  1 drivers
v0x263b260_0 .net "a", 0 0, v0x2636cc0_0;  alias, 1 drivers
v0x263b710_0 .net "b", 0 0, v0x2636d60_0;  alias, 1 drivers
v0x263b800_0 .net "c", 0 0, v0x2636e00_0;  alias, 1 drivers
v0x263b8f0_0 .net "d", 0 0, v0x2636f40_0;  alias, 1 drivers
v0x263b9e0_0 .net "out_pos", 0 0, L_0x26438f0;  alias, 1 drivers
v0x263baa0_0 .net "out_sop", 0 0, L_0x263ec20;  alias, 1 drivers
S_0x263bc20 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x25e8050;
 .timescale -12 -12;
E_0x25ce9f0 .event anyedge, v0x263ca10_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x263ca10_0;
    %nor/r;
    %assign/vec4 v0x263ca10_0, 0;
    %wait E_0x25ce9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2636190;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2637030_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26370d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2636190;
T_4 ;
    %wait E_0x25e6830;
    %load/vec4 v0x2637170_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2637030_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2636190;
T_5 ;
    %wait E_0x25e66d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2636f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636d60_0, 0;
    %assign/vec4 v0x2636cc0_0, 0;
    %wait E_0x25e66d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2636f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636d60_0, 0;
    %assign/vec4 v0x2636cc0_0, 0;
    %wait E_0x25e66d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2636f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636d60_0, 0;
    %assign/vec4 v0x2636cc0_0, 0;
    %wait E_0x25e66d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2636f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636d60_0, 0;
    %assign/vec4 v0x2636cc0_0, 0;
    %wait E_0x25e66d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2636f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636d60_0, 0;
    %assign/vec4 v0x2636cc0_0, 0;
    %wait E_0x25e66d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2636f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636d60_0, 0;
    %assign/vec4 v0x2636cc0_0, 0;
    %wait E_0x25e66d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2636f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636d60_0, 0;
    %assign/vec4 v0x2636cc0_0, 0;
    %wait E_0x25e66d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2636f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636d60_0, 0;
    %assign/vec4 v0x2636cc0_0, 0;
    %wait E_0x25e66d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2636f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636d60_0, 0;
    %assign/vec4 v0x2636cc0_0, 0;
    %wait E_0x25e66d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2636f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636d60_0, 0;
    %assign/vec4 v0x2636cc0_0, 0;
    %wait E_0x25e66d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2636f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636d60_0, 0;
    %assign/vec4 v0x2636cc0_0, 0;
    %wait E_0x25e66d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2636f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636d60_0, 0;
    %assign/vec4 v0x2636cc0_0, 0;
    %wait E_0x25e66d0;
    %load/vec4 v0x2637030_0;
    %store/vec4 v0x26370d0_0, 0, 1;
    %fork t_1, S_0x26364c0;
    %jmp t_0;
    .scope S_0x26364c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2636700_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2636700_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x25e66d0;
    %load/vec4 v0x2636700_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2636f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636d60_0, 0;
    %assign/vec4 v0x2636cc0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2636700_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2636700_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2636190;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x25e6830;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2636f40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636e00_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2636d60_0, 0;
    %assign/vec4 v0x2636cc0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2637030_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x26370d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x25e8050;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x263c5b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x263ca10_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x25e8050;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x263c5b0_0;
    %inv;
    %store/vec4 v0x263c5b0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x25e8050;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2636ea0_0, v0x263cb80_0, v0x263c3d0_0, v0x263c470_0, v0x263c510_0, v0x263c650_0, v0x263c8d0_0, v0x263c830_0, v0x263c790_0, v0x263c6f0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x25e8050;
T_9 ;
    %load/vec4 v0x263c970_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x263c970_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x263c970_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x263c970_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x263c970_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x263c970_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x263c970_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x263c970_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x263c970_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x263c970_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x25e8050;
T_10 ;
    %wait E_0x25e6830;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x263c970_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263c970_0, 4, 32;
    %load/vec4 v0x263cab0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x263c970_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263c970_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x263c970_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263c970_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x263c8d0_0;
    %load/vec4 v0x263c8d0_0;
    %load/vec4 v0x263c830_0;
    %xor;
    %load/vec4 v0x263c8d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x263c970_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263c970_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x263c970_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263c970_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x263c790_0;
    %load/vec4 v0x263c790_0;
    %load/vec4 v0x263c6f0_0;
    %xor;
    %load/vec4 v0x263c790_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x263c970_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263c970_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x263c970_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x263c970_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can5_depth10/machine/ece241_2013_q2/iter5/response1/top_module.sv";
