{
  "//": "Updated TinyTapeout config for Rectangular to Cylindrical Converter",

  "PL_TARGET_DENSITY_PCT": 70,  
  "CLOCK_PERIOD": 20,  

  "//": "Hold slack margin",
  "PL_RESIZER_HOLD_SLACK_MARGIN": 0.1,
  "GRT_RESIZER_HOLD_SLACK_MARGIN": 0.05,

  "//": "Enable linter for design rule checks",
  "RUN_LINTER": 1,
  "LINTER_INCLUDE_PDK_MODELS": 1,

  "//": "Define custom clock port",
  "CLOCK_PORT": "clk",

  "//": "Use a custom SDC file (make sure it exists!)",
  "PNR_SDC_FILE": "src/project.sdc",

  "//": "Absolute die size and congestion settings",
  "GRT_ALLOW_CONGESTION": 1,
  "FP_SIZING": "absolute",

  "//": "Margins for IO placement",
  "TOP_MARGIN_MULT": 1,
  "BOTTOM_MARGIN_MULT": 1,
  "LEFT_MARGIN_MULT": 6,
  "RIGHT_MARGIN_MULT": 6,

  "//": "Clock Tree Synthesis",
  "RUN_CTS": 1,

  "//": "Restrict routing to metal layer 4 (change to 'met5' if needed)",
  "RT_MAX_LAYER": "met4",

  "//": "Only export pin area in LEF (set to 0 if full LEF is needed)",
  "MAGIC_WRITE_LEF_PINONLY": 1
}
