arch                  	circuit        	vpr_revision	vpr_status	error	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	num_clb	num_io	num_outputs	num_memories	num_mult	placed_wirelength_est	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	crit_path_routed_wirelength	crit_path_route_success_iteration	critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	crit_path_routing_area_total	crit_path_routing_area_per_tile	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	max_vpr_mem	max_odin_mem	max_abc_mem
k6_N10_mem32K_40nm.xml	ch_intrinsics.v	13ad12d     	success   	     	364                	439                  	240                 	193                   	8           	8            	18     	99    	75         	1           	0       	1666                 	2.65447       	-235.198            	-2.65447            	46            	1767             	19                                    	1652                       	17                               	3.17036            	-284.087 	-3.17036 	0       	0       	2.23746e+06           	1.51809e+06          	144579.                          	2259.05                             	184668.                     	2885.44                        	0.22     	0.24      	0.61                     	0.07                	-1         	-1          	-1         
