

================================================================
== Vitis HLS Report for 'dataflow_section'
================================================================
* Date:           Sun Jan 17 13:41:53 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        cnn_hls_pynq
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.280 ns|     2.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    43346|    43346|  0.433 ms|  0.433 ms|  43346|  43346|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- flat_for_rows_flat_for_cols    |      196|      196|         2|          1|          1|   196|       yes|
        |- flat_for_rows_flat_for_cols    |      196|      196|         2|          1|          1|   196|       yes|
        |- flat_for_rows_flat_for_cols    |      196|      196|         2|          1|          1|   196|       yes|
        |- flat_for_rows_flat_for_cols    |      196|      196|         2|          1|          1|   196|       yes|
        |- dense_soft_max_for_dense_size  |       46|       46|        38|          1|          1|    10|       yes|
        |- dense_soft_max_for_digits      |       27|       27|        19|          1|          1|    10|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 1, depth = 2
  * Pipeline-4: initiation interval (II) = 1, depth = 38
  * Pipeline-5: initiation interval (II) = 1, depth = 19


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 78
* Pipeline : 6
  Pipeline-0 : II = 1, D = 2, States = { 7 8 }
  Pipeline-1 : II = 1, D = 2, States = { 10 11 }
  Pipeline-2 : II = 1, D = 2, States = { 13 14 }
  Pipeline-3 : II = 1, D = 2, States = { 16 17 }
  Pipeline-4 : II = 1, D = 38, States = { 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 }
  Pipeline-5 : II = 1, D = 19, States = { 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 9 8 
8 --> 7 
9 --> 10 
10 --> 12 11 
11 --> 10 
12 --> 13 
13 --> 15 14 
14 --> 13 
15 --> 16 
16 --> 18 17 
17 --> 16 
18 --> 19 
19 --> 20 
20 --> 58 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 20 
58 --> 59 
59 --> 78 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 59 
78 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.65>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_0_V = alloca i64 1" [05-Vitis-HLS/cnn.cc:32]   --->   Operation 79 'alloca' 'conv_to_pool_streams_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_1_V = alloca i64 1" [05-Vitis-HLS/cnn.cc:32]   --->   Operation 80 'alloca' 'conv_to_pool_streams_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_2_V = alloca i64 1" [05-Vitis-HLS/cnn.cc:32]   --->   Operation 81 'alloca' 'conv_to_pool_streams_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%conv_to_pool_streams_3_V = alloca i64 1" [05-Vitis-HLS/cnn.cc:32]   --->   Operation 82 'alloca' 'conv_to_pool_streams_3_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.56> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 784> <FIFO>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_0_V = alloca i64 1" [05-Vitis-HLS/cnn.cc:48]   --->   Operation 83 'alloca' 'pool_to_flat_streams_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_1_V = alloca i64 1" [05-Vitis-HLS/cnn.cc:48]   --->   Operation 84 'alloca' 'pool_to_flat_streams_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_2_V = alloca i64 1" [05-Vitis-HLS/cnn.cc:48]   --->   Operation 85 'alloca' 'pool_to_flat_streams_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%pool_to_flat_streams_3_V = alloca i64 1" [05-Vitis-HLS/cnn.cc:48]   --->   Operation 86 'alloca' 'pool_to_flat_streams_3_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_0_V = alloca i64 1" [05-Vitis-HLS/cnn.cc:59]   --->   Operation 87 'alloca' 'flat_to_dense_streams_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_1_V = alloca i64 1" [05-Vitis-HLS/cnn.cc:59]   --->   Operation 88 'alloca' 'flat_to_dense_streams_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_2_V = alloca i64 1" [05-Vitis-HLS/cnn.cc:59]   --->   Operation 89 'alloca' 'flat_to_dense_streams_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%flat_to_dense_streams_3_V = alloca i64 1" [05-Vitis-HLS/cnn.cc:59]   --->   Operation 90 'alloca' 'flat_to_dense_streams_3_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_0_V = alloca i64 1" [05-Vitis-HLS/cnn.cc:63]   --->   Operation 91 'alloca' 'dense_to_softmax_streams_0_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_1_V = alloca i64 1" [05-Vitis-HLS/cnn.cc:63]   --->   Operation 92 'alloca' 'dense_to_softmax_streams_1_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_2_V = alloca i64 1" [05-Vitis-HLS/cnn.cc:63]   --->   Operation 93 'alloca' 'dense_to_softmax_streams_2_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%dense_to_softmax_streams_3_V = alloca i64 1" [05-Vitis-HLS/cnn.cc:63]   --->   Operation 94 'alloca' 'dense_to_softmax_streams_3_V' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_1 : Operation 95 [2/2] (3.65ns)   --->   "%call_ln71 = call void @convolution, i32 %pad_img0, i2 0, i32 %conv_to_pool_streams_0_V" [05-Vitis-HLS/conv.cc:71]   --->   Operation 95 'call' 'call_ln71' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln71 = call void @convolution, i32 %pad_img0, i2 0, i32 %conv_to_pool_streams_0_V" [05-Vitis-HLS/conv.cc:71]   --->   Operation 96 'call' 'call_ln71' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 97 [2/2] (3.65ns)   --->   "%call_ln72 = call void @convolution, i32 %pad_img1, i2 1, i32 %conv_to_pool_streams_1_V" [05-Vitis-HLS/conv.cc:72]   --->   Operation 97 'call' 'call_ln72' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 98 [2/2] (3.65ns)   --->   "%call_ln73 = call void @convolution, i32 %pad_img2, i2 2, i32 %conv_to_pool_streams_2_V" [05-Vitis-HLS/conv.cc:73]   --->   Operation 98 'call' 'call_ln73' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 99 [2/2] (3.65ns)   --->   "%call_ln74 = call void @convolution, i32 %pad_img3, i2 3, i32 %conv_to_pool_streams_3_V" [05-Vitis-HLS/conv.cc:74]   --->   Operation 99 'call' 'call_ln74' <Predicate = true> <Delay = 3.65> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 100 [2/2] (1.82ns)   --->   "%call_ln44 = call void @max_pooling, i32 %conv_to_pool_streams_0_V, i32 %pool_to_flat_streams_0_V" [05-Vitis-HLS/pool.cc:44]   --->   Operation 100 'call' 'call_ln44' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 101 [1/2] (0.00ns)   --->   "%call_ln72 = call void @convolution, i32 %pad_img1, i2 1, i32 %conv_to_pool_streams_1_V" [05-Vitis-HLS/conv.cc:72]   --->   Operation 101 'call' 'call_ln72' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln73 = call void @convolution, i32 %pad_img2, i2 2, i32 %conv_to_pool_streams_2_V" [05-Vitis-HLS/conv.cc:73]   --->   Operation 102 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 103 [1/2] (0.00ns)   --->   "%call_ln74 = call void @convolution, i32 %pad_img3, i2 3, i32 %conv_to_pool_streams_3_V" [05-Vitis-HLS/conv.cc:74]   --->   Operation 103 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln44 = call void @max_pooling, i32 %conv_to_pool_streams_0_V, i32 %pool_to_flat_streams_0_V" [05-Vitis-HLS/pool.cc:44]   --->   Operation 104 'call' 'call_ln44' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 105 [2/2] (1.82ns)   --->   "%call_ln45 = call void @max_pooling, i32 %conv_to_pool_streams_1_V, i32 %pool_to_flat_streams_1_V" [05-Vitis-HLS/pool.cc:45]   --->   Operation 105 'call' 'call_ln45' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 106 [2/2] (1.82ns)   --->   "%call_ln46 = call void @max_pooling, i32 %conv_to_pool_streams_2_V, i32 %pool_to_flat_streams_2_V" [05-Vitis-HLS/pool.cc:46]   --->   Operation 106 'call' 'call_ln46' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 107 [2/2] (1.82ns)   --->   "%call_ln47 = call void @max_pooling, i32 %conv_to_pool_streams_3_V, i32 %pool_to_flat_streams_3_V" [05-Vitis-HLS/pool.cc:47]   --->   Operation 107 'call' 'call_ln47' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 1.58>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_0_V, i32 %conv_to_pool_streams_0_V"   --->   Operation 108 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%empty_26 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_1_V, i32 %conv_to_pool_streams_1_V"   --->   Operation 110 'specchannel' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%empty_27 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_2_V, i32 %conv_to_pool_streams_2_V"   --->   Operation 112 'specchannel' 'empty_27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%empty_28 = specchannel i32 @_ssdm_op_SpecChannel, void @conv_to_pool_streams_LF_3_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 784, i32 784, i32 %conv_to_pool_streams_3_V, i32 %conv_to_pool_streams_3_V"   --->   Operation 114 'specchannel' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv_to_pool_streams_3_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 116 [1/1] (0.00ns)   --->   "%empty_29 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_0_V, i32 %pool_to_flat_streams_0_V"   --->   Operation 116 'specchannel' 'empty_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%empty_30 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_1_V, i32 %pool_to_flat_streams_1_V"   --->   Operation 118 'specchannel' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%empty_31 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_2_V, i32 %pool_to_flat_streams_2_V"   --->   Operation 120 'specchannel' 'empty_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%empty_32 = specchannel i32 @_ssdm_op_SpecChannel, void @pool_to_flat_streams_LF_3_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %pool_to_flat_streams_3_V, i32 %pool_to_flat_streams_3_V"   --->   Operation 122 'specchannel' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %pool_to_flat_streams_3_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%empty_33 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_0_V, i32 %flat_to_dense_streams_0_V"   --->   Operation 124 'specchannel' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%empty_34 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_1_V, i32 %flat_to_dense_streams_1_V"   --->   Operation 126 'specchannel' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%empty_35 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_2_V, i32 %flat_to_dense_streams_2_V"   --->   Operation 128 'specchannel' 'empty_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 129 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%empty_36 = specchannel i32 @_ssdm_op_SpecChannel, void @flat_to_dense_streams_LF_3_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 196, i32 196, i32 %flat_to_dense_streams_3_V, i32 %flat_to_dense_streams_3_V"   --->   Operation 130 'specchannel' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %flat_to_dense_streams_3_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 131 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%empty_37 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_LF_0_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_0_V, i32 %dense_to_softmax_streams_0_V"   --->   Operation 132 'specchannel' 'empty_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_0_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 133 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%empty_38 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_LF_1_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_1_V, i32 %dense_to_softmax_streams_1_V"   --->   Operation 134 'specchannel' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_1_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 135 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%empty_39 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_LF_2_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_2_V, i32 %dense_to_softmax_streams_2_V"   --->   Operation 136 'specchannel' 'empty_39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_2_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 137 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%empty_40 = specchannel i32 @_ssdm_op_SpecChannel, void @dense_to_softmax_streams_LF_3_NF_OC_V_str, i32 1, void @p_str, void @p_str, i32 10, i32 10, i32 %dense_to_softmax_streams_3_V, i32 %dense_to_softmax_streams_3_V"   --->   Operation 138 'specchannel' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_3_V, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 139 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 140 [1/2] (0.00ns)   --->   "%call_ln45 = call void @max_pooling, i32 %conv_to_pool_streams_1_V, i32 %pool_to_flat_streams_1_V" [05-Vitis-HLS/pool.cc:45]   --->   Operation 140 'call' 'call_ln45' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 141 [1/2] (0.00ns)   --->   "%call_ln46 = call void @max_pooling, i32 %conv_to_pool_streams_2_V, i32 %pool_to_flat_streams_2_V" [05-Vitis-HLS/pool.cc:46]   --->   Operation 141 'call' 'call_ln46' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 142 [1/2] (0.00ns)   --->   "%call_ln47 = call void @max_pooling, i32 %conv_to_pool_streams_3_V, i32 %pool_to_flat_streams_3_V" [05-Vitis-HLS/pool.cc:47]   --->   Operation 142 'call' 'call_ln47' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 143 [1/1] (1.58ns)   --->   "%br_ln11 = br void" [05-Vitis-HLS/flat.cc:11]   --->   Operation 143 'br' 'br_ln11' <Predicate = true> <Delay = 1.58>

State 7 <SV = 6> <Delay = 1.91>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i8 0, void, i8 %add_ln11, void %.split20" [05-Vitis-HLS/flat.cc:11]   --->   Operation 144 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (1.91ns)   --->   "%add_ln11 = add i8 %indvar_flatten, i8 1" [05-Vitis-HLS/flat.cc:11]   --->   Operation 145 'add' 'add_ln11' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 146 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 146 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 147 [1/1] (1.55ns)   --->   "%icmp_ln11 = icmp_eq  i8 %indvar_flatten, i8 196" [05-Vitis-HLS/flat.cc:11]   --->   Operation 147 'icmp' 'icmp_ln11' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11, void %.split20, void %_Z10flatteningRN3hls6streamIfLi0EEES2_.exit.i.preheader.preheader" [05-Vitis-HLS/flat.cc:11]   --->   Operation 148 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 149 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @flat_for_rows_flat_for_cols_str"   --->   Operation 149 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 150 [1/1] (0.00ns)   --->   "%empty_41 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 150 'speclooptripcount' 'empty_41' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 151 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 152 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln11)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (3.62ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %pool_to_flat_streams_0_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 153 'read' 'tmp' <Predicate = (!icmp_ln11)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_8 : Operation 154 [1/1] (3.62ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %flat_to_dense_streams_0_V, i32 %tmp" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 154 'write' 'write_ln174' <Predicate = (!icmp_ln11)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_8 : Operation 155 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 155 'br' 'br_ln0' <Predicate = (!icmp_ln11)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 1.58>
ST_9 : Operation 156 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z10flatteningRN3hls6streamIfLi0EEES2_.exit.i.preheader"   --->   Operation 156 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 10 <SV = 8> <Delay = 1.91>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%indvar_flatten7 = phi i8 %add_ln11_1, void %_Z10flatteningRN3hls6streamIfLi0EEES2_.exit.i, i8 0, void %_Z10flatteningRN3hls6streamIfLi0EEES2_.exit.i.preheader.preheader" [05-Vitis-HLS/flat.cc:11]   --->   Operation 157 'phi' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 158 [1/1] (1.91ns)   --->   "%add_ln11_1 = add i8 %indvar_flatten7, i8 1" [05-Vitis-HLS/flat.cc:11]   --->   Operation 158 'add' 'add_ln11_1' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 159 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 159 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 160 [1/1] (1.55ns)   --->   "%icmp_ln11_1 = icmp_eq  i8 %indvar_flatten7, i8 196" [05-Vitis-HLS/flat.cc:11]   --->   Operation 160 'icmp' 'icmp_ln11_1' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11_1, void %_Z10flatteningRN3hls6streamIfLi0EEES2_.exit.i, void %_Z10flatteningRN3hls6streamIfLi0EEES2_.exit9.i.preheader.preheader" [05-Vitis-HLS/flat.cc:11]   --->   Operation 161 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 11 <SV = 9> <Delay = 7.25>
ST_11 : Operation 162 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @flat_for_rows_flat_for_cols_str"   --->   Operation 162 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln11_1)> <Delay = 0.00>
ST_11 : Operation 163 [1/1] (0.00ns)   --->   "%empty_42 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 163 'speclooptripcount' 'empty_42' <Predicate = (!icmp_ln11_1)> <Delay = 0.00>
ST_11 : Operation 164 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 164 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln11_1)> <Delay = 0.00>
ST_11 : Operation 165 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 165 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln11_1)> <Delay = 0.00>
ST_11 : Operation 166 [1/1] (3.62ns)   --->   "%tmp_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %pool_to_flat_streams_1_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 166 'read' 'tmp_1' <Predicate = (!icmp_ln11_1)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_11 : Operation 167 [1/1] (3.62ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %flat_to_dense_streams_1_V, i32 %tmp_1" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 167 'write' 'write_ln174' <Predicate = (!icmp_ln11_1)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_11 : Operation 168 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10flatteningRN3hls6streamIfLi0EEES2_.exit.i.preheader"   --->   Operation 168 'br' 'br_ln0' <Predicate = (!icmp_ln11_1)> <Delay = 0.00>

State 12 <SV = 9> <Delay = 1.58>
ST_12 : Operation 169 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z10flatteningRN3hls6streamIfLi0EEES2_.exit9.i.preheader"   --->   Operation 169 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 13 <SV = 10> <Delay = 1.91>
ST_13 : Operation 170 [1/1] (0.00ns)   --->   "%indvar_flatten15 = phi i8 %add_ln11_2, void %_Z10flatteningRN3hls6streamIfLi0EEES2_.exit9.i, i8 0, void %_Z10flatteningRN3hls6streamIfLi0EEES2_.exit9.i.preheader.preheader" [05-Vitis-HLS/flat.cc:11]   --->   Operation 170 'phi' 'indvar_flatten15' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 171 [1/1] (1.91ns)   --->   "%add_ln11_2 = add i8 %indvar_flatten15, i8 1" [05-Vitis-HLS/flat.cc:11]   --->   Operation 171 'add' 'add_ln11_2' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 172 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 172 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 173 [1/1] (1.55ns)   --->   "%icmp_ln11_2 = icmp_eq  i8 %indvar_flatten15, i8 196" [05-Vitis-HLS/flat.cc:11]   --->   Operation 173 'icmp' 'icmp_ln11_2' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 174 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11_2, void %_Z10flatteningRN3hls6streamIfLi0EEES2_.exit9.i, void %_Z10flatteningRN3hls6streamIfLi0EEES2_.exit18.i.preheader.preheader" [05-Vitis-HLS/flat.cc:11]   --->   Operation 174 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 14 <SV = 11> <Delay = 7.25>
ST_14 : Operation 175 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @flat_for_rows_flat_for_cols_str"   --->   Operation 175 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln11_2)> <Delay = 0.00>
ST_14 : Operation 176 [1/1] (0.00ns)   --->   "%empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 176 'speclooptripcount' 'empty_43' <Predicate = (!icmp_ln11_2)> <Delay = 0.00>
ST_14 : Operation 177 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 177 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln11_2)> <Delay = 0.00>
ST_14 : Operation 178 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 178 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln11_2)> <Delay = 0.00>
ST_14 : Operation 179 [1/1] (3.62ns)   --->   "%tmp_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %pool_to_flat_streams_2_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 179 'read' 'tmp_2' <Predicate = (!icmp_ln11_2)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_14 : Operation 180 [1/1] (3.62ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %flat_to_dense_streams_2_V, i32 %tmp_2" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 180 'write' 'write_ln174' <Predicate = (!icmp_ln11_2)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_14 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10flatteningRN3hls6streamIfLi0EEES2_.exit9.i.preheader"   --->   Operation 181 'br' 'br_ln0' <Predicate = (!icmp_ln11_2)> <Delay = 0.00>

State 15 <SV = 11> <Delay = 1.58>
ST_15 : Operation 182 [1/1] (1.58ns)   --->   "%br_ln0 = br void %_Z10flatteningRN3hls6streamIfLi0EEES2_.exit18.i.preheader"   --->   Operation 182 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 16 <SV = 12> <Delay = 1.91>
ST_16 : Operation 183 [1/1] (0.00ns)   --->   "%indvar_flatten23 = phi i8 %add_ln11_3, void %_Z10flatteningRN3hls6streamIfLi0EEES2_.exit18.i, i8 0, void %_Z10flatteningRN3hls6streamIfLi0EEES2_.exit18.i.preheader.preheader" [05-Vitis-HLS/flat.cc:11]   --->   Operation 183 'phi' 'indvar_flatten23' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 184 [1/1] (1.91ns)   --->   "%add_ln11_3 = add i8 %indvar_flatten23, i8 1" [05-Vitis-HLS/flat.cc:11]   --->   Operation 184 'add' 'add_ln11_3' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 185 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 185 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 186 [1/1] (1.55ns)   --->   "%icmp_ln11_3 = icmp_eq  i8 %indvar_flatten23, i8 196" [05-Vitis-HLS/flat.cc:11]   --->   Operation 186 'icmp' 'icmp_ln11_3' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln11 = br i1 %icmp_ln11_3, void %_Z10flatteningRN3hls6streamIfLi0EEES2_.exit18.i, void %_Z16flattening_layerPN3hls6streamIfLi0EEES2_.exit" [05-Vitis-HLS/flat.cc:11]   --->   Operation 187 'br' 'br_ln11' <Predicate = true> <Delay = 0.00>

State 17 <SV = 13> <Delay = 7.25>
ST_17 : Operation 188 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @flat_for_rows_flat_for_cols_str"   --->   Operation 188 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln11_3)> <Delay = 0.00>
ST_17 : Operation 189 [1/1] (0.00ns)   --->   "%empty_44 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 196, i64 196, i64 196"   --->   Operation 189 'speclooptripcount' 'empty_44' <Predicate = (!icmp_ln11_3)> <Delay = 0.00>
ST_17 : Operation 190 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 190 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln11_3)> <Delay = 0.00>
ST_17 : Operation 191 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 191 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln11_3)> <Delay = 0.00>
ST_17 : Operation 192 [1/1] (3.62ns)   --->   "%tmp_3 = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %pool_to_flat_streams_3_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 192 'read' 'tmp_3' <Predicate = (!icmp_ln11_3)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_17 : Operation 193 [1/1] (3.62ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.floatP0A, i32 %flat_to_dense_streams_3_V, i32 %tmp_3" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 193 'write' 'write_ln174' <Predicate = (!icmp_ln11_3)> <Delay = 3.62> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.62> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 196> <FIFO>
ST_17 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_Z10flatteningRN3hls6streamIfLi0EEES2_.exit18.i.preheader"   --->   Operation 194 'br' 'br_ln0' <Predicate = (!icmp_ln11_3)> <Delay = 0.00>

State 18 <SV = 13> <Delay = 1.82>
ST_18 : Operation 195 [2/2] (1.82ns)   --->   "%call_ln73 = call void @dense, i32 %flat_to_dense_streams_0_V, i2 0, i32 %dense_to_softmax_streams_0_V, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [05-Vitis-HLS/dense.cc:73]   --->   Operation 195 'call' 'call_ln73' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 196 [2/2] (1.82ns)   --->   "%call_ln74 = call void @dense, i32 %flat_to_dense_streams_1_V, i2 1, i32 %dense_to_softmax_streams_1_V, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [05-Vitis-HLS/dense.cc:74]   --->   Operation 196 'call' 'call_ln74' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 197 [2/2] (1.82ns)   --->   "%call_ln75 = call void @dense, i32 %flat_to_dense_streams_2_V, i2 2, i32 %dense_to_softmax_streams_2_V, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [05-Vitis-HLS/dense.cc:75]   --->   Operation 197 'call' 'call_ln75' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 198 [2/2] (1.82ns)   --->   "%call_ln76 = call void @dense, i32 %flat_to_dense_streams_3_V, i2 3, i32 %dense_to_softmax_streams_3_V, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [05-Vitis-HLS/dense.cc:76]   --->   Operation 198 'call' 'call_ln76' <Predicate = true> <Delay = 1.82> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 14> <Delay = 1.58>
ST_19 : Operation 199 [1/2] (0.00ns)   --->   "%call_ln73 = call void @dense, i32 %flat_to_dense_streams_0_V, i2 0, i32 %dense_to_softmax_streams_0_V, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [05-Vitis-HLS/dense.cc:73]   --->   Operation 199 'call' 'call_ln73' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 200 [1/2] (0.00ns)   --->   "%call_ln74 = call void @dense, i32 %flat_to_dense_streams_1_V, i2 1, i32 %dense_to_softmax_streams_1_V, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [05-Vitis-HLS/dense.cc:74]   --->   Operation 200 'call' 'call_ln74' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 201 [1/2] (0.00ns)   --->   "%call_ln75 = call void @dense, i32 %flat_to_dense_streams_2_V, i2 2, i32 %dense_to_softmax_streams_2_V, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [05-Vitis-HLS/dense.cc:75]   --->   Operation 201 'call' 'call_ln75' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 202 [1/2] (0.00ns)   --->   "%call_ln76 = call void @dense, i32 %flat_to_dense_streams_3_V, i2 3, i32 %dense_to_softmax_streams_3_V, i32 %dense_weights_0, i32 %dense_weights_1, i32 %dense_weights_2, i32 %dense_weights_3, i32 %dense_weights_4, i32 %dense_weights_5, i32 %dense_weights_6, i32 %dense_weights_7, i32 %dense_weights_8, i32 %dense_weights_9" [05-Vitis-HLS/dense.cc:76]   --->   Operation 202 'call' 'call_ln76' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 203 [1/1] (1.58ns)   --->   "%br_ln17 = br void" [05-Vitis-HLS/dense.cc:17]   --->   Operation 203 'br' 'br_ln17' <Predicate = true> <Delay = 1.58>

State 20 <SV = 15> <Delay = 2.32>
ST_20 : Operation 204 [1/1] (0.00ns)   --->   "%d = phi i4 %add_ln17, void %.split4, i4 0, void %_Z16flattening_layerPN3hls6streamIfLi0EEES2_.exit" [05-Vitis-HLS/dense.cc:17]   --->   Operation 204 'phi' 'd' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 205 [1/1] (0.00ns)   --->   "%exp_sum = phi i32 %exp_sum_1, void %.split4, i32 0, void %_Z16flattening_layerPN3hls6streamIfLi0EEES2_.exit"   --->   Operation 205 'phi' 'exp_sum' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 206 [1/1] (1.73ns)   --->   "%add_ln17 = add i4 %d, i4 1" [05-Vitis-HLS/dense.cc:17]   --->   Operation 206 'add' 'add_ln17' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 207 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 207 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 208 [1/1] (1.30ns)   --->   "%icmp_ln17 = icmp_eq  i4 %d, i4 10" [05-Vitis-HLS/dense.cc:17]   --->   Operation 208 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 209 [1/1] (0.00ns)   --->   "%empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 209 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln17 = br i1 %icmp_ln17, void %.split4, void %.preheader.preheader" [05-Vitis-HLS/dense.cc:17]   --->   Operation 210 'br' 'br_ln17' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 211 [1/1] (0.00ns)   --->   "%d_cast = zext i4 %d" [05-Vitis-HLS/dense.cc:17]   --->   Operation 211 'zext' 'd_cast' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_20 : Operation 212 [1/1] (0.00ns)   --->   "%dense_biases_addr = getelementptr i32 %dense_biases, i64 0, i64 %d_cast" [05-Vitis-HLS/dense.cc:19]   --->   Operation 212 'getelementptr' 'dense_biases_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_20 : Operation 213 [2/2] (2.32ns)   --->   "%sum = load i4 %dense_biases_addr" [05-Vitis-HLS/dense.cc:19]   --->   Operation 213 'load' 'sum' <Predicate = (!icmp_ln17)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>

State 21 <SV = 16> <Delay = 3.61>
ST_21 : Operation 214 [1/2] (2.32ns)   --->   "%sum = load i4 %dense_biases_addr" [05-Vitis-HLS/dense.cc:19]   --->   Operation 214 'load' 'sum' <Predicate = (!icmp_ln17)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_21 : Operation 215 [1/1] (3.61ns)   --->   "%dense_to_softmax_streams_0_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %dense_to_softmax_streams_0_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 215 'read' 'dense_to_softmax_streams_0_V_read' <Predicate = (!icmp_ln17)> <Delay = 3.61> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_21 : Operation 216 [1/1] (3.61ns)   --->   "%dense_to_softmax_streams_1_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %dense_to_softmax_streams_1_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 216 'read' 'dense_to_softmax_streams_1_V_read' <Predicate = (!icmp_ln17)> <Delay = 3.61> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_21 : Operation 217 [1/1] (3.61ns)   --->   "%dense_to_softmax_streams_2_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %dense_to_softmax_streams_2_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 217 'read' 'dense_to_softmax_streams_2_V_read' <Predicate = (!icmp_ln17)> <Delay = 3.61> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_21 : Operation 218 [1/1] (3.61ns)   --->   "%dense_to_softmax_streams_3_V_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %dense_to_softmax_streams_3_V" [D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 218 'read' 'dense_to_softmax_streams_3_V_read' <Predicate = (!icmp_ln17)> <Delay = 3.61> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.61> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_21 : Operation 219 [1/1] (1.30ns)   --->   "%icmp_ln27 = icmp_eq  i4 %add_ln17, i4 10" [05-Vitis-HLS/dense.cc:27]   --->   Operation 219 'icmp' 'icmp_ln27' <Predicate = (!icmp_ln17)> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 17> <Delay = 7.25>
ST_22 : Operation 220 [5/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum, i32 %dense_to_softmax_streams_0_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 220 'fadd' 'sum_2' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 18> <Delay = 7.25>
ST_23 : Operation 221 [4/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum, i32 %dense_to_softmax_streams_0_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 221 'fadd' 'sum_2' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 19> <Delay = 7.25>
ST_24 : Operation 222 [3/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum, i32 %dense_to_softmax_streams_0_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 222 'fadd' 'sum_2' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 20> <Delay = 7.25>
ST_25 : Operation 223 [2/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum, i32 %dense_to_softmax_streams_0_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 223 'fadd' 'sum_2' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 21> <Delay = 7.25>
ST_26 : Operation 224 [1/5] (7.25ns)   --->   "%sum_2 = fadd i32 %sum, i32 %dense_to_softmax_streams_0_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 224 'fadd' 'sum_2' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 22> <Delay = 7.25>
ST_27 : Operation 225 [5/5] (7.25ns)   --->   "%sum_2_1 = fadd i32 %sum_2, i32 %dense_to_softmax_streams_1_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 225 'fadd' 'sum_2_1' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 23> <Delay = 7.25>
ST_28 : Operation 226 [4/5] (7.25ns)   --->   "%sum_2_1 = fadd i32 %sum_2, i32 %dense_to_softmax_streams_1_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 226 'fadd' 'sum_2_1' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 24> <Delay = 7.25>
ST_29 : Operation 227 [3/5] (7.25ns)   --->   "%sum_2_1 = fadd i32 %sum_2, i32 %dense_to_softmax_streams_1_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 227 'fadd' 'sum_2_1' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 25> <Delay = 7.25>
ST_30 : Operation 228 [2/5] (7.25ns)   --->   "%sum_2_1 = fadd i32 %sum_2, i32 %dense_to_softmax_streams_1_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 228 'fadd' 'sum_2_1' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 26> <Delay = 7.25>
ST_31 : Operation 229 [1/5] (7.25ns)   --->   "%sum_2_1 = fadd i32 %sum_2, i32 %dense_to_softmax_streams_1_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 229 'fadd' 'sum_2_1' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 27> <Delay = 7.25>
ST_32 : Operation 230 [5/5] (7.25ns)   --->   "%sum_2_2 = fadd i32 %sum_2_1, i32 %dense_to_softmax_streams_2_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 230 'fadd' 'sum_2_2' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 28> <Delay = 7.25>
ST_33 : Operation 231 [4/5] (7.25ns)   --->   "%sum_2_2 = fadd i32 %sum_2_1, i32 %dense_to_softmax_streams_2_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 231 'fadd' 'sum_2_2' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 29> <Delay = 7.25>
ST_34 : Operation 232 [3/5] (7.25ns)   --->   "%sum_2_2 = fadd i32 %sum_2_1, i32 %dense_to_softmax_streams_2_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 232 'fadd' 'sum_2_2' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 30> <Delay = 7.25>
ST_35 : Operation 233 [2/5] (7.25ns)   --->   "%sum_2_2 = fadd i32 %sum_2_1, i32 %dense_to_softmax_streams_2_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 233 'fadd' 'sum_2_2' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 31> <Delay = 7.25>
ST_36 : Operation 234 [1/5] (7.25ns)   --->   "%sum_2_2 = fadd i32 %sum_2_1, i32 %dense_to_softmax_streams_2_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 234 'fadd' 'sum_2_2' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 32> <Delay = 7.25>
ST_37 : Operation 235 [5/5] (7.25ns)   --->   "%sum_2_3 = fadd i32 %sum_2_2, i32 %dense_to_softmax_streams_3_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 235 'fadd' 'sum_2_3' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 33> <Delay = 7.25>
ST_38 : Operation 236 [4/5] (7.25ns)   --->   "%sum_2_3 = fadd i32 %sum_2_2, i32 %dense_to_softmax_streams_3_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 236 'fadd' 'sum_2_3' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 34> <Delay = 7.25>
ST_39 : Operation 237 [3/5] (7.25ns)   --->   "%sum_2_3 = fadd i32 %sum_2_2, i32 %dense_to_softmax_streams_3_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 237 'fadd' 'sum_2_3' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 35> <Delay = 7.25>
ST_40 : Operation 238 [2/5] (7.25ns)   --->   "%sum_2_3 = fadd i32 %sum_2_2, i32 %dense_to_softmax_streams_3_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 238 'fadd' 'sum_2_3' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 36> <Delay = 7.25>
ST_41 : Operation 239 [1/5] (7.25ns)   --->   "%sum_2_3 = fadd i32 %sum_2_2, i32 %dense_to_softmax_streams_3_V_read" [05-Vitis-HLS/dense.cc:24]   --->   Operation 239 'fadd' 'sum_2_3' <Predicate = (!icmp_ln17)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 37> <Delay = 7.14>
ST_42 : Operation 240 [10/10] (7.14ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %sum_2_3" [05-Vitis-HLS/dense.cc:27]   --->   Operation 240 'fexp' 'tmp_4' <Predicate = (!icmp_ln17)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 43 <SV = 38> <Delay = 7.14>
ST_43 : Operation 241 [9/10] (7.14ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %sum_2_3" [05-Vitis-HLS/dense.cc:27]   --->   Operation 241 'fexp' 'tmp_4' <Predicate = (!icmp_ln17)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 44 <SV = 39> <Delay = 7.14>
ST_44 : Operation 242 [8/10] (7.14ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %sum_2_3" [05-Vitis-HLS/dense.cc:27]   --->   Operation 242 'fexp' 'tmp_4' <Predicate = (!icmp_ln17)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 45 <SV = 40> <Delay = 7.14>
ST_45 : Operation 243 [7/10] (7.14ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %sum_2_3" [05-Vitis-HLS/dense.cc:27]   --->   Operation 243 'fexp' 'tmp_4' <Predicate = (!icmp_ln17)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 46 <SV = 41> <Delay = 7.14>
ST_46 : Operation 244 [6/10] (7.14ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %sum_2_3" [05-Vitis-HLS/dense.cc:27]   --->   Operation 244 'fexp' 'tmp_4' <Predicate = (!icmp_ln17)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 47 <SV = 42> <Delay = 7.14>
ST_47 : Operation 245 [5/10] (7.14ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %sum_2_3" [05-Vitis-HLS/dense.cc:27]   --->   Operation 245 'fexp' 'tmp_4' <Predicate = (!icmp_ln17)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 48 <SV = 43> <Delay = 7.14>
ST_48 : Operation 246 [4/10] (7.14ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %sum_2_3" [05-Vitis-HLS/dense.cc:27]   --->   Operation 246 'fexp' 'tmp_4' <Predicate = (!icmp_ln17)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 49 <SV = 44> <Delay = 7.14>
ST_49 : Operation 247 [3/10] (7.14ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %sum_2_3" [05-Vitis-HLS/dense.cc:27]   --->   Operation 247 'fexp' 'tmp_4' <Predicate = (!icmp_ln17)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 50 <SV = 45> <Delay = 7.14>
ST_50 : Operation 248 [2/10] (7.14ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %sum_2_3" [05-Vitis-HLS/dense.cc:27]   --->   Operation 248 'fexp' 'tmp_4' <Predicate = (!icmp_ln17)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 51 <SV = 46> <Delay = 7.14>
ST_51 : Operation 249 [1/10] (7.14ns)   --->   "%tmp_4 = fexp i32 @llvm.exp.f32, i32 %sum_2_3" [05-Vitis-HLS/dense.cc:27]   --->   Operation 249 'fexp' 'tmp_4' <Predicate = (!icmp_ln17)> <Delay = 7.14> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 9> <II = 1> <Delay = 7.14> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 52 <SV = 47> <Delay = 6.53>
ST_52 : Operation 250 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr i32 %prediction, i64 0, i64 %d_cast" [05-Vitis-HLS/dense.cc:27]   --->   Operation 250 'getelementptr' 'prediction_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_52 : Operation 251 [1/1] (2.32ns)   --->   "%store_ln27 = store i32 %tmp_4, i4 %prediction_addr" [05-Vitis-HLS/dense.cc:27]   --->   Operation 251 'store' 'store_ln27' <Predicate = (!icmp_ln17)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_52 : Operation 252 [6/6] (6.53ns)   --->   "%exp_sum_1 = facc i32 @_ssdm_op_FACC, i32 %tmp_4, i1 %icmp_ln27" [05-Vitis-HLS/dense.cc:27]   --->   Operation 252 'facc' 'exp_sum_1' <Predicate = (!icmp_ln17)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 48> <Delay = 6.53>
ST_53 : Operation 253 [5/6] (6.53ns)   --->   "%exp_sum_1 = facc i32 @_ssdm_op_FACC, i32 %tmp_4, i1 %icmp_ln27" [05-Vitis-HLS/dense.cc:27]   --->   Operation 253 'facc' 'exp_sum_1' <Predicate = (!icmp_ln17)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 49> <Delay = 6.53>
ST_54 : Operation 254 [4/6] (6.53ns)   --->   "%exp_sum_1 = facc i32 @_ssdm_op_FACC, i32 %tmp_4, i1 %icmp_ln27" [05-Vitis-HLS/dense.cc:27]   --->   Operation 254 'facc' 'exp_sum_1' <Predicate = (!icmp_ln17)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 50> <Delay = 6.53>
ST_55 : Operation 255 [3/6] (6.53ns)   --->   "%exp_sum_1 = facc i32 @_ssdm_op_FACC, i32 %tmp_4, i1 %icmp_ln27" [05-Vitis-HLS/dense.cc:27]   --->   Operation 255 'facc' 'exp_sum_1' <Predicate = (!icmp_ln17)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 51> <Delay = 6.53>
ST_56 : Operation 256 [2/6] (6.53ns)   --->   "%exp_sum_1 = facc i32 @_ssdm_op_FACC, i32 %tmp_4, i1 %icmp_ln27" [05-Vitis-HLS/dense.cc:27]   --->   Operation 256 'facc' 'exp_sum_1' <Predicate = (!icmp_ln17)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 52> <Delay = 6.53>
ST_57 : Operation 257 [1/1] (0.00ns)   --->   "%specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [05-Vitis-HLS/dense.cc:17]   --->   Operation 257 'specloopname' 'specloopname_ln17' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_57 : Operation 258 [1/6] (6.53ns)   --->   "%exp_sum_1 = facc i32 @_ssdm_op_FACC, i32 %tmp_4, i1 %icmp_ln27" [05-Vitis-HLS/dense.cc:27]   --->   Operation 258 'facc' 'exp_sum_1' <Predicate = (!icmp_ln17)> <Delay = 6.53> <CoreInst = "FAcc_nodsp">   --->   Core 11 'FAcc_nodsp' <Latency = 5> <II = 1> <Delay = 6.53> <FuncUnit> <Opcode : 'facc'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 259 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 259 'br' 'br_ln0' <Predicate = (!icmp_ln17)> <Delay = 0.00>

State 58 <SV = 16> <Delay = 1.58>
ST_58 : Operation 260 [1/1] (1.58ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 260 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 59 <SV = 17> <Delay = 2.32>
ST_59 : Operation 261 [1/1] (0.00ns)   --->   "%p = phi i4 %add_ln31, void %.split, i4 0, void %.preheader.preheader" [05-Vitis-HLS/dense.cc:31]   --->   Operation 261 'phi' 'p' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 262 [1/1] (1.73ns)   --->   "%add_ln31 = add i4 %p, i4 1" [05-Vitis-HLS/dense.cc:31]   --->   Operation 262 'add' 'add_ln31' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 263 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 263 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 264 [1/1] (1.30ns)   --->   "%icmp_ln31 = icmp_eq  i4 %p, i4 10" [05-Vitis-HLS/dense.cc:31]   --->   Operation 264 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 265 [1/1] (0.00ns)   --->   "%empty_46 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 265 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 266 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %.split, void %_Z20dense_layer_soft_maxPN3hls6streamIfLi0EEEPf.exit" [05-Vitis-HLS/dense.cc:31]   --->   Operation 266 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 267 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %p" [05-Vitis-HLS/dense.cc:31]   --->   Operation 267 'zext' 'p_cast' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_59 : Operation 268 [1/1] (0.00ns)   --->   "%prediction_addr_1 = getelementptr i32 %prediction, i64 0, i64 %p_cast" [05-Vitis-HLS/dense.cc:33]   --->   Operation 268 'getelementptr' 'prediction_addr_1' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_59 : Operation 269 [2/2] (2.32ns)   --->   "%prediction_load = load i4 %prediction_addr_1" [05-Vitis-HLS/dense.cc:33]   --->   Operation 269 'load' 'prediction_load' <Predicate = (!icmp_ln31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 60 <SV = 18> <Delay = 2.32>
ST_60 : Operation 270 [1/2] (2.32ns)   --->   "%prediction_load = load i4 %prediction_addr_1" [05-Vitis-HLS/dense.cc:33]   --->   Operation 270 'load' 'prediction_load' <Predicate = (!icmp_ln31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 61 <SV = 19> <Delay = 6.07>
ST_61 : Operation 271 [16/16] (6.07ns)   --->   "%div_i = fdiv i32 %prediction_load, i32 %exp_sum" [05-Vitis-HLS/dense.cc:33]   --->   Operation 271 'fdiv' 'div_i' <Predicate = (!icmp_ln31)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 20> <Delay = 6.07>
ST_62 : Operation 272 [15/16] (6.07ns)   --->   "%div_i = fdiv i32 %prediction_load, i32 %exp_sum" [05-Vitis-HLS/dense.cc:33]   --->   Operation 272 'fdiv' 'div_i' <Predicate = (!icmp_ln31)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 21> <Delay = 6.07>
ST_63 : Operation 273 [14/16] (6.07ns)   --->   "%div_i = fdiv i32 %prediction_load, i32 %exp_sum" [05-Vitis-HLS/dense.cc:33]   --->   Operation 273 'fdiv' 'div_i' <Predicate = (!icmp_ln31)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 22> <Delay = 6.07>
ST_64 : Operation 274 [13/16] (6.07ns)   --->   "%div_i = fdiv i32 %prediction_load, i32 %exp_sum" [05-Vitis-HLS/dense.cc:33]   --->   Operation 274 'fdiv' 'div_i' <Predicate = (!icmp_ln31)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 23> <Delay = 6.07>
ST_65 : Operation 275 [12/16] (6.07ns)   --->   "%div_i = fdiv i32 %prediction_load, i32 %exp_sum" [05-Vitis-HLS/dense.cc:33]   --->   Operation 275 'fdiv' 'div_i' <Predicate = (!icmp_ln31)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 24> <Delay = 6.07>
ST_66 : Operation 276 [11/16] (6.07ns)   --->   "%div_i = fdiv i32 %prediction_load, i32 %exp_sum" [05-Vitis-HLS/dense.cc:33]   --->   Operation 276 'fdiv' 'div_i' <Predicate = (!icmp_ln31)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 25> <Delay = 6.07>
ST_67 : Operation 277 [10/16] (6.07ns)   --->   "%div_i = fdiv i32 %prediction_load, i32 %exp_sum" [05-Vitis-HLS/dense.cc:33]   --->   Operation 277 'fdiv' 'div_i' <Predicate = (!icmp_ln31)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 26> <Delay = 6.07>
ST_68 : Operation 278 [9/16] (6.07ns)   --->   "%div_i = fdiv i32 %prediction_load, i32 %exp_sum" [05-Vitis-HLS/dense.cc:33]   --->   Operation 278 'fdiv' 'div_i' <Predicate = (!icmp_ln31)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 27> <Delay = 6.07>
ST_69 : Operation 279 [8/16] (6.07ns)   --->   "%div_i = fdiv i32 %prediction_load, i32 %exp_sum" [05-Vitis-HLS/dense.cc:33]   --->   Operation 279 'fdiv' 'div_i' <Predicate = (!icmp_ln31)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 28> <Delay = 6.07>
ST_70 : Operation 280 [7/16] (6.07ns)   --->   "%div_i = fdiv i32 %prediction_load, i32 %exp_sum" [05-Vitis-HLS/dense.cc:33]   --->   Operation 280 'fdiv' 'div_i' <Predicate = (!icmp_ln31)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 29> <Delay = 6.07>
ST_71 : Operation 281 [6/16] (6.07ns)   --->   "%div_i = fdiv i32 %prediction_load, i32 %exp_sum" [05-Vitis-HLS/dense.cc:33]   --->   Operation 281 'fdiv' 'div_i' <Predicate = (!icmp_ln31)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 30> <Delay = 6.07>
ST_72 : Operation 282 [5/16] (6.07ns)   --->   "%div_i = fdiv i32 %prediction_load, i32 %exp_sum" [05-Vitis-HLS/dense.cc:33]   --->   Operation 282 'fdiv' 'div_i' <Predicate = (!icmp_ln31)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 31> <Delay = 6.07>
ST_73 : Operation 283 [4/16] (6.07ns)   --->   "%div_i = fdiv i32 %prediction_load, i32 %exp_sum" [05-Vitis-HLS/dense.cc:33]   --->   Operation 283 'fdiv' 'div_i' <Predicate = (!icmp_ln31)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 32> <Delay = 6.07>
ST_74 : Operation 284 [3/16] (6.07ns)   --->   "%div_i = fdiv i32 %prediction_load, i32 %exp_sum" [05-Vitis-HLS/dense.cc:33]   --->   Operation 284 'fdiv' 'div_i' <Predicate = (!icmp_ln31)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 33> <Delay = 6.07>
ST_75 : Operation 285 [2/16] (6.07ns)   --->   "%div_i = fdiv i32 %prediction_load, i32 %exp_sum" [05-Vitis-HLS/dense.cc:33]   --->   Operation 285 'fdiv' 'div_i' <Predicate = (!icmp_ln31)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 34> <Delay = 6.07>
ST_76 : Operation 286 [1/16] (6.07ns)   --->   "%div_i = fdiv i32 %prediction_load, i32 %exp_sum" [05-Vitis-HLS/dense.cc:33]   --->   Operation 286 'fdiv' 'div_i' <Predicate = (!icmp_ln31)> <Delay = 6.07> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 35> <Delay = 2.32>
ST_77 : Operation 287 [1/1] (0.00ns)   --->   "%specloopname_ln31 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [05-Vitis-HLS/dense.cc:31]   --->   Operation 287 'specloopname' 'specloopname_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_77 : Operation 288 [1/1] (2.32ns)   --->   "%store_ln33 = store i32 %div_i, i4 %prediction_addr_1" [05-Vitis-HLS/dense.cc:33]   --->   Operation 288 'store' 'store_ln33' <Predicate = (!icmp_ln31)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_77 : Operation 289 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 289 'br' 'br_ln0' <Predicate = (!icmp_ln31)> <Delay = 0.00>

State 78 <SV = 18> <Delay = 0.00>
ST_78 : Operation 290 [1/1] (0.00ns)   --->   "%ret_ln68 = ret" [05-Vitis-HLS/cnn.cc:68]   --->   Operation 290 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.5ns.

 <State 1>: 3.65ns
The critical path consists of the following:
	'alloca' operation ('conv_to_pool_streams[0].V', 05-Vitis-HLS/cnn.cc:32) [28]  (0 ns)
	'call' operation ('call_ln71', 05-Vitis-HLS/conv.cc:71) to 'convolution' [76]  (3.65 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 3.65ns
The critical path consists of the following:
	'call' operation ('call_ln72', 05-Vitis-HLS/conv.cc:72) to 'convolution' [77]  (3.65 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln45', 05-Vitis-HLS/pool.cc:45) to 'max_pooling' [81]  (1.83 ns)

 <State 6>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten', 05-Vitis-HLS/flat.cc:11) with incoming values : ('add_ln11', 05-Vitis-HLS/flat.cc:11) [86]  (1.59 ns)

 <State 7>: 1.92ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', 05-Vitis-HLS/flat.cc:11) with incoming values : ('add_ln11', 05-Vitis-HLS/flat.cc:11) [86]  (0 ns)
	'add' operation ('add_ln11', 05-Vitis-HLS/flat.cc:11) [87]  (1.92 ns)

 <State 8>: 7.25ns
The critical path consists of the following:
	fifo read on port 'pool_to_flat_streams[0].V', 05-Vitis-HLS/cnn.cc:48 (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [96]  (3.63 ns)
	fifo write on port 'flat_to_dense_streams[0].V', 05-Vitis-HLS/cnn.cc:59 (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [97]  (3.63 ns)

 <State 9>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten7', 05-Vitis-HLS/flat.cc:11) with incoming values : ('add_ln11_1', 05-Vitis-HLS/flat.cc:11) [102]  (1.59 ns)

 <State 10>: 1.92ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten7', 05-Vitis-HLS/flat.cc:11) with incoming values : ('add_ln11_1', 05-Vitis-HLS/flat.cc:11) [102]  (0 ns)
	'add' operation ('add_ln11_1', 05-Vitis-HLS/flat.cc:11) [103]  (1.92 ns)

 <State 11>: 7.25ns
The critical path consists of the following:
	fifo read on port 'pool_to_flat_streams[1].V', 05-Vitis-HLS/cnn.cc:48 (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [112]  (3.63 ns)
	fifo write on port 'flat_to_dense_streams[1].V', 05-Vitis-HLS/cnn.cc:59 (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [113]  (3.63 ns)

 <State 12>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten15', 05-Vitis-HLS/flat.cc:11) with incoming values : ('add_ln11_2', 05-Vitis-HLS/flat.cc:11) [118]  (1.59 ns)

 <State 13>: 1.92ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten15', 05-Vitis-HLS/flat.cc:11) with incoming values : ('add_ln11_2', 05-Vitis-HLS/flat.cc:11) [118]  (0 ns)
	'add' operation ('add_ln11_2', 05-Vitis-HLS/flat.cc:11) [119]  (1.92 ns)

 <State 14>: 7.25ns
The critical path consists of the following:
	fifo read on port 'pool_to_flat_streams[2].V', 05-Vitis-HLS/cnn.cc:48 (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [128]  (3.63 ns)
	fifo write on port 'flat_to_dense_streams[2].V', 05-Vitis-HLS/cnn.cc:59 (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [129]  (3.63 ns)

 <State 15>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('indvar_flatten23', 05-Vitis-HLS/flat.cc:11) with incoming values : ('add_ln11_3', 05-Vitis-HLS/flat.cc:11) [134]  (1.59 ns)

 <State 16>: 1.92ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten23', 05-Vitis-HLS/flat.cc:11) with incoming values : ('add_ln11_3', 05-Vitis-HLS/flat.cc:11) [134]  (0 ns)
	'add' operation ('add_ln11_3', 05-Vitis-HLS/flat.cc:11) [135]  (1.92 ns)

 <State 17>: 7.25ns
The critical path consists of the following:
	fifo read on port 'pool_to_flat_streams[3].V', 05-Vitis-HLS/cnn.cc:48 (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [144]  (3.63 ns)
	fifo write on port 'flat_to_dense_streams[3].V', 05-Vitis-HLS/cnn.cc:59 (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174) [145]  (3.63 ns)

 <State 18>: 1.83ns
The critical path consists of the following:
	'call' operation ('call_ln73', 05-Vitis-HLS/dense.cc:73) to 'dense' [148]  (1.83 ns)

 <State 19>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('d', 05-Vitis-HLS/dense.cc:17) with incoming values : ('add_ln17', 05-Vitis-HLS/dense.cc:17) [154]  (1.59 ns)

 <State 20>: 2.32ns
The critical path consists of the following:
	'phi' operation ('d', 05-Vitis-HLS/dense.cc:17) with incoming values : ('add_ln17', 05-Vitis-HLS/dense.cc:17) [154]  (0 ns)
	'getelementptr' operation ('dense_biases_addr', 05-Vitis-HLS/dense.cc:19) [164]  (0 ns)
	'load' operation ('sum', 05-Vitis-HLS/dense.cc:19) on array 'dense_biases' [165]  (2.32 ns)

 <State 21>: 3.61ns
The critical path consists of the following:
	fifo read on port 'dense_to_softmax_streams[0].V', 05-Vitis-HLS/cnn.cc:63 (D:/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [166]  (3.61 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2', 05-Vitis-HLS/dense.cc:24) [167]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2', 05-Vitis-HLS/dense.cc:24) [167]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2', 05-Vitis-HLS/dense.cc:24) [167]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2', 05-Vitis-HLS/dense.cc:24) [167]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2', 05-Vitis-HLS/dense.cc:24) [167]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1', 05-Vitis-HLS/dense.cc:24) [169]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1', 05-Vitis-HLS/dense.cc:24) [169]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1', 05-Vitis-HLS/dense.cc:24) [169]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1', 05-Vitis-HLS/dense.cc:24) [169]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_1', 05-Vitis-HLS/dense.cc:24) [169]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2', 05-Vitis-HLS/dense.cc:24) [171]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2', 05-Vitis-HLS/dense.cc:24) [171]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2', 05-Vitis-HLS/dense.cc:24) [171]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2', 05-Vitis-HLS/dense.cc:24) [171]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_2', 05-Vitis-HLS/dense.cc:24) [171]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3', 05-Vitis-HLS/dense.cc:24) [173]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3', 05-Vitis-HLS/dense.cc:24) [173]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3', 05-Vitis-HLS/dense.cc:24) [173]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3', 05-Vitis-HLS/dense.cc:24) [173]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('sum_2_3', 05-Vitis-HLS/dense.cc:24) [173]  (7.26 ns)

 <State 42>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', 05-Vitis-HLS/dense.cc:27) [174]  (7.14 ns)

 <State 43>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', 05-Vitis-HLS/dense.cc:27) [174]  (7.14 ns)

 <State 44>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', 05-Vitis-HLS/dense.cc:27) [174]  (7.14 ns)

 <State 45>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', 05-Vitis-HLS/dense.cc:27) [174]  (7.14 ns)

 <State 46>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', 05-Vitis-HLS/dense.cc:27) [174]  (7.14 ns)

 <State 47>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', 05-Vitis-HLS/dense.cc:27) [174]  (7.14 ns)

 <State 48>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', 05-Vitis-HLS/dense.cc:27) [174]  (7.14 ns)

 <State 49>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', 05-Vitis-HLS/dense.cc:27) [174]  (7.14 ns)

 <State 50>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', 05-Vitis-HLS/dense.cc:27) [174]  (7.14 ns)

 <State 51>: 7.14ns
The critical path consists of the following:
	'fexp' operation ('tmp_4', 05-Vitis-HLS/dense.cc:27) [174]  (7.14 ns)

 <State 52>: 6.54ns
The critical path consists of the following:
	'facc' operation ('exp_sum', 05-Vitis-HLS/dense.cc:27) [178]  (6.54 ns)

 <State 53>: 6.54ns
The critical path consists of the following:
	'facc' operation ('exp_sum', 05-Vitis-HLS/dense.cc:27) [178]  (6.54 ns)

 <State 54>: 6.54ns
The critical path consists of the following:
	'facc' operation ('exp_sum', 05-Vitis-HLS/dense.cc:27) [178]  (6.54 ns)

 <State 55>: 6.54ns
The critical path consists of the following:
	'facc' operation ('exp_sum', 05-Vitis-HLS/dense.cc:27) [178]  (6.54 ns)

 <State 56>: 6.54ns
The critical path consists of the following:
	'facc' operation ('exp_sum', 05-Vitis-HLS/dense.cc:27) [178]  (6.54 ns)

 <State 57>: 6.54ns
The critical path consists of the following:
	'facc' operation ('exp_sum', 05-Vitis-HLS/dense.cc:27) [178]  (6.54 ns)

 <State 58>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('p', 05-Vitis-HLS/dense.cc:31) with incoming values : ('add_ln31', 05-Vitis-HLS/dense.cc:31) [183]  (1.59 ns)

 <State 59>: 2.32ns
The critical path consists of the following:
	'phi' operation ('p', 05-Vitis-HLS/dense.cc:31) with incoming values : ('add_ln31', 05-Vitis-HLS/dense.cc:31) [183]  (0 ns)
	'getelementptr' operation ('prediction_addr_1', 05-Vitis-HLS/dense.cc:33) [192]  (0 ns)
	'load' operation ('prediction_load', 05-Vitis-HLS/dense.cc:33) on array 'prediction' [193]  (2.32 ns)

 <State 60>: 2.32ns
The critical path consists of the following:
	'load' operation ('prediction_load', 05-Vitis-HLS/dense.cc:33) on array 'prediction' [193]  (2.32 ns)

 <State 61>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div_i', 05-Vitis-HLS/dense.cc:33) [194]  (6.08 ns)

 <State 62>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div_i', 05-Vitis-HLS/dense.cc:33) [194]  (6.08 ns)

 <State 63>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div_i', 05-Vitis-HLS/dense.cc:33) [194]  (6.08 ns)

 <State 64>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div_i', 05-Vitis-HLS/dense.cc:33) [194]  (6.08 ns)

 <State 65>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div_i', 05-Vitis-HLS/dense.cc:33) [194]  (6.08 ns)

 <State 66>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div_i', 05-Vitis-HLS/dense.cc:33) [194]  (6.08 ns)

 <State 67>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div_i', 05-Vitis-HLS/dense.cc:33) [194]  (6.08 ns)

 <State 68>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div_i', 05-Vitis-HLS/dense.cc:33) [194]  (6.08 ns)

 <State 69>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div_i', 05-Vitis-HLS/dense.cc:33) [194]  (6.08 ns)

 <State 70>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div_i', 05-Vitis-HLS/dense.cc:33) [194]  (6.08 ns)

 <State 71>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div_i', 05-Vitis-HLS/dense.cc:33) [194]  (6.08 ns)

 <State 72>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div_i', 05-Vitis-HLS/dense.cc:33) [194]  (6.08 ns)

 <State 73>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div_i', 05-Vitis-HLS/dense.cc:33) [194]  (6.08 ns)

 <State 74>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div_i', 05-Vitis-HLS/dense.cc:33) [194]  (6.08 ns)

 <State 75>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div_i', 05-Vitis-HLS/dense.cc:33) [194]  (6.08 ns)

 <State 76>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('div_i', 05-Vitis-HLS/dense.cc:33) [194]  (6.08 ns)

 <State 77>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln33', 05-Vitis-HLS/dense.cc:33) of variable 'div_i', 05-Vitis-HLS/dense.cc:33 on array 'prediction' [195]  (2.32 ns)

 <State 78>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
