Simulator report for prioenc
Sat Jun 26 15:10:59 2021
Quartus II Version 8.1 Build 163 10/28/2008 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. Coverage Summary
  6. Complete 1/0-Value Coverage
  7. Missing 1-Value Coverage
  8. Missing 0-Value Coverage
  9. Simulator INI Usage
 10. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2008 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 1.0 us       ;
; Simulation Netlist Size     ; 194 nodes    ;
; Simulation Coverage         ;      76.80 % ;
; Total Number of Transitions ; 15340        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; FLEX10KE     ;
+-----------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                      ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Option                                                                                     ; Setting    ; Default Value ;
+--------------------------------------------------------------------------------------------+------------+---------------+
; Simulation mode                                                                            ; Functional ; Timing        ;
; Start time                                                                                 ; 0 ns       ; 0 ns          ;
; Simulation results format                                                                  ; CVWF       ;               ;
; Add pins automatically to simulation output waveforms                                      ; On         ; On            ;
; Check outputs                                                                              ; Off        ; Off           ;
; Report simulation coverage                                                                 ; On         ; On            ;
; Display complete 1/0 value coverage report                                                 ; On         ; On            ;
; Display missing 1-value coverage report                                                    ; On         ; On            ;
; Display missing 0-value coverage report                                                    ; On         ; On            ;
; Detect setup and hold time violations                                                      ; Off        ; Off           ;
; Detect glitches                                                                            ; Off        ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off        ; Off           ;
; Generate Signal Activity File                                                              ; Off        ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off        ; Off           ;
; Group bus channels in simulation results                                                   ; Off        ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On         ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off        ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off        ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto       ; Auto          ;
+--------------------------------------------------------------------------------------------+------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II to view the waveform report data.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      76.80 % ;
; Total nodes checked                                 ; 194          ;
; Total output ports checked                          ; 194          ;
; Total output ports with complete 1/0-value coverage ; 149          ;
; Total output ports with no 1/0-value coverage       ; 45           ;
; Total output ports with no 1-value coverage         ; 45           ;
; Total output ports with no 0-value coverage         ; 45           ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                          ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; Node Name                                                       ; Output Port Name                                                ; Output Port Type ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; |prioenc|y[0]$latch                                             ; |prioenc|y[0]$latch                                             ; out              ;
; |prioenc|y[1]$latch                                             ; |prioenc|y[1]$latch                                             ; out              ;
; |prioenc|w[0]                                                   ; |prioenc|w[0]                                                   ; out              ;
; |prioenc|w[1]                                                   ; |prioenc|w[1]                                                   ; out              ;
; |prioenc|w[2]                                                   ; |prioenc|w[2]                                                   ; out              ;
; |prioenc|w[3]                                                   ; |prioenc|w[3]                                                   ; out              ;
; |prioenc|y[0]                                                   ; |prioenc|y[0]                                                   ; pin_out          ;
; |prioenc|y[1]                                                   ; |prioenc|y[1]                                                   ; pin_out          ;
; |prioenc|lpm_mux:Mux2|sel_node[2]                               ; |prioenc|lpm_mux:Mux2|sel_node[2]                               ; out0             ;
; |prioenc|lpm_mux:Mux2|sel_node[3]                               ; |prioenc|lpm_mux:Mux2|sel_node[3]                               ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~0           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~0           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~1           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~2           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~2           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~3           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~3           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~4           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~5           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~6           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~6           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~7           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~7           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~8           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~1 ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node   ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~0           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~0           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~1           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~2           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~2           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~3           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~3           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~4           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~5           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~6           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~6           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~7           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~7           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~8           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~0           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~1           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~2           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~2           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~3           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~3           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~4           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~5           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~6           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~6           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~7           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~7           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~8           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~0           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~2           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~3           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~6           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~7           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~0           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~2           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~3           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~6           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~7           ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1 ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node   ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux1|sel_node[2]                               ; |prioenc|lpm_mux:Mux1|sel_node[2]                               ; out0             ;
; |prioenc|lpm_mux:Mux1|sel_node[3]                               ; |prioenc|lpm_mux:Mux1|sel_node[3]                               ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~0           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~0           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~1           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~2           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~2           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~3           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~3           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~4           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~0 ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~5           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~6           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~6           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~7           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~7           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~1 ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node   ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~0           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~0           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~1           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~2           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~2           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~3           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~3           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~4           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~5           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~6           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~6           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~7           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~7           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~8           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~0           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~2           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~2           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~3           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~3           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0 ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~5           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~6           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~6           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~7           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~7           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~8           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node   ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~0           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~2           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~3           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~6           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~7           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~0           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~2           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~3           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0 ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~6           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~7           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1 ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux0|sel_node[2]                               ; |prioenc|lpm_mux:Mux0|sel_node[2]                               ; out0             ;
; |prioenc|lpm_mux:Mux0|sel_node[3]                               ; |prioenc|lpm_mux:Mux0|sel_node[3]                               ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~0           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~0           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~2           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~2           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~3           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~3           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~4           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~0 ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~6           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~6           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~7           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~7           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~8           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~1 ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node   ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~0           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~0           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~2           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~2           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~3           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~3           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~0 ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~6           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~6           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~7           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~7           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~1 ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~0           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~1           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~2           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~2           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~3           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~3           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~4           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~5           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~6           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~6           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~7           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~7           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~8           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~0           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~2           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~3           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0 ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~6           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~7           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1 ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~0           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~2           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~3           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~6           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~7           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1 ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node   ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node   ; out0             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; Node Name                                                       ; Output Port Name                                                ; Output Port Type ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~0 ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~0 ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~1 ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node   ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0 ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1 ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node   ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0 ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1 ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node   ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0 ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~8           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~0 ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~1 ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node   ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1 ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0 ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1 ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node   ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node   ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~5           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node   ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0 ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1 ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node   ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node   ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0 ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8           ; out0             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; Node Name                                                       ; Output Port Name                                                ; Output Port Type ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~0 ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00020|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~0 ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~1 ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node   ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00018|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0 ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1 ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node   ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00016|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0 ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1 ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node   ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00014|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0 ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8           ; |prioenc|lpm_mux:Mux2|muxlut:$00010|muxlut:$00012|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~8           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00020|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~0 ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~1 ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node   ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00018|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1 ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00016|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0 ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1 ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node   ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00014|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8           ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node   ; |prioenc|lpm_mux:Mux1|muxlut:$00010|muxlut:$00012|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~5           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00020|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node   ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00018|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0 ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1 ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node~1 ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node   ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00016|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~1           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~4           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|_~8           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node   ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00014|result_node   ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0 ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|result_node~0 ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~5           ; out0             ;
; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8           ; |prioenc|lpm_mux:Mux0|muxlut:$00010|muxlut:$00012|_~8           ; out0             ;
+-----------------------------------------------------------------+-----------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II Simulator
    Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition
    Info: Processing started: Sat Jun 26 15:10:59 2021
Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off prioenc -c prioenc
Info: Using vector source file "C:/Users/Nazmul/Desktop/prioenc/prioenc.vwf"
Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info: Simulation partitioned into 1 sub-simulations
Info: Simulation coverage is      76.80 %
Info: Number of transitions in simulation is 15340
Info: Quartus II Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 157 megabytes
    Info: Processing ended: Sat Jun 26 15:11:00 2021
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


