# ===========================
#   RME runner configuration (BASE-REVC template)
#   Fill values to match platform_override.h (BASEFVP CT)
# ===========================
[RME_COMMAND_CONFIG]
# RME_BINARY: Name or path of the ACS UEFI app to launch after parsing
RME_BINARY=Rme.efi
# RME_LOG_FILE: Output log filename created by the ACS
RME_LOG_FILE=rme_results.log
# RME_PRINT_LEVEL: Verbosity (0=min, 1=errors, 2=info, 3=debug)
RME_PRINT_LEVEL=3
# RME_EXEC_MODULES: Comma-separated module names to run; empty = all
RME_EXEC_MODULES=da,dpt,mec
# RME_EXEC_TESTS: Comma-separated individual test names; empty = all
RME_EXEC_TESTS=
# RME_SKIP_TESTS: Comma-separated tests to skip
RME_SKIP_TESTS=da_autonomous_rootport_request_ns_pas

# ===========================
#   Platform configuration (BASE-REVC)
#   Keys correspond to platform_override.h
# ===========================
[PLATFORM_CONFIG]
# UART: Base address and interrupt ID for the generic UART used by firmware
PLATFORM_GENERIC_UART_BASE=0x0
PLATFORM_GENERIC_UART_INTID=0x0

# System timer (CNTCTL/CNTREAD/CNTBASE_N) and platform timer interrupt (GSIV)
PLATFORM_OVERRIDE_CNTCTL_BASE=0x2A810000
PLATFORM_OVERRIDE_CNTREAD_BASE=0x2A800000
PLATFORM_OVERRIDE_CNTBASE_N=0x2A830000
PLATFORM_OVERRIDE_PLATFORM_TIMER_GSIV=58

# Generic timeouts used by tests (tune for slow HW)
PLATFORM_OVERRIDE_TIMEOUT_LARGE=0x10000
PLATFORM_OVERRIDE_TIMEOUT_MEDIUM=0x1000
PLATFORM_OVERRIDE_TIMEOUT_SMALL=0x10
# Virtual timer interrupt at EL2 (GSIV)
PLATFORM_OVERRIDE_EL2_VIR_TIMER_GSIV=28

# Root watchdog MMIO bases and interrupt
PLATFORM_OVERRIDE_WD_REFRESH_BASE=0x2A450000
PLATFORM_OVERRIDE_WD_CTRL_BASE=0x2A440000
PLATFORM_OVERRIDE_WD_GSIV=93
# CNTFRQ value (Hz); 0 = auto/read from system register
PLATFORM_OVERRIDE_TIMER_CNTFRQ=0x0

# PCIe ECAM base and topology (bus/dev/func limits)
PLATFORM_OVERRIDE_PCIE_ECAM_BASE=0x0
PLATFORM_OVERRIDE_PCIE_START_BUS_NUM=0
PLATFORM_OVERRIDE_MAX_BDF=0
PLATFORM_OVERRIDE_PCIE_MAX_BUS=256
PLATFORM_OVERRIDE_PCIE_MAX_DEV=32
PLATFORM_OVERRIDE_PCIE_MAX_FUNC=8

# SMMU base and architecture version
PLATFORM_OVERRIDE_SMMU_BASE=0x0
PLATFORM_OVERRIDE_SMMU_ARCH_MAJOR=3

# Feature flags
#   IS_LEGACY_TZ_ENABLED: 1 if TrustZone legacy security state present
#   IS_NS_ENCRYPTION_PROGRAMMABLE: 1 if NS memory encryption is programmable
#   IS_PAS_FILTER_MODE_PROGRAMMABLE: 1 if PAS filter mode is programmable
IS_LEGACY_TZ_ENABLED=0
IS_NS_ENCRYPTION_PROGRAMMABLE=0
IS_PAS_FILTER_MODE_PROGRAMMABLE=0

# GPC protected regions (base/size/PAS). PAS: 0=NS, 1=Realm, 2=Root, 3=Secure
GPC_PROTECTED_REGION_0_START_ADDR=0xFFC00000
GPC_PROTECTED_REGION_0_SIZE=0x300000
GPC_PROTECTED_REGION_0_PAS=0x2

GPC_PROTECTED_REGION_1_START_ADDR=0xFDC00000
GPC_PROTECTED_REGION_1_SIZE=0x2000000
GPC_PROTECTED_REGION_1_PAS=0x3

GPC_PROTECTED_REGION_2_START_ADDR=0xFC000000
GPC_PROTECTED_REGION_2_SIZE=0x1C00000
GPC_PROTECTED_REGION_2_PAS=0x0

GPC_PROTECTED_REGION_3_START_ADDR=0x80000000
GPC_PROTECTED_REGION_3_SIZE=0x7C000000
GPC_PROTECTED_REGION_3_PAS=0x1

# PAS protected regions (base/size/PAS) for PAS filter checks
PAS_PROTECTED_REGION_0_START_ADDR=0xFFC00000
PAS_PROTECTED_REGION_0_SIZE=0x3000000
PAS_PROTECTED_REGION_0_PAS=0x2

PAS_PROTECTED_REGION_1_START_ADDR=0xFDC00000
PAS_PROTECTED_REGION_1_SIZE=0x2000000
PAS_PROTECTED_REGION_1_PAS=0x3

PAS_PROTECTED_REGION_2_START_ADDR=0xFC000000
PAS_PROTECTED_REGION_2_SIZE=0x1C00000
PAS_PROTECTED_REGION_2_PAS=0x0

PAS_PROTECTED_REGION_3_START_ADDR=0x80000000
PAS_PROTECTED_REGION_3_SIZE=0x7C00000
PAS_PROTECTED_REGION_3_PAS=0x1

# Root (RT) register windows used by the tests (base/size)
RT_REG_0_START_ADDR=0xAA430000
RT_REG_0_SIZE=0x1000
RT_REG_1_START_ADDR=0xAA430000
RT_REG_1_SIZE=0x1000
RT_REG_2_START_ADDR=0xAA430000
RT_REG_2_SIZE=0x1000
RT_REG_3_START_ADDR=0xAA430000
RT_REG_3_SIZE=0x1000

# MTE-protected region reserved for tag checks
PLAT_MTE_PROTECTED_REGION_BASE=0xFFC00000
PLAT_MTE_PROTECTED_REGION_SIZE=0x300000

# SMMUv3 Root Register region offset (within SMMU)
SMMUV3_ROOT_REG_OFFSET=0x0

# System memory regions used by tests (set 0 if unused)
PLAT_ROOT_SMEM_BASE=0x0
PLAT_REALM_SMEM_BASE=0x0
PLAT_MSD_SAVE_RESTORE_MEM=0x0
PLAT_RME_RNVS_MAILBOX_MEM=0x0

# Root watchdog control register and interrupt ID
PLAT_RT_WDOG_CTRL=0x2A490000
PLAT_RT_WDOG_INT_ID=0x72

# Non-volatile mem (min 4KB) used by reset tests
PLAT_RME_ACS_NVM_MEM=0x82800000

# Free memory/VA/PA used by tests in el3; shared address used for EL3/EL2 comms
PLAT_FREE_MEM_START=0x0
PLAT_FREE_VA_TEST=0x0
PLAT_FREE_PA_TEST=0x0
PLAT_FREE_MEM_SMMU=0x0

