Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Sat Aug 28 05:28:35 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/UniformILPNew/fir_SAM_UniformILPNew_310_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.549ns  (required time - arrival time)
  Source:                 Delay1No12_instance/Y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.300ns  (logic 0.958ns (29.030%)  route 2.342ns (70.970%))
  Logic Levels:           10  (CARRY8=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.464ns = ( 6.464 - 4.000 ) 
    Source Clock Delay      (SCD):    2.981ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.030ns (routing 0.921ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.836ns, distribution 0.968ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=28251, routed)       2.030     2.981    Delay1No12_instance/clk_IBUF_BUFG
    SLICE_X148Y316       FDCE                                         r  Delay1No12_instance/Y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y316       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.060 r  Delay1No12_instance/Y_reg[2]/Q
                         net (fo=4, routed)           0.910     3.970    Delay1No12_instance/Q[2]
    SLICE_X135Y359       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     4.094 r  Delay1No12_instance/geqOp_carry_i_15__1/O
                         net (fo=1, routed)           0.009     4.103    Sum10_2_impl_instance/FPAddSubOp_instance/S[1]
    SLICE_X135Y359       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.289 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     4.315    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X135Y360       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     4.330 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.356    Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X135Y361       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.408 r  Sum10_2_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.340     4.748    Delay1No12_instance/CO[0]
    SLICE_X132Y364       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     4.799 f  Delay1No12_instance/shiftedFracY_d1[32]_i_5__1/O
                         net (fo=3, routed)           0.204     5.003    Delay1No12_instance/Sum10_2_impl_instance/FPAddSubOp_instance/expDiff__26[2]
    SLICE_X134Y365       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.099     5.102 f  Delay1No12_instance/shiftedFracY_d1[32]_i_9__1/O
                         net (fo=3, routed)           0.048     5.150    Delay1No12_instance/shiftedFracY_d1[32]_i_9__1_n_0
    SLICE_X134Y365       LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.050     5.200 r  Delay1No12_instance/shiftedFracY_d1[45]_i_4__1/O
                         net (fo=31, routed)          0.260     5.460    Delay1No13_instance/Y_reg[23]_0
    SLICE_X136Y360       LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     5.549 r  Delay1No13_instance/shiftedFracY_d1[36]_i_2__1/O
                         net (fo=4, routed)           0.208     5.757    Delay1No13_instance/shiftedFracY_d1_reg[38][7]
    SLICE_X135Y361       LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123     5.880 r  Delay1No13_instance/shiftedFracY_d1[28]_i_3__1/O
                         net (fo=2, routed)           0.260     6.140    Delay1No12_instance/Y_reg[26]_0[5]
    SLICE_X130Y364       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     6.230 r  Delay1No12_instance/shiftedFracY_d1[12]_i_1__1/O
                         net (fo=1, routed)           0.051     6.281    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY[1]
    SLICE_X130Y364       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=28251, routed)       1.804     6.464    Sum10_2_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X130Y364       FDRE                                         r  Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]/C
                         clock pessimism              0.376     6.840    
                         clock uncertainty           -0.035     6.804    
    SLICE_X130Y364       FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     6.829    Sum10_2_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[12]
  -------------------------------------------------------------------
                         required time                          6.829    
                         arrival time                          -6.281    
  -------------------------------------------------------------------
                         slack                                  0.549    




