Reading pref.tclError: tag "Error" isn't defined in text widget

//  Questa Sim-64
//  Version 2021.4 linux_x86_64 Oct 13 2021
//
//  Copyright 1991-2021 Mentor Graphics Corporation
//  All Rights Reserved.
//
//  QuestaSim and its associated documentation contain trade
//  secrets and commercial or financial information that are the property of
//  Mentor Graphics Corporation and are privileged, confidential,
//  and exempt from disclosure under the Freedom of Information Act,
//  5 U.S.C. Section 552. Furthermore, this information
//  is prohibited from disclosure under the Trade Secrets Act,
//  18 U.S.C. Section 1905.
//
vsim -gui -vopt -voptargs="+acc" -t ps -do "waves/uart_rx.do" -do "set PrefSource(OpenOnFinish) 0 ; set PrefMain(LinePrefix) "" ; set PrefMain(colorizeTranscript) 1" -onfinish stop -coverage tb_uart_rx 
Start time: 11:46:57 on Nov 15,2024
** Note: (vsim-3812) Design is being optimized...
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_rx.sv(34): (vopt-2685) [TFMPC] - Too few port connections for 'shift_reg'.  Expected 8, found 6.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_rx.sv(34): (vopt-2718) [TFMPC] - Missing connection for port 'serial_out'.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_rx.sv(34): (vopt-2718) [TFMPC] - Missing connection for port 'parallel_in'.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_rx.sv(34): (vopt-2685) [TFMPC] - Too few port connections for 'shift_reg'.  Expected 8, found 6.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_rx.sv(34): (vopt-2718) [TFMPC] - Missing connection for port 'serial_out'.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_rx.sv(34): (vopt-2718) [TFMPC] - Missing connection for port 'parallel_in'.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_rx.sv(34): (vopt-2685) [TFMPC] - Too few port connections for 'shift_reg'.  Expected 8, found 6.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_rx.sv(34): (vopt-2718) [TFMPC] - Missing connection for port 'serial_out'.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_rx.sv(34): (vopt-2718) [TFMPC] - Missing connection for port 'parallel_in'.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_rx.sv(34): (vopt-2685) [TFMPC] - Too few port connections for 'shift_reg'.  Expected 8, found 6.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_rx.sv(34): (vopt-2718) [TFMPC] - Missing connection for port 'serial_out'.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_rx.sv(34): (vopt-2718) [TFMPC] - Missing connection for port 'parallel_in'.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_rx.sv(34): (vopt-2685) [TFMPC] - Too few port connections for 'shift_reg'.  Expected 8, found 6.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_rx.sv(34): (vopt-2718) [TFMPC] - Missing connection for port 'serial_out'.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_rx.sv(34): (vopt-2718) [TFMPC] - Missing connection for port 'parallel_in'.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_rx.sv(47): (vopt-2685) [TFMPC] - Too few port connections for 'clk_count'.  Expected 7, found 5.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_rx.sv(47): (vopt-2718) [TFMPC] - Missing connection for port 'count_out'.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_rx.sv(47): (vopt-2718) [TFMPC] - Missing connection for port 'overflow_val'.
** Note: (vopt-143) Recognized 1 FSM in module "uart_rx(fast)".
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_tx.sv(30): (vopt-2685) [TFMPC] - Too few port connections for 'sr'.  Expected 8, found 7.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_tx.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'parallel_out'.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_tx.sv(30): (vopt-2685) [TFMPC] - Too few port connections for 'sr'.  Expected 8, found 7.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_tx.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'parallel_out'.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_tx.sv(30): (vopt-2685) [TFMPC] - Too few port connections for 'sr'.  Expected 8, found 7.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_tx.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'parallel_out'.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_tx.sv(30): (vopt-2685) [TFMPC] - Too few port connections for 'sr'.  Expected 8, found 7.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_tx.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'parallel_out'.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_tx.sv(30): (vopt-2685) [TFMPC] - Too few port connections for 'sr'.  Expected 8, found 7.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_tx.sv(30): (vopt-2718) [TFMPC] - Missing connection for port 'parallel_out'.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_tx.sv(43): (vopt-2685) [TFMPC] - Too few port connections for 'clk_count'.  Expected 7, found 6.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_tx.sv(43): (vopt-2718) [TFMPC] - Missing connection for port 'count_out'.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_tx.sv(57): (vopt-2685) [TFMPC] - Too few port connections for 'bit_count'.  Expected 7, found 6.
** Warning: src/socet_chiplet_uart_rx_1.0.1/source/uart_tx.sv(57): (vopt-2718) [TFMPC] - Missing connection for port 'count_out'.
** Note: (vopt-143) Recognized 1 FSM in module "uart_tx(fast)".
** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=32.
Loading sv_std.std
Loading work.tb_uart_rx(fast)
Loading work.uart_tx(fast)
Loading work.socetlib_shift_reg(fast)
Loading work.socetlib_counter(fast)
Loading work.socetlib_counter(fast__1)
Loading work.uart_rx(fast)
Loading work.socetlib_synchronizer(fast)
Loading work.socetlib_counter_rx_timer(fast)
do waves/uart_rx.do
set PrefSource(OpenOnFinish) 0 
0
 set PrefMain(LinePrefix) "" 
 set PrefMain(colorizeTranscript) 1
1
add wave -position insertpoint  \
sim:/tb_uart_rx/uut_tx/CLK \
sim:/tb_uart_rx/uut_tx/nRST \
sim:/tb_uart_rx/uut_tx/start \
sim:/tb_uart_rx/uut_tx/comma_sel \
sim:/tb_uart_rx/uut_tx/data \
sim:/tb_uart_rx/uut_tx/done \
sim:/tb_uart_rx/uut_tx/tx_err \
sim:/tb_uart_rx/uut_tx/uart_out \
sim:/tb_uart_rx/uut_tx/shift_en \
sim:/tb_uart_rx/uut_tx/shift_reg_out \
sim:/tb_uart_rx/uut_tx/comma_sel_reg \
sim:/tb_uart_rx/uut_tx/n_comma_sel_reg \
sim:/tb_uart_rx/uut_tx/clk_flag \
sim:/tb_uart_rx/uut_tx/clk_en \
sim:/tb_uart_rx/uut_tx/length_of_message \
sim:/tb_uart_rx/uut_tx/byte_flag
add wave -position insertpoint  \
sim:/tb_uart_rx/uut_rx/CLK \
sim:/tb_uart_rx/uut_rx/nRST \
sim:/tb_uart_rx/uut_rx/uart_in \
sim:/tb_uart_rx/uut_rx/data \
sim:/tb_uart_rx/uut_rx/comma_sel \
sim:/tb_uart_rx/uut_rx/done \
sim:/tb_uart_rx/uut_rx/rx_err \
sim:/tb_uart_rx/uut_rx/message_done \
sim:/tb_uart_rx/uut_rx/start \
sim:/tb_uart_rx/uut_rx/clk_en \
sim:/tb_uart_rx/uut_rx/sent_flag \
sim:/tb_uart_rx/uut_rx/shift_en \
sim:/tb_uart_rx/uut_rx/sync_out \
sim:/tb_uart_rx/uut_rx/bit_sent_count \
sim:/tb_uart_rx/uut_rx/length_of_message \
sim:/tb_uart_rx/uut_rx/state
restart
** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
** Note: (vsim-8009) Loading existing optimized design _opt
** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=32.
Loading sv_std.std
Loading work.tb_uart_rx(fast)
Loading work.uart_tx(fast)
Loading work.socetlib_shift_reg(fast)
Loading work.socetlib_counter(fast)
Loading work.socetlib_counter(fast__1)
Loading work.uart_rx(fast)
Loading work.socetlib_synchronizer(fast)
Loading work.socetlib_counter_rx_timer(fast)
run -all
correct data recieved
correct data recieved
correct data recieved
correct data recieved
correct data recieved
correct data recieved
** Note: $finish    : src/socet_chiplet_uart_rx_1.0.1/testbench/tb_uart_rx.sv(133)
   Time: 5385 ns  Iteration: 1  Instance: /tb_uart_rx
Break in Module tb_uart_rx at src/socet_chiplet_uart_rx_1.0.1/testbench/tb_uart_rx.sv line 133
Causality operation skipped due to absence of debug database file
End time: 11:49:35 on Nov 15,2024, Elapsed time: 0:02:38
Errors: 0, Warnings: 32
