<!DOCTYPE html>
<html>
<head>
	<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
	<meta name="keywords" content="software linguistics, software language engineering, book of knowledge, glossary, academic publications, scientific research, open knowledge, open science"/>
	<title>BibSLEIGH — processor stem</title>
	<link href="../stuff/bib.css" rel="stylesheet" type="text/css"/>
	<link href='http://fonts.googleapis.com/css?family=Exo+2:400,700,400italic,700italic' rel='stylesheet' type='text/css'>
	<script src="../stuff/jquery.min.js" type="text/javascript"></script>
</head>
<body>
<div class="left">
	<a href="../index.html"><img src="../stuff/bibsleigh.png" alt="BibSLEIGH" title="BibSLEIGH" class="pad"/></a>

	<div class="pad">
		<a href="../index.html"><img src="../stuff/p-corpus.png" alt="BibSLEIGH corpus" title="All papers in the corpus"/></a><br/>
		<a href="../tag/index.html"><img src="../stuff/p-tags.png" alt="BibSLEIGH tags" title="All known tags"/></a><br/>
		<a href="../bundle/index.html"><img src="../stuff/p-bundles.png" alt="BibSLEIGH bundles" title="All selected bundles"/></a><br/>
		<a href="../person/index.html"><img src="../stuff/p-people.png" alt="BibSLEIGH people" title="All contributors"/></a>
	</div>
	<a href="http://creativecommons.org/licenses/by/4.0/" title="CC-BY"><img src="../stuff/cc-by.png" alt="CC-BY"/></a><br/>
	<a href="http://opendatacommons.org/licenses/by/summary/" title="Open Knowledge"><img src="../stuff/open-knowledge.png" alt="Open Knowledge" /></a><br/>
	<a href="http://validator.w3.org/check/referer" title="XHTML 1.0 W3C Rec"><img src="../stuff/xhtml.png" alt="XHTML 1.0 W3C Rec" /></a><br/>
	<a href="http://jigsaw.w3.org/css-validator/check/referer" title="CSS 2.1 W3C CanRec"><img src="../stuff/css.png" alt="CSS 2.1 W3C CanRec" class="pad" /></a><br/>
	<div class="sm">
		<a href="../mailto:vadim@grammarware.net"><img src="../stuff/email.png" alt="email" title="Complain!" /></a>
		<a href="https://twitter.com/intent/tweet?screen_name=grammarware"><img src="../stuff/twitter.png" alt="twitter" title="Mention!" /></a>
	</div>

</div>
<div class="main">
<div class="tbox">
<code>Used together with:</code><hr/><span class="tag"><a href="network.html">network</a></span> (19)
<br/><span class="tag"><a href="schedul.html">schedul</a></span> (18)
<br/><span class="tag"><a href="embed.html">embed</a></span> (16)
<br/><span class="tag"><a href="use.html">use</a></span> (16)
<br/><span class="tag"><a href="perform.html">perform</a></span> (15)
</div>
<h2><span class="ttl">Stem</span> processor$ (<a href="../words.html">all stems</a>)</h2>
<h3>180 papers:</h3>
<dl class="toc"><dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2015-ZiccardiSV.html">SAC-2015-ZiccardiSV</a> <span class="tag"><a href="../tag/operating%20system.html" title="operating system">#operating system</a></span></dt><dd>A time-composable operating system for the Patmos processor (<abbr title="Marco Ziccardi">MZ</abbr>, <abbr title="Martin Schoeberl">MS</abbr>, <abbr title="Tullio Vardanega">TV</abbr>), pp. 1892–1897.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2014-RezaeiCLCM.html">HPDC-2014-RezaeiCLCM</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Snapify: capturing snapshots of offload applications on xeon phi manycore processors (<abbr title="Arash Rezaei">AR</abbr>, <abbr title="Giuseppe Coviello">GC</abbr>, <abbr title="Cheng-Hong Li">CHL</abbr>, <abbr title="Srimat T. Chakradhar">STC</abbr>, <abbr title="Frank Müller">FM</abbr>), pp. 1–12.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2014-ArroyoCMP.html">LATA-2014-ArroyoCMP</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Networks of Polarized Evolutionary Processors Are Computationally Complete (<abbr title="Fernando Arroyo">FA</abbr>, <abbr title="Sandra Gómez Canaval">SGC</abbr>, <abbr title="Victor Mitrana">VM</abbr>, <abbr title="Stefan Popescu">SP</abbr>), pp. 101–112.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2014-SeidlK.html">LATA-2014-SeidlK</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span> <span class="tag"><a href="../tag/interprocedural.html" title="interprocedural">#interprocedural</a></span> <span class="tag"><a href="../tag/xml.html" title="xml">#xml</a></span></dt><dd>Interprocedural Information Flow Analysis of XML Processors (<abbr title="Helmut Seidl">HS</abbr>, <abbr title="Máté Kovács">MK</abbr>), pp. 34–61.</dd> <div class="pagevis" style="width:27px"></div>
<dt><img src="../stuff/kdir.png" alt="KDIR"/><a href="../KDIR-2014-Bleiweiss.html">KDIR-2014-Bleiweiss</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/machine%20learning.html" title="machine learning">#machine learning</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>SoC Processor Discovery for Program Execution Matching Using Unsupervised Machine Learning (<abbr title="Avi Bleiweiss">AB</abbr>), pp. 192–201.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-2014-YangKSWF.html">SEKE-2014-YangKSWF</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/refactoring.html" title="refactoring">#refactoring</a></span></dt><dd>RefactoringScript: A Script and Its Processor for Composite Refactoring (<abbr title="Linchao Yang">LY</abbr>, <abbr title="Tomoyuki Kamiya">TK</abbr>, <abbr title="Kazunori Sakamoto">KS</abbr>, <abbr title="Hironori Washizaki">HW</abbr>, <abbr title="Yoshiaki Fukazawa">YF</abbr>), pp. 711–716.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ase.png" alt="ASE"/><a href="../ASE-2013-0002IP.html">ASE-2013-0002IP</a> <span class="tag"><a href="../tag/c.html" title="c">#c</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>CSeq: A concurrency pre-processor for sequential C verification tools (<abbr title="Bernd Fischer">BF</abbr>, <abbr title="Omar Inverso">OI</abbr>, <abbr title="Gennaro Parlato">GP</abbr>), pp. 710–713.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2013-KampenhoutH.html">AdaEurope-2013-KampenhoutH</a> <span class="tag"><a href="../tag/deployment.html" title="deployment">#deployment</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Model-Based Deployment of Mission-Critical Spacecraft Applications on Multicore Processors (<abbr title="J. Reinier van Kampenhout">JRvK</abbr>, <abbr title="Robert Hilbrich">RH</abbr>), pp. 35–50.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/hilt.png" alt="HILT"/><a href="../HILT-2013-MichellMP.html">HILT-2013-MichellMP</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Real-time programming on accelerator many-core processors (<abbr title="Stephen Michell">SM</abbr>, <abbr title="Brad Moore">BM</abbr>, <abbr title="Luís Miguel Pinho">LMP</abbr>), pp. 23–36.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-PL-J-2010-RodriguesNPM13.html">SAC-PL-J-2010-RodriguesNPM13</a> <span class="tag"><a href="../tag/semantics.html" title="semantics">#semantics</a></span></dt><dd>Preserving the original MPI semantics in a virtualized processor environment (<abbr title="Eduardo Rocha Rodrigues">ERR</abbr>, <abbr title="Philippe Olivier Alexandre Navaux">POAN</abbr>, <abbr title="Jairo Panetta">JP</abbr>, <abbr title="Celso L. Mendes">CLM</abbr>), pp. 412–421.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2013-ClementsKZMK.html">SOSP-2013-ClementsKZMK</a> <span class="tag"><a href="../tag/commutative.html" title="commutative">#commutative</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>The scalable commutativity rule: designing scalable software for multicore processors (<abbr title="Austin T. Clements">ATC</abbr>, <abbr title="M. Frans Kaashoek">MFK</abbr>, <abbr title="Nickolai Zeldovich">NZ</abbr>, <abbr title="Robert Tappan Morris">RTM</abbr>, <abbr title="Eddie Kohler">EK</abbr>), pp. 1–17.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2012-GeorgakoudisLN.html">HPDC-2012-GeorgakoudisLN</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/migration.html" title="migration">#migration</a></span> <span class="tag"><a href="../tag/symmetry.html" title="symmetry">#symmetry</a></span></dt><dd>Dynamic binary rewriting and migration for shared-ISA asymmetric, multicore processors: summary (<abbr title="Giorgis Georgakoudis">GG</abbr>, <abbr title="Spyros Lalis">SL</abbr>, <abbr title="Dimitrios S. Nikolopoulos">DSN</abbr>), pp. 127–128.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2011-PrasadAG.html">PLDI-2011-PrasadAG</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/matlab.html" title="matlab">#matlab</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Automatic compilation of MATLAB programs for synergistic execution on heterogeneous processors (<abbr title="Ashwin Prasad">AP</abbr>, <abbr title="Jayvant Anantpur">JA</abbr>, <abbr title="R. Govindarajan">RG</abbr>), pp. 152–163.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/afl.png" alt="AFL"/><a href="../AFL-2011-ManeaT.html">AFL-2011-ManeaT</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Accepting Networks of Evolutionary Processors with Subregular Filters (<abbr title="Florin Manea">FM</abbr>, <abbr title="Bianca Truthe">BT</abbr>), pp. 300–314.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/dlt.png" alt="DLT"/><a href="../DLT-2011-Manea.html">DLT-2011-Manea</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Deciding Networks of Evolutionary Processors (<abbr title="Florin Manea">FM</abbr>), pp. 337–349.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2011-DassowMT.html">LATA-2011-DassowMT</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Networks of Evolutionary Processors with Subregular Filters (<abbr title="Jürgen Dassow">JD</abbr>, <abbr title="Florin Manea">FM</abbr>, <abbr title="Bianca Truthe">BT</abbr>), pp. 262–273.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../DUXU-v1-2011-Hasan.html">DUXU-v1-2011-Hasan</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/online.html" title="online">#online</a></span> <span class="tag"><a href="../tag/visual%20notation.html" title="visual notation">#visual notation</a></span> <span class="tag"><a href="../tag/word.html" title="word">#word</a></span></dt><dd>Multi-language Online Word Processor for Learners and the Visually Impaired (<abbr title="Shiblee Imtiaz Hasan">SIH</abbr>), pp. 256–260.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2011-TomasATV.html">CIKM-2011-TomasATV</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>RoSeS: a continuous query processor for large-scale RSS filtering and aggregation (<abbr title="Jordi Creus Tomàs">JCT</abbr>, <abbr title="Bernd Amann">BA</abbr>, <abbr title="Nicolas Travers">NT</abbr>, <abbr title="Dan Vodislav">DV</abbr>), pp. 2549–2552.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/padl.png" alt="PADL"/><a href="../PADL-2011-Kaivola.html">PADL-2011-Kaivola</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Intel CoreTM i7 Processor Execution Engine Validation in a Functional Language Based Formal Framework (<abbr title="Roope Kaivola">RK</abbr>), p. 1.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-BiancoGH.html">SAC-2011-BiancoGH</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>A fast approach for parallel deduplication on multicore processors (<abbr title="Guilherme Dal Bianco">GDB</abbr>, <abbr title="Renata de Matos Galante">RdMG</abbr>, <abbr title="Carlos A. Heuser">CAH</abbr>), pp. 1027–1032.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-Jaghoori.html">SAC-2011-Jaghoori</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>From nonpreemptive to preemptive scheduling: from single-processor to multi-processor? (<abbr title="Mohammad Mahdi Jaghoori">MMJ</abbr>), pp. 717–722.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-KalendarJTD.html">SAC-2011-KalendarJTD</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>Novel processor architecture for modified advanced routing in NGN (<abbr title="Marija Kalendar">MK</abbr>, <abbr title="Danijela Jakimovska">DJ</abbr>, <abbr title="Aristotel Tentov">AT</abbr>, <abbr title="Goce Dokoski">GD</abbr>), pp. 486–491.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-MitakeKCN.html">SAC-2011-MitakeKCN</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Coexisting real-time OS and general purpose OS on an embedded virtualization layer for a multicore processor (<abbr title="Hitoshi Mitake">HM</abbr>, <abbr title="Yuki Kinebuchi">YK</abbr>, <abbr title="Alexandre Courbot">AC</abbr>, <abbr title="Tatsuo Nakajima">TN</abbr>), pp. 629–630.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2011-TianXLC.html">SAC-2011-TianXLC</a> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Loop fusion and reordering for register file optimization on stream processors (<abbr title="Wanyong Tian">WT</abbr>, <abbr title="Chun Jason Xue">CJX</abbr>, <abbr title="Minming Li">ML</abbr>, <abbr title="Enhong Chen">EC</abbr>), pp. 560–565.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/fse.png" alt="FSE"/><a href="../FSE-2010-HuangLZ.html">FSE-2010-HuangLZ</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>LEAP: lightweight deterministic multi-processor replay of concurrent java programs (<abbr title="Jeff Huang">JH</abbr>, <abbr title="Peng Liu">PL</abbr>, <abbr title="Charles Zhang">CZ</abbr>), pp. 207–216.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/fse.png" alt="FSE"/><a href="../FSE-2010-HuangLZ10a.html">FSE-2010-HuangLZ10a</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/lightweight.html" title="lightweight">#lightweight</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>LEAP: lightweight deterministic multi-processor replay of concurrent java programs (<abbr title="Jeff Huang">JH</abbr>, <abbr title="Peng Liu">PL</abbr>, <abbr title="Charles Zhang">CZ</abbr>), pp. 385–386.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2010-DonaldsonKR.html">TACAS-2010-DonaldsonKR</a> <span class="tag"><a href="../tag/analysis.html" title="analysis">#analysis</a></span> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Automatic Analysis of Scratch-Pad Memory Code for Heterogeneous Multicore Processors (<abbr title="Alastair F. Donaldson">AFD</abbr>, <abbr title="Daniel Kröning">DK</abbr>, <abbr title="Philipp Rümmer">PR</abbr>), pp. 280–295.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2010-GuptaKP.html">ICALP-v1-2010-GuptaKP</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scalably Scheduling Power-Heterogeneous Processors (<abbr title="Anupam Gupta">AG</abbr>, <abbr title="Ravishankar Krishnaswamy">RK</abbr>, <abbr title="Kirk Pruhs">KP</abbr>), pp. 312–323.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ifl.png" alt="IFL"/><a href="../IFL-2010-BoeijinkHK.html">IFL-2010-BoeijinkHK</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/lazy%20evaluation.html" title="lazy evaluation">#lazy evaluation</a></span></dt><dd>Introducing the PilGRIM: A Processor for Executing Lazy Functional Languages (<abbr title="Arjan Boeijink">AB</abbr>, <abbr title="Philip K. F. Hölzenspies">PKFH</abbr>, <abbr title="Jan Kuper">JK</abbr>), pp. 54–71.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2010-Baker.html">AdaEurope-2010-Baker</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/what.html" title="what">#what</a></span></dt><dd>What to Make of Multicore Processors for Reliable Real-Time Systems? (<abbr title="Theodore P. Baker">TPB</abbr>), pp. 1–18.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/gpce.png" alt="GPCE"/><a href="../GPCE-J-2007-FrisbyKWA10.html">GPCE-J-2007-FrisbyKWA10</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/combinator.html" title="combinator">#combinator</a></span></dt><dd>Constructing language processors with algebra combinators (<abbr title="Nicolas Frisby">NF</abbr>, <abbr title="Garrin Kimmell">GK</abbr>, <abbr title="Philip Weaver">PW</abbr>, <abbr title="Perry Alexander">PA</abbr>), pp. 543–572.</dd> <div class="pagevis" style="width:29px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2010-WeiYKHC.html">SAC-2010-WeiYKHC</a> <span class="tag"><a href="../tag/energy.html" title="energy">#energy</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Energy-efficient real-time scheduling of multimedia tasks on multi-core processors (<abbr title="Yi-Hung Wei">YHW</abbr>, <abbr title="Chuan-Yue Yang">CYY</abbr>, <abbr title="Tei-Wei Kuo">TWK</abbr>, <abbr title="Shih-Hao Hung">SHH</abbr>, <abbr title="Yuan-Hua Chu">YHC</abbr>), pp. 258–262.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icst.png" alt="ICST"/><a href="../ICST-2010-SyedRW.html">ICST-2010-SyedRW</a> <span class="tag"><a href="../tag/fault.html" title="fault">#fault</a></span> <span class="tag"><a href="../tag/hardware.html" title="hardware">#hardware</a></span> <span class="tag"><a href="../tag/question.html" title="question">#question</a></span></dt><dd>Does Hardware Configuration and Processor Load Impact Software Fault Observability? (<abbr title="Raza Abbas Syed">RAS</abbr>, <abbr title="Brian Robinson">BR</abbr>, <abbr title="Laurie A. Williams">LAW</abbr>), pp. 285–294.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pepm.png" alt="PEPM"/><a href="../PEPM-2009-MoretBV09a.html">PEPM-2009-MoretBV09a</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>CProf: customizable calling context cross-profiling for embedded java processors (<abbr title="Philippe Moret">PM</abbr>, <abbr title="Walter Binder">WB</abbr>, <abbr title="Alex Villazón">AV</abbr>), pp. 161–164.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2009-InoueKN.html">PLDI-2009-InoueKN</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>A study of memory management for web-based applications on multicore processors (<abbr title="Hiroshi Inoue">HI</abbr>, <abbr title="Hideaki Komatsu">HK</abbr>, <abbr title="Toshio Nakatani">TN</abbr>), pp. 386–396.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sas.png" alt="SAS"/><a href="../SAS-2009-XiaFL.html">SAS-2009-XiaFL</a> <span class="tag"><a href="../tag/data%20flow.html" title="data flow">#data flow</a></span></dt><dd>Inferring Dataflow Properties of User Defined Table Processors (<abbr title="Songtao Xia">SX</abbr>, <abbr title="Manuel Fähndrich">MF</abbr>, <abbr title="Francesco Logozzo">FL</abbr>), pp. 19–35.</dd> <div class="pagevis" style="width:16px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-2009-KaivolaGNTWPSTFRN.html">CAV-2009-KaivolaGNTWPSTFRN</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Replacing Testing with Formal Verification in Intel CoreTM i7 Processor Execution Engine Validation (<abbr title="Roope Kaivola">RK</abbr>, <abbr title="Rajnish Ghughal">RG</abbr>, <abbr title="Naren Narasimhan">NN</abbr>, <abbr title="Amber Telfer">AT</abbr>, <abbr title="Jesse Whittemore">JW</abbr>, <abbr title="Sudhindra Pandav">SP</abbr>, <abbr title="Anna Slobodová">AS</abbr>, <abbr title="Christopher Taylor">CT</abbr>, <abbr title="Vladimir Frolov">VF</abbr>, <abbr title="Erik Reeber">ER</abbr>, <abbr title="Armaghan Naik">AN</abbr>), pp. 414–429.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-v1-2009-Jansen.html">ICALP-v1-2009-Jansen</a> <span class="tag"><a href="../tag/constant.html" title="constant">#constant</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>An EPTAS for Scheduling Jobs on Uniform Processors: Using an MILP Relaxation with a Constant Number of Integral Variables (<abbr title="Klaus Jansen">KJ</abbr>), pp. 562–573.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2009-MitranaT.html">LATA-2009-MitranaT</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>On Accepting Networks of Evolutionary Processors with at Most Two Types of Nodes (<abbr title="Victor Mitrana">VM</abbr>, <abbr title="Bianca Truthe">BT</abbr>), pp. 588–600.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/hci.png" alt="HCI"/><a href="../HCI-NT-2009-BeeldersBMD.html">HCI-NT-2009-BeeldersBMD</a> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/word.html" title="word">#word</a></span></dt><dd>Measuring User Performance for Different Interfaces Using a Word Processor Prototype (<abbr title="Tanya René Beelders">TRB</abbr>, <abbr title="Pieter J. Blignaut">PJB</abbr>, <abbr title="Theo McDonald">TM</abbr>, <abbr title="Engela Dednam">ED</abbr>), pp. 395–404.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2009-BohmNPW.html">CIKM-2009-BohmNPW</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Density-based clustering using graphics processors (<abbr title="Christian Böhm">CB</abbr>, <abbr title="Robert Noll">RN</abbr>, <abbr title="Claudia Plant">CP</abbr>, <abbr title="Bianca Wackersreuther">BW</abbr>), pp. 661–670.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-2009-RainaMN.html">ICML-2009-RainaMN</a> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Large-scale deep unsupervised learning using graphics processors (<abbr title="Rajat Raina">RR</abbr>, <abbr title="Anand Madhavan">AM</abbr>, <abbr title="Andrew Y. Ng">AYN</abbr>), pp. 873–880.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-2009-TatikondaJCP.html">SIGIR-2009-TatikondaJCP</a> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>On efficient posting list intersection with multicore processors (<abbr title="Shirish Tatikonda">ST</abbr>, <abbr title="Flavio Junqueira">FJ</abbr>, <abbr title="Berkant Barla Cambazoglu">BBC</abbr>, <abbr title="Vassilis Plachouras">VP</abbr>), pp. 738–739.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2009-ChoB.html">SAC-2009-ChoB</a> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/xml.html" title="xml">#xml</a></span></dt><dd>Building an efficient preference XML query processor (<abbr title="SungRan Cho">SC</abbr>, <abbr title="Wolf-Tilo Balke">WTB</abbr>), pp. 1585–1586.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/afl.png" alt="AFL"/><a href="../AFL-2008-Roska.html">AFL-2008-Roska</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span></dt><dd>Cellular Wave Computers — Algorithms for million processor computers (Abstract) (<abbr title="Tamás Roska">TR</abbr>), p. 352.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-A-2008-BansalCLL.html">ICALP-A-2008-BansalCLL</a> <span class="tag"><a href="../tag/bound.html" title="bound">#bound</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Scheduling for Speed Bounded Processors (<abbr title="Nikhil Bansal">NB</abbr>, <abbr title="Ho-Leung Chan">HLC</abbr>, <abbr title="Tak Wah Lam">TWL</abbr>, <abbr title="Lap-Kei Lee">LKL</abbr>), pp. 409–420.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2008-AlhazovCMR.html">LATA-2008-AlhazovCMR</a> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>About Universal Hybrid Networks of Evolutionary Processors of Small Size (<abbr title="Artiom Alhazov">AA</abbr>, <abbr title="Erzsébet Csuhaj-Varjú">ECV</abbr>, <abbr title="Carlos Martín-Vide">CMV</abbr>, <abbr title="Yurii Rogozhin">YR</abbr>), pp. 28–39.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/ifl.png" alt="IFL"/><a href="../IFL-2008-SvenssonSC.html">IFL-2008-SvenssonSC</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Obsidian: A Domain Specific Embedded Language for Parallel Programming of Graphics Processors (<abbr title="Joel Svensson">JS</abbr>, <abbr title="Mary Sheeran">MS</abbr>, <abbr title="Koen Claessen">KC</abbr>), pp. 156–173.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/softvis.png" alt="SOFTVIS"/><a href="../SOFTVIS-2008-Almeida-MartinezUV.html">SOFTVIS-2008-Almeida-MartinezUV</a> <span class="tag"><a href="../tag/abstract%20syntax%20tree.html" title="abstract syntax tree">#abstract syntax tree</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/syntax.html" title="syntax">#syntax</a></span> <span class="tag"><a href="../tag/visualisation.html" title="visualisation">#visualisation</a></span></dt><dd>VAST: visualization of abstract syntax trees within language processors courses (<abbr title="Francisco J. Almeida-Martínez">FJAM</abbr>, <abbr title="Jaime Urquiza-Fuentes">JUF</abbr>, <abbr title="J. Ángel Velázquez-Iturbide">JÁVI</abbr>), pp. 209–210.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-2008-VaidyaL.html">CIKM-2008-VaidyaL</a> <span class="tag"><a href="../tag/database.html" title="database">#database</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Characterization of TPC-H queries for a column-oriented database on a dual-core amd athlon processor (<abbr title="Pranav Vaidya">PV</abbr>, <abbr title="Jaehwan John Lee">JJL</abbr>), pp. 1411–1412.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icml.png" alt="ICML"/><a href="../ICML-2008-CatanzaroSK.html">ICML-2008-CatanzaroSK</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Fast support vector machine training and classification on graphics processors (<abbr title="Bryan C. Catanzaro">BCC</abbr>, <abbr title="Narayanan Sundaram">NS</abbr>, <abbr title="Kurt Keutzer">KK</abbr>), pp. 104–111.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-AtoofianB.html">SAC-2008-AtoofianB</a> <span class="tag"><a href="../tag/behaviour.html" title="behaviour">#behaviour</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/latency.html" title="latency">#latency</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Exploiting program cyclic behavior to reduce memory latency in embedded processors (<abbr title="Ehsan Atoofian">EA</abbr>, <abbr title="Amirali Baniasadi">AB</abbr>), pp. 1482–1486.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-GuoLPHCDW.html">SAC-2008-GuoLPHCDW</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>Hierarchical memory system design for a heterogeneous multi-core processor (<abbr title="Jianjun Guo">JG</abbr>, <abbr title="Ming-che Lai">McL</abbr>, <abbr title="Zhengyuan Pang">ZP</abbr>, <abbr title="Libo Huang">LH</abbr>, <abbr title="Fangyuan Chen">FC</abbr>, <abbr title="Kui Dai">KD</abbr>, <abbr title="Zhiying Wang">ZW</abbr>), pp. 1504–1508.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-LuCL.html">SAC-2008-LuCL</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/hybrid.html" title="hybrid">#hybrid</a></span> <span class="tag"><a href="../tag/self.html" title="self">#self</a></span></dt><dd>A hybrid software-based self-testing methodology for embedded processor (<abbr title="Tai-Hua Lu">THL</abbr>, <abbr title="Chung-Ho Chen">CHC</abbr>, <abbr title="Kuen-Jong Lee">KJL</abbr>), pp. 1528–1534.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-LuizVS.html">SAC-2008-LuizVS</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>Formal specification of DSP gateway for data transmission between processor cores of OMAP platform (<abbr title="Saulo Oliveira Dornellas Luiz">SODL</abbr>, <abbr title="Genildo de Moura Vasconcelos">GdMV</abbr>, <abbr title="Leandro Dias da Silva">LDdS</abbr>), pp. 1545–1549.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2008-SykoraAS.html">SAC-2008-SykoraAS</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Dynamic configuration of application-specific implicit instructions for embedded pipelined processors (<abbr title="Martino Sykora">MS</abbr>, <abbr title="Giovanni Agosta">GA</abbr>, <abbr title="Cristina Silvano">CS</abbr>), pp. 1509–1516.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2007-ChoAUP.html">CC-2007-ChoAUP</a> <span class="tag"><a href="../tag/effectiveness.html" title="effectiveness">#effectiveness</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Preprocessing Strategy for Effective Modulo Scheduling on Multi-issue Digital Signal Processors (<abbr title="Doosan Cho">DC</abbr>, <abbr title="Ravi Ayyagari">RA</abbr>, <abbr title="Gang-Ryung Uh">GRU</abbr>, <abbr title="Yunheung Paek">YP</abbr>), pp. 16–31.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/lata.png" alt="LATA"/><a href="../LATA-2007-AlhazovMR.html">LATA-2007-AlhazovMR</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Networks of Evolutionary Processors with Two Nodes Are Unpredictable (<abbr title="Artiom Alhazov">AA</abbr>, <abbr title="Carlos Martín-Vide">CMV</abbr>, <abbr title="Yurii Rogozhin">YR</abbr>), pp. 521–528.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/gttse.png" alt="GTTSE"/><a href="../GTTSE-2007-PielMD.html">GTTSE-2007-PielMD</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/model%20transformation.html" title="model transformation">#model transformation</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Model Transformations for the Compilation of Multi-processor Systems-on-Chip (<abbr title="Éric Piel">ÉP</abbr>, <abbr title="Philippe Marquet">PM</abbr>, <abbr title="Jean-Luc Dekeyser">JLD</abbr>), pp. 459–473.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/gpce.png" alt="GPCE"/><a href="../GPCE-2007-WeaverKFA.html">GPCE-2007-WeaverKFA</a> <span class="tag"><a href="../tag/algebra.html" title="algebra">#algebra</a></span> <span class="tag"><a href="../tag/combinator.html" title="combinator">#combinator</a></span></dt><dd>Constructing language processors with algebra combinators (<abbr title="Philip Weaver">PW</abbr>, <abbr title="Garrin Kimmell">GK</abbr>, <abbr title="Nicolas Frisby">NF</abbr>, <abbr title="Perry Alexander">PA</abbr>), pp. 155–164.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-ChaiZX.html">SAC-2007-ChaiZX</a> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>Real-time Java processor optimized for RTSJ (<abbr title="ZhiLei Chai">ZC</abbr>, <abbr title="Wenke Zhao">WZ</abbr>, <abbr title="Wenbo Xu">WX</abbr>), pp. 1540–1544.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2007-JinM.html">SAC-2007-JinM</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>An analytical model for generalized processor sharing scheduling with heterogeneous network traffic (<abbr title="Xiaolong Jin">XJ</abbr>, <abbr title="Geyong Min">GM</abbr>), pp. 198–202.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/ada.png" alt="Ada"/><a href="../SIGAda-2006-ShindiC.html">SIGAda-2006-ShindiC</a> <span class="tag"><a href="../tag/benchmark.html" title="benchmark">#benchmark</a></span> <span class="tag"><a href="../tag/metric.html" title="metric">#metric</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Evaluate the performance changes of processor simulator benchmarks When context switches are incorporated (<abbr title="Rajaa S. Shindi">RSS</abbr>, <abbr title="Shaun Cooper">SC</abbr>), pp. 9–14.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/models.png" alt="MODELS"/><a href="../MoDELS-2006-BertolinoBAS.html">MoDELS-2006-BertolinoBAS</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Modeling and Early Performance Estimation for Network Processor Applications (<abbr title="Antonia Bertolino">AB</abbr>, <abbr title="Alvise Bonivento">AB</abbr>, <abbr title="Guglielmo De Angelis">GDA</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 753–767.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/models.png" alt="MODELS"/><a href="../MoDELS-2006-BertolinoBAS.html">MoDELS-2006-BertolinoBAS</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Modeling and Early Performance Estimation for Network Processor Applications (<abbr title="Antonia Bertolino">AB</abbr>, <abbr title="Alvise Bonivento">AB</abbr>, <abbr title="Guglielmo De Angelis">GDA</abbr>, <abbr title="Alberto L. Sangiovanni-Vincentelli">ALSV</abbr>), pp. 753–767.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2006-ChoRJ.html">SAC-2006-ChoRJ</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>On utility accrual processor scheduling with wait-free synchronization for embedded real-time software (<abbr title="Hyeonjoong Cho">HC</abbr>, <abbr title="Binoy Ravindran">BR</abbr>, <abbr title="E. Douglas Jensen">EDJ</abbr>), pp. 918–922.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2006-DerisB.html">SAC-2006-DerisB</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Branchless cycle prediction for embedded processors (<abbr title="Kaveh Jokar Deris">KJD</abbr>, <abbr title="Amirali Baniasadi">AB</abbr>), pp. 928–932.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2006-LastovetskyRH.html">SAC-2006-LastovetskyRH</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Building the functional performance model of a processor (<abbr title="Alexey L. Lastovetsky">ALL</abbr>, <abbr title="Ravi Reddy">RR</abbr>, <abbr title="Robert Higgins">RH</abbr>), pp. 746–753.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2006-LiH.html">SAC-2006-LiH</a> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>A concurrent reactive Esterel processor based on multi-threading (<abbr title="Xin Li">XL</abbr>, <abbr title="Reinhard von Hanxleden">RvH</abbr>), pp. 912–917.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2006-Lo.html">SAC-2006-Lo</a> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span> <span class="tag"><a href="../tag/smt.html" title="smt">#smt</a></span></dt><dd>Data sharing protocols for SMT processors (<abbr title="Shi-Wu Lo">SWL</abbr>), pp. 891–895.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2006-NooriM.html">SAC-2006-NooriM</a> <span class="tag"><a href="../tag/adaptation.html" title="adaptation">#adaptation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Preliminary performance evaluation of an adaptive dynamic extensible processor for embedded applications (<abbr title="Hamid Noori">HN</abbr>, <abbr title="Kazuaki Murakami">KM</abbr>), pp. 937–938.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/ldta.png" alt="LDTA"/><a href="../LDTA-2006-SierraF.html">LDTA-2006-SierraF</a> <span class="tag"><a href="../tag/agile.html" title="agile">#agile</a></span> <span class="tag"><a href="../tag/attribute%20grammar.html" title="attribute grammar">#attribute grammar</a></span> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span> <span class="tag"><a href="../tag/prototype.html" title="prototype">#prototype</a></span></dt><dd>A Prolog Framework for the Rapid Prototyping of Language Processors with Attribute Grammars (<abbr title="José Luis Sierra">JLS</abbr>, <abbr title="Alfredo Fernández-Valmayor">AFV</abbr>), pp. 19–36.</dd> <div class="pagevis" style="width:17px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2005-EnnalsSM.html">CC-2005-EnnalsSM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/manycore.html" title="manycore">#manycore</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Task Partitioning for Multi-core Network Processors (<abbr title="Robert Ennals">RE</abbr>, <abbr title="Richard Sharp">RS</abbr>, <abbr title="Alan Mycroft">AM</abbr>), pp. 76–90.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-DebbabiMT.html">SAC-2005-DebbabiMT</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/virtual%20machine.html" title="virtual machine">#virtual machine</a></span></dt><dd>Armed E-Bunny: a selective dynamic compiler for embedded Java virtual machine targeting ARM processors (<abbr title="Mourad Debbabi">MD</abbr>, <abbr title="Azzam Mourad">AM</abbr>, <abbr title="Nadia Tawbi">NT</abbr>), pp. 874–878.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-JuurlinkSV.html">SAC-2005-JuurlinkSV</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Avoiding data conversions in embedded media processors (<abbr title="Ben H. H. Juurlink">BHHJ</abbr>, <abbr title="Asadollah Shahbahrami">AS</abbr>, <abbr title="Stamatis Vassiliadis">SV</abbr>), pp. 901–902.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-MenonS.html">SAC-2005-MenonS</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>A code compression advisory tool for embedded processors (<abbr title="Sreejith K. Menon">SKM</abbr>, <abbr title="Priti Shankar">PS</abbr>), pp. 863–867.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-WaerdtSIV.html">SAC-2005-WaerdtSIV</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Motion estimation performance of the TM3270 processor (<abbr title="Jan-Willem van de Waerdt">JWvdW</abbr>, <abbr title="Gerrit A. Slavenburg">GAS</abbr>, <abbr title="Jean-Paul van Itegem">JPvI</abbr>, <abbr title="Stamatis Vassiliadis">SV</abbr>), pp. 850–856.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2005-WengW.html">SAC-2005-WengW</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/profiling.html" title="profiling">#profiling</a></span></dt><dd>Profiling and mapping of parallel workloads on network processors (<abbr title="Ning Weng">NW</abbr>, <abbr title="Tilman Wolf">TW</abbr>), pp. 890–896.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2004-OzerNG.html">CC-2004-OzerNG</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/probability.html" title="probability">#probability</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Stochastic Bit-Width Approximation Using Extreme Value Theory for Customizable Processors (<abbr title="Emre Özer">EÖ</abbr>, <abbr title="Andy Nisbet">AN</abbr>, <abbr title="David Gregg">DG</abbr>), pp. 250–264.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2004-ZhuangP.html">PLDI-2004-ZhuangP</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Balancing register allocation across threads for a multithreaded network processor (<abbr title="Xiaotong Zhuang">XZ</abbr>, <abbr title="Santosh Pande">SP</abbr>), pp. 289–300.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-2004-ChekuriGKK.html">STOC-2004-ChekuriGKK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Multi-processor scheduling to minimize flow time with epsilon resource augmentation (<abbr title="Chandra Chekuri">CC</abbr>, <abbr title="Ashish Goel">AG</abbr>, <abbr title="Sanjeev Khanna">SK</abbr>, <abbr title="Amit Kumar">AK</abbr>), pp. 363–372.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v3-2004-HanJ.html">ICPR-v3-2004-HanJ</a> <span class="tag"><a href="../tag/fault%20tolerance.html" title="fault tolerance">#fault tolerance</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>From Massively Parallel Image Processors to Fault-Tolerant Nanocomputers (<abbr title="Jie Han">JH</abbr>, <abbr title="Pieter Jonker">PJ</abbr>), pp. 2–7.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2004-UhrigU.html">SAC-2004-UhrigU</a> <span class="tag"><a href="../tag/fine-grained.html" title="fine-grained">#fine-grained</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>Fine-grained power management for multithreaded processor cores (<abbr title="Sascha Uhrig">SU</abbr>, <abbr title="Theo Ungerer">TU</abbr>), pp. 907–908.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-2003-BarayCDM.html">TACAS-2003-BarayCDM</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/testing.html" title="testing">#testing</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Code-Based Test Generation for Validation of Functional Processor Descriptions (<abbr title="Fabrice Baray">FB</abbr>, <abbr title="Philippe Codognet">PC</abbr>, <abbr title="Daniel Diaz">DD</abbr>, <abbr title="Henri Michel">HM</abbr>), pp. 569–584.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2003-BucurE.html">HPDC-2003-BucurE</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/policy.html" title="policy">#policy</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Trace-Based Simulations of Processor Co-Allocation Policies in Multiclusters (<abbr title="Anca I. D. Bucur">AIDB</abbr>, <abbr title="Dick H. J. Epema">DHJE</abbr>), pp. 70–79.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2003-ChuFM.html">PLDI-2003-ChuFM</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Region-based hierarchical operation partitioning for multicluster processors (<abbr title="Michael L. Chu">MLC</abbr>, <abbr title="Kevin Fan">KF</abbr>, <abbr title="Scott A. Mahlke">SAM</abbr>), pp. 300–311.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2003-GeorgeB.html">PLDI-2003-GeorgeB</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Taming the IXP network processor (<abbr title="Lal George">LG</abbr>, <abbr title="Matthias Blume">MB</abbr>), pp. 26–37.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2003-CornoCRS.html">SAC-2003-CornoCRS</a> <span class="tag"><a href="../tag/automation.html" title="automation">#automation</a></span> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Automatic Test Program Generation for Pipeline Processors (<abbr title="Fulvio Corno">FC</abbr>, <abbr title="Gianluca Cumani">GC</abbr>, <abbr title="Matteo Sonza Reorda">MSR</abbr>, <abbr title="Giovanni Squillero">GS</abbr>), pp. 736–740.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2002-RelePOG.html">CC-2002-RelePOG</a> <span class="tag"><a href="../tag/functional.html" title="functional">#functional</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Optimizing Static Power Dissipation by Functional Units in Superscalar Processors (<abbr title="Siddharth Rele">SR</abbr>, <abbr title="Santosh Pande">SP</abbr>, <abbr title="Soner Önder">SÖ</abbr>, <abbr title="Rajiv Gupta">RG</abbr>), pp. 261–275.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2002-BucurE.html">HPDC-2002-BucurE</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>The Performance of Processor Co-Allocation in Multicluster Systems (<abbr title="Anca I. D. Bucur">AIDB</abbr>, <abbr title="Dick H. J. Epema">DHJE</abbr>), p. 414.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-2002-ChatzigeorgiouS.html">AdaEurope-2002-ChatzigeorgiouS</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Evaluating Performance and Power of Object-Oriented Vs. Procedural Programming in Embedded Processors (<abbr title="Alexander Chatzigeorgiou">AC</abbr>, <abbr title="George Stephanides">GS</abbr>), pp. 65–75.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v1-2002-Baggenstoss.html">ICPR-v1-2002-Baggenstoss</a> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span></dt><dd>The Chain-Rule Processor: Optimal Classification Through Signal Processing (<abbr title="Paul M. Baggenstoss">PMB</abbr>), pp. 230–234.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2002-JeeP.html">SAC-2002-JeeP</a> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Performance evaluation for a compressed-VLIW processor (<abbr title="Sunghyun Jee">SJ</abbr>, <abbr title="Kannappan Palaniappan">KP</abbr>), pp. 913–917.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-2001-SchnarrHL.html">PLDI-2001-SchnarrHL</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>Facile: A Language and Compiler for High-Performance Processor Simulators (<abbr title="Eric Schnarr">ES</abbr>, <abbr title="Mark D. Hill">MDH</abbr>, <abbr title="James R. Larus">JRL</abbr>), pp. 321–331.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-2001-LeeYKP.html">SAC-2001-LeeYKP</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Processor reordering algorithms toward efficient GEN_BLOCK redistribution (<abbr title="Saeri Lee">SL</abbr>, <abbr title="Hyun-Gyoo Yook">HGY</abbr>, <abbr title="Mi-Soo Koo">MSK</abbr>, <abbr title="Myong-Soon Park">MSP</abbr>), pp. 539–543.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-2001-SpalinkKPG.html">SOSP-2001-SpalinkKPG</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/robust.html" title="robust">#robust</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Building a Robust Software-Based Router Using Network Processors (<abbr title="Tammo Spalink">TS</abbr>, <abbr title="Scott Karlin">SK</abbr>, <abbr title="Larry L. Peterson">LLP</abbr>, <abbr title="Yitzchak Gottlieb">YG</abbr>), pp. 216–229.</dd> <div class="pagevis" style="width:13px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2000-Kim.html">CC-2000-Kim</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>Advanced Compiler Optimization for Calm RISC8 Low-End Embedded Processor (<abbr title="Dae-Hwan Kim">DHK</abbr>), pp. 173–188.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-2000-WangTP.html">CC-2000-WangTP</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span></dt><dd>A Framework for Loop Distribution on Limited On-Chip Memory Processors (<abbr title="Lei Wang">LW</abbr>, <abbr title="Waibhav Tembe">WT</abbr>, <abbr title="Santosh Pande">SP</abbr>), pp. 141–156.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-2000-HeissRN.html">HPDC-2000-HeissRN</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/scalability.html" title="scalability">#scalability</a></span></dt><dd>Distributed Processor Allocation in Large PC Clusters (<abbr title="Hans-Ulrich Heiß">HUH</abbr>, <abbr title="César A. F. De Rose">CAFDR</abbr>, <abbr title="Philippe Olivier Alexandre Navaux">POAN</abbr>), pp. 288–289.</dd> <div class="pagevis" style="width:1px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-v4-2000-StofflerBF.html">ICPR-v4-2000-StofflerBF</a> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Real-Time Obstacle Avoidance Using an MPEG-Processor-Based Optic Flow Sensor (<abbr title="Norbert O. Stöffler">NOS</abbr>, <abbr title="Tim Burkert">TB</abbr>, <abbr title="Georg Färber">GF</abbr>), pp. 4161–4166.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1999-CoadyOF.html">HPDC-1999-CoadyOF</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using Embedded Network Processors to Implement Global Memory Management in a Workstation Cluster (<abbr title="Yvonne Coady">YC</abbr>, <abbr title="Joon Suan Ong">JSO</abbr>, <abbr title="Michael J. Feeley">MJF</abbr>), pp. 319–328.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1999-CooperM.html">PLDI-1999-CooperM</a> <span class="tag"><a href="../tag/embedded.html" title="embedded">#embedded</a></span></dt><dd>Enhanced Code Compression for Embedded RISC Processors (<abbr title="Keith D. Cooper">KDC</abbr>, <abbr title="Nathaniel McIntosh">NM</abbr>), pp. 139–149.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1999-BaumgartnerHSA.html">CAV-1999-BaumgartnerHSA</a> <span class="tag"><a href="../tag/abstraction.html" title="abstraction">#abstraction</a></span> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Model Checking the IBM Gigahertz Processor: An Abstraction Algorithm for High-Performance Netlists (<abbr title="Jason Baumgartner">JB</abbr>, <abbr title="Tamir Heyman">TH</abbr>, <abbr title="Vigyan Singhal">VS</abbr>, <abbr title="Adnan Aziz">AA</abbr>), pp. 72–83.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1999-RameshB.html">CAV-1999-RameshB</a> <span class="tag"><a href="../tag/case%20study.html" title="case study">#case study</a></span> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/tool%20support.html" title="tool support">#tool support</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span> <span class="tag"><a href="../tag/validation.html" title="validation">#validation</a></span></dt><dd>Validation of Pipelined Processor Designs Using Esterel Tools: A Case Study (<abbr title="S. Ramesh">SR</abbr>, <abbr title="Purandar Bhaduri">PB</abbr>), pp. 84–95.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icsme.png" alt="ICSME"/><a href="../ICSM-1999-JohnstoneSW.html">ICSM-1999-JohnstoneSW</a> <span class="tag"><a href="../tag/assembly.html" title="assembly">#assembly</a></span> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span></dt><dd>Experience Paper: Reverse Compilation of Digital Signal Processor Assembler Source to ANSI-C (<abbr title="Adrian Johnstone">AJ</abbr>, <abbr title="Elizabeth Scott">ES</abbr>, <abbr title="Tim Womack">TW</abbr>), pp. 316–325.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-1999-AponWD.html">CIKM-1999-AponWD</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/learning.html" title="learning">#learning</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A Learning Approach to Processor Allocation in Parallel Systems (<abbr title="Amy W. Apon">AWA</abbr>, <abbr title="Thomas D. Wagner">TDW</abbr>, <abbr title="Lawrence W. Dowdy">LWD</abbr>), pp. 531–537.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1999-DunningR.html">SAC-1999-DunningR</a> <span class="tag"><a href="../tag/estimation.html" title="estimation">#estimation</a></span> <span class="tag"><a href="../tag/heuristic.html" title="heuristic">#heuristic</a></span> <span class="tag"><a href="../tag/optimisation.html" title="optimisation">#optimisation</a></span></dt><dd>A Heuristic Cost Estimation Method for Optimizing Assignment of Tasks to Processors (<abbr title="Larry A. Dunning">LAD</abbr>, <abbr title="Sub Ramakrishnan">SR</abbr>), pp. 358–364.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/ecoop.png" alt="ECOOP"/><a href="../ECOOP-1998-VijaykrishnanRG.html">ECOOP-1998-VijaykrishnanRG</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/java.html" title="java">#java</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span></dt><dd>Object-Oriented Architectural Support for a Java Processor (<abbr title="Narayanan Vijaykrishnan">NV</abbr>, <abbr title="N. Ranganathan">NR</abbr>, <abbr title="Ravi Gadekarla">RG</abbr>), pp. 330–354.</dd> <div class="pagevis" style="width:24px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-1998-Bryant.html">TACAS-1998-Bryant</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Formal Verification of Pipelined Processors (<abbr title="Randal E. Bryant">REB</abbr>), pp. 1–4.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1998-NieplochaFD.html">HPDC-1998-NieplochaFD</a></dt><dd>Distant I/O: One-Sided Access to Secondary Storage on Remote Processors (<abbr title="Jarek Nieplocha">JN</abbr>, <abbr title="Ian T. Foster">ITF</abbr>, <abbr title="Holger Dachsel">HD</abbr>), pp. 148–154.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1998-Camilleri.html">CAV-1998-Camilleri</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/theorem%20proving.html" title="theorem proving">#theorem proving</a></span></dt><dd>A Role for Theorem Proving in Multi-Processor Design (<abbr title="Albert John Camilleri">AJC</abbr>), pp. 45–48.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/cav.png" alt="CAV"/><a href="../CAV-1998-SawadaH.html">CAV-1998-SawadaH</a> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/precise.html" title="precise">#precise</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>Processor Verification with Precise Exeptions and Speculative Execution (<abbr title="Jun Sawada">JS</abbr>, <abbr title="Warren A. Hunt Jr.">WAHJ</abbr>), pp. 135–146.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1998-StofflerS.html">ICPR-1998-StofflerS</a> <span class="tag"><a href="../tag/detection.html" title="detection">#detection</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>An MPEG-processor-based robot vision system for real-time detection of moving objects by a moving observer (<abbr title="Norbert O. Stöffler">NOS</abbr>, <abbr title="Zoltan Schnepf">ZS</abbr>), pp. 477–481.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1998-SimpsonS.html">SAC-1998-SimpsonS</a> <span class="tag"><a href="../tag/approach.html" title="approach">#approach</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>A multiple processor approach to data compression (<abbr title="John L. Simpson">JLS</abbr>, <abbr title="Chaman L. Sabharwal">CLS</abbr>), pp. 641–649.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/csmr.png" alt="CSMR"/><a href="../CSMR-1998-OhtaMI.html">CSMR-1998-OhtaMI</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>On Constructing a Tool to Verify Programs for Processors Built in Machines (<abbr title="T. Ohta">TO</abbr>, <abbr title="N. Matsumara">NM</abbr>, <abbr title="Y. Itoh">YI</abbr>), pp. 52–59.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/tacas.png" alt="TACAS"/><a href="../TACAS-1997-EijkBEA.html">TACAS-1997-EijkBEA</a> <span class="tag"><a href="../tag/generative.html" title="generative">#generative</a></span></dt><dd>The Term Processor Generator Kimwitu (<abbr title="Peter van Eijk">PvE</abbr>, <abbr title="Axel Belinfante">AB</abbr>, <abbr title="Henk Eertink">HE</abbr>, <abbr title="Henk Alblas">HA</abbr>), pp. 96–111.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1997-Downey.html">HPDC-1997-Downey</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>A Parallel Workload Model and its Implications for Processor Allocation (<abbr title="Allen B. Downey">ABD</abbr>), pp. 112–123.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1997-SiuS.html">HPDC-1997-SiuS</a> <span class="tag"><a href="../tag/design%20pattern.html" title="design pattern">#design pattern</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Design Patterns for Parallel Computing using a Network of Processors (<abbr title="Stephen Siu">SS</abbr>, <abbr title="Ajit Singh">AS</abbr>), pp. 293–304.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/cikm.png" alt="CIKM"/><a href="../CIKM-1997-MehrotraHK.html">CIKM-1997-MehrotraHK</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Dealing with Partial Failures in Multiple Processor Primary-Backup Systems (<abbr title="Sharad Mehrotra">SM</abbr>, <abbr title="Kexiang Hu">KH</abbr>, <abbr title="Simon M. Kaplan">SMK</abbr>), pp. 371–378.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-LiMII.html">SAC-1997-LiMII</a> <span class="tag"><a href="../tag/communication.html" title="communication">#communication</a></span></dt><dd>Booking heterogeneous processor resources to reduce communication overhead (<abbr title="Dingchao Li">DL</abbr>, <abbr title="Akira Mizuno">AM</abbr>, <abbr title="Yuji Iwahori">YI</abbr>, <abbr title="Naohiro Ishii">NI</abbr>), pp. 354–360.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-Liu.html">SAC-1997-Liu</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/evaluation.html" title="evaluation">#evaluation</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span></dt><dd>Performance evaluation of processor allocation algorithms for parallel query execution (<abbr title="Kevin H. Liu">KHL</abbr>), pp. 393–402.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1997-LiuLS.html">SAC-1997-LiuLS</a> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/thread.html" title="thread">#thread</a></span></dt><dd>An efficient processor partitioning and thread mapping strategy for mesh-connected multiprocessor systems (<abbr title="Hong Liu">HL</abbr>, <abbr title="Wei-Ming Lin">WML</abbr>, <abbr title="Yongsheng Song">YS</abbr>), pp. 403–412.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/chi.png" alt="CHI"/><a href="../CHI-1996-PageJAA.html">CHI-1996-PageJAA</a> <span class="tag"><a href="../tag/word.html" title="word">#word</a></span></dt><dd>User Customization of a Word Processor (<abbr title="Stanley R. Page">SRP</abbr>, <abbr title="Todd J. Johnsgard">TJJ</abbr>, <abbr title="Uhl Albert">UA</abbr>, <abbr title="C. Dennis Allen">CDA</abbr>), pp. 340–346.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1996-FerrariBG.html">ICPR-1996-FerrariBG</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/classification.html" title="classification">#classification</a></span></dt><dd>A VLSI array processor accelerator for k-NN classification (<abbr title="Alberto Ferrari">AF</abbr>, <abbr title="Michele Borgatti">MB</abbr>, <abbr title="Roberto Guerrieri">RG</abbr>), pp. 723–727.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1996-RanganathanBV.html">ICPR-1996-RanganathanBV</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span></dt><dd>A dynamic frequency linear array processor for image processing (<abbr title="N. Ranganathan">NR</abbr>, <abbr title="N. Bhavanishankar">NB</abbr>, <abbr title="Narayanan Vijaykrishnan">NV</abbr>), pp. 611–615.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/icpr.png" alt="ICPR"/><a href="../ICPR-1996-YamashitaFO.html">ICPR-1996-YamashitaFO</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/interface.html" title="interface">#interface</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/realtime.html" title="realtime">#realtime</a></span></dt><dd>An integrated memory array processor with a synchronous-DRAM interface for real-time vision applications (<abbr title="Nobuyuki Yamashita">NY</abbr>, <abbr title="Yoshihiro Fujita">YF</abbr>, <abbr title="Shin'ichiro Okazaki">SO</abbr>), pp. 575–580.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-1996-GuilfoyleHSB.html">SEKE-1996-GuilfoyleHSB</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/knowledge%20base.html" title="knowledge base">#knowledge base</a></span></dt><dd>Implementation of Selected Data/Knowledge-Base Algorithms on a Digital Optoelectronic Processor (<abbr title="Peter S. Guilfoyle">PSG</abbr>, <abbr title="John M. Hessenbruch">JMH</abbr>, <abbr title="Richard V. Stone">RVS</abbr>, <abbr title="P. Bruce Berra">PBB</abbr>), pp. 571–576.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/ecoop.png" alt="ECOOP"/><a href="../ECOOP-1995-ArditiC.html">ECOOP-1995-ArditiC</a> <span class="tag"><a href="../tag/framework.html" title="framework">#framework</a></span> <span class="tag"><a href="../tag/object-oriented.html" title="object-oriented">#object-oriented</a></span> <span class="tag"><a href="../tag/verification.html" title="verification">#verification</a></span></dt><dd>An Object-Oriented Framework for the Formal Verification of Processors (<abbr title="Laurent Arditi">LA</abbr>, <abbr title="Hélène Collavizza">HC</abbr>), pp. 215–234.</dd> <div class="pagevis" style="width:19px"></div>
<dt><img src="../stuff/ecoop.png" alt="ECOOP"/><a href="../ECOOP-1995-DriesenHV.html">ECOOP-1995-DriesenHV</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span></dt><dd>Message Dispatch on Pipelined Processors (<abbr title="Karel Driesen">KD</abbr>, <abbr title="Urs Hölzle">UH</abbr>, <abbr title="Jan Vitek">JV</abbr>), pp. 253–282.</dd> <div class="pagevis" style="width:29px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1995-GandolfiGMR.html">SAC-1995-GandolfiGMR</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/fuzzy.html" title="fuzzy">#fuzzy</a></span></dt><dd>Design of a VLSI very high speed reconfigurable digital fuzzy processor (<abbr title="Enzo Gandolfi">EG</abbr>, <abbr title="Alessandro Gabrielli">AG</abbr>, <abbr title="Massimo Masetti">MM</abbr>, <abbr title="Marco Russo">MR</abbr>), pp. 477–481.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1995-Purdom.html">SAC-1995-Purdom</a> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Implementing a system on a shared memory parallel processor (<abbr title="Robert E. Purdom">REP</abbr>), pp. 187–190.</dd> <div class="pagevis" style="width:3px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1995-NiehL.html">SOSP-1995-NiehL</a> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SMART: A Processor Scheduler for Multimedia Applications (<abbr title="Jason Nieh">JN</abbr>, <abbr title="Monica S. Lam">MSL</abbr>), p. 233.</dd> <div class="pagevis" style="width:0px"></div>
<dt><img src="../stuff/hpdc.png" alt="HPDC"/><a href="../HPDC-1994-MoralesA.html">HPDC-1994-MoralesA</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/implementation.html" title="implementation">#implementation</a></span> <span class="tag"><a href="../tag/logic.html" title="logic">#logic</a></span> <span class="tag"><a href="../tag/protocol.html" title="protocol">#protocol</a></span></dt><dd>Design of a Header Processor for the PSi Implementation of the Logical Link Control Protocol in LANs (<abbr title="Fernando A. Morales">FAM</abbr>, <abbr title="Hosame Abu-Amara">HAA</abbr>), pp. 270–277.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sas.png" alt="SAS"/><a href="../SAS-1994-HarcourtMC.html">SAS-1994-HarcourtMC</a> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span> <span class="tag"><a href="../tag/specification.html" title="specification">#specification</a></span></dt><dd>From Processor Timing Specifications to Static Intruction Scheduling (<abbr title="Edwin A. Harcourt">EAH</abbr>, <abbr title="Jon Mauney">JM</abbr>, <abbr title="Todd A. Cook">TAC</abbr>), pp. 116–130.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1994-AraujoR.html">ICLP-1994-AraujoR</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/execution.html" title="execution">#execution</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>PDP: Prolog Distributed Processor for Independent AND/OR Parallel Execution of Prolog (<abbr title="Lourdes Araujo">LA</abbr>, <abbr title="José J. Ruz">JJR</abbr>), pp. 142–156.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1994-Rodriguez.html">SAC-1994-Rodriguez</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span></dt><dd>A minimal TTL processor for architecture exploration (<abbr title="Bradford J. Rodriguez">BJR</abbr>), pp. 338–340.</dd> <div class="pagevis" style="width:2px"></div>
<dt><img src="../stuff/sac.png" alt="SAC"/><a href="../SAC-1994-WarwickT.html">SAC-1994-WarwickT</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/search-based.html" title="search-based">#search-based</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Using a genetic algorithm to tackle the processors configuration problem (<abbr title="Terry Warwick">TW</abbr>, <abbr title="Edward P. K. Tsang">EPKT</abbr>), pp. 217–221.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/fm.png" alt="FM"/><a href="../FME-1993-Barrett.html">FME-1993-Barrett</a> <span class="tag"><a href="../tag/model%20checking.html" title="model checking">#model checking</a></span></dt><dd>Model Checking in Practice — The T9000 Virtual Channel Processor (<abbr title="Geoff Barrett">GB</abbr>), pp. 129–147.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-1993-GlasgowN.html">AdaEurope-1993-GlasgowN</a></dt><dd>Data Compatibility in a Heterogeneous Processor Environment (<abbr title="Michael J. Glasgow">MJG</abbr>, <abbr title="Brian D. Nettleton">BDN</abbr>), pp. 197–215.</dd> <div class="pagevis" style="width:18px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1992-AjtaiM.html">STOC-1992-AjtaiM</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/linear.html" title="linear">#linear</a></span> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>A Deterministic Poly(log log N)-Time N-Processor Algorithm for Linear Programming in Fixed Dimension (<abbr title="Miklós Ajtai">MA</abbr>, <abbr title="Nimrod Megiddo">NM</abbr>), pp. 327–338.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/adaeurope.png" alt="AdaEurope"/><a href="../AdaEurope-1992-Mangold.html">AdaEurope-1992-Mangold</a> <span class="tag"><a href="../tag/ada.html" title="ada">#ada</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/set.html" title="set">#set</a></span></dt><dd>AMPATS — A Multi Processor Ada Tool Set (<abbr title="Karlotto Mangold">KM</abbr>), pp. 300–311.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-1992-TaT.html">SEKE-1992-TaT</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/layout.html" title="layout">#layout</a></span></dt><dd>Layout Algorithms for DFD Processors (<abbr title="K. P. Ta">KPT</abbr>, <abbr title="T. C. Tan">TCT</abbr>), pp. 567–573.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1991-AspnesHS.html">STOC-1991-AspnesHS</a> <span class="tag"><a href="../tag/coordination.html" title="coordination">#coordination</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Counting Networks and Multi-Processor Coordination (<abbr title="James Aspnes">JA</abbr>, <abbr title="Maurice Herlihy">MH</abbr>, <abbr title="Nir Shavit">NS</abbr>), pp. 348–358.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1991-CoffmanG.html">STOC-1991-CoffmanG</a> <span class="tag"><a href="../tag/proving.html" title="proving">#proving</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Proof of the 4/3 Conjecture for Preemptive vs. Nonpreemptive Two-Processor Scheduling (<abbr title="Edward G. Coffman Jr.">EGCJ</abbr>, <abbr title="M. R. Garey">MRG</abbr>), pp. 241–248.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1991-JungSS.html">ICALP-1991-JungSS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>A Parallel Algorithm for Two Processors Precedence Constraint Scheduling (<abbr title="Hermann Jung">HJ</abbr>, <abbr title="Maria J. Serna">MJS</abbr>, <abbr title="Paul G. Spirakis">PGS</abbr>), pp. 417–428.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1991-RaviAK.html">ICALP-1991-RaviAK</a> <span class="tag"><a href="../tag/approximate.html" title="approximate">#approximate</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Ordering Problems Approximated: Single-Processor Scheduling and Interval Graph Completion (<abbr title="R. Ravi">RR</abbr>, <abbr title="Ajit Agrawal">AA</abbr>, <abbr title="Philip N. Klein">PNK</abbr>), pp. 751–762.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1991-VaswaniZ.html">SOSP-1991-VaswaniZ</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>The Implications of Cache Affinity on Processor Scheduling for Multiprogrammed, Shared Memory Multiprocessors (<abbr title="Raj Vaswani">RV</abbr>, <abbr title="John Zahorjan">JZ</abbr>), pp. 26–40.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/cc.png" alt="CC"/><a href="../CC-1990-Kastens.html">CC-1990-Kastens</a> <span class="tag"><a href="../tag/compilation.html" title="compilation">#compilation</a></span> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span></dt><dd>Compilation for Instruction Parallel Processors (<abbr title="Uwe Kastens">UK</abbr>), pp. 26–41.</dd> <div class="pagevis" style="width:15px"></div>
<dt><img src="../stuff/pldi.png" alt="PLDI"/><a href="../PLDI-1990-Nickerson.html">PLDI-1990-Nickerson</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span></dt><dd>Graph Coloring Register Allocation for Processors with Multi-Register Operands (<abbr title="Brian R. Nickerson">BRN</abbr>), pp. 40–52.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-1990-CringeanEMW.html">SIGIR-1990-CringeanEMW</a> <span class="tag"><a href="../tag/parallel.html" title="parallel">#parallel</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Parallel Text Searching in Serial Files Using a Processor Farm (<abbr title="Janey K. Cringean">JKC</abbr>, <abbr title="Roger England">RE</abbr>, <abbr title="Gordon A. Manson">GAM</abbr>, <abbr title="Peter Willett">PW</abbr>), pp. 429–453.</dd> <div class="pagevis" style="width:24px"></div>
<dt><img src="../stuff/seke.png" alt="SEKE"/><a href="../SEKE-1989-ChenC.html">SEKE-1989-ChenC</a></dt><dd>Assignment of Objects in a Dual Processor System with Limited Objects (<abbr title="Hsing-Lung Chen">HLC</abbr>, <abbr title="Shi-Kuo Chang">SKC</abbr>), pp. 85–92.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../JICSCP-1988-AlkalajS88.html">JICSCP-1988-AlkalajS88</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/concurrent.html" title="concurrent">#concurrent</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>An Architectural Model for a Flat Concurrent Prolog Processor (<abbr title="Leon Alkalaj">LA</abbr>, <abbr title="Ehud Y. Shapiro">EYS</abbr>), pp. 1277–1297.</dd> <div class="pagevis" style="width:20px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../JICSCP-1988-ChuM88.html">JICSCP-1988-ChuM88</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span></dt><dd>SWIFT: A New Symbolic Processor (<abbr title="D. A. Chu">DAC</abbr>, <abbr title="F. G. McCabe">FGM</abbr>), pp. 1415–1427.</dd> <div class="pagevis" style="width:12px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../JICSCP-1988-KurosawaYAB88.html">JICSCP-1988-KurosawaYAB88</a> <span class="tag"><a href="../tag/architecture.html" title="architecture">#architecture</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>Instruction Architecture for a High Performance Integrated Prolog Processor IPP (<abbr title="Ken-ichi Kurosawa">KiK</abbr>, <abbr title="S. Yamaguchi">SY</abbr>, <abbr title="Shigeo Abe">SA</abbr>, <abbr title="Tadaaki Bandoh">TB</abbr>), pp. 1506–1530.</dd> <div class="pagevis" style="width:24px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-1988-BarbacciWW.html">ICSE-1988-BarbacciWW</a> <span class="tag"><a href="../tag/programming.html" title="programming">#programming</a></span></dt><dd>Programming at the Processor-Memory-Switch Level (<abbr title="Mario Barbacci">MB</abbr>, <abbr title="Charles B. Weinstock">CBW</abbr>, <abbr title="Jeannette M. Wing">JMW</abbr>), pp. 19–29.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-1988-MathurK.html">ICSE-1988-MathurK</a> <span class="tag"><a href="../tag/modelling.html" title="modelling">#modelling</a></span></dt><dd>Modeling Mutation on a Vector Processor (<abbr title="Aditya P. Mathur">APM</abbr>, <abbr title="Edward W. Krauser">EWK</abbr>), pp. 154–161.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1987-MulderT87.html">ICLP-1987-MulderT87</a> <span class="tag"><a href="../tag/comparison.html" title="comparison">#comparison</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>A Performance Comparison between PLM and a M68020 PROLOG Processor (<abbr title="Hans Mulder">HM</abbr>, <abbr title="Evan Tick">ET</abbr>), pp. 59–73.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/sigir.png" alt="SIGIR"/><a href="../SIGIR-1987-RasmussenW.html">SIGIR-1987-RasmussenW</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/clustering.html" title="clustering">#clustering</a></span> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span> <span class="tag"><a href="../tag/documentation.html" title="documentation">#documentation</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Non-Hierarchic Document Clustering Using the ICL Distributed Array Processor (<abbr title="Edie M. Rasmussen">EMR</abbr>, <abbr title="Peter Willett">PW</abbr>), pp. 132–139.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1986-Cleve.html">STOC-1986-Cleve</a> <span class="tag"><a href="../tag/security.html" title="security">#security</a></span></dt><dd>Limits on the Security of Coin Flips when Half the Processors Are Faulty (Extended Abstract) (<abbr title="Richard Cleve">RC</abbr>), pp. 364–369.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1986-KosarajuA.html">STOC-1986-KosarajuA</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/simulation.html" title="simulation">#simulation</a></span></dt><dd>Optimal Simulations between Mesh-Connected Arrays of Processors (Preliminary Version) (<abbr title="S. Rao Kosaraju">SRK</abbr>, <abbr title="Mikhail J. Atallah">MJA</abbr>), pp. 264–272.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../ICLP-1986-Robinson86.html">ICLP-1986-Robinson86</a> <span class="tag"><a href="../tag/memory%20management.html" title="memory management">#memory management</a></span> <span class="tag"><a href="../tag/pattern%20matching.html" title="pattern matching">#pattern matching</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span></dt><dd>A Prolog Processor Based on a Pattern Matching Memory Device (<abbr title="Ian Robinson">IR</abbr>), pp. 172–179.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/lisp.png" alt="LISP"/><a href="../LFP-1986-Scheevel.html">LFP-1986-Scheevel</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/reduction.html" title="reduction">#reduction</a></span></dt><dd>NORMA: A Graph Reduction Processor (<abbr title="Mark Scheevel">MS</abbr>), pp. 212–219.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/lisp.png" alt="LISP"/><a href="../LFP-1986-SteenkisteH.html">LFP-1986-SteenkisteH</a> <span class="tag"><a href="../tag/lisp.html" title="lisp">#lisp</a></span></dt><dd>LISP on a Reduced-Instruction-Set-Processor (<abbr title="Peter Steenkiste">PS</abbr>, <abbr title="John L. Hennessy">JLH</abbr>), pp. 192–201.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/oopsla.png" alt="OOPSLA"/><a href="../OOPSLA-1986-LewisGFT.html">OOPSLA-1986-LewisGFT</a> <span class="tag"><a href="../tag/named.html" title="named">#named</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Swamp: A Fast Processor for Smalltalk-80 (<abbr title="David M. Lewis">DML</abbr>, <abbr title="David R. Galloway">DRG</abbr>, <abbr title="Robert J. Francis">RJF</abbr>, <abbr title="Brian W. Thomson">BWT</abbr>), pp. 131–139.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1985-VaziraniV.html">STOC-1985-VaziraniV</a> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>The Two-Processor Scheduling Problem is in R-NC (<abbr title="Umesh V. Vazirani">UVV</abbr>, <abbr title="Vijay V. Vazirani">VVV</abbr>), pp. 11–21.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1985-VarmanR.html">ICALP-1985-VarmanR</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>On Matrix Multiplication Using Array Processors (<abbr title="Peter J. Varman">PJV</abbr>, <abbr title="I. V. Ramakrishnan">IVR</abbr>), pp. 487–496.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1984-Vitanyi.html">STOC-1984-Vitanyi</a> <span class="tag"><a href="../tag/distributed.html" title="distributed">#distributed</a></span></dt><dd>Distributed Elections in an Archimedean Ring of Processors (Preliminary Version) (<abbr title="Paul M. B. Vitányi">PMBV</abbr>), pp. 542–547.</dd> <div class="pagevis" style="width:5px"></div>
<dt><img src="../stuff/iclp.png" alt="ICLP"/><a href="../SLP-1984-TickW84.html">SLP-1984-TickW84</a> <span class="tag"><a href="../tag/pipes%20and%20filters.html" title="pipes and filters">#pipes and filters</a></span> <span class="tag"><a href="../tag/prolog.html" title="prolog">#prolog</a></span> <span class="tag"><a href="../tag/towards.html" title="towards">#towards</a></span></dt><dd>Towards a Pipelined Prolog Processor (<abbr title="Evan Tick">ET</abbr>, <abbr title="David H. D. Warren">DHDW</abbr>), pp. 29–40.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1982-AtallahK.html">STOC-1982-AtallahK</a> <span class="tag"><a href="../tag/array.html" title="array">#array</a></span> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span> <span class="tag"><a href="../tag/problem.html" title="problem">#problem</a></span></dt><dd>Graph Problems on a Mesh-Connected Processor Array (Preliminary Version) (<abbr title="Mikhail J. Atallah">MJA</abbr>, <abbr title="S. Rao Kosaraju">SRK</abbr>), pp. 345–353.</dd> <div class="pagevis" style="width:8px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1982-DolevS.html">STOC-1982-DolevS</a> <span class="tag"><a href="../tag/algorithm.html" title="algorithm">#algorithm</a></span> <span class="tag"><a href="../tag/multi.html" title="multi">#multi</a></span> <span class="tag"><a href="../tag/polynomial.html" title="polynomial">#polynomial</a></span></dt><dd>Polynomial Algorithms for Multiple Processor Agreement (<abbr title="Danny Dolev">DD</abbr>, <abbr title="H. Raymond Strong">HRS</abbr>), pp. 401–407.</dd> <div class="pagevis" style="width:6px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1980-Angluin.html">STOC-1980-Angluin</a> <span class="tag"><a href="../tag/network.html" title="network">#network</a></span></dt><dd>Local and Global Properties in Networks of Processors (Extended Abstract) (<abbr title="Dana Angluin">DA</abbr>), pp. 82–93.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1980-Lloyd.html">STOC-1980-Lloyd</a> <span class="tag"><a href="../tag/constraints.html" title="constraints">#constraints</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>Critical Path Scheduling of Task Systems with Resource and Processor Constraints (Extended Abstract) (<abbr title="Errol L. Lloyd">ELL</abbr>), pp. 436–446.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/icalp.png" alt="ICALP"/><a href="../ICALP-1978-CremersH.html">ICALP-1978-CremersH</a> <span class="tag"><a href="../tag/using.html" title="using">#using</a></span></dt><dd>Mutual Exclusion of N Processors Using an O(N)-Valued Message Variable (Extended Abstract) (<abbr title="Armin B. Cremers">ABC</abbr>, <abbr title="Thomas N. Hibbard">TNH</abbr>), pp. 165–176.</dd> <div class="pagevis" style="width:11px"></div>
<dt><img src="../stuff/icgt.png" alt="ICGT"/><a href="../GG-1978-Savitch.html">GG-1978-Savitch</a> <span class="tag"><a href="../tag/graph.html" title="graph">#graph</a></span></dt><dd>Graphs of Processors (<abbr title="Walter J. Savitch">WJS</abbr>), pp. 418–425.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/icse.png" alt="ICSE"/><a href="../ICSE-1976-KerschbergOP.html">ICSE-1976-KerschbergOP</a> <span class="tag"><a href="../tag/query.html" title="query">#query</a></span> <span class="tag"><a href="../tag/relational.html" title="relational">#relational</a></span></dt><dd>A Synthetic English Query Language for a Relational Accociative Processor (<abbr title="Larry Kerschberg">LK</abbr>, <abbr title="Esen A. Ozkarahan">EAO</abbr>, <abbr title="J. E. S. Pacheco">JESP</abbr>), pp. 505–519.</dd> <div class="pagevis" style="width:14px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1975-BrundageB.html">SOSP-1975-BrundageB</a> <span class="tag"><a href="../tag/source%20code.html" title="source code">#source code</a></span></dt><dd>Computational Processor Demands of Algol-60 Programs (<abbr title="Robert E. Brundage">REB</abbr>, <abbr title="Alan P. Batson">APB</abbr>), pp. 161–168.</dd> <div class="pagevis" style="width:7px"></div>
<dt><img src="../stuff/sosp.png" alt="SOSP"/><a href="../SOSP-1971-Baskett.html">SOSP-1971-Baskett</a> <span class="tag"><a href="../tag/dependence.html" title="dependence">#dependence</a></span> <span class="tag"><a href="../tag/scheduling.html" title="scheduling">#scheduling</a></span></dt><dd>The Dependence of Computer System Queues upon Processing Time Distribution and Central Processor Scheduling (<abbr title="Forest Baskett">FB</abbr>), pp. 109–113.</dd> <div class="pagevis" style="width:4px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1970-Lindstrom.html">STOC-1970-Lindstrom</a> <span class="tag"><a href="../tag/design.html" title="design">#design</a></span> <span class="tag"><a href="../tag/incremental.html" title="incremental">#incremental</a></span> <span class="tag"><a href="../tag/parsing.html" title="parsing">#parsing</a></span></dt><dd>The Design of Parsers for Incremental Language Processors (<abbr title="Gary Lindstrom">GL</abbr>), pp. 81–91.</dd> <div class="pagevis" style="width:10px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1969-Korenjak.html">STOC-1969-Korenjak</a> <span class="tag"><a href="../tag/lr.html" title="lr">#lr</a></span> <span class="tag"><a href="../tag/performance.html" title="performance">#performance</a></span></dt><dd>Efficient LR(1) Processor Construction (<abbr title="A. J. Korenjak">AJK</abbr>), pp. 191–200.</dd> <div class="pagevis" style="width:9px"></div>
<dt><img src="../stuff/stoc.png" alt="STOC"/><a href="../STOC-1969-Rose.html">STOC-1969-Rose</a> <span class="tag"><a href="../tag/product%20line.html" title="product line">#product line</a></span></dt><dd>Abstract Families of Processors (<abbr title="Gene F. Rose">GFR</abbr>), pp. 9–14.</dd> <div class="pagevis" style="width:5px"></div></dl>
</div>
<hr style="clear:both"/>
<div class="last">
	<em>
		<a href="http://bibtex.github.io">Bibliography of Software Language Engineering in Generated Hypertext</a>
		(<a href="http://github.com/slebok/bibsleigh">BibSLEIGH</a>) is
		created and maintained by <a href="http://grammarware.github.io/">Dr. Vadim Zaytsev</a>.<br/>
		Hosted as a part of <a href="http://slebok.github.io/">SLEBOK</a> on <a href="http://www.github.com/">GitHub</a>.
	</em>
</div>
</body>
</html>