Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "C:/Users/Raim/Documents/Laboratorio/MarioSong/TestBench_isim_beh.exe" -prj "C:/Users/Raim/Documents/Laboratorio/MarioSong/TestBench_beh.prj" "work.TestBench" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/Raim/Documents/Laboratorio/MarioSong/Rom_MarioSong.v" into library work
Analyzing Verilog file "C:/Users/Raim/Documents/Laboratorio/MarioSong/CLK_Divider.v" into library work
Analyzing Verilog file "C:/Users/Raim/Documents/Laboratorio/MarioSong/Main.v" into library work
Analyzing Verilog file "C:/Users/Raim/Documents/Laboratorio/MarioSong/TestBench.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 102300 KB
Fuse CPU Usage: 296 ms
Compiling module CLK_Divider
Compiling module Rom_MarioSong
Compiling module Main
Compiling module TestBench
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 5 Verilog Units
Built simulation executable C:/Users/Raim/Documents/Laboratorio/MarioSong/TestBench_isim_beh.exe
Fuse Memory Usage: 105864 KB
Fuse CPU Usage: 311 ms
