

================================================================
== Vivado HLS Report for 'dut_pad'
================================================================
* Date:           Sat Oct 29 16:20:43 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  6420|  83554|  6420|  83554|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+-------+-------------+-----------+-----------+--------+----------+
        |                 |    Latency   |  Iteration  |  Initiation Interval  |  Trip  |          |
        |    Loop Name    |  min |  max  |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-----------------+------+-------+-------------+-----------+-----------+--------+----------+
        |- LOOP_PAD_0     |  5184|   5184|            1|          -|          -|    5184|    no    |
        |- LOOP_PAD_1     |  1234|  78368| 1234 ~ 4898 |          -|          -| 1 ~ 16 |    no    |
        | + LOOP_PAD_2    |  1232|   4896|  154 ~ 306  |          -|          -| 8 ~ 16 |    no    |
        |  ++ LOOP_PAD_3  |   152|    304|           19|          -|          -| 8 ~ 16 |    no    |
        +-----------------+------+-------+-------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    168|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     117|    130|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     83|
|Register         |        -|      -|     166|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      3|     283|    381|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------+------------------------------+---------+-------+-----+-----+
    |             Instance            |            Module            | BRAM_18K| DSP48E|  FF | LUT |
    +---------------------------------+------------------------------+---------+-------+-----+-----+
    |dut_urem_13ns_13ns_13_17_seq_U1  |dut_urem_13ns_13ns_13_17_seq  |        0|      0|  117|  130|
    +---------------------------------+------------------------------+---------+-------+-----+-----+
    |Total                            |                              |        0|      0|  117|  130|
    +---------------------------------+------------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_367_p2            |     *    |      1|  0|   0|           9|           5|
    |tmp2_fu_346_p2            |     *    |      1|  0|   0|           8|           6|
    |tmp_4_fu_289_p2           |     *    |      1|  0|   5|           5|           5|
    |i_1_fu_224_p2             |     +    |      0|  0|  13|          13|           1|
    |i_index_fu_360_p2         |     +    |      0|  0|  12|          12|          12|
    |m_1_fu_283_p2             |     +    |      0|  0|   5|           5|           1|
    |next_mul_fu_265_p2        |     +    |      0|  0|   8|           8|           8|
    |o_index_fu_372_p2         |     +    |      0|  0|  13|          13|          13|
    |tmp9_fu_355_p2            |     +    |      0|  0|   9|           9|           9|
    |tmp_10_fu_236_p2          |     +    |      0|  0|  13|          13|          13|
    |tmp_12_fu_383_p2          |     +    |      0|  0|  12|          12|          11|
    |tmp_fu_336_p2             |     +    |      0|  0|   8|           8|           8|
    |tmp_s_fu_204_p2           |     +    |      0|  0|   5|           2|           5|
    |x_1_fu_307_p2             |     +    |      0|  0|   5|           5|           1|
    |y_1_fu_330_p2             |     +    |      0|  0|   5|           5|           1|
    |exitcond1_fu_218_p2       |   icmp   |      0|  0|   5|          13|          13|
    |exitcond_fu_325_p2        |   icmp   |      0|  0|   3|           6|           6|
    |tmp_11_fu_377_p2          |   icmp   |      0|  0|   5|          12|          12|
    |tmp_2_fu_278_p2           |   icmp   |      0|  0|   3|           6|           6|
    |tmp_5_fu_302_p2           |   icmp   |      0|  0|   3|           6|           6|
    |tmp_6_fu_415_p2           |   icmp   |      0|  0|   5|          13|          12|
    |tmp_9_fu_230_p2           |   icmp   |      0|  0|   5|          13|          12|
    |input_load_phi_fu_403_p3  |  select  |      0|  0|   1|           1|           1|
    |newIndex1_fu_242_p3       |  select  |      0|  0|  13|           1|          13|
    |newIndex_fu_389_p3        |  select  |      0|  0|  12|           1|          12|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      3|  0| 168|         199|         192|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  21|         24|    1|         24|
    |i_reg_144          |  13|          2|   13|         26|
    |m_reg_155          |   5|          2|    5|         10|
    |output_0_address0  |  12|          3|   12|         36|
    |output_0_d0        |   1|          3|    1|          3|
    |output_1_address0  |  12|          3|   12|         36|
    |output_1_d0        |   1|          3|    1|          3|
    |phi_mul_reg_166    |   8|          2|    8|         16|
    |x_reg_178          |   5|          2|    5|         10|
    |y_reg_189          |   5|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              |  83|         46|   63|        174|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |I_cast6_reg_465         |   6|   0|    8|          2|
    |I_cast_reg_470          |   6|   0|   12|          6|
    |ap_CS_fsm               |  23|   0|   23|          0|
    |i_reg_144               |  13|   0|   13|          0|
    |input_load_phi_reg_550  |   1|   0|    1|          0|
    |m_1_reg_483             |   5|   0|    5|          0|
    |m_reg_155               |   5|   0|    5|          0|
    |next_mul_reg_475        |   8|   0|    8|          0|
    |o_index_reg_529         |  13|   0|   13|          0|
    |phi_mul_reg_166         |   8|   0|    8|          0|
    |tmp2_reg_519            |  12|   0|   12|          0|
    |tmp9_reg_524            |   9|   0|    9|          0|
    |tmp_11_reg_535          |   1|   0|    1|          0|
    |tmp_3_reg_460           |   6|   0|    6|          0|
    |tmp_4_reg_488           |   9|   0|    9|          0|
    |tmp_6_cast_reg_506      |   5|   0|   13|          8|
    |tmp_6_reg_556           |   1|   0|    1|          0|
    |tmp_cast5_cast_reg_439  |   5|   0|   13|          8|
    |tmp_cast_cast_reg_444   |   5|   0|    9|          4|
    |x_1_reg_501             |   5|   0|    5|          0|
    |x_cast2_reg_493         |   5|   0|   12|          7|
    |x_reg_178               |   5|   0|    5|          0|
    |y_1_reg_514             |   5|   0|    5|          0|
    |y_reg_189               |   5|   0|    5|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 166|   0|  201|         35|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    dut_pad   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    dut_pad   | return value |
|input_0_address0   | out |   12|  ap_memory |    input_0   |     array    |
|input_0_ce0        | out |    1|  ap_memory |    input_0   |     array    |
|input_0_q0         |  in |    1|  ap_memory |    input_0   |     array    |
|input_1_address0   | out |   12|  ap_memory |    input_1   |     array    |
|input_1_ce0        | out |    1|  ap_memory |    input_1   |     array    |
|input_1_q0         |  in |    1|  ap_memory |    input_1   |     array    |
|output_0_address0  | out |   12|  ap_memory |   output_0   |     array    |
|output_0_ce0       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_we0       | out |    1|  ap_memory |   output_0   |     array    |
|output_0_d0        | out |    1|  ap_memory |   output_0   |     array    |
|output_1_address0  | out |   12|  ap_memory |   output_1   |     array    |
|output_1_ce0       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_we0       | out |    1|  ap_memory |   output_1   |     array    |
|output_1_d0        | out |    1|  ap_memory |   output_1   |     array    |
|M                  |  in |    7|   ap_none  |       M      |    scalar    |
|I                  |  in |    6|   ap_none  |       I      |    scalar    |
+-------------------+-----+-----+------------+--------------+--------------+

