<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en-US" lang="en-US">
<head>
  <title>Julian Fields - LinkedIn</title>
  <link rel="shortcut icon" type="image/ico" href="/favicon.ico" />
  <meta http-equiv="content-type" content="text/html; charset=UTF-8" />
  <script type="text/javascript" src="/js/ads.js"></script>
  <script type="text/javascript">var google_keywords = null, google_ad_client = 'pub-2283433109277150', dbl_ord = Math.random() * 10000000000000000;</script>
  <meta name="description" content="View Julian Fields's professional profile on LinkedIn.  LinkedIn is the world's largest business network, helping professionals like Julian Fields discover inside connections to recommended job candidates, industry experts, and business partners." />
  <link rel="stylesheet" type="text/css" href="/css/public-profile/default.css" media="screen,projection,print" />
  <link rel="stylesheet" type="text/css" href="/css/public-profile/screen.css" media="screen,projection" />
  <link rel="stylesheet" type="text/css" href="/css/public-profile/print.css" media="print" />
  <script type="text/javascript" src="/lib/yui/2.4.1/yahoo-dom-event/yahoo-dom-event.js"></script>
  <script type="text/javascript" src="/js/showhide.js"></script>
  <script type="text/javascript" src="/js/public_profile.js"></script>
  <script type="text/javascript">
    if(typeof(i18n) == 'undefined') var i18n = {}; 
    i18n.TEXT_PLEASE_ENTER = "Please enter a first and last name.";
  </script>
</head>
<body id="www-linkedin-com" class="public-profile">
<div class="hresume">
    <div class="profile-header">
      <div class="masthead vcard contact">
        <div id="nameplate">
          <h1 id="name"><span class="fn n"><span class="given-name">Julian</span> <span class="family-name">Fields</span></span></h1>
        </div>
        <div class="content">
          <div class="info">
              <p class="headline title">Integrated Circuit Design, Computer Hardware Architecture, ASIC, Verilog (tm) Spice, Circuit Design, Corporate President</p>
            <div class="adr">
              <p class="locality">
                San Francisco Bay Area
              </p>
            </div>
          </div>
          <div class="actions">
            <ul>
              <li id="send-inmail">
                <a href="http://www.linkedin.com/ppl/webprofile?action=ctu&amp;id=258489&amp;authToken=darT&amp;authType=name&amp;trk=ppro_cntdir&amp;lnk=cnt_dir" >Contact Directly</a>
              </li>
              <li id="get-introduced">
                <a href="http://www.linkedin.com/ppl/webprofile?action=ctu&amp;id=258489&amp;authToken=darT&amp;authType=name&amp;trk=ppro_getintr&amp;lnk=get_intro" >Get introduced through a connection</a>
              </li>
                  <li class="website">
                            <a href="http://alopatek.freeyellow.com/hardware.html" class="url" target="_blank">
                              My Company
                            </a>
                   </li>
            </ul>
          </div>
        </div>
      </div>
    </div>
  <div id="main">
        <div id="overview">
          <dl>
              <dt>Current</dt>
              <dd>
                <ul class="current">
                        <li>


Verilog, design, verification of asic / integrated circuits, computer systems design / architecture at Alopatek, Inc                        </li>
                </ul>
              </dd>
              <dt>Past</dt>
              <dd>
                <ul>
                        <li>


Verilog integrated circuit design / asic verification engineer consultant at <a href="http://www.linkedin.com/companies/national-semiconductor" >National Semiconductor</a>                        </li>
                        <li>


System simulation and verification engineering consultant at <a href="http://www.linkedin.com/companies/cisco-systems" >CISCO SYSTEMS</a>                        </li>
                        <li>


ASIC design and verification consultant (contractor) at <a href="http://www.linkedin.com/companies/apple-computer" >Apple Computer</a>                        </li>
                </ul>
                  <div class="showhide-block" id="morepast">
                    <ul>
                            <li>


ASIC design engineer (contractor) at <a href="http://www.linkedin.com/companies/quantum" >Quantum</a>                            </li>
                            <li>


Verilog and Spice design engineering (consultant) at Loral Rolm Mil Spec Computer                            </li>
                            <li>


ASIC lead design engineer (contractor) at Acuson bought by Siemens                            </li>
                            <li>


ASIC Cad engineer (consultant) at <a href="http://www.linkedin.com/companies/sgi" >Silicon Graphics</a>                            </li>
                            <li>


Verilog (TM) system simulation engineer (contractor) at Loral Rolm Mil Spec Computer                            </li>
                            <li>


FPGA Design Engineer /simulation (contractor) at Andros Analyzers                            </li>
                            <li>


CMOS VLSI logic design engineer at <a href="http://www.linkedin.com/companies/apple-computer" >APPLE COMPUTER</a>                            </li>
                            <li>


ASIC, Gate Array, Board debug, CAD Engineer at <a href="http://www.linkedin.com/companies/quantum" >Quantum</a>                            </li>
                            <li>


Chip / computer system design at Too many companies to list                            </li>
                            <li>


Computer software architect consultant at Transimage                            </li>
                            <li>


VLSI CMOS ASIC standard cell and gate array design engineer (consultant) at International Microcircuits Inc                            </li>
                            <li>


Memory Circuit Design Engineer at <a href="http://www.linkedin.com/companies/national-semiconductor" >NATIONAL SEMICONDUCTOR</a>                            </li>
                            <li>


CMOS IC design engineer full custom at <a href="http://www.linkedin.com/companies/harris-corporation" >Harris Corporation</a>                            </li>
                    </ul>
                    <p class="seeall showhide-link"><a href="#" id="morepast-hide">see less...</a></p>
                  </div>
                      <p class="seeall showhide-link"><a href="#" id="morepast-show">13 more...</a></p>
              </dd>
              <dt>Education</dt>
              <dd>
                <ul>
                      <li>
                        
           Clemson University
      
                      </li>
                </ul>
              </dd>
              <dt class="recommended">Recommended</dt>
              <dd class="recommended">
<img src="/img/icon/endorse/icon_endorse_1_35x24.gif" width="35" height="24" alt="Julian has 3 recommendation(s)" title="Julian has 3 recommendation(s)" />                <strong class="recommendation-count r1">3</strong> people have recommended Julian </dd>
              <dt class="connections">Connections</dt>
              <dd class="connections">
                <img src="/img/icon/conx/icon_conx_14_24x24.gif" width="24" height="24" alt="" />
                <strong class="connection-count">
                146
                </strong> connections
              </dd>
            <dt>Industry</dt>
            <dd>
              Semiconductors
            </dd>
              <dt>Websites</dt>
              <dd>
                <ul>
                    <li>
                              <a href="http://alopatek.freeyellow.com/hardware.html" class="url" target="_blank">
                                My Company
                              </a>
                    </li>
                </ul>
              </dd>
          </dl>
        </div>
        <hr />
        <script type="text/javascript">
  if (window.addEventListener || window.attachEvent)
  { showHide.init(); }
  </script>
          <div id="summary">
            <h2>Julian Fields&#8217;s Summary</h2>
              <p class="summary">
                Design engineer will design chips or<br>
system for computer networking,<br>
disk drive, computer, ultrasound, and<br>
military systems.  790/800 on Math SAT<br>
(Standard Aptitude Test).<br>
I've been designing a lot of products coming<br>
out of Silicon Valley for more than 23 years.
              </p>
              <h3>Julian Fields&#8217;s Specialties:</h3>
              <p class="skills">
                Integrated circuit ASIC and full custom design<br>
and verification and computer system architecture.<br>
Verilog (tm) design and<br>
logic synthesys.  System design / computer architecture.  Since year 1980.  julianfields at the domain yahoo dot com
              </p>
          </div>
          <hr />
          <div id="experience">
            <h2>Julian Fields&#8217;s Experience</h2>
            <ul class="vcalendar">


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">Verilog, design, verification of asic / integrated circuits, computer systems design / architecture</h3>
      <h4 class="org summary">Alopatek, Inc</h4>
  <p class="organization-details">(Privately Held; Myself Only; Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1997-01-01">January 1997</abbr>
 &mdash; <abbr class="dtstamp" title="2008-11-22">Present</abbr>        <abbr class="duration" title="P11Y11M">(11 years 11 months)</abbr>
  </p>
    <p class="description">Verilog design (TM) and verification contracting.<br>
See http://alopatek.freeyellow.com for full resume.<br>
Also, EEPROM and SRAM memory design engineering and<br>
SPICE circuit simulation/design.</p>
</li>


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">Verilog integrated circuit design / asic verification engineer consultant</h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/national-semiconductor?trk=ppro_cprof&amp;lnk=vw_cprofile" >National Semiconductor</a></h4>
  <p class="organization-details">(Public Company; 1001-5000 employees; nsm; Semiconductors industry)</p>
  <p class="period">
        <abbr class="dtstart" title="2000-09-01">September 2000</abbr>
 &mdash; <abbr class="dtend" title="2002-07-01">July 2002</abbr>        <abbr class="duration" title="P1Y11M">(1 year 11 months)</abbr>
  </p>
    <p class="description">Consultant.  VERILOG (TM) design of physical layer chip /<br>
Vera (TM) verification of a <br>
Gigabit ethernet phy chip (802.3 1000BASE-T).  <br>
Responsible for MAC interface , regression farm management using PERL and<br>
platform's LSF.<br>
CVS source control.  Vera(tm of Synopsys)<br>
and verilog(tm of Cadence) system simulation.  Formal verification equivalence<br>
checking using Chrysalis (tm of Synopsys).<br>
Also designed or verified 3 other chips which used <br>
this as a core.<br>
This is now a standard product (DP83865).<br>
SOC (System on chip) methodology.</p>
</li>


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">System simulation and verification engineering consultant</h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/cisco-systems?trk=ppro_cprof&amp;lnk=vw_cprofile" >CISCO SYSTEMS</a></h4>
  <p class="organization-details">(Public Company; 10,001 or more employees; csco; Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1995-07-01">July 1995</abbr>
 &mdash; <abbr class="dtend" title="1996-07-01">July 1996</abbr>        <abbr class="duration" title="P1Y1M">(1 year 1 month)</abbr>
  </p>
    <p class="description">Simulate 7200 predator router motherboard and various <br>
boards in Verilog.<br>
This was the new platform that was copied to many<br>
other divisions from the &quot;Core division&quot;.<br>
Contained PCI bus, MIPs microprocessor, DRAM and SRAM cache <br>
memory and ethernet chips, PCI bridge, Layer 3 switching, etc.<br>
Verilog (TM), Viewlogic (TM), Atria, and Synopsys Logic Modeling<br>
(TM) Models. <br>
System simulation using real chips in a<br>
hardware box (LM-1400 or Modelsource (TM)) that plays and<br>
records vectors to an actual chip and feeds them to the simulator.<br>
Simulation and verification 2 other routers in MARS<br>
Modular Access Router.</p>
</li>


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">ASIC design and verification consultant (contractor)</h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/apple-computer?trk=ppro_cprof&amp;lnk=vw_cprofile" >Apple Computer</a></h4>
  <p class="organization-details">(Public Company; 5001-10,000 employees; AAPL; Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1995-03-01">March 1995</abbr>
 &mdash; <abbr class="dtend" title="1995-07-01">July 1995</abbr>        <abbr class="duration" title="P5M">(5 months)</abbr>
  </p>
    <p class="description">Project Firewire:<br>
Worked on 400 Mbps IEEE 1394 Firewire (tm) chip for high speed <br>
networking.<br>
Project Video Game Machine:<br>
Verification, synthesis, design,<br>
and timing analysis of 2 ASICs for Pippin<br>
Power Player.<br>
Verilog interrupt logic design, memory controller testing<br>
Regression setup, source control maintenance.<br>
Synopsys (TM) script writing.  Gate level debug.  Rebuild Unix<br>
kernel, etc.<br>
Both chips worked first pass.</p>
</li>


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">ASIC design engineer (contractor)</h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/quantum?trk=ppro_cprof&amp;lnk=vw_cprofile" >Quantum</a></h4>
  <p class="organization-details">(Public Company; 1001-5000 employees; qntm; Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1994-01-01">January 1994</abbr>
 &mdash; <abbr class="dtend" title="1995-02-01">February 1995</abbr>        <abbr class="duration" title="P1Y2M">(1 year 2 months)</abbr>
  </p>
    <p class="description">Synopsys (TM) and Verilog (TM) of 2 ASICs.<br>
Gate level sims, synthesis, conversion to TI and Chip Express<br>
gate arrays.<br>
Add timing checks to Verilog sims.  Makefiles for synthesis.<br>
PCMCIA block design.  Regression testing.  My block worked first<br>
pass.  Added de-metastability logic.</p>
</li>


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">Verilog and Spice design engineering (consultant)</h3>
      <h4 class="org summary">Loral Rolm Mil Spec Computer</h4>
  <p class="organization-details">(Public Company; 10,001 or more employees; Defense &amp; Space industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1992-12-01">December 1992</abbr>
 &mdash; <abbr class="dtend" title="1993-07-01">July 1993</abbr>        <abbr class="duration" title="P8M">(8 months)</abbr>
  </p>
    <p class="description">Synthesis of large high speed gate array.<br>
VHDL, Viewlogic (tm), Synopsys (tm) and LSI Logic CMDE (tm).<br>
VHDL simulation of i860 interface and Crossbar gate arrays.<br>
Multi-Chip Module selection.  Spice of board level transmission<br>
lines.</p>
</li>


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">ASIC lead design engineer (contractor)</h3>
      <h4 class="org summary">Acuson bought by Siemens</h4>
  <p class="organization-details">(Public Company; 1001-5000 employees; acn; Medical Devices industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1992-01-01">January 1992</abbr>
 &mdash; <abbr class="dtend" title="1992-12-01">December 1992</abbr>        <abbr class="duration" title="P1Y">(1 year)</abbr>
  </p>
    <p class="description">Verilog (tm) and Synopsys (tm) of large standard cell from spec.<br>
Sunrise Automatic Test Pattern Generation (ATPG) and boundary<br>
scan design.<br>
Wrote verification, regression scripts, makefiles, source control.<br>
Wrote Synopsys batch queuing program.<br>
C program to handle don't cares.  Chip worked first pass.<br>
Used Sun workstation, sole designer engineer on this chip.</p>
</li>


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">ASIC Cad engineer (consultant)</h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/sgi?trk=ppro_cprof&amp;lnk=vw_cprofile" >Silicon Graphics</a></h4>
  <p class="organization-details">(Public Company; 1001-5000 employees; SGI; Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1991-11-01">November 1991</abbr>
 &mdash; <abbr class="dtend" title="1992-01-01">January 1992</abbr>        <abbr class="duration" title="P3M">(3 months)</abbr>
  </p>
    <p class="description">LSI Logic LCAP static timing verification, gate level simulation of 2 gate<br>
arrays. <br>
Floor planning in LSI Logic tools<br>
Debug of Synopsys of Verilog (tm) link problems, etc.  Chip worked<br>
1st pass.</p>
</li>


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">Verilog (TM) system simulation engineer (contractor)</h3>
      <h4 class="org summary">Loral Rolm Mil Spec Computer</h4>
  <p class="organization-details">(Public Company; 1001-5000 employees; Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1990-10-01">October 1990</abbr>
 &mdash; <abbr class="dtend" title="1991-06-01">June 1991</abbr>        <abbr class="duration" title="P9M">(9 months)</abbr>
  </p>
    <p class="description">Ikos board level simulation of 1.5 million gate pipelined (ten<br>
gate arrays) computer<br>
Clone of DG MV Eclipse32. <br>
Used Sun workstation.  3 of 4 chips worked first pass.<br>
Synopsys, Verilog(tm), IKOS system simulation of 600,000 gate<br>
board<br>
Design included 5 gate arrays (30K gates to 100K gates).<br>
Teradyne Aida ATPG scan test pattern generation.<br>
Fixed simulation model of RISC Mips R3000 (in house version).<br>
Modeled misc board level components for simulation.</p>
</li>


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">FPGA Design Engineer /simulation (contractor)</h3>
      <h4 class="org summary">Andros Analyzers</h4>
  <p class="organization-details">(Public Company; 51-200 employees; Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1990-09-01">September 1990</abbr>
 &mdash; <abbr class="dtend" title="1990-10-01">October 1990</abbr>        <abbr class="duration" title="P2M">(2 months)</abbr>
  </p>
    <p class="description">Actel field programmable gate arrays:  Logic design, and simulated<br>
2 FPGAs.<br>
Orcad draft and VST simulate.<br>
Contained UART, parallel ports, FIFOs, timers, maskable intr.,<br>
for 68000.<br>
Wrote C program to generate test vectors.  I got the chips working in time<br>
for the trade show.</p>
</li>


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">CMOS VLSI logic design engineer</h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/apple-computer?trk=ppro_cprof&amp;lnk=vw_cprofile" >APPLE COMPUTER</a></h4>
  <p class="organization-details">(Public Company; 501-1000 employees; aapl; Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1989-02-01">February 1989</abbr>
 &mdash; <abbr class="dtend" title="1989-05-01">May 1989</abbr>        <abbr class="duration" title="P4M">(4 months)</abbr>
  </p>
    <p class="description">ASIC Design Engineer<br>
Logic simulated 6 VLSI gate arrays inside Macintosh to find<br>
out timing.  Taught new users of Mentor Graphics.</p>
</li>


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">ASIC, Gate Array, Board debug, CAD Engineer</h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/quantum?trk=ppro_cprof&amp;lnk=vw_cprofile" >Quantum</a></h4>
  <p class="organization-details">(Public Company; 501-1000 employees; qntm; Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1988-01-01">January 1988</abbr>
 &mdash; <abbr class="dtend" title="1989-02-01">February 1989</abbr>        <abbr class="duration" title="P1Y2M">(1 year 2 months)</abbr>
  </p>
    <p class="description">CONTRACT:  QUANTUM: (Jan 1988 - Feb 1989)<br>
ASIC, Gate Array, Board debug, CAD Engineer <br>
Design engineering on a chip and debug of one 1 board.<br>
Helped logic design, test vectors of a disk controller 8,000 gate<br>
array.<br>
Test vectors for an IBM PC/AT interface gate array for high fault<br>
coverage.<br>
Debugged boards containing Intel 8096 microcontroller, SCSI, IBM-PC<br>
bus, and ESDI<br>
Used LSI Logic's LDS 6.2 software on Toshiba's IBM mainframe.<br>
Put together CAE system of Mentor workstations, IKOS workstation,<br>
and VGEN.<br>
Used IKOS fault grading software.</p>
</li>


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">Chip / computer system design</h3>
      <h4 class="org summary">Too many companies to list</h4>
  <p class="organization-details">(Privately Held; 501-1000 employees; Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1985-06-01">June 1985</abbr>
 &mdash; <abbr class="dtend" title="1988-05-01">May 1988</abbr>        <abbr class="duration" title="P3Y">(3 years)</abbr>
  </p>
    <p class="description">CONTRACT:  CAPSTONE TECHNOLOGY and MEMOREX: (Sept 87- Jan 88)<br>
CONTRACT:  VLSI TECHNOLOGY : (July 87) ASIC design<br>
engr<br>
CONTRACT:  TRANSIMAGE INC:  (a startup)  (Jan 86 - Aug 86)<br>
CONTRACT:  Pistohl Electronic Tools:<br>
CONTRACT:  CALMA-GE: (June 85 - July 1985)  CAD tools <br>
ARRAY TECHNOLOGY (a small start-up), San Jose:  Jan 84- Jan 85<br>
<br>
PAPERS:  IEEE JSSC, &quot;A 16k EEPROM with redundancy&quot;, Oct 83</p>
</li>


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">Computer software architect consultant</h3>
      <h4 class="org summary">Transimage</h4>
  <p class="organization-details">(Privately Held; 11-50 employees; Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1986-01-01">January 1986</abbr>
 &mdash; <abbr class="dtend" title="1986-08-01">August 1986</abbr>        <abbr class="duration" title="P8M">(8 months)</abbr>
  </p>
    <p class="description">CONTRACT:  TRANSIMAGE INC:  (a startup)  (Jan 86 - Aug 86)<br>
Optical character recognition firmware and microprogramming. <br>
Computer architecture design team to build a custom VLSI<br>
RISC  processor<br>
Implemented it in firmware and gate arrays for optical character<br>
recognition<br>
Cross assembled microcode on a DEC VAX using the Microtek  Research<br>
 assembler.<br>
Real time programming.<br>
Used logic analyzers and Step Engineering emulator.<br>
Debugged Pascal for 68000 using Tektronix 8540 in circuit emulator.<br>
System level simulation for processor performance estimate.<br>
Wrote VAX Pascal routines for TEK-HEX conversion.<br>
Designed schematics for PC board with DRAMS, LED's, switches,<br>
cabling, optics.<br>
Checked plastic design for handheld optical scanner.</p>
</li>


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">VLSI CMOS ASIC standard cell and gate array design engineer (consultant)</h3>
      <h4 class="org summary">International Microcircuits Inc</h4>
  <p class="organization-details">(Privately Held; 51-200 employees; Semiconductors industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1983-08-01">August 1983</abbr>
 &mdash; <abbr class="dtend" title="1983-12-01">December 1983</abbr>        <abbr class="duration" title="P5M">(5 months)</abbr>
  </p>
    <p class="description">Logic/circuit design on a 16 by 16 parallel multiplier.<br>
Designed a CMOS standard cell library using Applicon 860.<br>
Redesigned a touch sensor with analog trip points and oscillators<br>
for lamp dimmer.</p>
</li>


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">Memory Circuit Design Engineer</h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/national-semiconductor?trk=ppro_cprof&amp;lnk=vw_cprofile" >NATIONAL SEMICONDUCTOR</a></h4>
  <p class="organization-details">(Public Company; 1001-5000 employees; nsm; Semiconductors industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1982-02-01">February 1982</abbr>
 &mdash; <abbr class="dtend" title="1983-06-01">June 1983</abbr>        <abbr class="duration" title="P1Y5M">(1 year 5 months)</abbr>
  </p>
    <p class="description">Santa Clara, CA  Feb 1982 - June 1983.  <br>
CMOS / NMOS Memory circuit design engineer. (involved with 4 chips)<br>
Principal design engineer of 16K NMOS EEPROM (This was sold by <br>
National as a 9817, a competitor to Intel's 2816).<br>
Gained complete understanding of design rules and processing steps.<br>
Designed 10 ms timer, 5V to 30V charge pumps, self test, state<br>
machines<br>
Designed redundancy circuits. All circuits fully on chip.  Supervised<br>
layout.   The 9817 was a breakthrough chip which eliminated need for<br>
external 22V programming supply, timers, and was much easier<br>
to use.<br>
Simulated the above on IBM mainframe.   Did a design study<br>
and simulation of nonvolatile static RAM (NOVRAM) which is a SRAM<br>
with EEPROM inside to restore SRAM contents when power is lost.</p>
</li>


<li class="experience vevent vcard"> <a href="#name" class="include"></a>
      <h3 class="title">CMOS IC design engineer full custom</h3>
      <h4 class="org summary"><a href="http://www.linkedin.com/companies/harris-corporation?trk=ppro_cprof&amp;lnk=vw_cprofile" >Harris Corporation</a></h4>
  <p class="organization-details">(Public Company; 5001-10,000 employees; Computer Hardware industry)</p>
  <p class="period">
        <abbr class="dtstart" title="1980-05-01">May 1980</abbr>
 &mdash; <abbr class="dtend" title="1982-02-01">February 1982</abbr>        <abbr class="duration" title="P1Y10M">(1 year 10 months)</abbr>
  </p>
    <p class="description">(involved in 6 chips)<br>
Standard cell library: Designed and laid out library for public<br>
domain router MP2D <br>
74HC00 Series:  designed and laid out 4 chips using Calma GDS2.<br>
Designed PLA of CPU Chip.<br>
Spice:  Used to design TTL buffers / standard cell library.<br>
Programming:  Wrote BASIC and FORTRAN statistics programs.</p>
</li>
            </ul>
          </div>
          <hr />
          <div id="education">
            <h2>Julian Fields&#8217;s Education</h2>
            <ul class="vcalendar">


	<li class="education vevent vcard">
    <h3 class="summary fn org">
           Clemson University
      </h3>
		<div class="description">
    <p>
      <span class="degree">BS</span>, <span class="major">Electrical and computer engineering</span>, 
          <span name="startDate"><abbr class="dtstart" title="August 1977-01-01">August 1977</abbr></span> &mdash; <span name="endDate"><abbr class="dtend" title="December 1980-12-31">December 1980</abbr></span> 
    </p>
		<dl class="activities-societies">
			<dt>Activities and Societies:</dt>
			<dd>Treasurer, IEEE Student Chapter-Treasurer,<br>
Varsity Wrestling,<br>
Officer in Honor Fraternity.</dd>
		</dl>
		</div>
  </li>
            </ul>
          </div>
          <hr />
          <div id="additional-information">
            <h2>Additional Information</h2>
              <h3>Julian Fields&#8217;s Websites:</h3>
              <ul class="websites">
                  <li>
                            <a href="http://alopatek.freeyellow.com/hardware.html" class="url" rel="nofollow" target="_blank">
                              My Company
                            </a>
                  </li>
              </ul>
              <h3>Julian Fields&#8217;s Interests:</h3>
              <p class="interests">IEEE 802.3 , Ham radio</p>
              <h3>Julian Fields&#8217;s Groups:</h3>
                <p class="groups">
                  IEEE
                </p>
              <ul>
                  <li class="affiliation vcard">
                        <a href="http://www.linkedin.com/groupInvitation?groupID=2877&amp;sharedKey=30950504D0B7" >          <img src="http://media.linkedin.com/media/p/1/000/000/009/261964b.gif" width="60" height="30" alt="On Startups - The Community For Entrepreneurs" class="logo" />
</a>&nbsp;&nbsp;
                    <span class="fn org">On Startups - The Community For Entrepreneurs</span> </li>
                  <li class="affiliation vcard">
                        <a href="http://www.linkedin.com/groupInvitation?groupID=30219&amp;sharedKey=1ABFDD0C7325" >          <img src="http://media.linkedin.com/media/p/1/000/000/027/10ff7e5.jpg" width="60" height="30" alt="Semiconductor Professional's Group, 10000+ Members" class="logo" />
</a>&nbsp;&nbsp;
                    <span class="fn org">Semiconductor Professional's Group, 10000+ Members</span> </li>
                  <li class="affiliation vcard">
                        <a href="http://www.linkedin.com/groupInvitation?groupID=35859&amp;sharedKey=22E5791A407D" >          <img src="http://media.linkedin.com/media/p/3/000/000/172/26726c4.png" width="60" height="30" alt="Clemson University Alumni (1800+)" class="logo" />
</a>&nbsp;&nbsp;
                    <span class="fn org">Clemson University Alumni (1800+)</span> </li>
                  <li class="affiliation vcard">
                        <a href="http://www.linkedin.com/groupInvitation?groupID=39050&amp;sharedKey=6625F62D9B12" >          <img src="http://media.linkedin.com/media/p/3/000/001/02e/10884d4.jpg" width="60" height="30" alt="Guerrilla Marketing Tips for Small Businesses" class="logo" />
</a>&nbsp;&nbsp;
                    <span class="fn org">Guerrilla Marketing Tips for Small Businesses</span> </li>
                  <li class="affiliation vcard">
                        <a href="http://www.linkedin.com/groupInvitation?groupID=39686&amp;sharedKey=13028863D16B" >          <img src="http://media.linkedin.com/media/p/1/000/001/096/00ca69b.png" width="60" height="30" alt="IEEE" class="logo" />
</a>&nbsp;&nbsp;
                    <span class="fn org">IEEE</span> </li>
                  <li class="affiliation vcard">
                        <a href="http://www.linkedin.com/groupInvitation?groupID=41310&amp;sharedKey=0D56993C2F63" >          <img src="http://media.linkedin.com/media/p/1/000/004/347/3713126.png" width="60" height="30" alt="Contract Engineers" class="logo" />
</a>&nbsp;&nbsp;
                    <span class="fn org">Contract Engineers</span> </li>
                  <li class="affiliation vcard">
                        <a href="http://www.linkedin.com/groupInvitation?groupID=48005&amp;sharedKey=727D0C4C3DC7" >          <img src="http://media.linkedin.com/media/p/1/000/004/272/1553478.jpg" width="60" height="30" alt="Start-Up Phase Forum" class="logo" />
</a>&nbsp;&nbsp;
                    <span class="fn org">Start-Up Phase Forum</span> </li>
                  <li class="affiliation vcard">
                        <a href="http://www.linkedin.com/groupInvitation?groupID=52741&amp;sharedKey=7CB659026BB2" >          <img src="http://media.linkedin.com/media/p/2/000/011/14d/3864a87.png" width="60" height="30" alt="ASIC &amp; FPGA Engineers:  www.ASICForum.com" class="logo" />
</a>&nbsp;&nbsp;
                    <span class="fn org">ASIC &amp; FPGA Engineers:  www.ASICForum.com</span> </li>
                  <li class="affiliation vcard">
                        <a href="http://www.linkedin.com/groupInvitation?groupID=53610&amp;sharedKey=585D2771D8D8" >          <img src="http://media.linkedin.com/media/p/3/000/004/268/019c90f.png" width="60" height="30" alt="ASIC CONSULTANTS NETWORK" class="logo" />
</a>&nbsp;&nbsp;
                    <span class="fn org">ASIC CONSULTANTS NETWORK</span> </li>
                  <li class="affiliation vcard">
                        <a href="http://www.linkedin.com/groupInvitation?groupID=53811&amp;sharedKey=78D246495DE6" >          <img src="http://media.linkedin.com/media/p/1/000/004/2a0/221d48b.png" width="60" height="30" alt="CEO Crossing" class="logo" />
</a>&nbsp;&nbsp;
                    <span class="fn org">CEO Crossing</span> </li>
                  <li class="affiliation vcard">
                        <a href="http://www.linkedin.com/groupInvitation?groupID=56766&amp;sharedKey=66F7496C1DA2" >          <img src="http://media.linkedin.com/media/p/2/000/005/223/3289104.png" width="60" height="30" alt="Startup Specialists" class="logo" />
</a>&nbsp;&nbsp;
                    <span class="fn org">Startup Specialists</span> </li>
                  <li class="affiliation vcard">
                        <a href="http://www.linkedin.com/groupInvitation?groupID=57654&amp;sharedKey=11BC1B5D15D0" >          <img src="http://media.linkedin.com/media/p/2/000/005/0cf/3f9d7ab.png" width="60" height="30" alt="Business Strategy &amp; Competitive Strategy Forum" class="logo" />
</a>&nbsp;&nbsp;
                    <span class="fn org">Business Strategy &amp; Competitive Strategy Forum</span> </li>
                  <li class="affiliation vcard">
                        <a href="http://www.linkedin.com/groupInvitation?groupID=68940&amp;sharedKey=5455C461E3E9" >          <img src="/img/groups/default/default_small.gif" width="60" height="30" alt="Quantum Aftermath" class="logo" />
</a>&nbsp;&nbsp;
                    <span class="fn org">Quantum Aftermath</span> </li>
                  <li class="affiliation vcard">
                        <a href="http://www.linkedin.com/groupInvitation?groupID=101807&amp;sharedKey=77CF8F1BD026" >          <img src="http://media.linkedin.com/media/p/3/000/009/179/01747d0.png" width="60" height="30" alt="ASIC Design &amp; Verification" class="logo" />
</a>&nbsp;&nbsp;
                    <span class="fn org">ASIC Design &amp; Verification</span> </li>
                  <li class="affiliation vcard">
                        <a href="http://www.linkedin.com/groupInvitation?groupID=106422&amp;sharedKey=0C6F2D3DA368" >          <img src="http://media.linkedin.com/media/p/1/000/009/371/011b4cc.png" width="60" height="30" alt="Fabless Global - ASIC/FPGA/IP" class="logo" />
</a>&nbsp;&nbsp;
                    <span class="fn org">Fabless Global - ASIC/FPGA/IP</span> </li>
                  <li class="affiliation vcard">
                        <a href="http://www.linkedin.com/groupInvitation?groupID=690847&amp;sharedKey=409B4B23A2F4" >          <img src="http://media.linkedin.com/media/p/3/000/00f/099/1dfca16.png" width="60" height="30" alt="National Semiconductor" class="logo" />
</a>&nbsp;&nbsp;
                    <span class="fn org">National Semiconductor</span> </li>
                  <li class="affiliation vcard">
                        <a href="http://www.linkedin.com/groupInvitation?groupID=976557&amp;sharedKey=6E4F7B39575D" >          <img src="http://media.linkedin.com/media/p/3/000/012/26f/1d5784e.png" width="60" height="30" alt="Silicon Valley Code Camp 2008" class="logo" />
</a>&nbsp;&nbsp;
                    <span class="fn org">Silicon Valley Code Camp 2008</span> </li>
              </ul>
              <h3>Julian Fields&#8217;s Honors:</h3>
              <p class="honors">
                First Place (student from 3 states competing) in<br>
Furman University math tournament.
              </p>
          </div>
          <hr />
      <div id="contact-settings">
        <h2>Julian Fields&#8217;s Contact Settings</h2>
        <h3>Interested In:</h3>
        <ul>
            <li>
              career opportunities
            </li>
            <li>
              consulting offers
            </li>
            <li>
              new ventures
            </li>
            <li>
              expertise requests
            </li>
            <li>
              business deals
            </li>
            <li>
              reference requests
            </li>
            <li>
              getting back in touch
            </li>
        </ul>
      </div>
      <hr />
      <div class="viewfull">
        <p><a href="http://www.linkedin.com/ppl/webprofile?action=vmi&amp;id=258489&amp;authToken=darT&amp;authType=name&amp;trk=ppro_viewmore&amp;lnk=vw_pprofile" class="action"><span>View Full Profile</span></a></p>
      </div>
  </div>
  <div id="control" class="infobar">
    <div class="powered">
      <h3> Public profile powered by: <a href="http://www.linkedin.com/home?trk=ppro_pbli" ><img src="/img/logos/logo_82x23.gif" height="23" width="82" alt="LinkedIn" /></a>
      </h3>
      <p>Create a public profile: <strong>
        <a href="http://www.linkedin.com/ppl/webprofile?action=gwp&amp;id=258489&amp;authToken=darT&amp;authType=name&amp;trk=ppro_geturl&amp;lnk=sign_in" >Sign In</a>
        </strong> or <strong>
        <a href="http://www.linkedin.com/ppl/webprofile?action=gwp&amp;id=258489&amp;authToken=darT&amp;authType=name&amp;trk=ppro_joinnow&amp;lnk=join_now" >Join Now</a>
        </strong></p>
    </div>
      <div class="box" id="readmore">
        <div class="title">
          <h3>View Julian&#8217;s full profile:</h3>
        </div>
        <div class="content">
          <ul>
            <li>See who you and <strong>Julian Fields</strong> know in common</li>
            <li>Get introduced to <strong>Julian Fields</strong></li>
            <li>Contact <strong>Julian Fields</strong> directly</li>
          </ul>
          <p class="btn">
            <a href="http://www.linkedin.com/ppl/webprofile?action=vmi&amp;id=258489&amp;authToken=darT&amp;authType=name&amp;trk=ppro_viewmore&amp;lnk=vw_pprofile" class="action"><span>View Full Profile</span></a>
          </p>
        </div>
      </div>
    <div class="box" id="search">
      <div class="title">
        <h3><strong>Name Search</strong></h3>
      </div>
      <div class="content">
        <p><strong>Search for people you know</strong> from over 30 million professionals already on LinkedIn.</p>
        <form name="searchForm" action="/pub/dir/" method="get">
          <p class="field"><span class="lbl">
            <label for="first">First Name</label>
            <br />
            </span>
            <input type="text" name="first" id="first" />
            &nbsp;&nbsp;<span class="lbl"><br />
            <label for="last">Last Name</label>
            <br />
            </span>
            <input type="text" name="last" id="last" />
          </p>
          <p class="example">
            <input class="btn-secondary" type="submit" name="search" value="Search"/> (example: <strong>
<a href="/pub/dir/Julian/Fields?trk=ppro_find_others" >Julian Fields</a></strong>)
          </p>
        </form>
      </div>
    </div>
    <script type="text/javascript">
  if (window.addEventListener || window.attachEvent)
  { fancyLabels.init('search'); }
  </script>
    <script type="text/javascript">var dbl_page = 'public_profile';</script>
    <script type="text/javascript">
      var google_ad_width = 300, google_ad_height = 250, google_ad_format = '300x250_as';
        var dbl_extra = 'extra=null', dbl_tile = '6', dbl_profile = LIAds.getProfile().replace(/&/g,';'), dbl_sz = '300x250';
        var dbl_src = "http://ad.doubleclick.net/adj/linkedin.dart/" + dbl_page + ";" + dbl_profile + ";tile=" + dbl_tile + ";dcopt=ist;sz=" + dbl_sz + ";" + encodeURIComponent(dbl_extra) + ";ord=" + dbl_ord +"?";
        document.write('<script src="' + dbl_src + '" type="text/javascript"><\/script>');
      </script>
  </div>
</div>
<hr />


<div id="footer" class="guest">
  <div id="directory">
    <h3>People directory:</h3>
    <ol type="a">
      <li><a href="http://www.linkedin.com/directory/people/a.html" >A</a></li>
      <li><a href="http://www.linkedin.com/directory/people/b.html" >B</a></li>
      <li><a href="http://www.linkedin.com/directory/people/c.html" >C</a></li>
      <li><a href="http://www.linkedin.com/directory/people/d.html" >D</a></li>
      <li><a href="http://www.linkedin.com/directory/people/e.html" >E</a></li>
      <li><a href="http://www.linkedin.com/directory/people/f.html" >F</a></li>
      <li><a href="http://www.linkedin.com/directory/people/g.html" >G</a></li>
      <li><a href="http://www.linkedin.com/directory/people/h.html" >H</a></li>
      <li><a href="http://www.linkedin.com/directory/people/i.html" >I</a></li>
      <li><a href="http://www.linkedin.com/directory/people/j.html" >J</a></li>
      <li><a href="http://www.linkedin.com/directory/people/k.html" >K</a></li>
      <li><a href="http://www.linkedin.com/directory/people/l.html" >L</a></li>
      <li><a href="http://www.linkedin.com/directory/people/m.html" >M</a></li>
      <li><a href="http://www.linkedin.com/directory/people/n.html" >N</a></li>
      <li><a href="http://www.linkedin.com/directory/people/o.html" >O</a></li>
      <li><a href="http://www.linkedin.com/directory/people/p.html" >P</a></li>
      <li><a href="http://www.linkedin.com/directory/people/q.html" >Q</a></li>
      <li><a href="http://www.linkedin.com/directory/people/r.html" >R</a></li>
      <li><a href="http://www.linkedin.com/directory/people/s.html" >S</a></li>
      <li><a href="http://www.linkedin.com/directory/people/t.html" >T</a></li>
      <li><a href="http://www.linkedin.com/directory/people/u.html" >U</a></li>
      <li><a href="http://www.linkedin.com/directory/people/v.html" >V</a></li>
      <li><a href="http://www.linkedin.com/directory/people/w.html" >W</a></li>
      <li><a href="http://www.linkedin.com/directory/people/x.html" >X</a></li>
      <li><a href="http://www.linkedin.com/directory/people/y.html" >Y</a></li>
      <li><a href="http://www.linkedin.com/directory/people/z.html" >Z</a></li>
      <li type="disc"><a href="http://www.linkedin.com/directory/people/@.html" >more</a></li>
    </ol>
  </div>

  <ul> 
    <li class="first"><a href="http://www.linkedin.com/static?key=company_info" >About LinkedIn</a></li>
    <li><a href="http://www.linkedin.com/static?key=privacy_policy" >Privacy Policy</a></li>
    <li><a href="http://www.linkedin.com/static?key=customer_service" >Help &amp; <acronym title="Frequently Asked Questions">FAQ</acronym></a></li>
    <li><a href="http://www.linkedin.com/static?key=advertising_info" >Advertising</a></li>
  </ul>
  <p>Copyright &copy; 2008 LinkedIn Corporation. All rights reserved.</p>
  <p class="terms">Use of this site is subject to express <a href="http://www.linkedin.com/static?key=user_agreement" >terms of use</a>, which prohibit commercial use of this site.<br />By continuing past this page, you agree to abide by these terms.</p>
</div>


<script type="text/javascript" src="/js/cookies.js"></script> 
<script type="text/javascript">
var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");
document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));
</script>
<script type="text/javascript">
var pageTracker = _gat._getTracker("UA-3242811-1");
pageTracker._initData();
pageTracker._linkedInMemberCookie = readCookie("visit"); 
pageTracker._linkedInUserType = (pageTracker._linkedInMemberCookie == "M") ? "user" : "guest";  
pageTracker._setVar(pageTracker._linkedInUserType);
    pageTracker._trackPageview("sample_B");
</script>
<script type="text/javascript" src="http://edge.quantserve.com/quant.js"></script> 
<noscript> 
  <a href="http://www.quantcast.com/p-b3sGjMtCFrexE" target="_blank"><img src="http://pixel.quantserve.com/pixel/p-b3sGjMtCFrexE.gif" style="display: none;" border="0" height="1" width="1" alt="Quantcast" /></a> 
</noscript>
</body>
</html>
