(---------------------------------------------------------------------)
(                                                                     )
(    Technology File READ                                             )
(                                                                     )
(    Drawing          : Board_DS_Template.brd                         )
(    Software Version : 16.3S020                                      )
(    Date/Time        : Sun Sep 30 20:58:50 2012                      )
(                                                                     )
(---------------------------------------------------------------------)


techfile name: \\applpark\technology\Electronics\InProcess\tools\npielect\GE_Library_16\PCB_Lib\Templates\Tech\techfile.tcf
  layout name: //applpark/technology/Electronics/InProcess/tools/npielect/GE_Library_16/PCB_Lib/Templates/Board_brds/Board_DS_Template.brd

Technology Difference Report
============================

Design        : Board_DS_Template
Input File    : \\applpark\technology\Electronics\InProcess\tools\npielect\GE_Library_16\PCB_Lib\Templates\Tech\techfile.tcf
Update Mode   : Merge (no deletions will be done)
Constraint Information : CrossSection, Electrical, Physical, Spacing, Same Net Spacing, NetClasses, Assembly, Properties
Notes:
------
  - Attribute updates are reported as additions, deletions, or changes.
  - Association updates are reported as additions or deletions. Associations
    are the members of a MatchGroup, Constraint Set references, the PinPairs
    of a Net, the members of a Differential Pair, etc.
  - Clearing an object implies that the object does not exist so all attributes
    and associations for the object will be deleted. These attribute and association
    deletions are not included in the Summary totals. Objects are Constraint Sets,
    Buses, XNets, Nets, etc.


---------------------------------------------------------
Layer: TOP
     Changing : CDS_LAYER_THICKNESS to "1.340" from "1.200"
---------------------------------------------------------
Layer: DIELECTRIC_BELOW_TOP
     Changing : CDS_LAYER_THICKNESS to "60.000" from "8.000"
---------------------------------------------------------
Layer: BOTTOM
     Changing : CDS_LAYER_THICKNESS to "1.340" from "1.200"
---------------------------------------------------------
Design: Board_DS_Template
     Adding   : SOLDERMASK_SPACING value "10.000"
     Changing : PROPAGATION_DELAY_MIN_VMODE to "OFF" from "ON"
---------------------------------------------------------
PhysicalCSet: DEFAULT
     Changing : VIA_LIST to "VIA-CIRCLE-15,MOUNT156MIL,FIDUCIAL40MIL" from "VIA,VIA-CIRCLE-15,TEST-VIA-CIRCLE-15,ML20PADBTM"
---------------------------------------------------------

Summary:

Constraint changes found: 1 additions, 0 deletions, 5 changes.

No association changes done.




