This project has reached completion. It simulates a RISC-V processor by running compatible instructions on a software level.
As this is a student project, we do not currently accept contributions.
