void F_1 ( T_1 * V_1 )\r\n{\r\nV_1 -> V_2 [ 0 ] = 0 ;\r\nV_1 -> V_2 [ 1 ] = 0 ;\r\nV_1 -> V_3 [ 0 ] = 0x67452301 ;\r\nV_1 -> V_3 [ 1 ] = 0xEFCDAB89 ;\r\nV_1 -> V_3 [ 2 ] = 0x98BADCFE ;\r\nV_1 -> V_3 [ 3 ] = 0x10325476 ;\r\nV_1 -> V_3 [ 4 ] = 0xC3D2E1F0 ;\r\n}\r\nstatic void F_2 ( T_1 * V_1 , const T_2 V_4 [ 64 ] )\r\n{\r\nT_3 V_5 , V_6 [ 16 ] , V_7 , V_8 , V_9 , V_10 , V_11 ;\r\nF_3 ( V_6 [ 0 ] , V_4 , 0 ) ;\r\nF_3 ( V_6 [ 1 ] , V_4 , 4 ) ;\r\nF_3 ( V_6 [ 2 ] , V_4 , 8 ) ;\r\nF_3 ( V_6 [ 3 ] , V_4 , 12 ) ;\r\nF_3 ( V_6 [ 4 ] , V_4 , 16 ) ;\r\nF_3 ( V_6 [ 5 ] , V_4 , 20 ) ;\r\nF_3 ( V_6 [ 6 ] , V_4 , 24 ) ;\r\nF_3 ( V_6 [ 7 ] , V_4 , 28 ) ;\r\nF_3 ( V_6 [ 8 ] , V_4 , 32 ) ;\r\nF_3 ( V_6 [ 9 ] , V_4 , 36 ) ;\r\nF_3 ( V_6 [ 10 ] , V_4 , 40 ) ;\r\nF_3 ( V_6 [ 11 ] , V_4 , 44 ) ;\r\nF_3 ( V_6 [ 12 ] , V_4 , 48 ) ;\r\nF_3 ( V_6 [ 13 ] , V_4 , 52 ) ;\r\nF_3 ( V_6 [ 14 ] , V_4 , 56 ) ;\r\nF_3 ( V_6 [ 15 ] , V_4 , 60 ) ;\r\n#define F_4 ( T_4 , T_5 ) ((x << n) | ((x & 0xFFFFFFFF) >> (32 - n)))\r\n#define F_5 ( T_6 ) \\r\n( \\r\ntemp = W[(t - 3) & 0x0F] ^ W[(t - 8) & 0x0F] ^ \\r\nW[(t - 14) & 0x0F] ^ W[ t & 0x0F], \\r\n( W[t & 0x0F] = S(temp,1) ) \\r\n)\r\n#define F_6 ( T_7 , T_8 , T_9 , T_10 , T_11 , T_4 ) \\r\n{ \\r\ne += S(a,5) + F(b,c,d) + K + x; b = S(b,30); \\r\n}\r\nV_7 = V_1 -> V_3 [ 0 ] ;\r\nV_8 = V_1 -> V_3 [ 1 ] ;\r\nV_9 = V_1 -> V_3 [ 2 ] ;\r\nV_10 = V_1 -> V_3 [ 3 ] ;\r\nV_11 = V_1 -> V_3 [ 4 ] ;\r\n#define F_7 ( T_4 , T_12 , T_13 ) (z ^ (x & (y ^ z)))\r\n#define F_8 0x5A827999\r\nF_6 ( V_7 , V_8 , V_9 , V_10 , V_11 , V_6 [ 0 ] ) ;\r\nF_6 ( V_11 , V_7 , V_8 , V_9 , V_10 , V_6 [ 1 ] ) ;\r\nF_6 ( V_10 , V_11 , V_7 , V_8 , V_9 , V_6 [ 2 ] ) ;\r\nF_6 ( V_9 , V_10 , V_11 , V_7 , V_8 , V_6 [ 3 ] ) ;\r\nF_6 ( V_8 , V_9 , V_10 , V_11 , V_7 , V_6 [ 4 ] ) ;\r\nF_6 ( V_7 , V_8 , V_9 , V_10 , V_11 , V_6 [ 5 ] ) ;\r\nF_6 ( V_11 , V_7 , V_8 , V_9 , V_10 , V_6 [ 6 ] ) ;\r\nF_6 ( V_10 , V_11 , V_7 , V_8 , V_9 , V_6 [ 7 ] ) ;\r\nF_6 ( V_9 , V_10 , V_11 , V_7 , V_8 , V_6 [ 8 ] ) ;\r\nF_6 ( V_8 , V_9 , V_10 , V_11 , V_7 , V_6 [ 9 ] ) ;\r\nF_6 ( V_7 , V_8 , V_9 , V_10 , V_11 , V_6 [ 10 ] ) ;\r\nF_6 ( V_11 , V_7 , V_8 , V_9 , V_10 , V_6 [ 11 ] ) ;\r\nF_6 ( V_10 , V_11 , V_7 , V_8 , V_9 , V_6 [ 12 ] ) ;\r\nF_6 ( V_9 , V_10 , V_11 , V_7 , V_8 , V_6 [ 13 ] ) ;\r\nF_6 ( V_8 , V_9 , V_10 , V_11 , V_7 , V_6 [ 14 ] ) ;\r\nF_6 ( V_7 , V_8 , V_9 , V_10 , V_11 , V_6 [ 15 ] ) ;\r\nF_6 ( V_11 , V_7 , V_8 , V_9 , V_10 , F_5 ( 16 ) ) ;\r\nF_6 ( V_10 , V_11 , V_7 , V_8 , V_9 , F_5 ( 17 ) ) ;\r\nF_6 ( V_9 , V_10 , V_11 , V_7 , V_8 , F_5 ( 18 ) ) ;\r\nF_6 ( V_8 , V_9 , V_10 , V_11 , V_7 , F_5 ( 19 ) ) ;\r\n#undef F_8\r\n#undef F_7\r\n#define F_7 ( T_4 , T_12 , T_13 ) (x ^ y ^ z)\r\n#define F_8 0x6ED9EBA1\r\nF_6 ( V_7 , V_8 , V_9 , V_10 , V_11 , F_5 ( 20 ) ) ;\r\nF_6 ( V_11 , V_7 , V_8 , V_9 , V_10 , F_5 ( 21 ) ) ;\r\nF_6 ( V_10 , V_11 , V_7 , V_8 , V_9 , F_5 ( 22 ) ) ;\r\nF_6 ( V_9 , V_10 , V_11 , V_7 , V_8 , F_5 ( 23 ) ) ;\r\nF_6 ( V_8 , V_9 , V_10 , V_11 , V_7 , F_5 ( 24 ) ) ;\r\nF_6 ( V_7 , V_8 , V_9 , V_10 , V_11 , F_5 ( 25 ) ) ;\r\nF_6 ( V_11 , V_7 , V_8 , V_9 , V_10 , F_5 ( 26 ) ) ;\r\nF_6 ( V_10 , V_11 , V_7 , V_8 , V_9 , F_5 ( 27 ) ) ;\r\nF_6 ( V_9 , V_10 , V_11 , V_7 , V_8 , F_5 ( 28 ) ) ;\r\nF_6 ( V_8 , V_9 , V_10 , V_11 , V_7 , F_5 ( 29 ) ) ;\r\nF_6 ( V_7 , V_8 , V_9 , V_10 , V_11 , F_5 ( 30 ) ) ;\r\nF_6 ( V_11 , V_7 , V_8 , V_9 , V_10 , F_5 ( 31 ) ) ;\r\nF_6 ( V_10 , V_11 , V_7 , V_8 , V_9 , F_5 ( 32 ) ) ;\r\nF_6 ( V_9 , V_10 , V_11 , V_7 , V_8 , F_5 ( 33 ) ) ;\r\nF_6 ( V_8 , V_9 , V_10 , V_11 , V_7 , F_5 ( 34 ) ) ;\r\nF_6 ( V_7 , V_8 , V_9 , V_10 , V_11 , F_5 ( 35 ) ) ;\r\nF_6 ( V_11 , V_7 , V_8 , V_9 , V_10 , F_5 ( 36 ) ) ;\r\nF_6 ( V_10 , V_11 , V_7 , V_8 , V_9 , F_5 ( 37 ) ) ;\r\nF_6 ( V_9 , V_10 , V_11 , V_7 , V_8 , F_5 ( 38 ) ) ;\r\nF_6 ( V_8 , V_9 , V_10 , V_11 , V_7 , F_5 ( 39 ) ) ;\r\n#undef F_8\r\n#undef F_7\r\n#define F_7 ( T_4 , T_12 , T_13 ) ((x & y) | (z & (x | y)))\r\n#define F_8 0x8F1BBCDC\r\nF_6 ( V_7 , V_8 , V_9 , V_10 , V_11 , F_5 ( 40 ) ) ;\r\nF_6 ( V_11 , V_7 , V_8 , V_9 , V_10 , F_5 ( 41 ) ) ;\r\nF_6 ( V_10 , V_11 , V_7 , V_8 , V_9 , F_5 ( 42 ) ) ;\r\nF_6 ( V_9 , V_10 , V_11 , V_7 , V_8 , F_5 ( 43 ) ) ;\r\nF_6 ( V_8 , V_9 , V_10 , V_11 , V_7 , F_5 ( 44 ) ) ;\r\nF_6 ( V_7 , V_8 , V_9 , V_10 , V_11 , F_5 ( 45 ) ) ;\r\nF_6 ( V_11 , V_7 , V_8 , V_9 , V_10 , F_5 ( 46 ) ) ;\r\nF_6 ( V_10 , V_11 , V_7 , V_8 , V_9 , F_5 ( 47 ) ) ;\r\nF_6 ( V_9 , V_10 , V_11 , V_7 , V_8 , F_5 ( 48 ) ) ;\r\nF_6 ( V_8 , V_9 , V_10 , V_11 , V_7 , F_5 ( 49 ) ) ;\r\nF_6 ( V_7 , V_8 , V_9 , V_10 , V_11 , F_5 ( 50 ) ) ;\r\nF_6 ( V_11 , V_7 , V_8 , V_9 , V_10 , F_5 ( 51 ) ) ;\r\nF_6 ( V_10 , V_11 , V_7 , V_8 , V_9 , F_5 ( 52 ) ) ;\r\nF_6 ( V_9 , V_10 , V_11 , V_7 , V_8 , F_5 ( 53 ) ) ;\r\nF_6 ( V_8 , V_9 , V_10 , V_11 , V_7 , F_5 ( 54 ) ) ;\r\nF_6 ( V_7 , V_8 , V_9 , V_10 , V_11 , F_5 ( 55 ) ) ;\r\nF_6 ( V_11 , V_7 , V_8 , V_9 , V_10 , F_5 ( 56 ) ) ;\r\nF_6 ( V_10 , V_11 , V_7 , V_8 , V_9 , F_5 ( 57 ) ) ;\r\nF_6 ( V_9 , V_10 , V_11 , V_7 , V_8 , F_5 ( 58 ) ) ;\r\nF_6 ( V_8 , V_9 , V_10 , V_11 , V_7 , F_5 ( 59 ) ) ;\r\n#undef F_8\r\n#undef F_7\r\n#define F_7 ( T_4 , T_12 , T_13 ) (x ^ y ^ z)\r\n#define F_8 0xCA62C1D6\r\nF_6 ( V_7 , V_8 , V_9 , V_10 , V_11 , F_5 ( 60 ) ) ;\r\nF_6 ( V_11 , V_7 , V_8 , V_9 , V_10 , F_5 ( 61 ) ) ;\r\nF_6 ( V_10 , V_11 , V_7 , V_8 , V_9 , F_5 ( 62 ) ) ;\r\nF_6 ( V_9 , V_10 , V_11 , V_7 , V_8 , F_5 ( 63 ) ) ;\r\nF_6 ( V_8 , V_9 , V_10 , V_11 , V_7 , F_5 ( 64 ) ) ;\r\nF_6 ( V_7 , V_8 , V_9 , V_10 , V_11 , F_5 ( 65 ) ) ;\r\nF_6 ( V_11 , V_7 , V_8 , V_9 , V_10 , F_5 ( 66 ) ) ;\r\nF_6 ( V_10 , V_11 , V_7 , V_8 , V_9 , F_5 ( 67 ) ) ;\r\nF_6 ( V_9 , V_10 , V_11 , V_7 , V_8 , F_5 ( 68 ) ) ;\r\nF_6 ( V_8 , V_9 , V_10 , V_11 , V_7 , F_5 ( 69 ) ) ;\r\nF_6 ( V_7 , V_8 , V_9 , V_10 , V_11 , F_5 ( 70 ) ) ;\r\nF_6 ( V_11 , V_7 , V_8 , V_9 , V_10 , F_5 ( 71 ) ) ;\r\nF_6 ( V_10 , V_11 , V_7 , V_8 , V_9 , F_5 ( 72 ) ) ;\r\nF_6 ( V_9 , V_10 , V_11 , V_7 , V_8 , F_5 ( 73 ) ) ;\r\nF_6 ( V_8 , V_9 , V_10 , V_11 , V_7 , F_5 ( 74 ) ) ;\r\nF_6 ( V_7 , V_8 , V_9 , V_10 , V_11 , F_5 ( 75 ) ) ;\r\nF_6 ( V_11 , V_7 , V_8 , V_9 , V_10 , F_5 ( 76 ) ) ;\r\nF_6 ( V_10 , V_11 , V_7 , V_8 , V_9 , F_5 ( 77 ) ) ;\r\nF_6 ( V_9 , V_10 , V_11 , V_7 , V_8 , F_5 ( 78 ) ) ;\r\nF_6 ( V_8 , V_9 , V_10 , V_11 , V_7 , F_5 ( 79 ) ) ;\r\n#undef F_8\r\n#undef F_7\r\nV_1 -> V_3 [ 0 ] += V_7 ;\r\nV_1 -> V_3 [ 1 ] += V_8 ;\r\nV_1 -> V_3 [ 2 ] += V_9 ;\r\nV_1 -> V_3 [ 3 ] += V_10 ;\r\nV_1 -> V_3 [ 4 ] += V_11 ;\r\n}\r\nvoid F_9 ( T_1 * V_1 , const T_2 * V_12 , T_3 V_13 )\r\n{\r\nT_3 V_14 , V_15 ;\r\nif( ! V_13 ) return;\r\nV_14 = V_1 -> V_2 [ 0 ] & 0x3F ;\r\nV_15 = 64 - V_14 ;\r\nV_1 -> V_2 [ 0 ] += V_13 ;\r\nV_1 -> V_2 [ 0 ] &= 0xFFFFFFFF ;\r\nif( V_1 -> V_2 [ 0 ] < V_13 )\r\nV_1 -> V_2 [ 1 ] ++ ;\r\nif( V_14 && V_13 >= V_15 )\r\n{\r\nmemcpy ( ( void * ) ( V_1 -> V_16 + V_14 ) ,\r\n( const void * ) V_12 , V_15 ) ;\r\nF_2 ( V_1 , V_1 -> V_16 ) ;\r\nV_13 -= V_15 ;\r\nV_12 += V_15 ;\r\nV_14 = 0 ;\r\n}\r\nwhile( V_13 >= 64 )\r\n{\r\nF_2 ( V_1 , V_12 ) ;\r\nV_13 -= 64 ;\r\nV_12 += 64 ;\r\n}\r\nif( V_13 )\r\n{\r\nmemcpy ( ( void * ) ( V_1 -> V_16 + V_14 ) ,\r\n( const void * ) V_12 , V_13 ) ;\r\n}\r\n}\r\nvoid F_10 ( T_1 * V_1 , T_2 V_17 [ 20 ] )\r\n{\r\nT_3 V_18 , V_19 ;\r\nT_3 V_20 , V_21 ;\r\nT_2 V_22 [ 8 ] ;\r\nV_20 = ( V_1 -> V_2 [ 0 ] >> 29 )\r\n| ( V_1 -> V_2 [ 1 ] << 3 ) ;\r\nV_21 = ( V_1 -> V_2 [ 0 ] << 3 ) ;\r\nF_11 ( V_20 , V_22 , 0 ) ;\r\nF_11 ( V_21 , V_22 , 4 ) ;\r\nV_18 = V_1 -> V_2 [ 0 ] & 0x3F ;\r\nV_19 = ( V_18 < 56 ) ? ( 56 - V_18 ) : ( 120 - V_18 ) ;\r\nF_9 ( V_1 , V_23 , V_19 ) ;\r\nF_9 ( V_1 , V_22 , 8 ) ;\r\nF_11 ( V_1 -> V_3 [ 0 ] , V_17 , 0 ) ;\r\nF_11 ( V_1 -> V_3 [ 1 ] , V_17 , 4 ) ;\r\nF_11 ( V_1 -> V_3 [ 2 ] , V_17 , 8 ) ;\r\nF_11 ( V_1 -> V_3 [ 3 ] , V_17 , 12 ) ;\r\nF_11 ( V_1 -> V_3 [ 4 ] , V_17 , 16 ) ;\r\n}\r\nvoid F_12 ( T_14 * V_24 , const T_2 * V_25 , T_3 V_26 )\r\n{\r\nT_3 V_27 ;\r\nT_2 V_28 [ 64 ] ;\r\nmemset ( V_28 , 0x36 , 64 ) ;\r\nmemset ( V_24 -> V_29 , 0x5C , 64 ) ;\r\nfor( V_27 = 0 ; V_27 < V_26 ; V_27 ++ )\r\n{\r\nif( V_27 >= 64 ) break;\r\nV_28 [ V_27 ] ^= V_25 [ V_27 ] ;\r\nV_24 -> V_29 [ V_27 ] ^= V_25 [ V_27 ] ;\r\n}\r\nF_1 ( & V_24 -> V_1 ) ;\r\nF_9 ( & V_24 -> V_1 , V_28 , 64 ) ;\r\n}\r\nvoid F_13 ( T_14 * V_24 , const T_2 * V_30 , T_3 V_31 )\r\n{\r\nF_9 ( & V_24 -> V_1 , V_30 , V_31 ) ;\r\n}\r\nvoid F_14 ( T_14 * V_24 , T_2 V_17 [ 20 ] )\r\n{\r\nT_2 V_32 [ 20 ] ;\r\nF_10 ( & V_24 -> V_1 , V_32 ) ;\r\nF_1 ( & V_24 -> V_1 ) ;\r\nF_9 ( & V_24 -> V_1 , V_24 -> V_29 , 64 ) ;\r\nF_9 ( & V_24 -> V_1 , V_32 , 20 ) ;\r\nF_10 ( & V_24 -> V_1 , V_17 ) ;\r\n}\r\nvoid F_15 ( const T_2 * V_25 , T_3 V_26 , const T_2 * V_30 , T_3 V_31 ,\r\nT_2 V_17 [ 20 ] )\r\n{\r\nT_14 V_24 ;\r\nF_12 ( & V_24 , V_25 , V_26 ) ;\r\nF_13 ( & V_24 , V_30 , V_31 ) ;\r\nF_14 ( & V_24 , V_17 ) ;\r\n}\r\nint main ( int V_33 , char * V_34 [] )\r\n{\r\nT_15 * V_35 ;\r\nint V_27 , V_36 ;\r\nchar V_37 [ 41 ] ;\r\nT_1 V_1 ;\r\nunsigned char V_30 [ 1000 ] ;\r\nunsigned char V_38 [ 20 ] ;\r\nif( V_33 < 2 )\r\n{\r\nprintf ( L_1 ) ;\r\nfor( V_27 = 0 ; V_27 < 3 ; V_27 ++ )\r\n{\r\nprintf ( L_2 , V_27 + 1 ) ;\r\nF_1 ( & V_1 ) ;\r\nif( V_27 < 2 )\r\n{\r\nF_9 ( & V_1 , ( T_2 * ) V_39 [ V_27 ] ,\r\nstrlen ( V_39 [ V_27 ] ) ) ;\r\n}\r\nelse\r\n{\r\nmemset ( V_30 , 'a' , 1000 ) ;\r\nfor( V_36 = 0 ; V_36 < 1000 ; V_36 ++ )\r\n{\r\nF_9 ( & V_1 , ( T_2 * ) V_30 , 1000 ) ;\r\n}\r\n}\r\nF_10 ( & V_1 , V_38 ) ;\r\nfor( V_36 = 0 ; V_36 < 20 ; V_36 ++ )\r\n{\r\nF_16 ( V_37 + V_36 * 2 , 41 - V_36 * 2 , L_3 , V_38 [ V_36 ] ) ;\r\n}\r\nif( memcmp ( V_37 , V_40 [ V_27 ] , 40 ) )\r\n{\r\nprintf ( L_4 ) ;\r\nreturn ( 1 ) ;\r\n}\r\nprintf ( L_5 ) ;\r\n}\r\nprintf ( L_6 ) ;\r\n}\r\nelse\r\n{\r\nif( ! ( V_35 = F_17 ( V_34 [ 1 ] , L_7 ) ) )\r\n{\r\nprintf ( L_8 , F_18 ( V_41 ) ) ;\r\nreturn ( 1 ) ;\r\n}\r\nF_1 ( & V_1 ) ;\r\nwhile( ( V_27 = fread ( V_30 , 1 , sizeof( V_30 ) , V_35 ) ) > 0 )\r\n{\r\nF_9 ( & V_1 , V_30 , V_27 ) ;\r\n}\r\nF_10 ( & V_1 , V_38 ) ;\r\nfor( V_36 = 0 ; V_36 < 20 ; V_36 ++ )\r\n{\r\nprintf ( L_3 , V_38 [ V_36 ] ) ;\r\n}\r\nprintf ( L_9 , V_34 [ 1 ] ) ;\r\n}\r\nreturn ( 0 ) ;\r\n}
