{
  "module_name": "imx8ulp-clock.h",
  "hash_id": "28f59646091aee00d1578ee86e5aaac800f2e491e1697156b3866a3c2517fcf4",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/imx8ulp-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_IMX8ULP_H\n#define __DT_BINDINGS_CLOCK_IMX8ULP_H\n\n#define IMX8ULP_CLK_DUMMY\t\t\t0\n\n \n#define IMX8ULP_CLK_SPLL2\t\t\t5\n#define IMX8ULP_CLK_SPLL3\t\t\t6\n#define IMX8ULP_CLK_A35_SEL\t\t\t7\n#define IMX8ULP_CLK_A35_DIV\t\t\t8\n#define IMX8ULP_CLK_SPLL2_PRE_SEL\t\t9\n#define IMX8ULP_CLK_SPLL3_PRE_SEL\t\t10\n#define IMX8ULP_CLK_SPLL3_PFD0\t\t\t11\n#define IMX8ULP_CLK_SPLL3_PFD1\t\t\t12\n#define IMX8ULP_CLK_SPLL3_PFD2\t\t\t13\n#define IMX8ULP_CLK_SPLL3_PFD3\t\t\t14\n#define IMX8ULP_CLK_SPLL3_PFD0_DIV1\t\t15\n#define IMX8ULP_CLK_SPLL3_PFD0_DIV2\t\t16\n#define IMX8ULP_CLK_SPLL3_PFD1_DIV1\t\t17\n#define IMX8ULP_CLK_SPLL3_PFD1_DIV2\t\t18\n#define IMX8ULP_CLK_SPLL3_PFD2_DIV1\t\t19\n#define IMX8ULP_CLK_SPLL3_PFD2_DIV2\t\t20\n#define IMX8ULP_CLK_SPLL3_PFD3_DIV1\t\t21\n#define IMX8ULP_CLK_SPLL3_PFD3_DIV2\t\t22\n#define IMX8ULP_CLK_NIC_SEL\t\t\t23\n#define IMX8ULP_CLK_NIC_AD_DIVPLAT\t\t24\n#define IMX8ULP_CLK_NIC_PER_DIVPLAT\t\t25\n#define IMX8ULP_CLK_XBAR_SEL\t\t\t26\n#define IMX8ULP_CLK_XBAR_AD_DIVPLAT\t\t27\n#define IMX8ULP_CLK_XBAR_DIVBUS\t\t\t28\n#define IMX8ULP_CLK_XBAR_AD_SLOW\t\t29\n#define IMX8ULP_CLK_SOSC_DIV1\t\t\t30\n#define IMX8ULP_CLK_SOSC_DIV2\t\t\t31\n#define IMX8ULP_CLK_SOSC_DIV3\t\t\t32\n#define IMX8ULP_CLK_FROSC_DIV1\t\t\t33\n#define IMX8ULP_CLK_FROSC_DIV2\t\t\t34\n#define IMX8ULP_CLK_FROSC_DIV3\t\t\t35\n#define IMX8ULP_CLK_SPLL3_VCODIV\t\t36\n#define IMX8ULP_CLK_SPLL3_PFD0_DIV1_GATE\t37\n#define IMX8ULP_CLK_SPLL3_PFD0_DIV2_GATE\t38\n#define IMX8ULP_CLK_SPLL3_PFD1_DIV1_GATE\t39\n#define IMX8ULP_CLK_SPLL3_PFD1_DIV2_GATE\t40\n#define IMX8ULP_CLK_SPLL3_PFD2_DIV1_GATE\t41\n#define IMX8ULP_CLK_SPLL3_PFD2_DIV2_GATE\t42\n#define IMX8ULP_CLK_SPLL3_PFD3_DIV1_GATE\t43\n#define IMX8ULP_CLK_SPLL3_PFD3_DIV2_GATE\t44\n#define IMX8ULP_CLK_SOSC_DIV1_GATE\t\t45\n#define IMX8ULP_CLK_SOSC_DIV2_GATE\t\t46\n#define IMX8ULP_CLK_SOSC_DIV3_GATE\t\t47\n#define IMX8ULP_CLK_FROSC_DIV1_GATE\t\t48\n#define IMX8ULP_CLK_FROSC_DIV2_GATE\t\t49\n#define IMX8ULP_CLK_FROSC_DIV3_GATE\t\t50\n#define IMX8ULP_CLK_SAI4_SEL\t\t\t51\n#define IMX8ULP_CLK_SAI5_SEL\t\t\t52\n#define IMX8ULP_CLK_AUD_CLK1\t\t\t53\n#define IMX8ULP_CLK_ARM\t\t\t\t54\n#define IMX8ULP_CLK_ENET_TS_SEL\t\t\t55\n\n#define IMX8ULP_CLK_CGC1_END\t\t\t56\n\n \n#define IMX8ULP_CLK_PLL4_PRE_SEL\t0\n#define IMX8ULP_CLK_PLL4\t\t1\n#define IMX8ULP_CLK_PLL4_VCODIV\t\t2\n#define IMX8ULP_CLK_DDR_SEL\t\t3\n#define IMX8ULP_CLK_DDR_DIV\t\t4\n#define IMX8ULP_CLK_LPAV_AXI_SEL\t5\n#define IMX8ULP_CLK_LPAV_AXI_DIV\t6\n#define IMX8ULP_CLK_LPAV_AHB_DIV\t7\n#define IMX8ULP_CLK_LPAV_BUS_DIV\t8\n#define IMX8ULP_CLK_PLL4_PFD0\t\t9\n#define IMX8ULP_CLK_PLL4_PFD1\t\t10\n#define IMX8ULP_CLK_PLL4_PFD2\t\t11\n#define IMX8ULP_CLK_PLL4_PFD3\t\t12\n#define IMX8ULP_CLK_PLL4_PFD0_DIV1_GATE\t13\n#define IMX8ULP_CLK_PLL4_PFD0_DIV2_GATE\t14\n#define IMX8ULP_CLK_PLL4_PFD1_DIV1_GATE\t15\n#define IMX8ULP_CLK_PLL4_PFD1_DIV2_GATE\t16\n#define IMX8ULP_CLK_PLL4_PFD2_DIV1_GATE\t17\n#define IMX8ULP_CLK_PLL4_PFD2_DIV2_GATE\t18\n#define IMX8ULP_CLK_PLL4_PFD3_DIV1_GATE\t19\n#define IMX8ULP_CLK_PLL4_PFD3_DIV2_GATE\t20\n#define IMX8ULP_CLK_PLL4_PFD0_DIV1\t21\n#define IMX8ULP_CLK_PLL4_PFD0_DIV2\t22\n#define IMX8ULP_CLK_PLL4_PFD1_DIV1\t23\n#define IMX8ULP_CLK_PLL4_PFD1_DIV2\t24\n#define IMX8ULP_CLK_PLL4_PFD2_DIV1\t25\n#define IMX8ULP_CLK_PLL4_PFD2_DIV2\t26\n#define IMX8ULP_CLK_PLL4_PFD3_DIV1\t27\n#define IMX8ULP_CLK_PLL4_PFD3_DIV2\t28\n#define IMX8ULP_CLK_CGC2_SOSC_DIV1_GATE\t29\n#define IMX8ULP_CLK_CGC2_SOSC_DIV2_GATE\t30\n#define IMX8ULP_CLK_CGC2_SOSC_DIV3_GATE\t31\n#define IMX8ULP_CLK_CGC2_SOSC_DIV1\t32\n#define IMX8ULP_CLK_CGC2_SOSC_DIV2\t33\n#define IMX8ULP_CLK_CGC2_SOSC_DIV3\t34\n#define IMX8ULP_CLK_CGC2_FROSC_DIV1_GATE\t35\n#define IMX8ULP_CLK_CGC2_FROSC_DIV2_GATE\t36\n#define IMX8ULP_CLK_CGC2_FROSC_DIV3_GATE\t37\n#define IMX8ULP_CLK_CGC2_FROSC_DIV1\t38\n#define IMX8ULP_CLK_CGC2_FROSC_DIV2\t39\n#define IMX8ULP_CLK_CGC2_FROSC_DIV3\t40\n#define IMX8ULP_CLK_AUD_CLK2\t\t41\n#define IMX8ULP_CLK_SAI6_SEL\t\t42\n#define IMX8ULP_CLK_SAI7_SEL\t\t43\n#define IMX8ULP_CLK_SPDIF_SEL\t\t44\n#define IMX8ULP_CLK_HIFI_SEL\t\t45\n#define IMX8ULP_CLK_HIFI_DIVCORE\t46\n#define IMX8ULP_CLK_HIFI_DIVPLAT\t47\n#define IMX8ULP_CLK_DSI_PHY_REF\t\t48\n\n#define IMX8ULP_CLK_CGC2_END\t\t49\n\n \n#define IMX8ULP_CLK_WDOG3\t\t0\n#define IMX8ULP_CLK_WDOG4\t\t1\n#define IMX8ULP_CLK_LPIT1\t\t2\n#define IMX8ULP_CLK_TPM4\t\t3\n#define IMX8ULP_CLK_TPM5\t\t4\n#define IMX8ULP_CLK_FLEXIO1\t\t5\n#define IMX8ULP_CLK_I3C2\t\t6\n#define IMX8ULP_CLK_LPI2C4\t\t7\n#define IMX8ULP_CLK_LPI2C5\t\t8\n#define IMX8ULP_CLK_LPUART4\t\t9\n#define IMX8ULP_CLK_LPUART5\t\t10\n#define IMX8ULP_CLK_LPSPI4\t\t11\n#define IMX8ULP_CLK_LPSPI5\t\t12\n#define IMX8ULP_CLK_DMA1_MP\t\t13\n#define IMX8ULP_CLK_DMA1_CH0\t\t14\n#define IMX8ULP_CLK_DMA1_CH1\t\t15\n#define IMX8ULP_CLK_DMA1_CH2\t\t16\n#define IMX8ULP_CLK_DMA1_CH3\t\t17\n#define IMX8ULP_CLK_DMA1_CH4\t\t18\n#define IMX8ULP_CLK_DMA1_CH5\t\t19\n#define IMX8ULP_CLK_DMA1_CH6\t\t20\n#define IMX8ULP_CLK_DMA1_CH7\t\t21\n#define IMX8ULP_CLK_DMA1_CH8\t\t22\n#define IMX8ULP_CLK_DMA1_CH9\t\t23\n#define IMX8ULP_CLK_DMA1_CH10\t\t24\n#define IMX8ULP_CLK_DMA1_CH11\t\t25\n#define IMX8ULP_CLK_DMA1_CH12\t\t26\n#define IMX8ULP_CLK_DMA1_CH13\t\t27\n#define IMX8ULP_CLK_DMA1_CH14\t\t28\n#define IMX8ULP_CLK_DMA1_CH15\t\t29\n#define IMX8ULP_CLK_DMA1_CH16\t\t30\n#define IMX8ULP_CLK_DMA1_CH17\t\t31\n#define IMX8ULP_CLK_DMA1_CH18\t\t32\n#define IMX8ULP_CLK_DMA1_CH19\t\t33\n#define IMX8ULP_CLK_DMA1_CH20\t\t34\n#define IMX8ULP_CLK_DMA1_CH21\t\t35\n#define IMX8ULP_CLK_DMA1_CH22\t\t36\n#define IMX8ULP_CLK_DMA1_CH23\t\t37\n#define IMX8ULP_CLK_DMA1_CH24\t\t38\n#define IMX8ULP_CLK_DMA1_CH25\t\t39\n#define IMX8ULP_CLK_DMA1_CH26\t\t40\n#define IMX8ULP_CLK_DMA1_CH27\t\t41\n#define IMX8ULP_CLK_DMA1_CH28\t\t42\n#define IMX8ULP_CLK_DMA1_CH29\t\t43\n#define IMX8ULP_CLK_DMA1_CH30\t\t44\n#define IMX8ULP_CLK_DMA1_CH31\t\t45\n#define IMX8ULP_CLK_MU3_A\t\t46\n#define IMX8ULP_CLK_MU0_B\t\t47\n\n#define IMX8ULP_CLK_PCC3_END\t\t48\n\n \n#define IMX8ULP_CLK_FLEXSPI2\t\t0\n#define IMX8ULP_CLK_TPM6\t\t1\n#define IMX8ULP_CLK_TPM7\t\t2\n#define IMX8ULP_CLK_LPI2C6\t\t3\n#define IMX8ULP_CLK_LPI2C7\t\t4\n#define IMX8ULP_CLK_LPUART6\t\t5\n#define IMX8ULP_CLK_LPUART7\t\t6\n#define IMX8ULP_CLK_SAI4\t\t7\n#define IMX8ULP_CLK_SAI5\t\t8\n#define IMX8ULP_CLK_PCTLE\t\t9\n#define IMX8ULP_CLK_PCTLF\t\t10\n#define IMX8ULP_CLK_USDHC0\t\t11\n#define IMX8ULP_CLK_USDHC1\t\t12\n#define IMX8ULP_CLK_USDHC2\t\t13\n#define IMX8ULP_CLK_USB0\t\t14\n#define IMX8ULP_CLK_USB0_PHY\t\t15\n#define IMX8ULP_CLK_USB1\t\t16\n#define IMX8ULP_CLK_USB1_PHY\t\t17\n#define IMX8ULP_CLK_USB_XBAR\t\t18\n#define IMX8ULP_CLK_ENET\t\t19\n#define IMX8ULP_CLK_SFA1\t\t20\n#define IMX8ULP_CLK_RGPIOE\t\t21\n#define IMX8ULP_CLK_RGPIOF\t\t22\n\n#define IMX8ULP_CLK_PCC4_END\t\t23\n\n \n#define IMX8ULP_CLK_TPM8\t\t0\n#define IMX8ULP_CLK_SAI6\t\t1\n#define IMX8ULP_CLK_SAI7\t\t2\n#define IMX8ULP_CLK_SPDIF\t\t3\n#define IMX8ULP_CLK_ISI\t\t\t4\n#define IMX8ULP_CLK_CSI_REGS\t\t5\n#define IMX8ULP_CLK_PCTLD\t\t6\n#define IMX8ULP_CLK_CSI\t\t\t7\n#define IMX8ULP_CLK_DSI\t\t\t8\n#define IMX8ULP_CLK_WDOG5\t\t9\n#define IMX8ULP_CLK_EPDC\t\t10\n#define IMX8ULP_CLK_PXP\t\t\t11\n#define IMX8ULP_CLK_SFA2\t\t12\n#define IMX8ULP_CLK_GPU2D\t\t13\n#define IMX8ULP_CLK_GPU3D\t\t14\n#define IMX8ULP_CLK_DC_NANO\t\t15\n#define IMX8ULP_CLK_CSI_CLK_UI\t\t16\n#define IMX8ULP_CLK_CSI_CLK_ESC\t\t17\n#define IMX8ULP_CLK_RGPIOD\t\t18\n#define IMX8ULP_CLK_DMA2_MP\t\t19\n#define IMX8ULP_CLK_DMA2_CH0\t\t20\n#define IMX8ULP_CLK_DMA2_CH1\t\t21\n#define IMX8ULP_CLK_DMA2_CH2\t\t22\n#define IMX8ULP_CLK_DMA2_CH3\t\t23\n#define IMX8ULP_CLK_DMA2_CH4\t\t24\n#define IMX8ULP_CLK_DMA2_CH5\t\t25\n#define IMX8ULP_CLK_DMA2_CH6\t\t26\n#define IMX8ULP_CLK_DMA2_CH7\t\t27\n#define IMX8ULP_CLK_DMA2_CH8\t\t28\n#define IMX8ULP_CLK_DMA2_CH9\t\t29\n#define IMX8ULP_CLK_DMA2_CH10\t\t30\n#define IMX8ULP_CLK_DMA2_CH11\t\t31\n#define IMX8ULP_CLK_DMA2_CH12\t\t32\n#define IMX8ULP_CLK_DMA2_CH13\t\t33\n#define IMX8ULP_CLK_DMA2_CH14\t\t34\n#define IMX8ULP_CLK_DMA2_CH15\t\t35\n#define IMX8ULP_CLK_DMA2_CH16\t\t36\n#define IMX8ULP_CLK_DMA2_CH17\t\t37\n#define IMX8ULP_CLK_DMA2_CH18\t\t38\n#define IMX8ULP_CLK_DMA2_CH19\t\t39\n#define IMX8ULP_CLK_DMA2_CH20\t\t40\n#define IMX8ULP_CLK_DMA2_CH21\t\t41\n#define IMX8ULP_CLK_DMA2_CH22\t\t42\n#define IMX8ULP_CLK_DMA2_CH23\t\t43\n#define IMX8ULP_CLK_DMA2_CH24\t\t44\n#define IMX8ULP_CLK_DMA2_CH25\t\t45\n#define IMX8ULP_CLK_DMA2_CH26\t\t46\n#define IMX8ULP_CLK_DMA2_CH27\t\t47\n#define IMX8ULP_CLK_DMA2_CH28\t\t48\n#define IMX8ULP_CLK_DMA2_CH29\t\t49\n#define IMX8ULP_CLK_DMA2_CH30\t\t50\n#define IMX8ULP_CLK_DMA2_CH31\t\t51\n#define IMX8ULP_CLK_MU2_B\t\t52\n#define IMX8ULP_CLK_MU3_B\t\t53\n#define IMX8ULP_CLK_AVD_SIM\t\t54\n#define IMX8ULP_CLK_DSI_TX_ESC\t\t55\n\n#define IMX8ULP_CLK_PCC5_END\t\t56\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}