<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.5"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ADAS Graduation Project: ADC_MemoryMapType Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">ADAS Graduation Project
   </div>
   <div id="projectbrief">ADAS Graduation Project</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.5 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('struct_a_d_c___memory_map_type.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">ADC_MemoryMapType Struct Reference</div></div>
</div><!--header-->
<div class="contents">

<p>ADC declaration structure for its registers.  
 <a href="struct_a_d_c___memory_map_type.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="_a_d_c__private_8h_source.html">COTS/MCAL/ADC/ADC_private.h</a>&quot;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:aa0ed76d319137a2ba0cff447f494a52a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#aa0ed76d319137a2ba0cff447f494a52a">SR</a></td></tr>
<tr class="memdesc:aa0ed76d319137a2ba0cff447f494a52a"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock control register  <a href="struct_a_d_c___memory_map_type.html#aa0ed76d319137a2ba0cff447f494a52a">More...</a><br /></td></tr>
<tr class="separator:aa0ed76d319137a2ba0cff447f494a52a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b84b4cd1a6d420c4172ebe1a9f29ba9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#a1b84b4cd1a6d420c4172ebe1a9f29ba9">CR1</a></td></tr>
<tr class="memdesc:a1b84b4cd1a6d420c4172ebe1a9f29ba9"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL configuration register.  <a href="struct_a_d_c___memory_map_type.html#a1b84b4cd1a6d420c4172ebe1a9f29ba9">More...</a><br /></td></tr>
<tr class="separator:a1b84b4cd1a6d420c4172ebe1a9f29ba9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ca394c394fd2c5fe2b8e5dd6aadb36e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#a5ca394c394fd2c5fe2b8e5dd6aadb36e">CR2</a></td></tr>
<tr class="memdesc:a5ca394c394fd2c5fe2b8e5dd6aadb36e"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock configuration register  <a href="struct_a_d_c___memory_map_type.html#a5ca394c394fd2c5fe2b8e5dd6aadb36e">More...</a><br /></td></tr>
<tr class="separator:a5ca394c394fd2c5fe2b8e5dd6aadb36e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0190e58b7458dde05014ef48d71e5da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#ad0190e58b7458dde05014ef48d71e5da">SMPR1</a></td></tr>
<tr class="memdesc:ad0190e58b7458dde05014ef48d71e5da"><td class="mdescLeft">&#160;</td><td class="mdescRight">clock interrupt register  <a href="struct_a_d_c___memory_map_type.html#ad0190e58b7458dde05014ef48d71e5da">More...</a><br /></td></tr>
<tr class="separator:ad0190e58b7458dde05014ef48d71e5da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c9973cb992288446638c816fbd0e56e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#a8c9973cb992288446638c816fbd0e56e">SMPR2</a></td></tr>
<tr class="memdesc:a8c9973cb992288446638c816fbd0e56e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1 peripheral reset register.  <a href="struct_a_d_c___memory_map_type.html#a8c9973cb992288446638c816fbd0e56e">More...</a><br /></td></tr>
<tr class="separator:a8c9973cb992288446638c816fbd0e56e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ee28d29c9f9b2bfeef5f6f5ab2faa38"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#a3ee28d29c9f9b2bfeef5f6f5ab2faa38">JOFR1</a></td></tr>
<tr class="memdesc:a3ee28d29c9f9b2bfeef5f6f5ab2faa38"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB2 peripheral reset register.  <a href="struct_a_d_c___memory_map_type.html#a3ee28d29c9f9b2bfeef5f6f5ab2faa38">More...</a><br /></td></tr>
<tr class="separator:a3ee28d29c9f9b2bfeef5f6f5ab2faa38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f8f9f5199e4ad3484bed35179a29b65"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#a5f8f9f5199e4ad3484bed35179a29b65">JOFR2</a></td></tr>
<tr class="memdesc:a5f8f9f5199e4ad3484bed35179a29b65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_a_d_c___memory_map_type.html#a5f8f9f5199e4ad3484bed35179a29b65">More...</a><br /></td></tr>
<tr class="separator:a5f8f9f5199e4ad3484bed35179a29b65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad49c8d8557d432ca608a6d6a2bd35b46"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#ad49c8d8557d432ca608a6d6a2bd35b46">JOFR3</a></td></tr>
<tr class="memdesc:ad49c8d8557d432ca608a6d6a2bd35b46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_a_d_c___memory_map_type.html#ad49c8d8557d432ca608a6d6a2bd35b46">More...</a><br /></td></tr>
<tr class="separator:ad49c8d8557d432ca608a6d6a2bd35b46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af378188c941daf9993f90047a2f95bb5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#af378188c941daf9993f90047a2f95bb5">JOFR4</a></td></tr>
<tr class="memdesc:af378188c941daf9993f90047a2f95bb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 peripheral reset register.  <a href="struct_a_d_c___memory_map_type.html#af378188c941daf9993f90047a2f95bb5">More...</a><br /></td></tr>
<tr class="separator:af378188c941daf9993f90047a2f95bb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f9e70fa210c4db1754a766d6d8c622c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#a4f9e70fa210c4db1754a766d6d8c622c">HTR</a></td></tr>
<tr class="memdesc:a4f9e70fa210c4db1754a766d6d8c622c"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 peripheral reset register.  <a href="struct_a_d_c___memory_map_type.html#a4f9e70fa210c4db1754a766d6d8c622c">More...</a><br /></td></tr>
<tr class="separator:a4f9e70fa210c4db1754a766d6d8c622c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10cf88431f2d62372355b6a0cdb55a0c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#a10cf88431f2d62372355b6a0cdb55a0c">LTR</a></td></tr>
<tr class="memdesc:a10cf88431f2d62372355b6a0cdb55a0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_a_d_c___memory_map_type.html#a10cf88431f2d62372355b6a0cdb55a0c">More...</a><br /></td></tr>
<tr class="separator:a10cf88431f2d62372355b6a0cdb55a0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5af84f43ce810fb710149d7f6e420d7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#af5af84f43ce810fb710149d7f6e420d7">SQR1</a></td></tr>
<tr class="memdesc:af5af84f43ce810fb710149d7f6e420d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_a_d_c___memory_map_type.html#af5af84f43ce810fb710149d7f6e420d7">More...</a><br /></td></tr>
<tr class="separator:af5af84f43ce810fb710149d7f6e420d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9335f953f8007d30d89ca4510a8b32c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#a9335f953f8007d30d89ca4510a8b32c5">SQR2</a></td></tr>
<tr class="memdesc:a9335f953f8007d30d89ca4510a8b32c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1 peripheral clock enable register.  <a href="struct_a_d_c___memory_map_type.html#a9335f953f8007d30d89ca4510a8b32c5">More...</a><br /></td></tr>
<tr class="separator:a9335f953f8007d30d89ca4510a8b32c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff62457d156d32fc995f0623d2ba713e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#aff62457d156d32fc995f0623d2ba713e">SQR3</a></td></tr>
<tr class="memdesc:aff62457d156d32fc995f0623d2ba713e"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB2 peripheral clock enable register.  <a href="struct_a_d_c___memory_map_type.html#aff62457d156d32fc995f0623d2ba713e">More...</a><br /></td></tr>
<tr class="separator:aff62457d156d32fc995f0623d2ba713e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78752ddeafb81062503ef49c1421be1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#a78752ddeafb81062503ef49c1421be1f">JSQR</a></td></tr>
<tr class="memdesc:a78752ddeafb81062503ef49c1421be1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_a_d_c___memory_map_type.html#a78752ddeafb81062503ef49c1421be1f">More...</a><br /></td></tr>
<tr class="separator:a78752ddeafb81062503ef49c1421be1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0223e3aa60db3e24c1319db867ec5d7b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#a0223e3aa60db3e24c1319db867ec5d7b">JDR1</a></td></tr>
<tr class="memdesc:a0223e3aa60db3e24c1319db867ec5d7b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_a_d_c___memory_map_type.html#a0223e3aa60db3e24c1319db867ec5d7b">More...</a><br /></td></tr>
<tr class="separator:a0223e3aa60db3e24c1319db867ec5d7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76516bde404049dace0245548cc66fa7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#a76516bde404049dace0245548cc66fa7">JDR2</a></td></tr>
<tr class="memdesc:a76516bde404049dace0245548cc66fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB1 peripheral clock enable register.  <a href="struct_a_d_c___memory_map_type.html#a76516bde404049dace0245548cc66fa7">More...</a><br /></td></tr>
<tr class="separator:a76516bde404049dace0245548cc66fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa23070953ff5d87edda4870d4bb0ca41"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#aa23070953ff5d87edda4870d4bb0ca41">JDR3</a></td></tr>
<tr class="memdesc:aa23070953ff5d87edda4870d4bb0ca41"><td class="mdescLeft">&#160;</td><td class="mdescRight">APB2 peripheral clock enable register.  <a href="struct_a_d_c___memory_map_type.html#aa23070953ff5d87edda4870d4bb0ca41">More...</a><br /></td></tr>
<tr class="separator:aa23070953ff5d87edda4870d4bb0ca41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e001acb77afed55b3d3239387baa575"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#a5e001acb77afed55b3d3239387baa575">JDR4</a></td></tr>
<tr class="memdesc:a5e001acb77afed55b3d3239387baa575"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_a_d_c___memory_map_type.html#a5e001acb77afed55b3d3239387baa575">More...</a><br /></td></tr>
<tr class="separator:a5e001acb77afed55b3d3239387baa575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcbd82166451364e69be1e7e1f514bd9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#abcbd82166451364e69be1e7e1f514bd9">DR</a></td></tr>
<tr class="memdesc:abcbd82166451364e69be1e7e1f514bd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reserved register.  <a href="struct_a_d_c___memory_map_type.html#abcbd82166451364e69be1e7e1f514bd9">More...</a><br /></td></tr>
<tr class="separator:abcbd82166451364e69be1e7e1f514bd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa190f03a375e5642a2a75c5fe4122268"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_a_d_c___memory_map_type.html#aa190f03a375e5642a2a75c5fe4122268">CCR</a></td></tr>
<tr class="memdesc:aa190f03a375e5642a2a75c5fe4122268"><td class="mdescLeft">&#160;</td><td class="mdescRight">AHB1 peripheral clock enable in low power mode register.  <a href="struct_a_d_c___memory_map_type.html#aa190f03a375e5642a2a75c5fe4122268">More...</a><br /></td></tr>
<tr class="separator:aa190f03a375e5642a2a75c5fe4122268"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p >ADC declaration structure for its registers. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00020">20</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aa0ed76d319137a2ba0cff447f494a52a" name="aa0ed76d319137a2ba0cff447f494a52a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0ed76d319137a2ba0cff447f494a52a">&#9670;&#160;</a></span>SR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> SR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock control register </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00026">26</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="a1b84b4cd1a6d420c4172ebe1a9f29ba9" name="a1b84b4cd1a6d420c4172ebe1a9f29ba9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b84b4cd1a6d420c4172ebe1a9f29ba9">&#9670;&#160;</a></span>CR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> CR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL configuration register. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00031">31</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="a5ca394c394fd2c5fe2b8e5dd6aadb36e" name="a5ca394c394fd2c5fe2b8e5dd6aadb36e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ca394c394fd2c5fe2b8e5dd6aadb36e">&#9670;&#160;</a></span>CR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> CR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock configuration register </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00036">36</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="ad0190e58b7458dde05014ef48d71e5da" name="ad0190e58b7458dde05014ef48d71e5da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0190e58b7458dde05014ef48d71e5da">&#9670;&#160;</a></span>SMPR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> SMPR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clock interrupt register </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00041">41</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="a8c9973cb992288446638c816fbd0e56e" name="a8c9973cb992288446638c816fbd0e56e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c9973cb992288446638c816fbd0e56e">&#9670;&#160;</a></span>SMPR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> SMPR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB1 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00046">46</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="a3ee28d29c9f9b2bfeef5f6f5ab2faa38" name="a3ee28d29c9f9b2bfeef5f6f5ab2faa38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ee28d29c9f9b2bfeef5f6f5ab2faa38">&#9670;&#160;</a></span>JOFR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> JOFR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB2 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00051">51</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="a5f8f9f5199e4ad3484bed35179a29b65" name="a5f8f9f5199e4ad3484bed35179a29b65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f8f9f5199e4ad3484bed35179a29b65">&#9670;&#160;</a></span>JOFR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> JOFR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00056">56</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="ad49c8d8557d432ca608a6d6a2bd35b46" name="ad49c8d8557d432ca608a6d6a2bd35b46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad49c8d8557d432ca608a6d6a2bd35b46">&#9670;&#160;</a></span>JOFR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> JOFR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00061">61</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="af378188c941daf9993f90047a2f95bb5" name="af378188c941daf9993f90047a2f95bb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af378188c941daf9993f90047a2f95bb5">&#9670;&#160;</a></span>JOFR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> JOFR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00066">66</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="a4f9e70fa210c4db1754a766d6d8c622c" name="a4f9e70fa210c4db1754a766d6d8c622c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4f9e70fa210c4db1754a766d6d8c622c">&#9670;&#160;</a></span>HTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> HTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2 peripheral reset register. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00071">71</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="a10cf88431f2d62372355b6a0cdb55a0c" name="a10cf88431f2d62372355b6a0cdb55a0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a10cf88431f2d62372355b6a0cdb55a0c">&#9670;&#160;</a></span>LTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> LTR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00076">76</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="af5af84f43ce810fb710149d7f6e420d7" name="af5af84f43ce810fb710149d7f6e420d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af5af84f43ce810fb710149d7f6e420d7">&#9670;&#160;</a></span>SQR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> SQR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00081">81</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="a9335f953f8007d30d89ca4510a8b32c5" name="a9335f953f8007d30d89ca4510a8b32c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9335f953f8007d30d89ca4510a8b32c5">&#9670;&#160;</a></span>SQR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> SQR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB1 peripheral clock enable register. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00086">86</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="aff62457d156d32fc995f0623d2ba713e" name="aff62457d156d32fc995f0623d2ba713e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff62457d156d32fc995f0623d2ba713e">&#9670;&#160;</a></span>SQR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> SQR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB2 peripheral clock enable register. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00091">91</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="a78752ddeafb81062503ef49c1421be1f" name="a78752ddeafb81062503ef49c1421be1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78752ddeafb81062503ef49c1421be1f">&#9670;&#160;</a></span>JSQR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> JSQR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00096">96</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="a0223e3aa60db3e24c1319db867ec5d7b" name="a0223e3aa60db3e24c1319db867ec5d7b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0223e3aa60db3e24c1319db867ec5d7b">&#9670;&#160;</a></span>JDR1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> JDR1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00101">101</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="a76516bde404049dace0245548cc66fa7" name="a76516bde404049dace0245548cc66fa7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76516bde404049dace0245548cc66fa7">&#9670;&#160;</a></span>JDR2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> JDR2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB1 peripheral clock enable register. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00106">106</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="aa23070953ff5d87edda4870d4bb0ca41" name="aa23070953ff5d87edda4870d4bb0ca41"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa23070953ff5d87edda4870d4bb0ca41">&#9670;&#160;</a></span>JDR3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> JDR3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>APB2 peripheral clock enable register. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00111">111</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="a5e001acb77afed55b3d3239387baa575" name="a5e001acb77afed55b3d3239387baa575"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5e001acb77afed55b3d3239387baa575">&#9670;&#160;</a></span>JDR4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> JDR4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00116">116</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="abcbd82166451364e69be1e7e1f514bd9" name="abcbd82166451364e69be1e7e1f514bd9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcbd82166451364e69be1e7e1f514bd9">&#9670;&#160;</a></span>DR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> DR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reserved register. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00121">121</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<a id="aa190f03a375e5642a2a75c5fe4122268" name="aa190f03a375e5642a2a75c5fe4122268"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa190f03a375e5642a2a75c5fe4122268">&#9670;&#160;</a></span>CCR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group__typedefs.html#gae9d3c0db71e8dcd5b0393d8b2608f071">u32_t</a> CCR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>AHB1 peripheral clock enable in low power mode register. </p>

<p class="definition">Definition at line <a class="el" href="_a_d_c__private_8h_source.html#l00126">126</a> of file <a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>COTS/MCAL/ADC/<a class="el" href="_a_d_c__private_8h_source.html">ADC_private.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_a_d_c___memory_map_type.html">ADC_MemoryMapType</a></li>
    <li class="footer">Generated on Sat Jan 21 2023 15:01:00 for ADAS Graduation Project by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.5 </li>
  </ul>
</div>
</body>
</html>
