
Projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036c8  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000006ec  08003858  08003858  00013858  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003f44  08003f44  00020090  2**0
                  CONTENTS
  4 .ARM          00000000  08003f44  08003f44  00020090  2**0
                  CONTENTS
  5 .preinit_array 00000000  08003f44  08003f44  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003f44  08003f44  00013f44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003f48  08003f48  00013f48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08003f4c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000154  20000090  08003fdc  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001e4  08003fdc  000201e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f161  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000026e2  00000000  00000000  0002f221  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000009f8  00000000  00000000  00031908  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000008a8  00000000  00000000  00032300  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00012324  00000000  00000000  00032ba8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c559  00000000  00000000  00044ecc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0005b27f  00000000  00000000  00051425  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000ac6a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003244  00000000  00000000  000ac6f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08003840 	.word	0x08003840

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	08003840 	.word	0x08003840

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <ADC_RegularChannelConfig>:
  *     @arg ADC_SampleTime_181Cycles5: Sample time equal to 181.5 cycles	
  *     @arg ADC_SampleTime_601Cycles5: Sample time equal to 601.5 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000280:	b480      	push	{r7}
 8000282:	b085      	sub	sp, #20
 8000284:	af00      	add	r7, sp, #0
 8000286:	6078      	str	r0, [r7, #4]
 8000288:	4608      	mov	r0, r1
 800028a:	4611      	mov	r1, r2
 800028c:	461a      	mov	r2, r3
 800028e:	4603      	mov	r3, r0
 8000290:	70fb      	strb	r3, [r7, #3]
 8000292:	460b      	mov	r3, r1
 8000294:	70bb      	strb	r3, [r7, #2]
 8000296:	4613      	mov	r3, r2
 8000298:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 800029a:	2300      	movs	r3, #0
 800029c:	60fb      	str	r3, [r7, #12]
 800029e:	2300      	movs	r3, #0
 80002a0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));

  /* Regular sequence configuration */
  /* For Rank 1 to 4 */
  if (Rank < 5)
 80002a2:	78bb      	ldrb	r3, [r7, #2]
 80002a4:	2b04      	cmp	r3, #4
 80002a6:	d821      	bhi.n	80002ec <ADC_RegularChannelConfig+0x6c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR1;
 80002a8:	687b      	ldr	r3, [r7, #4]
 80002aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002ac:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = 0x1F << (6 * (Rank ));
 80002ae:	78ba      	ldrb	r2, [r7, #2]
 80002b0:	4613      	mov	r3, r2
 80002b2:	005b      	lsls	r3, r3, #1
 80002b4:	4413      	add	r3, r2
 80002b6:	005b      	lsls	r3, r3, #1
 80002b8:	461a      	mov	r2, r3
 80002ba:	231f      	movs	r3, #31
 80002bc:	4093      	lsls	r3, r2
 80002be:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80002c0:	68bb      	ldr	r3, [r7, #8]
 80002c2:	43db      	mvns	r3, r3
 80002c4:	68fa      	ldr	r2, [r7, #12]
 80002c6:	4013      	ands	r3, r2
 80002c8:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank));
 80002ca:	78f9      	ldrb	r1, [r7, #3]
 80002cc:	78ba      	ldrb	r2, [r7, #2]
 80002ce:	4613      	mov	r3, r2
 80002d0:	005b      	lsls	r3, r3, #1
 80002d2:	4413      	add	r3, r2
 80002d4:	005b      	lsls	r3, r3, #1
 80002d6:	fa01 f303 	lsl.w	r3, r1, r3
 80002da:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80002dc:	68fa      	ldr	r2, [r7, #12]
 80002de:	68bb      	ldr	r3, [r7, #8]
 80002e0:	4313      	orrs	r3, r2
 80002e2:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	68fa      	ldr	r2, [r7, #12]
 80002e8:	631a      	str	r2, [r3, #48]	; 0x30
 80002ea:	e074      	b.n	80003d6 <ADC_RegularChannelConfig+0x156>
  }
  /* For Rank 5 to 9 */
  else if (Rank < 10)
 80002ec:	78bb      	ldrb	r3, [r7, #2]
 80002ee:	2b09      	cmp	r3, #9
 80002f0:	d823      	bhi.n	800033a <ADC_RegularChannelConfig+0xba>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR2;
 80002f2:	687b      	ldr	r3, [r7, #4]
 80002f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80002f6:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR2_SQ5 << (6 * (Rank - 5));
 80002f8:	78bb      	ldrb	r3, [r7, #2]
 80002fa:	1f5a      	subs	r2, r3, #5
 80002fc:	4613      	mov	r3, r2
 80002fe:	005b      	lsls	r3, r3, #1
 8000300:	4413      	add	r3, r2
 8000302:	005b      	lsls	r3, r3, #1
 8000304:	461a      	mov	r2, r3
 8000306:	231f      	movs	r3, #31
 8000308:	4093      	lsls	r3, r2
 800030a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800030c:	68bb      	ldr	r3, [r7, #8]
 800030e:	43db      	mvns	r3, r3
 8000310:	68fa      	ldr	r2, [r7, #12]
 8000312:	4013      	ands	r3, r2
 8000314:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 5));
 8000316:	78f9      	ldrb	r1, [r7, #3]
 8000318:	78bb      	ldrb	r3, [r7, #2]
 800031a:	1f5a      	subs	r2, r3, #5
 800031c:	4613      	mov	r3, r2
 800031e:	005b      	lsls	r3, r3, #1
 8000320:	4413      	add	r3, r2
 8000322:	005b      	lsls	r3, r3, #1
 8000324:	fa01 f303 	lsl.w	r3, r1, r3
 8000328:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800032a:	68fa      	ldr	r2, [r7, #12]
 800032c:	68bb      	ldr	r3, [r7, #8]
 800032e:	4313      	orrs	r3, r2
 8000330:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR2 = tmpreg1;
 8000332:	687b      	ldr	r3, [r7, #4]
 8000334:	68fa      	ldr	r2, [r7, #12]
 8000336:	635a      	str	r2, [r3, #52]	; 0x34
 8000338:	e04d      	b.n	80003d6 <ADC_RegularChannelConfig+0x156>
  }
  /* For Rank 10 to 14 */
  else if (Rank < 15)
 800033a:	78bb      	ldrb	r3, [r7, #2]
 800033c:	2b0e      	cmp	r3, #14
 800033e:	d825      	bhi.n	800038c <ADC_RegularChannelConfig+0x10c>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000344:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR3_SQ10 << (6 * (Rank - 10));
 8000346:	78bb      	ldrb	r3, [r7, #2]
 8000348:	f1a3 020a 	sub.w	r2, r3, #10
 800034c:	4613      	mov	r3, r2
 800034e:	005b      	lsls	r3, r3, #1
 8000350:	4413      	add	r3, r2
 8000352:	005b      	lsls	r3, r3, #1
 8000354:	461a      	mov	r2, r3
 8000356:	231f      	movs	r3, #31
 8000358:	4093      	lsls	r3, r2
 800035a:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 800035c:	68bb      	ldr	r3, [r7, #8]
 800035e:	43db      	mvns	r3, r3
 8000360:	68fa      	ldr	r2, [r7, #12]
 8000362:	4013      	ands	r3, r2
 8000364:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 10));
 8000366:	78f9      	ldrb	r1, [r7, #3]
 8000368:	78bb      	ldrb	r3, [r7, #2]
 800036a:	f1a3 020a 	sub.w	r2, r3, #10
 800036e:	4613      	mov	r3, r2
 8000370:	005b      	lsls	r3, r3, #1
 8000372:	4413      	add	r3, r2
 8000374:	005b      	lsls	r3, r3, #1
 8000376:	fa01 f303 	lsl.w	r3, r1, r3
 800037a:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 800037c:	68fa      	ldr	r2, [r7, #12]
 800037e:	68bb      	ldr	r3, [r7, #8]
 8000380:	4313      	orrs	r3, r2
 8000382:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000384:	687b      	ldr	r3, [r7, #4]
 8000386:	68fa      	ldr	r2, [r7, #12]
 8000388:	639a      	str	r2, [r3, #56]	; 0x38
 800038a:	e024      	b.n	80003d6 <ADC_RegularChannelConfig+0x156>
  }
  else 
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR4;
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000390:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SQR3_SQ15 << (6 * (Rank - 15));
 8000392:	78bb      	ldrb	r3, [r7, #2]
 8000394:	f1a3 020f 	sub.w	r2, r3, #15
 8000398:	4613      	mov	r3, r2
 800039a:	005b      	lsls	r3, r3, #1
 800039c:	4413      	add	r3, r2
 800039e:	005b      	lsls	r3, r3, #1
 80003a0:	461a      	mov	r2, r3
 80003a2:	231f      	movs	r3, #31
 80003a4:	4093      	lsls	r3, r2
 80003a6:	60bb      	str	r3, [r7, #8]
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 80003a8:	68bb      	ldr	r3, [r7, #8]
 80003aa:	43db      	mvns	r3, r3
 80003ac:	68fa      	ldr	r2, [r7, #12]
 80003ae:	4013      	ands	r3, r2
 80003b0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)(ADC_Channel) << (6 * (Rank - 15));
 80003b2:	78f9      	ldrb	r1, [r7, #3]
 80003b4:	78bb      	ldrb	r3, [r7, #2]
 80003b6:	f1a3 020f 	sub.w	r2, r3, #15
 80003ba:	4613      	mov	r3, r2
 80003bc:	005b      	lsls	r3, r3, #1
 80003be:	4413      	add	r3, r2
 80003c0:	005b      	lsls	r3, r3, #1
 80003c2:	fa01 f303 	lsl.w	r3, r1, r3
 80003c6:	60bb      	str	r3, [r7, #8]
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 80003c8:	68fa      	ldr	r2, [r7, #12]
 80003ca:	68bb      	ldr	r3, [r7, #8]
 80003cc:	4313      	orrs	r3, r2
 80003ce:	60fb      	str	r3, [r7, #12]
    /* Store the new register value */
    ADCx->SQR4 = tmpreg1;
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	68fa      	ldr	r2, [r7, #12]
 80003d4:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Channel sampling configuration */
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 80003d6:	78fb      	ldrb	r3, [r7, #3]
 80003d8:	2b09      	cmp	r3, #9
 80003da:	d923      	bls.n	8000424 <ADC_RegularChannelConfig+0x1a4>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 80003dc:	687b      	ldr	r3, [r7, #4]
 80003de:	699b      	ldr	r3, [r3, #24]
 80003e0:	60fb      	str	r3, [r7, #12]
    /* Calculate the mask to clear */
    tmpreg2 = ADC_SMPR2_SMP10 << (3 * (ADC_Channel - 10));
 80003e2:	78fb      	ldrb	r3, [r7, #3]
 80003e4:	f1a3 020a 	sub.w	r2, r3, #10
 80003e8:	4613      	mov	r3, r2
 80003ea:	005b      	lsls	r3, r3, #1
 80003ec:	4413      	add	r3, r2
 80003ee:	2207      	movs	r2, #7
 80003f0:	fa02 f303 	lsl.w	r3, r2, r3
 80003f4:	60bb      	str	r3, [r7, #8]
    /* Clear the old channel sample time */
	ADCx->SMPR2 &= ~tmpreg2;
 80003f6:	687b      	ldr	r3, [r7, #4]
 80003f8:	699a      	ldr	r2, [r3, #24]
 80003fa:	68bb      	ldr	r3, [r7, #8]
 80003fc:	43db      	mvns	r3, r3
 80003fe:	401a      	ands	r2, r3
 8000400:	687b      	ldr	r3, [r7, #4]
 8000402:	619a      	str	r2, [r3, #24]
    /* Calculate the mask to set */
	ADCx->SMPR2 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	6999      	ldr	r1, [r3, #24]
 8000408:	7878      	ldrb	r0, [r7, #1]
 800040a:	78fb      	ldrb	r3, [r7, #3]
 800040c:	f1a3 020a 	sub.w	r2, r3, #10
 8000410:	4613      	mov	r3, r2
 8000412:	005b      	lsls	r3, r3, #1
 8000414:	4413      	add	r3, r2
 8000416:	fa00 f303 	lsl.w	r3, r0, r3
 800041a:	ea41 0203 	orr.w	r2, r1, r3
 800041e:	687b      	ldr	r3, [r7, #4]
 8000420:	619a      	str	r2, [r3, #24]
    /* Clear the old channel sample time */
	ADCx->SMPR1 &= ~tmpreg2;
    /* Calculate the mask to set */
	ADCx->SMPR1 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel));
  }
}
 8000422:	e01f      	b.n	8000464 <ADC_RegularChannelConfig+0x1e4>
    tmpreg1 = ADCx->SMPR1;
 8000424:	687b      	ldr	r3, [r7, #4]
 8000426:	695b      	ldr	r3, [r3, #20]
 8000428:	60fb      	str	r3, [r7, #12]
    tmpreg2 = ADC_SMPR1_SMP1 << (3 * (ADC_Channel - 1));
 800042a:	78fb      	ldrb	r3, [r7, #3]
 800042c:	1e5a      	subs	r2, r3, #1
 800042e:	4613      	mov	r3, r2
 8000430:	005b      	lsls	r3, r3, #1
 8000432:	4413      	add	r3, r2
 8000434:	2238      	movs	r2, #56	; 0x38
 8000436:	fa02 f303 	lsl.w	r3, r2, r3
 800043a:	60bb      	str	r3, [r7, #8]
	ADCx->SMPR1 &= ~tmpreg2;
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	695a      	ldr	r2, [r3, #20]
 8000440:	68bb      	ldr	r3, [r7, #8]
 8000442:	43db      	mvns	r3, r3
 8000444:	401a      	ands	r2, r3
 8000446:	687b      	ldr	r3, [r7, #4]
 8000448:	615a      	str	r2, [r3, #20]
	ADCx->SMPR1 |= (uint32_t)ADC_SampleTime << (3 * (ADC_Channel));
 800044a:	687b      	ldr	r3, [r7, #4]
 800044c:	6959      	ldr	r1, [r3, #20]
 800044e:	7878      	ldrb	r0, [r7, #1]
 8000450:	78fa      	ldrb	r2, [r7, #3]
 8000452:	4613      	mov	r3, r2
 8000454:	005b      	lsls	r3, r3, #1
 8000456:	4413      	add	r3, r2
 8000458:	fa00 f303 	lsl.w	r3, r0, r3
 800045c:	ea41 0203 	orr.w	r2, r1, r3
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	615a      	str	r2, [r3, #20]
}
 8000464:	bf00      	nop
 8000466:	3714      	adds	r7, #20
 8000468:	46bd      	mov	sp, r7
 800046a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800046e:	4770      	bx	lr

08000470 <ADC_StartConversion>:
  * @brief  Enables or disables the selected ADC start conversion .
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval None
  */
void ADC_StartConversion(ADC_TypeDef* ADCx)
{
 8000470:	b480      	push	{r7}
 8000472:	b083      	sub	sp, #12
 8000474:	af00      	add	r7, sp, #0
 8000476:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));

  /* Set the ADSTART bit */
  ADCx->CR |= ADC_CR_ADSTART;
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	689b      	ldr	r3, [r3, #8]
 800047c:	f043 0204 	orr.w	r2, r3, #4
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	609a      	str	r2, [r3, #8]
}
 8000484:	bf00      	nop
 8000486:	370c      	adds	r7, #12
 8000488:	46bd      	mov	sp, r7
 800048a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800048e:	4770      	bx	lr

08000490 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2, 3 or 4 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8000490:	b480      	push	{r7}
 8000492:	b083      	sub	sp, #12
 8000494:	af00      	add	r7, sp, #0
 8000496:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800049c:	b29b      	uxth	r3, r3
}
 800049e:	4618      	mov	r0, r3
 80004a0:	370c      	adds	r7, #12
 80004a2:	46bd      	mov	sp, r7
 80004a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a8:	4770      	bx	lr

080004aa <ADC_GetFlagStatus>:
  *     @arg ADC_FLAG_AWD3: ADC Analog watchdog 3 flag 
  *     @arg ADC_FLAG_JQOVF: ADC Injected Context Queue Overflow flag 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint32_t ADC_FLAG)
{
 80004aa:	b480      	push	{r7}
 80004ac:	b085      	sub	sp, #20
 80004ae:	af00      	add	r7, sp, #0
 80004b0:	6078      	str	r0, [r7, #4]
 80004b2:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 80004b4:	2300      	movs	r3, #0
 80004b6:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->ISR & ADC_FLAG) != (uint32_t)RESET)
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	681a      	ldr	r2, [r3, #0]
 80004bc:	683b      	ldr	r3, [r7, #0]
 80004be:	4013      	ands	r3, r2
 80004c0:	2b00      	cmp	r3, #0
 80004c2:	d002      	beq.n	80004ca <ADC_GetFlagStatus+0x20>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 80004c4:	2301      	movs	r3, #1
 80004c6:	73fb      	strb	r3, [r7, #15]
 80004c8:	e001      	b.n	80004ce <ADC_GetFlagStatus+0x24>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 80004ca:	2300      	movs	r3, #0
 80004cc:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 80004ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80004d0:	4618      	mov	r0, r3
 80004d2:	3714      	adds	r7, #20
 80004d4:	46bd      	mov	sp, r7
 80004d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004da:	4770      	bx	lr

080004dc <RCC_GetClocksFreq>:
  *           configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80004dc:	b480      	push	{r7}
 80004de:	b08b      	sub	sp, #44	; 0x2c
 80004e0:	af00      	add	r7, sp, #0
 80004e2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, prediv1factor = 0, presc = 0, pllclk = 0;
 80004e4:	2300      	movs	r3, #0
 80004e6:	623b      	str	r3, [r7, #32]
 80004e8:	2300      	movs	r3, #0
 80004ea:	61fb      	str	r3, [r7, #28]
 80004ec:	2300      	movs	r3, #0
 80004ee:	61bb      	str	r3, [r7, #24]
 80004f0:	2300      	movs	r3, #0
 80004f2:	617b      	str	r3, [r7, #20]
 80004f4:	2300      	movs	r3, #0
 80004f6:	613b      	str	r3, [r7, #16]
 80004f8:	2300      	movs	r3, #0
 80004fa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t apb2presc = 0, ahbpresc = 0;
 80004fc:	2300      	movs	r3, #0
 80004fe:	60fb      	str	r3, [r7, #12]
 8000500:	2300      	movs	r3, #0
 8000502:	60bb      	str	r3, [r7, #8]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000504:	4b91      	ldr	r3, [pc, #580]	; (800074c <RCC_GetClocksFreq+0x270>)
 8000506:	685b      	ldr	r3, [r3, #4]
 8000508:	f003 030c 	and.w	r3, r3, #12
 800050c:	623b      	str	r3, [r7, #32]
  
  switch (tmp)
 800050e:	6a3b      	ldr	r3, [r7, #32]
 8000510:	2b08      	cmp	r3, #8
 8000512:	d011      	beq.n	8000538 <RCC_GetClocksFreq+0x5c>
 8000514:	6a3b      	ldr	r3, [r7, #32]
 8000516:	2b08      	cmp	r3, #8
 8000518:	d837      	bhi.n	800058a <RCC_GetClocksFreq+0xae>
 800051a:	6a3b      	ldr	r3, [r7, #32]
 800051c:	2b00      	cmp	r3, #0
 800051e:	d003      	beq.n	8000528 <RCC_GetClocksFreq+0x4c>
 8000520:	6a3b      	ldr	r3, [r7, #32]
 8000522:	2b04      	cmp	r3, #4
 8000524:	d004      	beq.n	8000530 <RCC_GetClocksFreq+0x54>
 8000526:	e030      	b.n	800058a <RCC_GetClocksFreq+0xae>
  {
    case 0x00:  /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	4a89      	ldr	r2, [pc, #548]	; (8000750 <RCC_GetClocksFreq+0x274>)
 800052c:	601a      	str	r2, [r3, #0]
      break;
 800052e:	e030      	b.n	8000592 <RCC_GetClocksFreq+0xb6>
    case 0x04:  /* HSE used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000530:	687b      	ldr	r3, [r7, #4]
 8000532:	4a87      	ldr	r2, [pc, #540]	; (8000750 <RCC_GetClocksFreq+0x274>)
 8000534:	601a      	str	r2, [r3, #0]
      break;
 8000536:	e02c      	b.n	8000592 <RCC_GetClocksFreq+0xb6>
    case 0x08:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMULL;
 8000538:	4b84      	ldr	r3, [pc, #528]	; (800074c <RCC_GetClocksFreq+0x270>)
 800053a:	685b      	ldr	r3, [r3, #4]
 800053c:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000540:	61fb      	str	r3, [r7, #28]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8000542:	4b82      	ldr	r3, [pc, #520]	; (800074c <RCC_GetClocksFreq+0x270>)
 8000544:	685b      	ldr	r3, [r3, #4]
 8000546:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800054a:	61bb      	str	r3, [r7, #24]
      pllmull = ( pllmull >> 18) + 2;
 800054c:	69fb      	ldr	r3, [r7, #28]
 800054e:	0c9b      	lsrs	r3, r3, #18
 8000550:	3302      	adds	r3, #2
 8000552:	61fb      	str	r3, [r7, #28]
      
      if (pllsource == 0x00)
 8000554:	69bb      	ldr	r3, [r7, #24]
 8000556:	2b00      	cmp	r3, #0
 8000558:	d105      	bne.n	8000566 <RCC_GetClocksFreq+0x8a>
      {
        /* HSI oscillator clock divided by 2 selected as PLL clock entry */
        pllclk = (HSI_VALUE >> 1) * pllmull;
 800055a:	69fb      	ldr	r3, [r7, #28]
 800055c:	4a7d      	ldr	r2, [pc, #500]	; (8000754 <RCC_GetClocksFreq+0x278>)
 800055e:	fb02 f303 	mul.w	r3, r2, r3
 8000562:	627b      	str	r3, [r7, #36]	; 0x24
 8000564:	e00d      	b.n	8000582 <RCC_GetClocksFreq+0xa6>
      }
      else
      {
        prediv1factor = (RCC->CFGR2 & RCC_CFGR2_PREDIV1) + 1;
 8000566:	4b79      	ldr	r3, [pc, #484]	; (800074c <RCC_GetClocksFreq+0x270>)
 8000568:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800056a:	f003 030f 	and.w	r3, r3, #15
 800056e:	3301      	adds	r3, #1
 8000570:	617b      	str	r3, [r7, #20]
        /* HSE oscillator clock selected as PREDIV1 clock entry */
        pllclk = (HSE_VALUE / prediv1factor) * pllmull; 
 8000572:	4a77      	ldr	r2, [pc, #476]	; (8000750 <RCC_GetClocksFreq+0x274>)
 8000574:	697b      	ldr	r3, [r7, #20]
 8000576:	fbb2 f2f3 	udiv	r2, r2, r3
 800057a:	69fb      	ldr	r3, [r7, #28]
 800057c:	fb02 f303 	mul.w	r3, r2, r3
 8000580:	627b      	str	r3, [r7, #36]	; 0x24
      }
      RCC_Clocks->SYSCLK_Frequency = pllclk;      
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000586:	601a      	str	r2, [r3, #0]
      break;
 8000588:	e003      	b.n	8000592 <RCC_GetClocksFreq+0xb6>
    default: /* HSI used as system clock */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800058a:	687b      	ldr	r3, [r7, #4]
 800058c:	4a70      	ldr	r2, [pc, #448]	; (8000750 <RCC_GetClocksFreq+0x274>)
 800058e:	601a      	str	r2, [r3, #0]
      break;
 8000590:	bf00      	nop
  }
    /* Compute HCLK, PCLK clocks frequencies -----------------------------------*/
  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 8000592:	4b6e      	ldr	r3, [pc, #440]	; (800074c <RCC_GetClocksFreq+0x270>)
 8000594:	685b      	ldr	r3, [r3, #4]
 8000596:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800059a:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 800059c:	6a3b      	ldr	r3, [r7, #32]
 800059e:	091b      	lsrs	r3, r3, #4
 80005a0:	623b      	str	r3, [r7, #32]
  ahbpresc = APBAHBPrescTable[tmp]; 
 80005a2:	4a6d      	ldr	r2, [pc, #436]	; (8000758 <RCC_GetClocksFreq+0x27c>)
 80005a4:	6a3b      	ldr	r3, [r7, #32]
 80005a6:	4413      	add	r3, r2
 80005a8:	781b      	ldrb	r3, [r3, #0]
 80005aa:	b2db      	uxtb	r3, r3
 80005ac:	60bb      	str	r3, [r7, #8]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> ahbpresc;
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	681a      	ldr	r2, [r3, #0]
 80005b2:	68bb      	ldr	r3, [r7, #8]
 80005b4:	40da      	lsrs	r2, r3
 80005b6:	687b      	ldr	r3, [r7, #4]
 80005b8:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80005ba:	4b64      	ldr	r3, [pc, #400]	; (800074c <RCC_GetClocksFreq+0x270>)
 80005bc:	685b      	ldr	r3, [r3, #4]
 80005be:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80005c2:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 8;
 80005c4:	6a3b      	ldr	r3, [r7, #32]
 80005c6:	0a1b      	lsrs	r3, r3, #8
 80005c8:	623b      	str	r3, [r7, #32]
  presc = APBAHBPrescTable[tmp];
 80005ca:	4a63      	ldr	r2, [pc, #396]	; (8000758 <RCC_GetClocksFreq+0x27c>)
 80005cc:	6a3b      	ldr	r3, [r7, #32]
 80005ce:	4413      	add	r3, r2
 80005d0:	781b      	ldrb	r3, [r3, #0]
 80005d2:	b2db      	uxtb	r3, r3
 80005d4:	613b      	str	r3, [r7, #16]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	685a      	ldr	r2, [r3, #4]
 80005da:	693b      	ldr	r3, [r7, #16]
 80005dc:	40da      	lsrs	r2, r3
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	609a      	str	r2, [r3, #8]
  
  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 80005e2:	4b5a      	ldr	r3, [pc, #360]	; (800074c <RCC_GetClocksFreq+0x270>)
 80005e4:	685b      	ldr	r3, [r3, #4]
 80005e6:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80005ea:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 11;
 80005ec:	6a3b      	ldr	r3, [r7, #32]
 80005ee:	0adb      	lsrs	r3, r3, #11
 80005f0:	623b      	str	r3, [r7, #32]
  apb2presc = APBAHBPrescTable[tmp];
 80005f2:	4a59      	ldr	r2, [pc, #356]	; (8000758 <RCC_GetClocksFreq+0x27c>)
 80005f4:	6a3b      	ldr	r3, [r7, #32]
 80005f6:	4413      	add	r3, r2
 80005f8:	781b      	ldrb	r3, [r3, #0]
 80005fa:	b2db      	uxtb	r3, r3
 80005fc:	60fb      	str	r3, [r7, #12]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> apb2presc;
 80005fe:	687b      	ldr	r3, [r7, #4]
 8000600:	685a      	ldr	r2, [r3, #4]
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	40da      	lsrs	r2, r3
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	60da      	str	r2, [r3, #12]
  
  /* Get ADC12CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE12;
 800060a:	4b50      	ldr	r3, [pc, #320]	; (800074c <RCC_GetClocksFreq+0x270>)
 800060c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800060e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8000612:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 4;
 8000614:	6a3b      	ldr	r3, [r7, #32]
 8000616:	091b      	lsrs	r3, r3, #4
 8000618:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 800061a:	4a50      	ldr	r2, [pc, #320]	; (800075c <RCC_GetClocksFreq+0x280>)
 800061c:	6a3b      	ldr	r3, [r7, #32]
 800061e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000622:	b29b      	uxth	r3, r3
 8000624:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8000626:	693b      	ldr	r3, [r7, #16]
 8000628:	f003 0310 	and.w	r3, r3, #16
 800062c:	2b00      	cmp	r3, #0
 800062e:	d006      	beq.n	800063e <RCC_GetClocksFreq+0x162>
  {
     /* ADC12CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC12CLK_Frequency = pllclk / presc;
 8000630:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000632:	693b      	ldr	r3, [r7, #16]
 8000634:	fbb2 f2f3 	udiv	r2, r2, r3
 8000638:	687b      	ldr	r3, [r7, #4]
 800063a:	611a      	str	r2, [r3, #16]
 800063c:	e003      	b.n	8000646 <RCC_GetClocksFreq+0x16a>
  }
  else
  {
   /* ADC12CLK clock frequency is AHB clock */
     RCC_Clocks->ADC12CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800063e:	687b      	ldr	r3, [r7, #4]
 8000640:	681a      	ldr	r2, [r3, #0]
 8000642:	687b      	ldr	r3, [r7, #4]
 8000644:	611a      	str	r2, [r3, #16]
  }
  
  /* Get ADC34CLK prescaler */
  tmp = RCC->CFGR2 & RCC_CFGR2_ADCPRE34;
 8000646:	4b41      	ldr	r3, [pc, #260]	; (800074c <RCC_GetClocksFreq+0x270>)
 8000648:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800064a:	f403 5378 	and.w	r3, r3, #15872	; 0x3e00
 800064e:	623b      	str	r3, [r7, #32]
  tmp = tmp >> 9;
 8000650:	6a3b      	ldr	r3, [r7, #32]
 8000652:	0a5b      	lsrs	r3, r3, #9
 8000654:	623b      	str	r3, [r7, #32]
  presc = ADCPrescTable[tmp];
 8000656:	4a41      	ldr	r2, [pc, #260]	; (800075c <RCC_GetClocksFreq+0x280>)
 8000658:	6a3b      	ldr	r3, [r7, #32]
 800065a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800065e:	b29b      	uxth	r3, r3
 8000660:	613b      	str	r3, [r7, #16]
  if ((presc & 0x10) != 0)
 8000662:	693b      	ldr	r3, [r7, #16]
 8000664:	f003 0310 	and.w	r3, r3, #16
 8000668:	2b00      	cmp	r3, #0
 800066a:	d006      	beq.n	800067a <RCC_GetClocksFreq+0x19e>
  {
     /* ADC34CLK clock frequency is derived from PLL clock */
     RCC_Clocks->ADC34CLK_Frequency = pllclk / presc;
 800066c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800066e:	693b      	ldr	r3, [r7, #16]
 8000670:	fbb2 f2f3 	udiv	r2, r2, r3
 8000674:	687b      	ldr	r3, [r7, #4]
 8000676:	615a      	str	r2, [r3, #20]
 8000678:	e003      	b.n	8000682 <RCC_GetClocksFreq+0x1a6>
  }
  else
  {
   /* ADC34CLK clock frequency is AHB clock */
     RCC_Clocks->ADC34CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 800067a:	687b      	ldr	r3, [r7, #4]
 800067c:	681a      	ldr	r2, [r3, #0]
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	615a      	str	r2, [r3, #20]
  }

  /* I2C1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C1SW) != RCC_CFGR3_I2C1SW)
 8000682:	4b32      	ldr	r3, [pc, #200]	; (800074c <RCC_GetClocksFreq+0x270>)
 8000684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000686:	f003 0310 	and.w	r3, r3, #16
 800068a:	2b10      	cmp	r3, #16
 800068c:	d003      	beq.n	8000696 <RCC_GetClocksFreq+0x1ba>
  {
    /* I2C1 Clock is HSI Osc. */
    RCC_Clocks->I2C1CLK_Frequency = HSI_VALUE;
 800068e:	687b      	ldr	r3, [r7, #4]
 8000690:	4a2f      	ldr	r2, [pc, #188]	; (8000750 <RCC_GetClocksFreq+0x274>)
 8000692:	619a      	str	r2, [r3, #24]
 8000694:	e003      	b.n	800069e <RCC_GetClocksFreq+0x1c2>
  }
  else
  {
    /* I2C1 Clock is System Clock */
    RCC_Clocks->I2C1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000696:	687b      	ldr	r3, [r7, #4]
 8000698:	681a      	ldr	r2, [r3, #0]
 800069a:	687b      	ldr	r3, [r7, #4]
 800069c:	619a      	str	r2, [r3, #24]
  }

  /* I2C2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_I2C2SW) != RCC_CFGR3_I2C2SW)
 800069e:	4b2b      	ldr	r3, [pc, #172]	; (800074c <RCC_GetClocksFreq+0x270>)
 80006a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006a2:	f003 0320 	and.w	r3, r3, #32
 80006a6:	2b20      	cmp	r3, #32
 80006a8:	d003      	beq.n	80006b2 <RCC_GetClocksFreq+0x1d6>
  {
    /* I2C2 Clock is HSI Osc. */
    RCC_Clocks->I2C2CLK_Frequency = HSI_VALUE;
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	4a28      	ldr	r2, [pc, #160]	; (8000750 <RCC_GetClocksFreq+0x274>)
 80006ae:	61da      	str	r2, [r3, #28]
 80006b0:	e003      	b.n	80006ba <RCC_GetClocksFreq+0x1de>
  }
  else
  {
    /* I2C2 Clock is System Clock */
    RCC_Clocks->I2C2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	681a      	ldr	r2, [r3, #0]
 80006b6:	687b      	ldr	r3, [r7, #4]
 80006b8:	61da      	str	r2, [r3, #28]
  }
  
    /* TIM1CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM1SW) == RCC_CFGR3_TIM1SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80006ba:	4b24      	ldr	r3, [pc, #144]	; (800074c <RCC_GetClocksFreq+0x270>)
 80006bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80006c2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80006c6:	d10d      	bne.n	80006e4 <RCC_GetClocksFreq+0x208>
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	681b      	ldr	r3, [r3, #0]
 80006cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80006ce:	429a      	cmp	r2, r3
 80006d0:	d108      	bne.n	80006e4 <RCC_GetClocksFreq+0x208>
  && (apb2presc == ahbpresc)) 
 80006d2:	68fa      	ldr	r2, [r7, #12]
 80006d4:	68bb      	ldr	r3, [r7, #8]
 80006d6:	429a      	cmp	r2, r3
 80006d8:	d104      	bne.n	80006e4 <RCC_GetClocksFreq+0x208>
  {
    /* TIM1 Clock is 2 * pllclk */
    RCC_Clocks->TIM1CLK_Frequency = pllclk * 2;
 80006da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80006dc:	005a      	lsls	r2, r3, #1
 80006de:	687b      	ldr	r3, [r7, #4]
 80006e0:	621a      	str	r2, [r3, #32]
 80006e2:	e003      	b.n	80006ec <RCC_GetClocksFreq+0x210>
  }
  else
  {
    /* TIM1 Clock is APB2 clock. */
    RCC_Clocks->TIM1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 80006e4:	687b      	ldr	r3, [r7, #4]
 80006e6:	68da      	ldr	r2, [r3, #12]
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	621a      	str	r2, [r3, #32]
  }

    /* TIM8CLK clock frequency */
  if(((RCC->CFGR3 & RCC_CFGR3_TIM8SW) == RCC_CFGR3_TIM8SW)&& (RCC_Clocks->SYSCLK_Frequency == pllclk) \
 80006ec:	4b17      	ldr	r3, [pc, #92]	; (800074c <RCC_GetClocksFreq+0x270>)
 80006ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006f0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80006f4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80006f8:	d10d      	bne.n	8000716 <RCC_GetClocksFreq+0x23a>
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	681b      	ldr	r3, [r3, #0]
 80006fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000700:	429a      	cmp	r2, r3
 8000702:	d108      	bne.n	8000716 <RCC_GetClocksFreq+0x23a>
  && (apb2presc == ahbpresc))
 8000704:	68fa      	ldr	r2, [r7, #12]
 8000706:	68bb      	ldr	r3, [r7, #8]
 8000708:	429a      	cmp	r2, r3
 800070a:	d104      	bne.n	8000716 <RCC_GetClocksFreq+0x23a>
  {
    /* TIM8 Clock is 2 * pllclk */
    RCC_Clocks->TIM8CLK_Frequency = pllclk * 2;
 800070c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800070e:	005a      	lsls	r2, r3, #1
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	625a      	str	r2, [r3, #36]	; 0x24
 8000714:	e003      	b.n	800071e <RCC_GetClocksFreq+0x242>
  }
  else
  {
    /* TIM8 Clock is APB2 clock. */
    RCC_Clocks->TIM8CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	68da      	ldr	r2, [r3, #12]
 800071a:	687b      	ldr	r3, [r7, #4]
 800071c:	625a      	str	r2, [r3, #36]	; 0x24
  }
  
  /* USART1CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == 0x0)
 800071e:	4b0b      	ldr	r3, [pc, #44]	; (800074c <RCC_GetClocksFreq+0x270>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000722:	f003 0303 	and.w	r3, r3, #3
 8000726:	2b00      	cmp	r3, #0
 8000728:	d104      	bne.n	8000734 <RCC_GetClocksFreq+0x258>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->PCLK2_Frequency;
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	68da      	ldr	r2, [r3, #12]
 800072e:	687b      	ldr	r3, [r7, #4]
 8000730:	629a      	str	r2, [r3, #40]	; 0x28
 8000732:	e029      	b.n	8000788 <RCC_GetClocksFreq+0x2ac>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_0)
 8000734:	4b05      	ldr	r3, [pc, #20]	; (800074c <RCC_GetClocksFreq+0x270>)
 8000736:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000738:	f003 0303 	and.w	r3, r3, #3
 800073c:	2b01      	cmp	r3, #1
 800073e:	d10f      	bne.n	8000760 <RCC_GetClocksFreq+0x284>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART1CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	681a      	ldr	r2, [r3, #0]
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	629a      	str	r2, [r3, #40]	; 0x28
 8000748:	e01e      	b.n	8000788 <RCC_GetClocksFreq+0x2ac>
 800074a:	bf00      	nop
 800074c:	40021000 	.word	0x40021000
 8000750:	007a1200 	.word	0x007a1200
 8000754:	003d0900 	.word	0x003d0900
 8000758:	20000000 	.word	0x20000000
 800075c:	20000010 	.word	0x20000010
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW_1)
 8000760:	4b66      	ldr	r3, [pc, #408]	; (80008fc <RCC_GetClocksFreq+0x420>)
 8000762:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000764:	f003 0303 	and.w	r3, r3, #3
 8000768:	2b02      	cmp	r3, #2
 800076a:	d104      	bne.n	8000776 <RCC_GetClocksFreq+0x29a>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART1CLK_Frequency = LSE_VALUE;
 800076c:	687b      	ldr	r3, [r7, #4]
 800076e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000772:	629a      	str	r2, [r3, #40]	; 0x28
 8000774:	e008      	b.n	8000788 <RCC_GetClocksFreq+0x2ac>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART1SW) == RCC_CFGR3_USART1SW)
 8000776:	4b61      	ldr	r3, [pc, #388]	; (80008fc <RCC_GetClocksFreq+0x420>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	f003 0303 	and.w	r3, r3, #3
 800077e:	2b03      	cmp	r3, #3
 8000780:	d102      	bne.n	8000788 <RCC_GetClocksFreq+0x2ac>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART1CLK_Frequency = HSI_VALUE;
 8000782:	687b      	ldr	r3, [r7, #4]
 8000784:	4a5e      	ldr	r2, [pc, #376]	; (8000900 <RCC_GetClocksFreq+0x424>)
 8000786:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* USART2CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == 0x0)
 8000788:	4b5c      	ldr	r3, [pc, #368]	; (80008fc <RCC_GetClocksFreq+0x420>)
 800078a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8000790:	2b00      	cmp	r3, #0
 8000792:	d104      	bne.n	800079e <RCC_GetClocksFreq+0x2c2>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	689a      	ldr	r2, [r3, #8]
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	62da      	str	r2, [r3, #44]	; 0x2c
 800079c:	e021      	b.n	80007e2 <RCC_GetClocksFreq+0x306>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_0)
 800079e:	4b57      	ldr	r3, [pc, #348]	; (80008fc <RCC_GetClocksFreq+0x420>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80007a6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80007aa:	d104      	bne.n	80007b6 <RCC_GetClocksFreq+0x2da>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART2CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80007ac:	687b      	ldr	r3, [r7, #4]
 80007ae:	681a      	ldr	r2, [r3, #0]
 80007b0:	687b      	ldr	r3, [r7, #4]
 80007b2:	62da      	str	r2, [r3, #44]	; 0x2c
 80007b4:	e015      	b.n	80007e2 <RCC_GetClocksFreq+0x306>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW_1)
 80007b6:	4b51      	ldr	r3, [pc, #324]	; (80008fc <RCC_GetClocksFreq+0x420>)
 80007b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ba:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80007be:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 80007c2:	d104      	bne.n	80007ce <RCC_GetClocksFreq+0x2f2>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART2CLK_Frequency = LSE_VALUE;
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80007ca:	62da      	str	r2, [r3, #44]	; 0x2c
 80007cc:	e009      	b.n	80007e2 <RCC_GetClocksFreq+0x306>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART2SW) == RCC_CFGR3_USART2SW)
 80007ce:	4b4b      	ldr	r3, [pc, #300]	; (80008fc <RCC_GetClocksFreq+0x420>)
 80007d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007d2:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80007d6:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 80007da:	d102      	bne.n	80007e2 <RCC_GetClocksFreq+0x306>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART2CLK_Frequency = HSI_VALUE;
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	4a48      	ldr	r2, [pc, #288]	; (8000900 <RCC_GetClocksFreq+0x424>)
 80007e0:	62da      	str	r2, [r3, #44]	; 0x2c
  }    

  /* USART3CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == 0x0)
 80007e2:	4b46      	ldr	r3, [pc, #280]	; (80008fc <RCC_GetClocksFreq+0x420>)
 80007e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007e6:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80007ea:	2b00      	cmp	r3, #0
 80007ec:	d104      	bne.n	80007f8 <RCC_GetClocksFreq+0x31c>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	689a      	ldr	r2, [r3, #8]
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	631a      	str	r2, [r3, #48]	; 0x30
 80007f6:	e021      	b.n	800083c <RCC_GetClocksFreq+0x360>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_0)
 80007f8:	4b40      	ldr	r3, [pc, #256]	; (80008fc <RCC_GetClocksFreq+0x420>)
 80007fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007fc:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8000800:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8000804:	d104      	bne.n	8000810 <RCC_GetClocksFreq+0x334>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->USART3CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000806:	687b      	ldr	r3, [r7, #4]
 8000808:	681a      	ldr	r2, [r3, #0]
 800080a:	687b      	ldr	r3, [r7, #4]
 800080c:	631a      	str	r2, [r3, #48]	; 0x30
 800080e:	e015      	b.n	800083c <RCC_GetClocksFreq+0x360>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW_1)
 8000810:	4b3a      	ldr	r3, [pc, #232]	; (80008fc <RCC_GetClocksFreq+0x420>)
 8000812:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000814:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8000818:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800081c:	d104      	bne.n	8000828 <RCC_GetClocksFreq+0x34c>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->USART3CLK_Frequency = LSE_VALUE;
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8000824:	631a      	str	r2, [r3, #48]	; 0x30
 8000826:	e009      	b.n	800083c <RCC_GetClocksFreq+0x360>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_USART3SW) == RCC_CFGR3_USART3SW)
 8000828:	4b34      	ldr	r3, [pc, #208]	; (80008fc <RCC_GetClocksFreq+0x420>)
 800082a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800082c:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8000830:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8000834:	d102      	bne.n	800083c <RCC_GetClocksFreq+0x360>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->USART3CLK_Frequency = HSI_VALUE;
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	4a31      	ldr	r2, [pc, #196]	; (8000900 <RCC_GetClocksFreq+0x424>)
 800083a:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
    /* UART4CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == 0x0)
 800083c:	4b2f      	ldr	r3, [pc, #188]	; (80008fc <RCC_GetClocksFreq+0x420>)
 800083e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000840:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000844:	2b00      	cmp	r3, #0
 8000846:	d104      	bne.n	8000852 <RCC_GetClocksFreq+0x376>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 8000848:	687b      	ldr	r3, [r7, #4]
 800084a:	689a      	ldr	r2, [r3, #8]
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	635a      	str	r2, [r3, #52]	; 0x34
 8000850:	e021      	b.n	8000896 <RCC_GetClocksFreq+0x3ba>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_0)
 8000852:	4b2a      	ldr	r3, [pc, #168]	; (80008fc <RCC_GetClocksFreq+0x420>)
 8000854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000856:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800085a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800085e:	d104      	bne.n	800086a <RCC_GetClocksFreq+0x38e>
  {
    /* USART Clock is System Clock */
    RCC_Clocks->UART4CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	681a      	ldr	r2, [r3, #0]
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	635a      	str	r2, [r3, #52]	; 0x34
 8000868:	e015      	b.n	8000896 <RCC_GetClocksFreq+0x3ba>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW_1)
 800086a:	4b24      	ldr	r3, [pc, #144]	; (80008fc <RCC_GetClocksFreq+0x420>)
 800086c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800086e:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 8000872:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8000876:	d104      	bne.n	8000882 <RCC_GetClocksFreq+0x3a6>
  {
    /* USART Clock is LSE Osc. */
    RCC_Clocks->UART4CLK_Frequency = LSE_VALUE;
 8000878:	687b      	ldr	r3, [r7, #4]
 800087a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800087e:	635a      	str	r2, [r3, #52]	; 0x34
 8000880:	e009      	b.n	8000896 <RCC_GetClocksFreq+0x3ba>
  }
  else if((RCC->CFGR3 & RCC_CFGR3_UART4SW) == RCC_CFGR3_UART4SW)
 8000882:	4b1e      	ldr	r3, [pc, #120]	; (80008fc <RCC_GetClocksFreq+0x420>)
 8000884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000886:	f403 1340 	and.w	r3, r3, #3145728	; 0x300000
 800088a:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 800088e:	d102      	bne.n	8000896 <RCC_GetClocksFreq+0x3ba>
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART4CLK_Frequency = HSI_VALUE;
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	4a1b      	ldr	r2, [pc, #108]	; (8000900 <RCC_GetClocksFreq+0x424>)
 8000894:	635a      	str	r2, [r3, #52]	; 0x34
  }   
  
  /* UART5CLK clock frequency */
  if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == 0x0)
 8000896:	4b19      	ldr	r3, [pc, #100]	; (80008fc <RCC_GetClocksFreq+0x420>)
 8000898:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800089a:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d104      	bne.n	80008ac <RCC_GetClocksFreq+0x3d0>
  {
    /* USART Clock is PCLK */
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->PCLK1_Frequency;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	689a      	ldr	r2, [r3, #8]
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	639a      	str	r2, [r3, #56]	; 0x38
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
  {
    /* USART Clock is HSI Osc. */
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
  } 
}
 80008aa:	e021      	b.n	80008f0 <RCC_GetClocksFreq+0x414>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_0)
 80008ac:	4b13      	ldr	r3, [pc, #76]	; (80008fc <RCC_GetClocksFreq+0x420>)
 80008ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008b0:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80008b4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80008b8:	d104      	bne.n	80008c4 <RCC_GetClocksFreq+0x3e8>
    RCC_Clocks->UART5CLK_Frequency = RCC_Clocks->SYSCLK_Frequency;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	681a      	ldr	r2, [r3, #0]
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	639a      	str	r2, [r3, #56]	; 0x38
}
 80008c2:	e015      	b.n	80008f0 <RCC_GetClocksFreq+0x414>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW_1)
 80008c4:	4b0d      	ldr	r3, [pc, #52]	; (80008fc <RCC_GetClocksFreq+0x420>)
 80008c6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008c8:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80008cc:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80008d0:	d104      	bne.n	80008dc <RCC_GetClocksFreq+0x400>
    RCC_Clocks->UART5CLK_Frequency = LSE_VALUE;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80008d8:	639a      	str	r2, [r3, #56]	; 0x38
}
 80008da:	e009      	b.n	80008f0 <RCC_GetClocksFreq+0x414>
  else if((RCC->CFGR3 & RCC_CFGR3_UART5SW) == RCC_CFGR3_UART5SW)
 80008dc:	4b07      	ldr	r3, [pc, #28]	; (80008fc <RCC_GetClocksFreq+0x420>)
 80008de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80008e0:	f403 0340 	and.w	r3, r3, #12582912	; 0xc00000
 80008e4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80008e8:	d102      	bne.n	80008f0 <RCC_GetClocksFreq+0x414>
    RCC_Clocks->UART5CLK_Frequency = HSI_VALUE;
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	4a04      	ldr	r2, [pc, #16]	; (8000900 <RCC_GetClocksFreq+0x424>)
 80008ee:	639a      	str	r2, [r3, #56]	; 0x38
}
 80008f0:	bf00      	nop
 80008f2:	372c      	adds	r7, #44	; 0x2c
 80008f4:	46bd      	mov	sp, r7
 80008f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008fa:	4770      	bx	lr
 80008fc:	40021000 	.word	0x40021000
 8000900:	007a1200 	.word	0x007a1200

08000904 <SPI_SendData8>:
  * @param  SPIx: where x can be 1, 2 or 3 to select the SPI peripheral.
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_SendData8(SPI_TypeDef* SPIx, uint8_t Data)
{
 8000904:	b480      	push	{r7}
 8000906:	b085      	sub	sp, #20
 8000908:	af00      	add	r7, sp, #0
 800090a:	6078      	str	r0, [r7, #4]
 800090c:	460b      	mov	r3, r1
 800090e:	70fb      	strb	r3, [r7, #3]
  uint32_t spixbase = 0x00;
 8000910:	2300      	movs	r3, #0
 8000912:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH(SPIx));

  spixbase = (uint32_t)SPIx; 
 8000914:	687b      	ldr	r3, [r7, #4]
 8000916:	60fb      	str	r3, [r7, #12]
  spixbase += 0x0C;
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	330c      	adds	r3, #12
 800091c:	60fb      	str	r3, [r7, #12]
  
  *(__IO uint8_t *) spixbase = Data;
 800091e:	68fb      	ldr	r3, [r7, #12]
 8000920:	78fa      	ldrb	r2, [r7, #3]
 8000922:	701a      	strb	r2, [r3, #0]
}
 8000924:	bf00      	nop
 8000926:	3714      	adds	r7, #20
 8000928:	46bd      	mov	sp, r7
 800092a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800092e:	4770      	bx	lr

08000930 <SPI_I2S_GetFlagStatus>:
  *     @arg I2S_FLAG_UDR: Underrun Error flag.
  *     @arg I2S_FLAG_CHSIDE: Channel Side flag.   
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8000930:	b480      	push	{r7}
 8000932:	b085      	sub	sp, #20
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
 8000938:	460b      	mov	r3, r1
 800093a:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800093c:	2300      	movs	r3, #0
 800093e:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));

  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8000940:	687b      	ldr	r3, [r7, #4]
 8000942:	891b      	ldrh	r3, [r3, #8]
 8000944:	b29a      	uxth	r2, r3
 8000946:	887b      	ldrh	r3, [r7, #2]
 8000948:	4013      	ands	r3, r2
 800094a:	b29b      	uxth	r3, r3
 800094c:	2b00      	cmp	r3, #0
 800094e:	d002      	beq.n	8000956 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8000950:	2301      	movs	r3, #1
 8000952:	73fb      	strb	r3, [r7, #15]
 8000954:	e001      	b.n	800095a <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8000956:	2300      	movs	r3, #0
 8000958:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800095a:	7bfb      	ldrb	r3, [r7, #15]
}
 800095c:	4618      	mov	r0, r3
 800095e:	3714      	adds	r7, #20
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr

08000968 <USART_SendData>:
  *         following values: USART1 or USART2 or USART3 or UART4 or UART5.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8000968:	b480      	push	{r7}
 800096a:	b083      	sub	sp, #12
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
 8000970:	460b      	mov	r3, r1
 8000972:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 

  /* Transmit Data */
  USARTx->TDR = (Data & (uint16_t)0x01FF);
 8000974:	887b      	ldrh	r3, [r7, #2]
 8000976:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800097a:	b29a      	uxth	r2, r3
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	851a      	strh	r2, [r3, #40]	; 0x28
}
 8000980:	bf00      	nop
 8000982:	370c      	adds	r7, #12
 8000984:	46bd      	mov	sp, r7
 8000986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800098a:	4770      	bx	lr

0800098c <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *         This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint32_t USART_IT, FunctionalState NewState)
{
 800098c:	b480      	push	{r7}
 800098e:	b089      	sub	sp, #36	; 0x24
 8000990:	af00      	add	r7, sp, #0
 8000992:	60f8      	str	r0, [r7, #12]
 8000994:	60b9      	str	r1, [r7, #8]
 8000996:	4613      	mov	r3, r2
 8000998:	71fb      	strb	r3, [r7, #7]
  uint32_t usartreg = 0, itpos = 0, itmask = 0;
 800099a:	2300      	movs	r3, #0
 800099c:	61bb      	str	r3, [r7, #24]
 800099e:	2300      	movs	r3, #0
 80009a0:	617b      	str	r3, [r7, #20]
 80009a2:	2300      	movs	r3, #0
 80009a4:	613b      	str	r3, [r7, #16]
  uint32_t usartxbase = 0;
 80009a6:	2300      	movs	r3, #0
 80009a8:	61fb      	str	r3, [r7, #28]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_CONFIG_IT(USART_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  usartxbase = (uint32_t)USARTx;
 80009aa:	68fb      	ldr	r3, [r7, #12]
 80009ac:	61fb      	str	r3, [r7, #28]

  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 80009ae:	68bb      	ldr	r3, [r7, #8]
 80009b0:	b29b      	uxth	r3, r3
 80009b2:	0a1b      	lsrs	r3, r3, #8
 80009b4:	b29b      	uxth	r3, r3
 80009b6:	61bb      	str	r3, [r7, #24]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 80009b8:	68bb      	ldr	r3, [r7, #8]
 80009ba:	b2db      	uxtb	r3, r3
 80009bc:	617b      	str	r3, [r7, #20]
  itmask = (((uint32_t)0x01) << itpos);
 80009be:	2201      	movs	r2, #1
 80009c0:	697b      	ldr	r3, [r7, #20]
 80009c2:	fa02 f303 	lsl.w	r3, r2, r3
 80009c6:	613b      	str	r3, [r7, #16]

  if (usartreg == 0x02) /* The IT is in CR2 register */
 80009c8:	69bb      	ldr	r3, [r7, #24]
 80009ca:	2b02      	cmp	r3, #2
 80009cc:	d103      	bne.n	80009d6 <USART_ITConfig+0x4a>
  {
    usartxbase += 0x04;
 80009ce:	69fb      	ldr	r3, [r7, #28]
 80009d0:	3304      	adds	r3, #4
 80009d2:	61fb      	str	r3, [r7, #28]
 80009d4:	e005      	b.n	80009e2 <USART_ITConfig+0x56>
  }
  else if (usartreg == 0x03) /* The IT is in CR3 register */
 80009d6:	69bb      	ldr	r3, [r7, #24]
 80009d8:	2b03      	cmp	r3, #3
 80009da:	d102      	bne.n	80009e2 <USART_ITConfig+0x56>
  {
    usartxbase += 0x08;
 80009dc:	69fb      	ldr	r3, [r7, #28]
 80009de:	3308      	adds	r3, #8
 80009e0:	61fb      	str	r3, [r7, #28]
  }
  else /* The IT is in CR1 register */
  {
  }
  if (NewState != DISABLE)
 80009e2:	79fb      	ldrb	r3, [r7, #7]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d006      	beq.n	80009f6 <USART_ITConfig+0x6a>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 80009e8:	69fb      	ldr	r3, [r7, #28]
 80009ea:	6819      	ldr	r1, [r3, #0]
 80009ec:	69fb      	ldr	r3, [r7, #28]
 80009ee:	693a      	ldr	r2, [r7, #16]
 80009f0:	430a      	orrs	r2, r1
 80009f2:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 80009f4:	e006      	b.n	8000a04 <USART_ITConfig+0x78>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 80009f6:	69fb      	ldr	r3, [r7, #28]
 80009f8:	6819      	ldr	r1, [r3, #0]
 80009fa:	693b      	ldr	r3, [r7, #16]
 80009fc:	43da      	mvns	r2, r3
 80009fe:	69fb      	ldr	r3, [r7, #28]
 8000a00:	400a      	ands	r2, r1
 8000a02:	601a      	str	r2, [r3, #0]
}
 8000a04:	bf00      	nop
 8000a06:	3724      	adds	r7, #36	; 0x24
 8000a08:	46bd      	mov	sp, r7
 8000a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a0e:	4770      	bx	lr

08000a10 <USART_GetFlagStatus>:
  *         @arg USART_FLAG_FE:  Framing Error flag.
  *         @arg USART_FLAG_PE:  Parity Error flag.
  * @retval The new state of USART_FLAG (SET or RESET).
  */
FlagStatus USART_GetFlagStatus(USART_TypeDef* USARTx, uint32_t USART_FLAG)
{
 8000a10:	b480      	push	{r7}
 8000a12:	b085      	sub	sp, #20
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
 8000a18:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000a1a:	2300      	movs	r3, #0
 8000a1c:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_FLAG(USART_FLAG));
  
  if ((USARTx->ISR & USART_FLAG) != (uint16_t)RESET)
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	69da      	ldr	r2, [r3, #28]
 8000a22:	683b      	ldr	r3, [r7, #0]
 8000a24:	4013      	ands	r3, r2
 8000a26:	2b00      	cmp	r3, #0
 8000a28:	d002      	beq.n	8000a30 <USART_GetFlagStatus+0x20>
  {
    bitstatus = SET;
 8000a2a:	2301      	movs	r3, #1
 8000a2c:	73fb      	strb	r3, [r7, #15]
 8000a2e:	e001      	b.n	8000a34 <USART_GetFlagStatus+0x24>
  }
  else
  {
    bitstatus = RESET;
 8000a30:	2300      	movs	r3, #0
 8000a32:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000a34:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a36:	4618      	mov	r0, r3
 8000a38:	3714      	adds	r7, #20
 8000a3a:	46bd      	mov	sp, r7
 8000a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a40:	4770      	bx	lr

08000a42 <USART_GetITStatus>:
  *         @arg USART_IT_FE:  Framing Error interrupt.
  *         @arg USART_IT_PE:  Parity Error interrupt.
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint32_t USART_IT)
{
 8000a42:	b480      	push	{r7}
 8000a44:	b087      	sub	sp, #28
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	6078      	str	r0, [r7, #4]
 8000a4a:	6039      	str	r1, [r7, #0]
  uint32_t bitpos = 0, itmask = 0, usartreg = 0;
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	60fb      	str	r3, [r7, #12]
 8000a50:	2300      	movs	r3, #0
 8000a52:	617b      	str	r3, [r7, #20]
 8000a54:	2300      	movs	r3, #0
 8000a56:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000a58:	2300      	movs	r3, #0
 8000a5a:	74fb      	strb	r3, [r7, #19]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_GET_IT(USART_IT)); 
  
  /* Get the USART register index */
  usartreg = (((uint16_t)USART_IT) >> 0x08);
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	b29b      	uxth	r3, r3
 8000a60:	0a1b      	lsrs	r3, r3, #8
 8000a62:	b29b      	uxth	r3, r3
 8000a64:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000a66:	683b      	ldr	r3, [r7, #0]
 8000a68:	b2db      	uxtb	r3, r3
 8000a6a:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000a6c:	2201      	movs	r2, #1
 8000a6e:	697b      	ldr	r3, [r7, #20]
 8000a70:	fa02 f303 	lsl.w	r3, r2, r3
 8000a74:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000a76:	68bb      	ldr	r3, [r7, #8]
 8000a78:	2b01      	cmp	r3, #1
 8000a7a:	d105      	bne.n	8000a88 <USART_GetITStatus+0x46>
  {
    itmask &= USARTx->CR1;
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	697a      	ldr	r2, [r7, #20]
 8000a82:	4013      	ands	r3, r2
 8000a84:	617b      	str	r3, [r7, #20]
 8000a86:	e00d      	b.n	8000aa4 <USART_GetITStatus+0x62>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000a88:	68bb      	ldr	r3, [r7, #8]
 8000a8a:	2b02      	cmp	r3, #2
 8000a8c:	d105      	bne.n	8000a9a <USART_GetITStatus+0x58>
  {
    itmask &= USARTx->CR2;
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	685b      	ldr	r3, [r3, #4]
 8000a92:	697a      	ldr	r2, [r7, #20]
 8000a94:	4013      	ands	r3, r2
 8000a96:	617b      	str	r3, [r7, #20]
 8000a98:	e004      	b.n	8000aa4 <USART_GetITStatus+0x62>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	689b      	ldr	r3, [r3, #8]
 8000a9e:	697a      	ldr	r2, [r7, #20]
 8000aa0:	4013      	ands	r3, r2
 8000aa2:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x10;
 8000aa4:	683b      	ldr	r3, [r7, #0]
 8000aa6:	0c1b      	lsrs	r3, r3, #16
 8000aa8:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000aaa:	2201      	movs	r2, #1
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	fa02 f303 	lsl.w	r3, r2, r3
 8000ab2:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->ISR;
 8000ab4:	687b      	ldr	r3, [r7, #4]
 8000ab6:	69db      	ldr	r3, [r3, #28]
 8000ab8:	68fa      	ldr	r2, [r7, #12]
 8000aba:	4013      	ands	r3, r2
 8000abc:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000abe:	697b      	ldr	r3, [r7, #20]
 8000ac0:	2b00      	cmp	r3, #0
 8000ac2:	d005      	beq.n	8000ad0 <USART_GetITStatus+0x8e>
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d002      	beq.n	8000ad0 <USART_GetITStatus+0x8e>
  {
    bitstatus = SET;
 8000aca:	2301      	movs	r3, #1
 8000acc:	74fb      	strb	r3, [r7, #19]
 8000ace:	e001      	b.n	8000ad4 <USART_GetITStatus+0x92>
  }
  else
  {
    bitstatus = RESET;
 8000ad0:	2300      	movs	r3, #0
 8000ad2:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000ad4:	7cfb      	ldrb	r3, [r7, #19]
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	371c      	adds	r7, #28
 8000ada:	46bd      	mov	sp, r7
 8000adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ae0:	4770      	bx	lr
	...

08000ae4 <NVIC_EnableIRQ>:
    The interrupt number cannot be a negative value.

    \param [in]      IRQn  Number of the external interrupt to enable
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	4603      	mov	r3, r0
 8000aec:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 8000aee:	79fb      	ldrb	r3, [r7, #7]
 8000af0:	f003 031f 	and.w	r3, r3, #31
 8000af4:	2201      	movs	r2, #1
 8000af6:	fa02 f103 	lsl.w	r1, r2, r3
 8000afa:	4a06      	ldr	r2, [pc, #24]	; (8000b14 <NVIC_EnableIRQ+0x30>)
 8000afc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b00:	095b      	lsrs	r3, r3, #5
 8000b02:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8000b06:	bf00      	nop
 8000b08:	370c      	adds	r7, #12
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b10:	4770      	bx	lr
 8000b12:	bf00      	nop
 8000b14:	e000e100 	.word	0xe000e100

08000b18 <uart_put_char>:
        UART_COUNT--;
    }
    return val;
}

void uart_put_char(uint8_t c) {
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	71fb      	strb	r3, [r7, #7]
    USART_SendData(USART2, (uint8_t)c);
 8000b22:	79fb      	ldrb	r3, [r7, #7]
 8000b24:	b29b      	uxth	r3, r3
 8000b26:	4619      	mov	r1, r3
 8000b28:	4807      	ldr	r0, [pc, #28]	; (8000b48 <uart_put_char+0x30>)
 8000b2a:	f7ff ff1d 	bl	8000968 <USART_SendData>
    while(USART_GetFlagStatus(USART2, USART_FLAG_TXE)  == RESET){}
 8000b2e:	bf00      	nop
 8000b30:	2180      	movs	r1, #128	; 0x80
 8000b32:	4805      	ldr	r0, [pc, #20]	; (8000b48 <uart_put_char+0x30>)
 8000b34:	f7ff ff6c 	bl	8000a10 <USART_GetFlagStatus>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d0f8      	beq.n	8000b30 <uart_put_char+0x18>
}
 8000b3e:	bf00      	nop
 8000b40:	bf00      	nop
 8000b42:	3708      	adds	r7, #8
 8000b44:	46bd      	mov	sp, r7
 8000b46:	bd80      	pop	{r7, pc}
 8000b48:	40004400 	.word	0x40004400

08000b4c <_write_r>:

int _write_r(struct _reent *r, int file, char *ptr, int len) {
 8000b4c:	b580      	push	{r7, lr}
 8000b4e:	b086      	sub	sp, #24
 8000b50:	af00      	add	r7, sp, #0
 8000b52:	60f8      	str	r0, [r7, #12]
 8000b54:	60b9      	str	r1, [r7, #8]
 8000b56:	607a      	str	r2, [r7, #4]
 8000b58:	603b      	str	r3, [r7, #0]
    int n;

    for (n = 0; n < len; n++) {
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	617b      	str	r3, [r7, #20]
 8000b5e:	e012      	b.n	8000b86 <_write_r+0x3a>
        if (ptr[n] == '\n') {
 8000b60:	697b      	ldr	r3, [r7, #20]
 8000b62:	687a      	ldr	r2, [r7, #4]
 8000b64:	4413      	add	r3, r2
 8000b66:	781b      	ldrb	r3, [r3, #0]
 8000b68:	2b0a      	cmp	r3, #10
 8000b6a:	d102      	bne.n	8000b72 <_write_r+0x26>
            uart_put_char('\r');
 8000b6c:	200d      	movs	r0, #13
 8000b6e:	f7ff ffd3 	bl	8000b18 <uart_put_char>
        }
        uart_put_char(ptr[n] & (uint16_t)0x01FF);
 8000b72:	697b      	ldr	r3, [r7, #20]
 8000b74:	687a      	ldr	r2, [r7, #4]
 8000b76:	4413      	add	r3, r2
 8000b78:	781b      	ldrb	r3, [r3, #0]
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	f7ff ffcc 	bl	8000b18 <uart_put_char>
    for (n = 0; n < len; n++) {
 8000b80:	697b      	ldr	r3, [r7, #20]
 8000b82:	3301      	adds	r3, #1
 8000b84:	617b      	str	r3, [r7, #20]
 8000b86:	697a      	ldr	r2, [r7, #20]
 8000b88:	683b      	ldr	r3, [r7, #0]
 8000b8a:	429a      	cmp	r2, r3
 8000b8c:	dbe8      	blt.n	8000b60 <_write_r+0x14>
    }

    return len;
 8000b8e:	683b      	ldr	r3, [r7, #0]
}
 8000b90:	4618      	mov	r0, r3
 8000b92:	3718      	adds	r7, #24
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bd80      	pop	{r7, pc}

08000b98 <USART2_IRQHandler>:

void USART2_IRQHandler(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	af00      	add	r7, sp, #0
    if(USART_GetITStatus(USART2, USART_IT_RXNE) != RESET)
 8000b9c:	4915      	ldr	r1, [pc, #84]	; (8000bf4 <USART2_IRQHandler+0x5c>)
 8000b9e:	4816      	ldr	r0, [pc, #88]	; (8000bf8 <USART2_IRQHandler+0x60>)
 8000ba0:	f7ff ff4f 	bl	8000a42 <USART_GetITStatus>
 8000ba4:	4603      	mov	r3, r0
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d021      	beq.n	8000bee <USART2_IRQHandler+0x56>
    {
        UART_BUFFER[UART_END_IDX++] = (uint8_t)(USART2->RDR & 0xFF);
 8000baa:	4b13      	ldr	r3, [pc, #76]	; (8000bf8 <USART2_IRQHandler+0x60>)
 8000bac:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8000bae:	b299      	uxth	r1, r3
 8000bb0:	4b12      	ldr	r3, [pc, #72]	; (8000bfc <USART2_IRQHandler+0x64>)
 8000bb2:	781b      	ldrb	r3, [r3, #0]
 8000bb4:	b2db      	uxtb	r3, r3
 8000bb6:	1c5a      	adds	r2, r3, #1
 8000bb8:	b2d0      	uxtb	r0, r2
 8000bba:	4a10      	ldr	r2, [pc, #64]	; (8000bfc <USART2_IRQHandler+0x64>)
 8000bbc:	7010      	strb	r0, [r2, #0]
 8000bbe:	461a      	mov	r2, r3
 8000bc0:	b2c9      	uxtb	r1, r1
 8000bc2:	4b0f      	ldr	r3, [pc, #60]	; (8000c00 <USART2_IRQHandler+0x68>)
 8000bc4:	5499      	strb	r1, [r3, r2]
        if (UART_COUNT == UART_BUFFER_LENGTH-1){
 8000bc6:	4b0f      	ldr	r3, [pc, #60]	; (8000c04 <USART2_IRQHandler+0x6c>)
 8000bc8:	781b      	ldrb	r3, [r3, #0]
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	2bff      	cmp	r3, #255	; 0xff
 8000bce:	d107      	bne.n	8000be0 <USART2_IRQHandler+0x48>
            UART_START_IDX++;
 8000bd0:	4b0d      	ldr	r3, [pc, #52]	; (8000c08 <USART2_IRQHandler+0x70>)
 8000bd2:	781b      	ldrb	r3, [r3, #0]
 8000bd4:	b2db      	uxtb	r3, r3
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	b2da      	uxtb	r2, r3
 8000bda:	4b0b      	ldr	r3, [pc, #44]	; (8000c08 <USART2_IRQHandler+0x70>)
 8000bdc:	701a      	strb	r2, [r3, #0]
        } else {
            UART_COUNT++;
        }
    }
}
 8000bde:	e006      	b.n	8000bee <USART2_IRQHandler+0x56>
            UART_COUNT++;
 8000be0:	4b08      	ldr	r3, [pc, #32]	; (8000c04 <USART2_IRQHandler+0x6c>)
 8000be2:	781b      	ldrb	r3, [r3, #0]
 8000be4:	b2db      	uxtb	r3, r3
 8000be6:	3301      	adds	r3, #1
 8000be8:	b2da      	uxtb	r2, r3
 8000bea:	4b06      	ldr	r3, [pc, #24]	; (8000c04 <USART2_IRQHandler+0x6c>)
 8000bec:	701a      	strb	r2, [r3, #0]
}
 8000bee:	bf00      	nop
 8000bf0:	bd80      	pop	{r7, pc}
 8000bf2:	bf00      	nop
 8000bf4:	00050105 	.word	0x00050105
 8000bf8:	40004400 	.word	0x40004400
 8000bfc:	200001ac 	.word	0x200001ac
 8000c00:	200000ac 	.word	0x200000ac
 8000c04:	200001ae 	.word	0x200001ae
 8000c08:	200001ad 	.word	0x200001ad

08000c0c <uart_init>:

uint8_t uart_get_count(){
    return UART_COUNT;
}

void uart_init(uint32_t baud) {
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b094      	sub	sp, #80	; 0x50
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	6078      	str	r0, [r7, #4]
    setbuf(stdout, NULL); // Set stdout to disable line buffering
 8000c14:	4b86      	ldr	r3, [pc, #536]	; (8000e30 <uart_init+0x224>)
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	689b      	ldr	r3, [r3, #8]
 8000c1a:	2100      	movs	r1, #0
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	f001 fbf3 	bl	8002408 <setbuf>
    setbuf(stdin,  NULL); // Set stdin  to disable line buffering
 8000c22:	4b83      	ldr	r3, [pc, #524]	; (8000e30 <uart_init+0x224>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	2100      	movs	r1, #0
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f001 fbec 	bl	8002408 <setbuf>

    // Enable Clocks
    RCC->AHBENR  |= RCC_AHBPeriph_GPIOA;    // Enable Clock for GPIO Bank A
 8000c30:	4b80      	ldr	r3, [pc, #512]	; (8000e34 <uart_init+0x228>)
 8000c32:	695b      	ldr	r3, [r3, #20]
 8000c34:	4a7f      	ldr	r2, [pc, #508]	; (8000e34 <uart_init+0x228>)
 8000c36:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c3a:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= RCC_APB1Periph_USART2;  // Enable Clock for USART2
 8000c3c:	4b7d      	ldr	r3, [pc, #500]	; (8000e34 <uart_init+0x228>)
 8000c3e:	69db      	ldr	r3, [r3, #28]
 8000c40:	4a7c      	ldr	r2, [pc, #496]	; (8000e34 <uart_init+0x228>)
 8000c42:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c46:	61d3      	str	r3, [r2, #28]

    // Connect pins to USART2
    GPIOA->AFR[2 >> 0x03] &= ~(0x0000000F << ((2 & 0x00000007) * 4)); // Clear alternate function for PA2
 8000c48:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c4c:	6a1b      	ldr	r3, [r3, #32]
 8000c4e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c52:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8000c56:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[2 >> 0x03] |=  (0x00000007 << ((2 & 0x00000007) * 4)); // Set alternate 7 function for PA2
 8000c58:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c5c:	6a1b      	ldr	r3, [r3, #32]
 8000c5e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c62:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8000c66:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] &= ~(0x0000000F << ((3 & 0x00000007) * 4)); // Clear alternate function for PA3
 8000c68:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c6c:	6a1b      	ldr	r3, [r3, #32]
 8000c6e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c72:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8000c76:	6213      	str	r3, [r2, #32]
    GPIOA->AFR[3 >> 0x03] |=  (0x00000007 << ((3 & 0x00000007) * 4)); // Set alternate 7 function for PA3
 8000c78:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c7c:	6a1b      	ldr	r3, [r3, #32]
 8000c7e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c82:	f443 43e0 	orr.w	r3, r3, #28672	; 0x7000
 8000c86:	6213      	str	r3, [r2, #32]

    // Configure pins PA2 and PA3 for 10 MHz alternate function
    GPIOA->OSPEEDR &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear speed register
 8000c88:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c8c:	689b      	ldr	r3, [r3, #8]
 8000c8e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000c92:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000c96:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8000c98:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000c9c:	689b      	ldr	r3, [r3, #8]
 8000c9e:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000ca2:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8000ca6:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~(0x0001     << (2)     | 0x0001     << (3));        // Clear output type register
 8000ca8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cac:	889b      	ldrh	r3, [r3, #4]
 8000cae:	b29b      	uxth	r3, r3
 8000cb0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000cb4:	f023 030c 	bic.w	r3, r3, #12
 8000cb8:	b29b      	uxth	r3, r3
 8000cba:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  (0x0000     << (2)     | 0x0000     << (3));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8000cbc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000cc0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cc4:	8892      	ldrh	r2, [r2, #4]
 8000cc6:	b292      	uxth	r2, r2
 8000cc8:	809a      	strh	r2, [r3, #4]
    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear mode register
 8000cca:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000cd4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000cd8:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8000cda:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cde:	681b      	ldr	r3, [r3, #0]
 8000ce0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000ce4:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8000ce8:	6013      	str	r3, [r2, #0]
    GPIOA->PUPDR   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // Clear push/pull register
 8000cea:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cee:	68db      	ldr	r3, [r3, #12]
 8000cf0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000cf4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000cf8:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  (0x00000001 << (2 * 2) | 0x00000001 << (3 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8000cfa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000cfe:	68db      	ldr	r3, [r3, #12]
 8000d00:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000d04:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 8000d08:	60d3      	str	r3, [r2, #12]

    //Configure USART2
    USART2->CR1 &= ~0x00000001; // Disable USART2
 8000d0a:	4b4b      	ldr	r3, [pc, #300]	; (8000e38 <uart_init+0x22c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	4a4a      	ldr	r2, [pc, #296]	; (8000e38 <uart_init+0x22c>)
 8000d10:	f023 0301 	bic.w	r3, r3, #1
 8000d14:	6013      	str	r3, [r2, #0]
    USART2->CR2 &= ~0x00003000; // Clear CR2 Configuration
 8000d16:	4b48      	ldr	r3, [pc, #288]	; (8000e38 <uart_init+0x22c>)
 8000d18:	685b      	ldr	r3, [r3, #4]
 8000d1a:	4a47      	ldr	r2, [pc, #284]	; (8000e38 <uart_init+0x22c>)
 8000d1c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000d20:	6053      	str	r3, [r2, #4]
    USART2->CR2 |=  0x00000000; // Set 1 stop bits
 8000d22:	4b45      	ldr	r3, [pc, #276]	; (8000e38 <uart_init+0x22c>)
 8000d24:	4a44      	ldr	r2, [pc, #272]	; (8000e38 <uart_init+0x22c>)
 8000d26:	685b      	ldr	r3, [r3, #4]
 8000d28:	6053      	str	r3, [r2, #4]
    USART2->CR1 &= ~(0x00001000 | 0x00000400 | 0x00000200 | 0x00000008 | 0x00000004); // Clear CR1 Configuration
 8000d2a:	4b43      	ldr	r3, [pc, #268]	; (8000e38 <uart_init+0x22c>)
 8000d2c:	681b      	ldr	r3, [r3, #0]
 8000d2e:	4a42      	ldr	r2, [pc, #264]	; (8000e38 <uart_init+0x22c>)
 8000d30:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000d34:	f023 030c 	bic.w	r3, r3, #12
 8000d38:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set word length to 8 bits
 8000d3a:	4b3f      	ldr	r3, [pc, #252]	; (8000e38 <uart_init+0x22c>)
 8000d3c:	4a3e      	ldr	r2, [pc, #248]	; (8000e38 <uart_init+0x22c>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000000; // Set parity bits to none
 8000d42:	4b3d      	ldr	r3, [pc, #244]	; (8000e38 <uart_init+0x22c>)
 8000d44:	4a3c      	ldr	r2, [pc, #240]	; (8000e38 <uart_init+0x22c>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	6013      	str	r3, [r2, #0]
    USART2->CR1 |=  0x00000004 | 0x00000008; // Set mode to RX and TX
 8000d4a:	4b3b      	ldr	r3, [pc, #236]	; (8000e38 <uart_init+0x22c>)
 8000d4c:	681b      	ldr	r3, [r3, #0]
 8000d4e:	4a3a      	ldr	r2, [pc, #232]	; (8000e38 <uart_init+0x22c>)
 8000d50:	f043 030c 	orr.w	r3, r3, #12
 8000d54:	6013      	str	r3, [r2, #0]
    USART2->CR3 &= ~(0x00000100 | 0x00000200); // Clear CR3 Configuration
 8000d56:	4b38      	ldr	r3, [pc, #224]	; (8000e38 <uart_init+0x22c>)
 8000d58:	689b      	ldr	r3, [r3, #8]
 8000d5a:	4a37      	ldr	r2, [pc, #220]	; (8000e38 <uart_init+0x22c>)
 8000d5c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000d60:	6093      	str	r3, [r2, #8]
    USART2->CR3 |=  0x00000000; // Set hardware flow control to none
 8000d62:	4b35      	ldr	r3, [pc, #212]	; (8000e38 <uart_init+0x22c>)
 8000d64:	4a34      	ldr	r2, [pc, #208]	; (8000e38 <uart_init+0x22c>)
 8000d66:	689b      	ldr	r3, [r3, #8]
 8000d68:	6093      	str	r3, [r2, #8]

    uint32_t divider = 0, apbclock = 0, tmpreg = 0;
 8000d6a:	2300      	movs	r3, #0
 8000d6c:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000d6e:	2300      	movs	r3, #0
 8000d70:	647b      	str	r3, [r7, #68]	; 0x44
 8000d72:	2300      	movs	r3, #0
 8000d74:	64bb      	str	r3, [r7, #72]	; 0x48
    RCC_ClocksTypeDef RCC_ClocksStatus;
    RCC_GetClocksFreq(&RCC_ClocksStatus); // Get USART2 Clock frequency
 8000d76:	f107 0308 	add.w	r3, r7, #8
 8000d7a:	4618      	mov	r0, r3
 8000d7c:	f7ff fbae 	bl	80004dc <RCC_GetClocksFreq>
    apbclock = RCC_ClocksStatus.USART2CLK_Frequency;
 8000d80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000d82:	647b      	str	r3, [r7, #68]	; 0x44

    if ((USART2->CR1 & 0x00008000) != 0) {
 8000d84:	4b2c      	ldr	r3, [pc, #176]	; (8000e38 <uart_init+0x22c>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d010      	beq.n	8000db2 <uart_init+0x1a6>
      // (divider * 10) computing in case Oversampling mode is 8 Samples
      divider = (2 * apbclock) / baud;
 8000d90:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d92:	005a      	lsls	r2, r3, #1
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	fbb2 f3f3 	udiv	r3, r2, r3
 8000d9a:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = (2 * apbclock) % baud;
 8000d9c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000d9e:	005b      	lsls	r3, r3, #1
 8000da0:	687a      	ldr	r2, [r7, #4]
 8000da2:	fbb3 f2f2 	udiv	r2, r3, r2
 8000da6:	6879      	ldr	r1, [r7, #4]
 8000da8:	fb01 f202 	mul.w	r2, r1, r2
 8000dac:	1a9b      	subs	r3, r3, r2
 8000dae:	64bb      	str	r3, [r7, #72]	; 0x48
 8000db0:	e00d      	b.n	8000dce <uart_init+0x1c2>
    } else {
      // (divider * 10) computing in case Oversampling mode is 16 Samples
      divider = apbclock / baud;
 8000db2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	fbb2 f3f3 	udiv	r3, r2, r3
 8000dba:	64fb      	str	r3, [r7, #76]	; 0x4c
      tmpreg  = apbclock % baud;
 8000dbc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000dbe:	687a      	ldr	r2, [r7, #4]
 8000dc0:	fbb3 f2f2 	udiv	r2, r3, r2
 8000dc4:	6879      	ldr	r1, [r7, #4]
 8000dc6:	fb01 f202 	mul.w	r2, r1, r2
 8000dca:	1a9b      	subs	r3, r3, r2
 8000dcc:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    if (tmpreg >=  baud / 2) {
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	085b      	lsrs	r3, r3, #1
 8000dd2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000dd4:	429a      	cmp	r2, r3
 8000dd6:	d302      	bcc.n	8000dde <uart_init+0x1d2>
        divider++;
 8000dd8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000dda:	3301      	adds	r3, #1
 8000ddc:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    if ((USART2->CR1 & 0x00008000) != 0) {
 8000dde:	4b16      	ldr	r3, [pc, #88]	; (8000e38 <uart_init+0x22c>)
 8000de0:	681b      	ldr	r3, [r3, #0]
 8000de2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000de6:	2b00      	cmp	r3, #0
 8000de8:	d00b      	beq.n	8000e02 <uart_init+0x1f6>
        // get the LSB of divider and shift it to the right by 1 bit
        tmpreg = (divider & (uint16_t)0x000F) >> 1;
 8000dea:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000dec:	085b      	lsrs	r3, r3, #1
 8000dee:	f003 0307 	and.w	r3, r3, #7
 8000df2:	64bb      	str	r3, [r7, #72]	; 0x48
        // update the divider value
        divider = (divider & (uint16_t)0xFFF0) | tmpreg;
 8000df4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000df6:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 8000dfa:	4013      	ands	r3, r2
 8000dfc:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000dfe:	4313      	orrs	r3, r2
 8000e00:	64fb      	str	r3, [r7, #76]	; 0x4c
    }

    USART2->BRR = (uint16_t)divider; // Configure baud rate
 8000e02:	4b0d      	ldr	r3, [pc, #52]	; (8000e38 <uart_init+0x22c>)
 8000e04:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000e06:	b292      	uxth	r2, r2
 8000e08:	819a      	strh	r2, [r3, #12]
    USART2->CR1 |= 0x00000001; // Enable USART2
 8000e0a:	4b0b      	ldr	r3, [pc, #44]	; (8000e38 <uart_init+0x22c>)
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	4a0a      	ldr	r2, [pc, #40]	; (8000e38 <uart_init+0x22c>)
 8000e10:	f043 0301 	orr.w	r3, r3, #1
 8000e14:	6013      	str	r3, [r2, #0]

    USART_ITConfig(USART2, USART_IT_RXNE, ENABLE);
 8000e16:	2201      	movs	r2, #1
 8000e18:	4908      	ldr	r1, [pc, #32]	; (8000e3c <uart_init+0x230>)
 8000e1a:	4807      	ldr	r0, [pc, #28]	; (8000e38 <uart_init+0x22c>)
 8000e1c:	f7ff fdb6 	bl	800098c <USART_ITConfig>
    NVIC_EnableIRQ(USART2_IRQn);
 8000e20:	2026      	movs	r0, #38	; 0x26
 8000e22:	f7ff fe5f 	bl	8000ae4 <NVIC_EnableIRQ>
}
 8000e26:	bf00      	nop
 8000e28:	3750      	adds	r7, #80	; 0x50
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	bf00      	nop
 8000e30:	2000002c 	.word	0x2000002c
 8000e34:	40021000 	.word	0x40021000
 8000e38:	40004400 	.word	0x40004400
 8000e3c:	00050105 	.word	0x00050105

08000e40 <lcd_transmit_byte>:

/*****************************/
/*** LCD Control Functions ***/
/*****************************/
void lcd_transmit_byte(uint8_t data) {
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	4603      	mov	r3, r0
 8000e48:	71fb      	strb	r3, [r7, #7]
    GPIOB->ODR &= ~(0x0001 << 6); // CS = 0 - Start Transmission
 8000e4a:	4b14      	ldr	r3, [pc, #80]	; (8000e9c <lcd_transmit_byte+0x5c>)
 8000e4c:	8a9b      	ldrh	r3, [r3, #20]
 8000e4e:	b29b      	uxth	r3, r3
 8000e50:	4a12      	ldr	r2, [pc, #72]	; (8000e9c <lcd_transmit_byte+0x5c>)
 8000e52:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000e56:	b29b      	uxth	r3, r3
 8000e58:	8293      	strh	r3, [r2, #20]
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 8000e5a:	bf00      	nop
 8000e5c:	2102      	movs	r1, #2
 8000e5e:	4810      	ldr	r0, [pc, #64]	; (8000ea0 <lcd_transmit_byte+0x60>)
 8000e60:	f7ff fd66 	bl	8000930 <SPI_I2S_GetFlagStatus>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b01      	cmp	r3, #1
 8000e68:	d1f8      	bne.n	8000e5c <lcd_transmit_byte+0x1c>
    SPI_SendData8(SPI2, data);
 8000e6a:	79fb      	ldrb	r3, [r7, #7]
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	480c      	ldr	r0, [pc, #48]	; (8000ea0 <lcd_transmit_byte+0x60>)
 8000e70:	f7ff fd48 	bl	8000904 <SPI_SendData8>
    while(SPI_I2S_GetFlagStatus(SPI2, SPI_I2S_FLAG_TXE) != SET) { }
 8000e74:	bf00      	nop
 8000e76:	2102      	movs	r1, #2
 8000e78:	4809      	ldr	r0, [pc, #36]	; (8000ea0 <lcd_transmit_byte+0x60>)
 8000e7a:	f7ff fd59 	bl	8000930 <SPI_I2S_GetFlagStatus>
 8000e7e:	4603      	mov	r3, r0
 8000e80:	2b01      	cmp	r3, #1
 8000e82:	d1f8      	bne.n	8000e76 <lcd_transmit_byte+0x36>
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - End Transmission
 8000e84:	4b05      	ldr	r3, [pc, #20]	; (8000e9c <lcd_transmit_byte+0x5c>)
 8000e86:	8a9b      	ldrh	r3, [r3, #20]
 8000e88:	b29b      	uxth	r3, r3
 8000e8a:	4a04      	ldr	r2, [pc, #16]	; (8000e9c <lcd_transmit_byte+0x5c>)
 8000e8c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000e90:	b29b      	uxth	r3, r3
 8000e92:	8293      	strh	r3, [r2, #20]
}
 8000e94:	bf00      	nop
 8000e96:	3708      	adds	r7, #8
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	48000400 	.word	0x48000400
 8000ea0:	40003800 	.word	0x40003800

08000ea4 <lcd_push_buffer>:

void lcd_push_buffer(uint8_t* buffer)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b084      	sub	sp, #16
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
    int i = 0;
 8000eac:	2300      	movs	r3, #0
 8000eae:	60fb      	str	r3, [r7, #12]

    //page 0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000eb0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000eb4:	8a9b      	ldrh	r3, [r3, #20]
 8000eb6:	b29b      	uxth	r3, r3
 8000eb8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000ebc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000ec0:	b29b      	uxth	r3, r3
 8000ec2:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000ec4:	2000      	movs	r0, #0
 8000ec6:	f7ff ffbb 	bl	8000e40 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000eca:	2010      	movs	r0, #16
 8000ecc:	f7ff ffb8 	bl	8000e40 <lcd_transmit_byte>
    lcd_transmit_byte(0xB0);      // set page address  0
 8000ed0:	20b0      	movs	r0, #176	; 0xb0
 8000ed2:	f7ff ffb5 	bl	8000e40 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000ed6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000eda:	8a9b      	ldrh	r3, [r3, #20]
 8000edc:	b29b      	uxth	r3, r3
 8000ede:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000ee2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ee6:	b29b      	uxth	r3, r3
 8000ee8:	8293      	strh	r3, [r2, #20]
    for(i=0; i<128; i++) {
 8000eea:	2300      	movs	r3, #0
 8000eec:	60fb      	str	r3, [r7, #12]
 8000eee:	e009      	b.n	8000f04 <lcd_push_buffer+0x60>
       lcd_transmit_byte(buffer[i]);
 8000ef0:	68fb      	ldr	r3, [r7, #12]
 8000ef2:	687a      	ldr	r2, [r7, #4]
 8000ef4:	4413      	add	r3, r2
 8000ef6:	781b      	ldrb	r3, [r3, #0]
 8000ef8:	4618      	mov	r0, r3
 8000efa:	f7ff ffa1 	bl	8000e40 <lcd_transmit_byte>
    for(i=0; i<128; i++) {
 8000efe:	68fb      	ldr	r3, [r7, #12]
 8000f00:	3301      	adds	r3, #1
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	68fb      	ldr	r3, [r7, #12]
 8000f06:	2b7f      	cmp	r3, #127	; 0x7f
 8000f08:	ddf2      	ble.n	8000ef0 <lcd_push_buffer+0x4c>
    }

    // page 1
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000f0a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f0e:	8a9b      	ldrh	r3, [r3, #20]
 8000f10:	b29b      	uxth	r3, r3
 8000f12:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f16:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f1a:	b29b      	uxth	r3, r3
 8000f1c:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000f1e:	2000      	movs	r0, #0
 8000f20:	f7ff ff8e 	bl	8000e40 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000f24:	2010      	movs	r0, #16
 8000f26:	f7ff ff8b 	bl	8000e40 <lcd_transmit_byte>
    lcd_transmit_byte(0xB1);      // set page address  1
 8000f2a:	20b1      	movs	r0, #177	; 0xb1
 8000f2c:	f7ff ff88 	bl	8000e40 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000f30:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f34:	8a9b      	ldrh	r3, [r3, #20]
 8000f36:	b29b      	uxth	r3, r3
 8000f38:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f3c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f40:	b29b      	uxth	r3, r3
 8000f42:	8293      	strh	r3, [r2, #20]
    for( i = 128 ; i < 256 ; i++ ) {
 8000f44:	2380      	movs	r3, #128	; 0x80
 8000f46:	60fb      	str	r3, [r7, #12]
 8000f48:	e009      	b.n	8000f5e <lcd_push_buffer+0xba>
       lcd_transmit_byte(buffer[i]);
 8000f4a:	68fb      	ldr	r3, [r7, #12]
 8000f4c:	687a      	ldr	r2, [r7, #4]
 8000f4e:	4413      	add	r3, r2
 8000f50:	781b      	ldrb	r3, [r3, #0]
 8000f52:	4618      	mov	r0, r3
 8000f54:	f7ff ff74 	bl	8000e40 <lcd_transmit_byte>
    for( i = 128 ; i < 256 ; i++ ) {
 8000f58:	68fb      	ldr	r3, [r7, #12]
 8000f5a:	3301      	adds	r3, #1
 8000f5c:	60fb      	str	r3, [r7, #12]
 8000f5e:	68fb      	ldr	r3, [r7, #12]
 8000f60:	2bff      	cmp	r3, #255	; 0xff
 8000f62:	ddf2      	ble.n	8000f4a <lcd_push_buffer+0xa6>
    }

    //page 2
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000f64:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f68:	8a9b      	ldrh	r3, [r3, #20]
 8000f6a:	b29b      	uxth	r3, r3
 8000f6c:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f70:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000f74:	b29b      	uxth	r3, r3
 8000f76:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000f78:	2000      	movs	r0, #0
 8000f7a:	f7ff ff61 	bl	8000e40 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000f7e:	2010      	movs	r0, #16
 8000f80:	f7ff ff5e 	bl	8000e40 <lcd_transmit_byte>
    lcd_transmit_byte(0xB2);      // set page address  2
 8000f84:	20b2      	movs	r0, #178	; 0xb2
 8000f86:	f7ff ff5b 	bl	8000e40 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000f8a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000f8e:	8a9b      	ldrh	r3, [r3, #20]
 8000f90:	b29b      	uxth	r3, r3
 8000f92:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000f96:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	8293      	strh	r3, [r2, #20]
    for(i=256; i<384; i++) {
 8000f9e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	e009      	b.n	8000fba <lcd_push_buffer+0x116>
       lcd_transmit_byte(buffer[i]);
 8000fa6:	68fb      	ldr	r3, [r7, #12]
 8000fa8:	687a      	ldr	r2, [r7, #4]
 8000faa:	4413      	add	r3, r2
 8000fac:	781b      	ldrb	r3, [r3, #0]
 8000fae:	4618      	mov	r0, r3
 8000fb0:	f7ff ff46 	bl	8000e40 <lcd_transmit_byte>
    for(i=256; i<384; i++) {
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	60fb      	str	r3, [r7, #12]
 8000fba:	68fb      	ldr	r3, [r7, #12]
 8000fbc:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 8000fc0:	dbf1      	blt.n	8000fa6 <lcd_push_buffer+0x102>
    }

    //page 3
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 8000fc2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000fc6:	8a9b      	ldrh	r3, [r3, #20]
 8000fc8:	b29b      	uxth	r3, r3
 8000fca:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000fce:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000fd2:	b29b      	uxth	r3, r3
 8000fd4:	8293      	strh	r3, [r2, #20]
    lcd_transmit_byte(0x00);      // set column low nibble 0
 8000fd6:	2000      	movs	r0, #0
 8000fd8:	f7ff ff32 	bl	8000e40 <lcd_transmit_byte>
    lcd_transmit_byte(0x10);      // set column hi  nibble 0
 8000fdc:	2010      	movs	r0, #16
 8000fde:	f7ff ff2f 	bl	8000e40 <lcd_transmit_byte>
    lcd_transmit_byte(0xB3);      // set page address  3
 8000fe2:	20b3      	movs	r0, #179	; 0xb3
 8000fe4:	f7ff ff2c 	bl	8000e40 <lcd_transmit_byte>

    GPIOA->ODR |=  (0x0001 << 8); // A0 = 1 - Set Data
 8000fe8:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8000fec:	8a9b      	ldrh	r3, [r3, #20]
 8000fee:	b29b      	uxth	r3, r3
 8000ff0:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8000ff4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ff8:	b29b      	uxth	r3, r3
 8000ffa:	8293      	strh	r3, [r2, #20]
    for(i=384; i<512; i++) {
 8000ffc:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001000:	60fb      	str	r3, [r7, #12]
 8001002:	e009      	b.n	8001018 <lcd_push_buffer+0x174>
       lcd_transmit_byte(buffer[i]);
 8001004:	68fb      	ldr	r3, [r7, #12]
 8001006:	687a      	ldr	r2, [r7, #4]
 8001008:	4413      	add	r3, r2
 800100a:	781b      	ldrb	r3, [r3, #0]
 800100c:	4618      	mov	r0, r3
 800100e:	f7ff ff17 	bl	8000e40 <lcd_transmit_byte>
    for(i=384; i<512; i++) {
 8001012:	68fb      	ldr	r3, [r7, #12]
 8001014:	3301      	adds	r3, #1
 8001016:	60fb      	str	r3, [r7, #12]
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800101e:	dbf1      	blt.n	8001004 <lcd_push_buffer+0x160>
    }
}
 8001020:	bf00      	nop
 8001022:	bf00      	nop
 8001024:	3710      	adds	r7, #16
 8001026:	46bd      	mov	sp, r7
 8001028:	bd80      	pop	{r7, pc}
	...

0800102c <lcd_reset>:

void lcd_reset()
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b082      	sub	sp, #8
 8001030:	af00      	add	r7, sp, #0
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Reset Command/Data
 8001032:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001036:	8a9b      	ldrh	r3, [r3, #20]
 8001038:	b29b      	uxth	r3, r3
 800103a:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800103e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001042:	b29b      	uxth	r3, r3
 8001044:	8293      	strh	r3, [r2, #20]
    GPIOB->ODR |=  (0x0001 << 6); // CS = 1 - Reset C/S
 8001046:	4b2f      	ldr	r3, [pc, #188]	; (8001104 <lcd_reset+0xd8>)
 8001048:	8a9b      	ldrh	r3, [r3, #20]
 800104a:	b29b      	uxth	r3, r3
 800104c:	4a2d      	ldr	r2, [pc, #180]	; (8001104 <lcd_reset+0xd8>)
 800104e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001052:	b29b      	uxth	r3, r3
 8001054:	8293      	strh	r3, [r2, #20]

    GPIOB->ODR &= ~(0x0001 << 14); // RESET = 0 - Reset Display
 8001056:	4b2b      	ldr	r3, [pc, #172]	; (8001104 <lcd_reset+0xd8>)
 8001058:	8a9b      	ldrh	r3, [r3, #20]
 800105a:	b29b      	uxth	r3, r3
 800105c:	4a29      	ldr	r2, [pc, #164]	; (8001104 <lcd_reset+0xd8>)
 800105e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001062:	b29b      	uxth	r3, r3
 8001064:	8293      	strh	r3, [r2, #20]
    for (uint32_t i = 0 ; i < 4680 ; i++) { asm("nop"); }; // Wait
 8001066:	2300      	movs	r3, #0
 8001068:	607b      	str	r3, [r7, #4]
 800106a:	e003      	b.n	8001074 <lcd_reset+0x48>
 800106c:	bf00      	nop
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	3301      	adds	r3, #1
 8001072:	607b      	str	r3, [r7, #4]
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	f241 2247 	movw	r2, #4679	; 0x1247
 800107a:	4293      	cmp	r3, r2
 800107c:	d9f6      	bls.n	800106c <lcd_reset+0x40>
    GPIOB->ODR |=  (0x0001 << 14); // RESET = 1 - Stop Reset
 800107e:	4b21      	ldr	r3, [pc, #132]	; (8001104 <lcd_reset+0xd8>)
 8001080:	8a9b      	ldrh	r3, [r3, #20]
 8001082:	b29b      	uxth	r3, r3
 8001084:	4a1f      	ldr	r2, [pc, #124]	; (8001104 <lcd_reset+0xd8>)
 8001086:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800108a:	b29b      	uxth	r3, r3
 800108c:	8293      	strh	r3, [r2, #20]
    for (uint32_t i = 0 ; i < 390000 ; i++) { asm("nop"); }; // Wait
 800108e:	2300      	movs	r3, #0
 8001090:	603b      	str	r3, [r7, #0]
 8001092:	e003      	b.n	800109c <lcd_reset+0x70>
 8001094:	bf00      	nop
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	3301      	adds	r3, #1
 800109a:	603b      	str	r3, [r7, #0]
 800109c:	683b      	ldr	r3, [r7, #0]
 800109e:	4a1a      	ldr	r2, [pc, #104]	; (8001108 <lcd_reset+0xdc>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d9f7      	bls.n	8001094 <lcd_reset+0x68>

    // Configure Display
    GPIOA->ODR &= ~(0x0001 << 8); // A0 = 0 - Set Command
 80010a4:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80010a8:	8a9b      	ldrh	r3, [r3, #20]
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80010b0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80010b4:	b29b      	uxth	r3, r3
 80010b6:	8293      	strh	r3, [r2, #20]

    lcd_transmit_byte(0xAE);  // Turn off display
 80010b8:	20ae      	movs	r0, #174	; 0xae
 80010ba:	f7ff fec1 	bl	8000e40 <lcd_transmit_byte>
    lcd_transmit_byte(0xA2);  // Set bias voltage to 1/9
 80010be:	20a2      	movs	r0, #162	; 0xa2
 80010c0:	f7ff febe 	bl	8000e40 <lcd_transmit_byte>

    lcd_transmit_byte(0xA0);  // Set display RAM address normal
 80010c4:	20a0      	movs	r0, #160	; 0xa0
 80010c6:	f7ff febb 	bl	8000e40 <lcd_transmit_byte>
    lcd_transmit_byte(0xC8);  // Set update direction
 80010ca:	20c8      	movs	r0, #200	; 0xc8
 80010cc:	f7ff feb8 	bl	8000e40 <lcd_transmit_byte>

    lcd_transmit_byte(0x22);  // Set internal resistor ratio
 80010d0:	2022      	movs	r0, #34	; 0x22
 80010d2:	f7ff feb5 	bl	8000e40 <lcd_transmit_byte>
    lcd_transmit_byte(0x2F);  // Set operating mode
 80010d6:	202f      	movs	r0, #47	; 0x2f
 80010d8:	f7ff feb2 	bl	8000e40 <lcd_transmit_byte>
    lcd_transmit_byte(0x40);  // Set start line address
 80010dc:	2040      	movs	r0, #64	; 0x40
 80010de:	f7ff feaf 	bl	8000e40 <lcd_transmit_byte>

    lcd_transmit_byte(0xAF);  // Turn on display
 80010e2:	20af      	movs	r0, #175	; 0xaf
 80010e4:	f7ff feac 	bl	8000e40 <lcd_transmit_byte>

    lcd_transmit_byte(0x81);  // Set output voltage
 80010e8:	2081      	movs	r0, #129	; 0x81
 80010ea:	f7ff fea9 	bl	8000e40 <lcd_transmit_byte>
    lcd_transmit_byte(0x17);  // Set contrast
 80010ee:	2017      	movs	r0, #23
 80010f0:	f7ff fea6 	bl	8000e40 <lcd_transmit_byte>

    lcd_transmit_byte(0xA6);  // Set normal mode
 80010f4:	20a6      	movs	r0, #166	; 0xa6
 80010f6:	f7ff fea3 	bl	8000e40 <lcd_transmit_byte>
}
 80010fa:	bf00      	nop
 80010fc:	3708      	adds	r7, #8
 80010fe:	46bd      	mov	sp, r7
 8001100:	bd80      	pop	{r7, pc}
 8001102:	bf00      	nop
 8001104:	48000400 	.word	0x48000400
 8001108:	0005f36f 	.word	0x0005f36f

0800110c <lcd_init>:

void lcd_init() {
 800110c:	b580      	push	{r7, lr}
 800110e:	af00      	add	r7, sp, #0
    // Enable Clocks
    RCC->AHBENR  |= 0x00020000 | 0x00040000;    // Enable Clock for GPIO Banks A and B
 8001110:	4b9d      	ldr	r3, [pc, #628]	; (8001388 <lcd_init+0x27c>)
 8001112:	695b      	ldr	r3, [r3, #20]
 8001114:	4a9c      	ldr	r2, [pc, #624]	; (8001388 <lcd_init+0x27c>)
 8001116:	f443 23c0 	orr.w	r3, r3, #393216	; 0x60000
 800111a:	6153      	str	r3, [r2, #20]
    RCC->APB1ENR |= 0x00004000;                 // Enable Clock for SPI2
 800111c:	4b9a      	ldr	r3, [pc, #616]	; (8001388 <lcd_init+0x27c>)
 800111e:	69db      	ldr	r3, [r3, #28]
 8001120:	4a99      	ldr	r2, [pc, #612]	; (8001388 <lcd_init+0x27c>)
 8001122:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001126:	61d3      	str	r3, [r2, #28]

    // Connect pins to SPI2
    GPIOB->AFR[13 >> 0x03] &= ~(0x0000000F << ((13 & 0x00000007) * 4)); // Clear alternate function for PB13
 8001128:	4b98      	ldr	r3, [pc, #608]	; (800138c <lcd_init+0x280>)
 800112a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800112c:	4a97      	ldr	r2, [pc, #604]	; (800138c <lcd_init+0x280>)
 800112e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8001132:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[13 >> 0x03] |=  (0x00000005 << ((13 & 0x00000007) * 4)); // Set alternate 5 function for PB13 - SCLK
 8001134:	4b95      	ldr	r3, [pc, #596]	; (800138c <lcd_init+0x280>)
 8001136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001138:	4a94      	ldr	r2, [pc, #592]	; (800138c <lcd_init+0x280>)
 800113a:	f443 03a0 	orr.w	r3, r3, #5242880	; 0x500000
 800113e:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[15 >> 0x03] &= ~(0x0000000F << ((15 & 0x00000007) * 4)); // Clear alternate function for PB15
 8001140:	4b92      	ldr	r3, [pc, #584]	; (800138c <lcd_init+0x280>)
 8001142:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001144:	4a91      	ldr	r2, [pc, #580]	; (800138c <lcd_init+0x280>)
 8001146:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800114a:	6253      	str	r3, [r2, #36]	; 0x24
    GPIOB->AFR[15 >> 0x03] |=  (0x00000005 << ((15 & 0x00000007) * 4)); // Set alternate 5 function for PB15 - MOSI
 800114c:	4b8f      	ldr	r3, [pc, #572]	; (800138c <lcd_init+0x280>)
 800114e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001150:	4a8e      	ldr	r2, [pc, #568]	; (800138c <lcd_init+0x280>)
 8001152:	f043 43a0 	orr.w	r3, r3, #1342177280	; 0x50000000
 8001156:	6253      	str	r3, [r2, #36]	; 0x24

    // Configure pins PB13 and PB15 for 10 MHz alternate function
    GPIOB->OSPEEDR &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear speed register
 8001158:	4b8c      	ldr	r3, [pc, #560]	; (800138c <lcd_init+0x280>)
 800115a:	689b      	ldr	r3, [r3, #8]
 800115c:	4a8b      	ldr	r2, [pc, #556]	; (800138c <lcd_init+0x280>)
 800115e:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8001162:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  (0x00000001 << (13 * 2) | 0x00000001 << (15 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 8001164:	4b89      	ldr	r3, [pc, #548]	; (800138c <lcd_init+0x280>)
 8001166:	689b      	ldr	r3, [r3, #8]
 8001168:	4a88      	ldr	r2, [pc, #544]	; (800138c <lcd_init+0x280>)
 800116a:	f043 4388 	orr.w	r3, r3, #1140850688	; 0x44000000
 800116e:	6093      	str	r3, [r2, #8]
    GPIOB->OTYPER  &= ~(0x0001     << (13)     | 0x0001     << (15));        // Clear output type register
 8001170:	4b86      	ldr	r3, [pc, #536]	; (800138c <lcd_init+0x280>)
 8001172:	889b      	ldrh	r3, [r3, #4]
 8001174:	b29a      	uxth	r2, r3
 8001176:	4985      	ldr	r1, [pc, #532]	; (800138c <lcd_init+0x280>)
 8001178:	f645 73ff 	movw	r3, #24575	; 0x5fff
 800117c:	4013      	ands	r3, r2
 800117e:	b29b      	uxth	r3, r3
 8001180:	808b      	strh	r3, [r1, #4]
    GPIOB->OTYPER  |=  (0x0000     << (13)     | 0x0000     << (15));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8001182:	4a82      	ldr	r2, [pc, #520]	; (800138c <lcd_init+0x280>)
 8001184:	4b81      	ldr	r3, [pc, #516]	; (800138c <lcd_init+0x280>)
 8001186:	8892      	ldrh	r2, [r2, #4]
 8001188:	b292      	uxth	r2, r2
 800118a:	809a      	strh	r2, [r3, #4]
    GPIOB->MODER   &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear mode register
 800118c:	4b7f      	ldr	r3, [pc, #508]	; (800138c <lcd_init+0x280>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a7e      	ldr	r2, [pc, #504]	; (800138c <lcd_init+0x280>)
 8001192:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8001196:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  (0x00000002 << (13 * 2) | 0x00000002 << (15 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8001198:	4b7c      	ldr	r3, [pc, #496]	; (800138c <lcd_init+0x280>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4a7b      	ldr	r2, [pc, #492]	; (800138c <lcd_init+0x280>)
 800119e:	f043 4308 	orr.w	r3, r3, #2281701376	; 0x88000000
 80011a2:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR   &= ~(0x00000003 << (13 * 2) | 0x00000003 << (15 * 2));    // Clear push/pull register
 80011a4:	4b79      	ldr	r3, [pc, #484]	; (800138c <lcd_init+0x280>)
 80011a6:	68db      	ldr	r3, [r3, #12]
 80011a8:	4a78      	ldr	r2, [pc, #480]	; (800138c <lcd_init+0x280>)
 80011aa:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 80011ae:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR   |=  (0x00000000 << (13 * 2) | 0x00000000 << (15 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 80011b0:	4b76      	ldr	r3, [pc, #472]	; (800138c <lcd_init+0x280>)
 80011b2:	4a76      	ldr	r2, [pc, #472]	; (800138c <lcd_init+0x280>)
 80011b4:	68db      	ldr	r3, [r3, #12]
 80011b6:	60d3      	str	r3, [r2, #12]

    // Initialize REEST, nCS, and A0
    // Configure pins PB6 and PB14 for 10 MHz output
    GPIOB->OSPEEDR &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear speed register
 80011b8:	4b74      	ldr	r3, [pc, #464]	; (800138c <lcd_init+0x280>)
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	4a73      	ldr	r2, [pc, #460]	; (800138c <lcd_init+0x280>)
 80011be:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 80011c2:	6093      	str	r3, [r2, #8]
    GPIOB->OSPEEDR |=  (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 80011c4:	4b71      	ldr	r3, [pc, #452]	; (800138c <lcd_init+0x280>)
 80011c6:	689b      	ldr	r3, [r3, #8]
 80011c8:	4a70      	ldr	r2, [pc, #448]	; (800138c <lcd_init+0x280>)
 80011ca:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
 80011ce:	6093      	str	r3, [r2, #8]
    GPIOB->OTYPER  &= ~(0x0001     << (6)     | 0x0001     << (14));        // Clear output type register
 80011d0:	4b6e      	ldr	r3, [pc, #440]	; (800138c <lcd_init+0x280>)
 80011d2:	889b      	ldrh	r3, [r3, #4]
 80011d4:	b29b      	uxth	r3, r3
 80011d6:	4a6d      	ldr	r2, [pc, #436]	; (800138c <lcd_init+0x280>)
 80011d8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80011dc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011e0:	b29b      	uxth	r3, r3
 80011e2:	8093      	strh	r3, [r2, #4]
    GPIOB->OTYPER  |=  (0x0000     << (6)     | 0x0000     << (14));        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 80011e4:	4a69      	ldr	r2, [pc, #420]	; (800138c <lcd_init+0x280>)
 80011e6:	4b69      	ldr	r3, [pc, #420]	; (800138c <lcd_init+0x280>)
 80011e8:	8892      	ldrh	r2, [r2, #4]
 80011ea:	b292      	uxth	r2, r2
 80011ec:	809a      	strh	r2, [r3, #4]
    GPIOB->MODER   &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear mode register
 80011ee:	4b67      	ldr	r3, [pc, #412]	; (800138c <lcd_init+0x280>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	4a66      	ldr	r2, [pc, #408]	; (800138c <lcd_init+0x280>)
 80011f4:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 80011f8:	6013      	str	r3, [r2, #0]
    GPIOB->MODER   |=  (0x00000001 << (6 * 2) | 0x00000001 << (14 * 2));    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 80011fa:	4b64      	ldr	r3, [pc, #400]	; (800138c <lcd_init+0x280>)
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a63      	ldr	r2, [pc, #396]	; (800138c <lcd_init+0x280>)
 8001200:	f043 2310 	orr.w	r3, r3, #268439552	; 0x10001000
 8001204:	6013      	str	r3, [r2, #0]
    GPIOB->PUPDR   &= ~(0x00000003 << (6 * 2) | 0x00000003 << (14 * 2));    // Clear push/pull register
 8001206:	4b61      	ldr	r3, [pc, #388]	; (800138c <lcd_init+0x280>)
 8001208:	68db      	ldr	r3, [r3, #12]
 800120a:	4a60      	ldr	r2, [pc, #384]	; (800138c <lcd_init+0x280>)
 800120c:	f023 2330 	bic.w	r3, r3, #805318656	; 0x30003000
 8001210:	60d3      	str	r3, [r2, #12]
    GPIOB->PUPDR   |=  (0x00000000 << (6 * 2) | 0x00000000 << (14 * 2));    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 8001212:	4b5e      	ldr	r3, [pc, #376]	; (800138c <lcd_init+0x280>)
 8001214:	4a5d      	ldr	r2, [pc, #372]	; (800138c <lcd_init+0x280>)
 8001216:	68db      	ldr	r3, [r3, #12]
 8001218:	60d3      	str	r3, [r2, #12]
    // Configure pin PA8 for 10 MHz output
    GPIOA->OSPEEDR &= ~0x00000003 << (8 * 2);    // Clear speed register
 800121a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800121e:	689b      	ldr	r3, [r3, #8]
 8001220:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001224:	0c9b      	lsrs	r3, r3, #18
 8001226:	049b      	lsls	r3, r3, #18
 8001228:	6093      	str	r3, [r2, #8]
    GPIOA->OSPEEDR |=  0x00000001 << (8 * 2);    // set speed register (0x01 - 10 MHz, 0x02 - 2 MHz, 0x03 - 50 MHz)
 800122a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800122e:	689b      	ldr	r3, [r3, #8]
 8001230:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001234:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001238:	6093      	str	r3, [r2, #8]
    GPIOA->OTYPER  &= ~0x0001     << (8);        // Clear output type register
 800123a:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800123e:	889b      	ldrh	r3, [r3, #4]
 8001240:	b29b      	uxth	r3, r3
 8001242:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001246:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800124a:	f023 0301 	bic.w	r3, r3, #1
 800124e:	b29b      	uxth	r3, r3
 8001250:	8093      	strh	r3, [r2, #4]
    GPIOA->OTYPER  |=  0x0000     << (8);        // Set output type register (0x00 - Push pull, 0x01 - Open drain)
 8001252:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001256:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 800125a:	8892      	ldrh	r2, [r2, #4]
 800125c:	b292      	uxth	r2, r2
 800125e:	809a      	strh	r2, [r3, #4]


    GPIOA->MODER   &= ~0x00000003 << (8 * 2);    // Clear mode register
 8001260:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001264:	681b      	ldr	r3, [r3, #0]
 8001266:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800126a:	0c9b      	lsrs	r3, r3, #18
 800126c:	049b      	lsls	r3, r3, #18
 800126e:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  0x00000001 << (8 * 2);    // Set mode register (0x00 - Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
 8001270:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800127a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800127e:	6013      	str	r3, [r2, #0]

    GPIOA->MODER   &= ~(0x00000003 << (2 * 2) | 0x00000003 << (3 * 2));    // This is needed for UART to work. It makes no sense.
 8001280:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800128a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800128e:	6013      	str	r3, [r2, #0]
    GPIOA->MODER   |=  (0x00000002 << (2 * 2) | 0x00000002 << (3 * 2));
 8001290:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800129a:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 800129e:	6013      	str	r3, [r2, #0]

    GPIOA->PUPDR   &= ~0x00000003 << (8 * 2);    // Clear push/pull register
 80012a0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80012a4:	68db      	ldr	r3, [r3, #12]
 80012a6:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80012aa:	0c9b      	lsrs	r3, r3, #18
 80012ac:	049b      	lsls	r3, r3, #18
 80012ae:	60d3      	str	r3, [r2, #12]
    GPIOA->PUPDR   |=  0x00000000 << (8 * 2);    // Set push/pull register (0x00 - No pull, 0x01 - Pull-up, 0x02 - Pull-down)
 80012b0:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80012b4:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80012b8:	68db      	ldr	r3, [r3, #12]
 80012ba:	60d3      	str	r3, [r2, #12]

    GPIOB->ODR |=  (0x0001 << 6); // CS = 1
 80012bc:	4b33      	ldr	r3, [pc, #204]	; (800138c <lcd_init+0x280>)
 80012be:	8a9b      	ldrh	r3, [r3, #20]
 80012c0:	b29b      	uxth	r3, r3
 80012c2:	4a32      	ldr	r2, [pc, #200]	; (800138c <lcd_init+0x280>)
 80012c4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80012c8:	b29b      	uxth	r3, r3
 80012ca:	8293      	strh	r3, [r2, #20]

    // Configure SPI2
    SPI2->CR1 &= 0x3040; // Clear CR1 Register
 80012cc:	4b30      	ldr	r3, [pc, #192]	; (8001390 <lcd_init+0x284>)
 80012ce:	881b      	ldrh	r3, [r3, #0]
 80012d0:	b29b      	uxth	r3, r3
 80012d2:	4a2f      	ldr	r2, [pc, #188]	; (8001390 <lcd_init+0x284>)
 80012d4:	f403 5341 	and.w	r3, r3, #12352	; 0x3040
 80012d8:	b29b      	uxth	r3, r3
 80012da:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0000; // Configure direction (0x0000 - 2 Lines Full Duplex, 0x0400 - 2 Lines RX Only, 0x8000 - 1 Line RX, 0xC000 - 1 Line TX)
 80012dc:	4a2c      	ldr	r2, [pc, #176]	; (8001390 <lcd_init+0x284>)
 80012de:	4b2c      	ldr	r3, [pc, #176]	; (8001390 <lcd_init+0x284>)
 80012e0:	8812      	ldrh	r2, [r2, #0]
 80012e2:	b292      	uxth	r2, r2
 80012e4:	801a      	strh	r2, [r3, #0]
    SPI2->CR1 |= 0x0104; // Configure mode (0x0000 - Slave, 0x0104 - Master)
 80012e6:	4b2a      	ldr	r3, [pc, #168]	; (8001390 <lcd_init+0x284>)
 80012e8:	881b      	ldrh	r3, [r3, #0]
 80012ea:	b29b      	uxth	r3, r3
 80012ec:	4a28      	ldr	r2, [pc, #160]	; (8001390 <lcd_init+0x284>)
 80012ee:	f443 7382 	orr.w	r3, r3, #260	; 0x104
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0002; // Configure clock polarity (0x0000 - Low, 0x0002 - High)
 80012f6:	4b26      	ldr	r3, [pc, #152]	; (8001390 <lcd_init+0x284>)
 80012f8:	881b      	ldrh	r3, [r3, #0]
 80012fa:	b29b      	uxth	r3, r3
 80012fc:	4a24      	ldr	r2, [pc, #144]	; (8001390 <lcd_init+0x284>)
 80012fe:	f043 0302 	orr.w	r3, r3, #2
 8001302:	b29b      	uxth	r3, r3
 8001304:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0001; // Configure clock phase (0x0000 - 1 Edge, 0x0001 - 2 Edge)
 8001306:	4b22      	ldr	r3, [pc, #136]	; (8001390 <lcd_init+0x284>)
 8001308:	881b      	ldrh	r3, [r3, #0]
 800130a:	b29b      	uxth	r3, r3
 800130c:	4a20      	ldr	r2, [pc, #128]	; (8001390 <lcd_init+0x284>)
 800130e:	f043 0301 	orr.w	r3, r3, #1
 8001312:	b29b      	uxth	r3, r3
 8001314:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0200; // Configure chip select (0x0000 - Hardware based, 0x0200 - Software based)
 8001316:	4b1e      	ldr	r3, [pc, #120]	; (8001390 <lcd_init+0x284>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	b29b      	uxth	r3, r3
 800131c:	4a1c      	ldr	r2, [pc, #112]	; (8001390 <lcd_init+0x284>)
 800131e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001322:	b29b      	uxth	r3, r3
 8001324:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0008; // Set Baud Rate Prescaler (0x0000 - 2, 0x0008 - 4, 0x0018 - 8, 0x0020 - 16, 0x0028 - 32, 0x0028 - 64, 0x0030 - 128, 0x0038 - 128)
 8001326:	4b1a      	ldr	r3, [pc, #104]	; (8001390 <lcd_init+0x284>)
 8001328:	881b      	ldrh	r3, [r3, #0]
 800132a:	b29b      	uxth	r3, r3
 800132c:	4a18      	ldr	r2, [pc, #96]	; (8001390 <lcd_init+0x284>)
 800132e:	f043 0308 	orr.w	r3, r3, #8
 8001332:	b29b      	uxth	r3, r3
 8001334:	8013      	strh	r3, [r2, #0]
    SPI2->CR1 |= 0x0000; // Set Bit Order (0x0000 - MSB First, 0x0080 - LSB First)
 8001336:	4a16      	ldr	r2, [pc, #88]	; (8001390 <lcd_init+0x284>)
 8001338:	4b15      	ldr	r3, [pc, #84]	; (8001390 <lcd_init+0x284>)
 800133a:	8812      	ldrh	r2, [r2, #0]
 800133c:	b292      	uxth	r2, r2
 800133e:	801a      	strh	r2, [r3, #0]
    SPI2->CR2 &= ~0x0F00; // Clear CR2 Register
 8001340:	4b13      	ldr	r3, [pc, #76]	; (8001390 <lcd_init+0x284>)
 8001342:	889b      	ldrh	r3, [r3, #4]
 8001344:	b29b      	uxth	r3, r3
 8001346:	4a12      	ldr	r2, [pc, #72]	; (8001390 <lcd_init+0x284>)
 8001348:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800134c:	b29b      	uxth	r3, r3
 800134e:	8093      	strh	r3, [r2, #4]
    SPI2->CR2 |= 0x0700; // Set Number of Bits (0x0300 - 4, 0x0400 - 5, 0x0500 - 6, ...);
 8001350:	4b0f      	ldr	r3, [pc, #60]	; (8001390 <lcd_init+0x284>)
 8001352:	889b      	ldrh	r3, [r3, #4]
 8001354:	b29b      	uxth	r3, r3
 8001356:	4a0e      	ldr	r2, [pc, #56]	; (8001390 <lcd_init+0x284>)
 8001358:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800135c:	b29b      	uxth	r3, r3
 800135e:	8093      	strh	r3, [r2, #4]
    SPI2->I2SCFGR &= ~0x0800; // Disable I2S
 8001360:	4b0b      	ldr	r3, [pc, #44]	; (8001390 <lcd_init+0x284>)
 8001362:	8b9b      	ldrh	r3, [r3, #28]
 8001364:	b29b      	uxth	r3, r3
 8001366:	4a0a      	ldr	r2, [pc, #40]	; (8001390 <lcd_init+0x284>)
 8001368:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800136c:	b29b      	uxth	r3, r3
 800136e:	8393      	strh	r3, [r2, #28]
    SPI2->CRCPR = 7; // Set CRC polynomial order
 8001370:	4b07      	ldr	r3, [pc, #28]	; (8001390 <lcd_init+0x284>)
 8001372:	2207      	movs	r2, #7
 8001374:	821a      	strh	r2, [r3, #16]
    SPI2->CR2 &= ~0x1000;
 8001376:	4b06      	ldr	r3, [pc, #24]	; (8001390 <lcd_init+0x284>)
 8001378:	889b      	ldrh	r3, [r3, #4]
 800137a:	b29b      	uxth	r3, r3
 800137c:	4a04      	ldr	r2, [pc, #16]	; (8001390 <lcd_init+0x284>)
 800137e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001382:	b29b      	uxth	r3, r3
 8001384:	e006      	b.n	8001394 <lcd_init+0x288>
 8001386:	bf00      	nop
 8001388:	40021000 	.word	0x40021000
 800138c:	48000400 	.word	0x48000400
 8001390:	40003800 	.word	0x40003800
 8001394:	8093      	strh	r3, [r2, #4]
    SPI2->CR2 |= 0x1000; // Configure RXFIFO return at (0x0000 - Half-full (16 bits), 0x1000 - Quarter-full (8 bits))
 8001396:	4b0a      	ldr	r3, [pc, #40]	; (80013c0 <lcd_init+0x2b4>)
 8001398:	889b      	ldrh	r3, [r3, #4]
 800139a:	b29b      	uxth	r3, r3
 800139c:	4a08      	ldr	r2, [pc, #32]	; (80013c0 <lcd_init+0x2b4>)
 800139e:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80013a2:	b29b      	uxth	r3, r3
 80013a4:	8093      	strh	r3, [r2, #4]
    SPI2->CR1 |= 0x0040; // Enable SPI2
 80013a6:	4b06      	ldr	r3, [pc, #24]	; (80013c0 <lcd_init+0x2b4>)
 80013a8:	881b      	ldrh	r3, [r3, #0]
 80013aa:	b29b      	uxth	r3, r3
 80013ac:	4a04      	ldr	r2, [pc, #16]	; (80013c0 <lcd_init+0x2b4>)
 80013ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80013b2:	b29b      	uxth	r3, r3
 80013b4:	8013      	strh	r3, [r2, #0]

    lcd_reset();
 80013b6:	f7ff fe39 	bl	800102c <lcd_reset>
}
 80013ba:	bf00      	nop
 80013bc:	bd80      	pop	{r7, pc}
 80013be:	bf00      	nop
 80013c0:	40003800 	.word	0x40003800

080013c4 <ADC_init>:
 */


#include "ADC.h"

void ADC_init() {
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
	RCC->AHBENR |= RCC_AHBPeriph_GPIOA; // Enable clock for GPIO Port A
 80013ca:	4b54      	ldr	r3, [pc, #336]	; (800151c <ADC_init+0x158>)
 80013cc:	695b      	ldr	r3, [r3, #20]
 80013ce:	4a53      	ldr	r2, [pc, #332]	; (800151c <ADC_init+0x158>)
 80013d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013d4:	6153      	str	r3, [r2, #20]

	// Set pin PA6 to input
	GPIOA->MODER &= ~(0x00000003 << (6 * 2)); // Clear mode register
 80013d6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80013e0:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80013e4:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (0x00000000 << (6 * 2)); // Set mode register (0x00 
 80013e6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80013ea:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	6013      	str	r3, [r2, #0]
	// Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
	GPIOA->PUPDR &= ~(0x00000003 << (6 * 2)); // Clear push/pull register
 80013f2:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 80013fc:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001400:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (0x00000002 << (6 * 2)); // Set push/pull register (0x00 -
 8001402:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001406:	68db      	ldr	r3, [r3, #12]
 8001408:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800140c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001410:	60d3      	str	r3, [r2, #12]
	// No pull, 0x01 - Pull-up, 0x02 - Pull-down)

	// Set pin PA7 to input
	GPIOA->MODER &= ~(0x00000003 << (7 * 2)); // Clear mode register
 8001412:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800141c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001420:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |= (0x00000000 << (7 * 2)); // Set mode register (0x00 
 8001422:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001426:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	6013      	str	r3, [r2, #0]
	// Input, 0x01 - Output, 0x02 - Alternate Function, 0x03 - Analog in/out)
	GPIOA->PUPDR &= ~(0x00000003 << (7 * 2)); // Clear push/pull register
 800142e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001432:	68db      	ldr	r3, [r3, #12]
 8001434:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001438:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800143c:	60d3      	str	r3, [r2, #12]
	GPIOA->PUPDR |= (0x00000002 << (7 * 2)); // Set push/pull register (0x00 -
 800143e:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8001442:	68db      	ldr	r3, [r3, #12]
 8001444:	f04f 4290 	mov.w	r2, #1207959552	; 0x48000000
 8001448:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800144c:	60d3      	str	r3, [r2, #12]
	// No pull, 0x01 - Pull-up, 0x02 - Pull-down)

	// setup of ADC

	RCC->CFGR2 &= ~RCC_CFGR2_ADCPRE12; // Clear ADC12 prescaler bits
 800144e:	4b33      	ldr	r3, [pc, #204]	; (800151c <ADC_init+0x158>)
 8001450:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001452:	4a32      	ldr	r2, [pc, #200]	; (800151c <ADC_init+0x158>)
 8001454:	f423 73f8 	bic.w	r3, r3, #496	; 0x1f0
 8001458:	62d3      	str	r3, [r2, #44]	; 0x2c
	RCC->CFGR2 |= RCC_CFGR2_ADCPRE12_DIV6; // Set ADC12 prescaler to 6
 800145a:	4b30      	ldr	r3, [pc, #192]	; (800151c <ADC_init+0x158>)
 800145c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800145e:	4a2f      	ldr	r2, [pc, #188]	; (800151c <ADC_init+0x158>)
 8001460:	f443 7398 	orr.w	r3, r3, #304	; 0x130
 8001464:	62d3      	str	r3, [r2, #44]	; 0x2c
	RCC->AHBENR |= RCC_AHBPeriph_ADC12; // Enable clock for ADC12
 8001466:	4b2d      	ldr	r3, [pc, #180]	; (800151c <ADC_init+0x158>)
 8001468:	695b      	ldr	r3, [r3, #20]
 800146a:	4a2c      	ldr	r2, [pc, #176]	; (800151c <ADC_init+0x158>)
 800146c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001470:	6153      	str	r3, [r2, #20]

	ADC1->CR = 0x00000000; // Clear CR register
 8001472:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001476:	2200      	movs	r2, #0
 8001478:	609a      	str	r2, [r3, #8]
	ADC1->CFGR &= 0xFDFFC007; // Clear ADC1 config register
 800147a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800147e:	68da      	ldr	r2, [r3, #12]
 8001480:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8001484:	4b26      	ldr	r3, [pc, #152]	; (8001520 <ADC_init+0x15c>)
 8001486:	4013      	ands	r3, r2
 8001488:	60cb      	str	r3, [r1, #12]
	ADC1->SQR1 &= ~ADC_SQR1_L; // Clear regular sequence register 1
 800148a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800148e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001490:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8001494:	f023 030f 	bic.w	r3, r3, #15
 8001498:	6313      	str	r3, [r2, #48]	; 0x30

	ADC1->CR |= 0x10000000; // Enable internal ADC voltage regulator
 800149a:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800149e:	689b      	ldr	r3, [r3, #8]
 80014a0:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80014a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014a8:	6093      	str	r3, [r2, #8]
	for (int i = 0 ; i < 1000 ; i++) {} // Wait for about 16 microseconds
 80014aa:	2300      	movs	r3, #0
 80014ac:	607b      	str	r3, [r7, #4]
 80014ae:	e002      	b.n	80014b6 <ADC_init+0xf2>
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	3301      	adds	r3, #1
 80014b4:	607b      	str	r3, [r7, #4]
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80014bc:	dbf8      	blt.n	80014b0 <ADC_init+0xec>

	ADC1->CR |= 0x80000000; // Start ADC1 calibration
 80014be:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80014c8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80014cc:	6093      	str	r3, [r2, #8]
	while (!(ADC1->CR & 0x80000000)); // Wait for calibration to finish
 80014ce:	bf00      	nop
 80014d0:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80014d4:	689b      	ldr	r3, [r3, #8]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	dafa      	bge.n	80014d0 <ADC_init+0x10c>
	for (int i = 0 ; i < 100 ; i++) {} // Wait for a little while
 80014da:	2300      	movs	r3, #0
 80014dc:	603b      	str	r3, [r7, #0]
 80014de:	e002      	b.n	80014e6 <ADC_init+0x122>
 80014e0:	683b      	ldr	r3, [r7, #0]
 80014e2:	3301      	adds	r3, #1
 80014e4:	603b      	str	r3, [r7, #0]
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	2b63      	cmp	r3, #99	; 0x63
 80014ea:	ddf9      	ble.n	80014e0 <ADC_init+0x11c>

	ADC1->CR |= 0x00000001; // Enable ADC1 (0x01 - Enable, 0x02 - Disable)
 80014ec:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80014f0:	689b      	ldr	r3, [r3, #8]
 80014f2:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 80014f6:	f043 0301 	orr.w	r3, r3, #1
 80014fa:	6093      	str	r3, [r2, #8]
	while (!(ADC1->ISR & 0x00000001)); // Wait until ready
 80014fc:	bf00      	nop
 80014fe:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8001502:	681b      	ldr	r3, [r3, #0]
 8001504:	f003 0301 	and.w	r3, r3, #1
 8001508:	2b00      	cmp	r3, #0
 800150a:	d0f8      	beq.n	80014fe <ADC_init+0x13a>
}
 800150c:	bf00      	nop
 800150e:	bf00      	nop
 8001510:	370c      	adds	r7, #12
 8001512:	46bd      	mov	sp, r7
 8001514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001518:	4770      	bx	lr
 800151a:	bf00      	nop
 800151c:	40021000 	.word	0x40021000
 8001520:	fdffc007 	.word	0xfdffc007

08001524 <ADC_config>:

void ADC_config(uint8_t channel) { // ADC_Channel_1 or ADC_Channel_2
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
 800152a:	4603      	mov	r3, r0
 800152c:	71fb      	strb	r3, [r7, #7]
	ADC_RegularChannelConfig(ADC1, channel, 1, ADC_SampleTime_1Cycles5);
 800152e:	79f9      	ldrb	r1, [r7, #7]
 8001530:	2300      	movs	r3, #0
 8001532:	2201      	movs	r2, #1
 8001534:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001538:	f7fe fea2 	bl	8000280 <ADC_RegularChannelConfig>
}
 800153c:	bf00      	nop
 800153e:	3708      	adds	r7, #8
 8001540:	46bd      	mov	sp, r7
 8001542:	bd80      	pop	{r7, pc}

08001544 <ADC_measure>:

void ADC_measure(ADC_t *adc) {
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
	// ADC1
	ADC_config(ADC_Channel_15);
 800154c:	200f      	movs	r0, #15
 800154e:	f7ff ffe9 	bl	8001524 <ADC_config>
	ADC_StartConversion(ADC1); // Start ADC read
 8001552:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001556:	f7fe ff8b 	bl	8000470 <ADC_StartConversion>
	while (ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == 0); // Wait for ADC read
 800155a:	bf00      	nop
 800155c:	2104      	movs	r1, #4
 800155e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001562:	f7fe ffa2 	bl	80004aa <ADC_GetFlagStatus>
 8001566:	4603      	mov	r3, r0
 8001568:	2b00      	cmp	r3, #0
 800156a:	d0f7      	beq.n	800155c <ADC_measure+0x18>
	adc->c1 = ADC_GetConversionValue(ADC1); // Read the ADC value
 800156c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001570:	f7fe ff8e 	bl	8000490 <ADC_GetConversionValue>
 8001574:	4603      	mov	r3, r0
 8001576:	461a      	mov	r2, r3
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	601a      	str	r2, [r3, #0]

	// ADC2
	ADC_config(ADC_Channel_10);
 800157c:	200a      	movs	r0, #10
 800157e:	f7ff ffd1 	bl	8001524 <ADC_config>
	ADC_StartConversion(ADC1); // Start ADC read
 8001582:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001586:	f7fe ff73 	bl	8000470 <ADC_StartConversion>
	while (ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC) == 0); // Wait for ADC read
 800158a:	bf00      	nop
 800158c:	2104      	movs	r1, #4
 800158e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001592:	f7fe ff8a 	bl	80004aa <ADC_GetFlagStatus>
 8001596:	4603      	mov	r3, r0
 8001598:	2b00      	cmp	r3, #0
 800159a:	d0f7      	beq.n	800158c <ADC_measure+0x48>
	adc->c2 = ADC_GetConversionValue(ADC1); // Read the ADC value
 800159c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015a0:	f7fe ff76 	bl	8000490 <ADC_GetConversionValue>
 80015a4:	4603      	mov	r3, r0
 80015a6:	461a      	mov	r2, r3
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	605a      	str	r2, [r3, #4]
}
 80015ac:	bf00      	nop
 80015ae:	3708      	adds	r7, #8
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd80      	pop	{r7, pc}

080015b4 <hs_menu>:
		}
		else hs->h5 = new_score;
	}
}

void hs_menu(high_score_t hs) {
 80015b4:	b084      	sub	sp, #16
 80015b6:	b580      	push	{r7, lr}
 80015b8:	b084      	sub	sp, #16
 80015ba:	af02      	add	r7, sp, #8
 80015bc:	f107 0c10 	add.w	ip, r7, #16
 80015c0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	int x=2, y = 8;
 80015c4:	2302      	movs	r3, #2
 80015c6:	607b      	str	r3, [r7, #4]
 80015c8:	2308      	movs	r3, #8
 80015ca:	603b      	str	r3, [r7, #0]
	// title
	printf("%c[%d;%dH#   # ###  ###  #   #    ###  ###   ###  ###  ####", ESC, y-6, x);
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	1f9a      	subs	r2, r3, #6
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	211b      	movs	r1, #27
 80015d4:	4828      	ldr	r0, [pc, #160]	; (8001678 <hs_menu+0xc4>)
 80015d6:	f000 fee9 	bl	80023ac <iprintf>
	printf("%c[%d;%dH#   #  #  #     #   #   #    #   # #   # #  # #   ", ESC, y-5, x);
 80015da:	683b      	ldr	r3, [r7, #0]
 80015dc:	1f5a      	subs	r2, r3, #5
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	211b      	movs	r1, #27
 80015e2:	4826      	ldr	r0, [pc, #152]	; (800167c <hs_menu+0xc8>)
 80015e4:	f000 fee2 	bl	80023ac <iprintf>
	printf("%c[%d;%dH#####  #  #  ## #####    ##  #     #   # ###  ####", ESC, y-4, x);
 80015e8:	683b      	ldr	r3, [r7, #0]
 80015ea:	1f1a      	subs	r2, r3, #4
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	211b      	movs	r1, #27
 80015f0:	4823      	ldr	r0, [pc, #140]	; (8001680 <hs_menu+0xcc>)
 80015f2:	f000 fedb 	bl	80023ac <iprintf>
	printf("%c[%d;%dH#   #  #  #   # #   #      # #   # #   # #  # #   ", ESC, y-3, x);
 80015f6:	683b      	ldr	r3, [r7, #0]
 80015f8:	1eda      	subs	r2, r3, #3
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	211b      	movs	r1, #27
 80015fe:	4821      	ldr	r0, [pc, #132]	; (8001684 <hs_menu+0xd0>)
 8001600:	f000 fed4 	bl	80023ac <iprintf>
	printf("%c[%d;%dH#   # ###  ###  #   #   ###   ###   ###  #  # ####", ESC, y-2, x);
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	1e9a      	subs	r2, r3, #2
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	211b      	movs	r1, #27
 800160c:	481e      	ldr	r0, [pc, #120]	; (8001688 <hs_menu+0xd4>)
 800160e:	f000 fecd 	bl	80023ac <iprintf>
	// high scores
	printf("%c[%d;%dH1.	%05ld", ESC, y, x, hs.h1);
 8001612:	693b      	ldr	r3, [r7, #16]
 8001614:	9300      	str	r3, [sp, #0]
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	683a      	ldr	r2, [r7, #0]
 800161a:	211b      	movs	r1, #27
 800161c:	481b      	ldr	r0, [pc, #108]	; (800168c <hs_menu+0xd8>)
 800161e:	f000 fec5 	bl	80023ac <iprintf>
	printf("%c[%d;%dH2.	%05ld", ESC, y+1, x, hs.h2);
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	1c5a      	adds	r2, r3, #1
 8001626:	697b      	ldr	r3, [r7, #20]
 8001628:	9300      	str	r3, [sp, #0]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	211b      	movs	r1, #27
 800162e:	4818      	ldr	r0, [pc, #96]	; (8001690 <hs_menu+0xdc>)
 8001630:	f000 febc 	bl	80023ac <iprintf>
	printf("%c[%d;%dH3.	%05ld", ESC, y+2, x, hs.h3);
 8001634:	683b      	ldr	r3, [r7, #0]
 8001636:	1c9a      	adds	r2, r3, #2
 8001638:	69bb      	ldr	r3, [r7, #24]
 800163a:	9300      	str	r3, [sp, #0]
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	211b      	movs	r1, #27
 8001640:	4814      	ldr	r0, [pc, #80]	; (8001694 <hs_menu+0xe0>)
 8001642:	f000 feb3 	bl	80023ac <iprintf>
	printf("%c[%d;%dH4.	%05ld", ESC, y+3, x, hs.h4);
 8001646:	683b      	ldr	r3, [r7, #0]
 8001648:	1cda      	adds	r2, r3, #3
 800164a:	69fb      	ldr	r3, [r7, #28]
 800164c:	9300      	str	r3, [sp, #0]
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	211b      	movs	r1, #27
 8001652:	4811      	ldr	r0, [pc, #68]	; (8001698 <hs_menu+0xe4>)
 8001654:	f000 feaa 	bl	80023ac <iprintf>
	printf("%c[%d;%dH5.	%05ld", ESC, y+4, x, hs.h5);
 8001658:	683b      	ldr	r3, [r7, #0]
 800165a:	1d1a      	adds	r2, r3, #4
 800165c:	6a3b      	ldr	r3, [r7, #32]
 800165e:	9300      	str	r3, [sp, #0]
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	211b      	movs	r1, #27
 8001664:	480d      	ldr	r0, [pc, #52]	; (800169c <hs_menu+0xe8>)
 8001666:	f000 fea1 	bl	80023ac <iprintf>
}
 800166a:	bf00      	nop
 800166c:	3708      	adds	r7, #8
 800166e:	46bd      	mov	sp, r7
 8001670:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001674:	b004      	add	sp, #16
 8001676:	4770      	bx	lr
 8001678:	08003858 	.word	0x08003858
 800167c:	08003894 	.word	0x08003894
 8001680:	080038d0 	.word	0x080038d0
 8001684:	0800390c 	.word	0x0800390c
 8001688:	08003948 	.word	0x08003948
 800168c:	08003984 	.word	0x08003984
 8001690:	08003998 	.word	0x08003998
 8001694:	080039ac 	.word	0x080039ac
 8001698:	080039c0 	.word	0x080039c0
 800169c:	080039d4 	.word	0x080039d4

080016a0 <clrscr>:
void resetbgcolor() {
// gray on black text, no underline, no blink, no reverse
  printf("%c[m", ESC);
}

void clrscr() {
 80016a0:	b580      	push	{r7, lr}
 80016a2:	af00      	add	r7, sp, #0
	// function that clears the terminal
	printf("%c[%d;%dH", ESC, 1, 1);
 80016a4:	2301      	movs	r3, #1
 80016a6:	2201      	movs	r2, #1
 80016a8:	211b      	movs	r1, #27
 80016aa:	4804      	ldr	r0, [pc, #16]	; (80016bc <clrscr+0x1c>)
 80016ac:	f000 fe7e 	bl	80023ac <iprintf>
	printf("%c[J", ESC);
 80016b0:	211b      	movs	r1, #27
 80016b2:	4803      	ldr	r0, [pc, #12]	; (80016c0 <clrscr+0x20>)
 80016b4:	f000 fe7a 	bl	80023ac <iprintf>
}
 80016b8:	bf00      	nop
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	08003a14 	.word	0x08003a14
 80016c0:	08003a20 	.word	0x08003a20

080016c4 <NVIC_EnableIRQ>:
{
 80016c4:	b480      	push	{r7}
 80016c6:	b083      	sub	sp, #12
 80016c8:	af00      	add	r7, sp, #0
 80016ca:	4603      	mov	r3, r0
 80016cc:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
 80016ce:	79fb      	ldrb	r3, [r7, #7]
 80016d0:	f003 031f 	and.w	r3, r3, #31
 80016d4:	2201      	movs	r2, #1
 80016d6:	fa02 f103 	lsl.w	r1, r2, r3
 80016da:	4a06      	ldr	r2, [pc, #24]	; (80016f4 <NVIC_EnableIRQ+0x30>)
 80016dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80016e0:	095b      	lsrs	r3, r3, #5
 80016e2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 80016e6:	bf00      	nop
 80016e8:	370c      	adds	r7, #12
 80016ea:	46bd      	mov	sp, r7
 80016ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016f0:	4770      	bx	lr
 80016f2:	bf00      	nop
 80016f4:	e000e100 	.word	0xe000e100

080016f8 <NVIC_SetPriority>:

    \param [in]      IRQn  Number of the interrupt for set priority
    \param [in]  priority  Priority to set
 */
static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	4603      	mov	r3, r0
 8001700:	6039      	str	r1, [r7, #0]
 8001702:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
 8001704:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001708:	2b00      	cmp	r3, #0
 800170a:	da0b      	bge.n	8001724 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
 800170c:	683b      	ldr	r3, [r7, #0]
 800170e:	b2da      	uxtb	r2, r3
 8001710:	490c      	ldr	r1, [pc, #48]	; (8001744 <NVIC_SetPriority+0x4c>)
 8001712:	79fb      	ldrb	r3, [r7, #7]
 8001714:	f003 030f 	and.w	r3, r3, #15
 8001718:	3b04      	subs	r3, #4
 800171a:	0112      	lsls	r2, r2, #4
 800171c:	b2d2      	uxtb	r2, r2
 800171e:	440b      	add	r3, r1
 8001720:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
 8001722:	e009      	b.n	8001738 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	b2da      	uxtb	r2, r3
 8001728:	4907      	ldr	r1, [pc, #28]	; (8001748 <NVIC_SetPriority+0x50>)
 800172a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800172e:	0112      	lsls	r2, r2, #4
 8001730:	b2d2      	uxtb	r2, r2
 8001732:	440b      	add	r3, r1
 8001734:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001738:	bf00      	nop
 800173a:	370c      	adds	r7, #12
 800173c:	46bd      	mov	sp, r7
 800173e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001742:	4770      	bx	lr
 8001744:	e000ed00 	.word	0xe000ed00
 8001748:	e000e100 	.word	0xe000e100

0800174c <clock_init>:
 *      Author: Bruger
 */

#include "clock.h"

void clock_init() {
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
	RCC->APB2ENR = RCC_APB2Periph_TIM15; // Enable clock line to timer 15;
 8001750:	4b0f      	ldr	r3, [pc, #60]	; (8001790 <clock_init+0x44>)
 8001752:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001756:	619a      	str	r2, [r3, #24]
	TIM15->CR1 = 0x00000000; // Configure timer 15, counter disabled
 8001758:	4b0e      	ldr	r3, [pc, #56]	; (8001794 <clock_init+0x48>)
 800175a:	2200      	movs	r2, #0
 800175c:	801a      	strh	r2, [r3, #0]
	TIM15->ARR = 0x1900; // Set reload value, 100Hz (6400)
 800175e:	4b0d      	ldr	r3, [pc, #52]	; (8001794 <clock_init+0x48>)
 8001760:	f44f 52c8 	mov.w	r2, #6400	; 0x1900
 8001764:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM15->PSC = 0x63; // Set prescale value, (99)
 8001766:	4b0b      	ldr	r3, [pc, #44]	; (8001794 <clock_init+0x48>)
 8001768:	2263      	movs	r2, #99	; 0x63
 800176a:	851a      	strh	r2, [r3, #40]	; 0x28
	TIM15->CR1 = 0x00000001; // Configure timer 15, counter enabled
 800176c:	4b09      	ldr	r3, [pc, #36]	; (8001794 <clock_init+0x48>)
 800176e:	2201      	movs	r2, #1
 8001770:	801a      	strh	r2, [r3, #0]
	TIM15->DIER |= 0x0001; // Enable timer 15 interrupts
 8001772:	4b08      	ldr	r3, [pc, #32]	; (8001794 <clock_init+0x48>)
 8001774:	68db      	ldr	r3, [r3, #12]
 8001776:	4a07      	ldr	r2, [pc, #28]	; (8001794 <clock_init+0x48>)
 8001778:	f043 0301 	orr.w	r3, r3, #1
 800177c:	60d3      	str	r3, [r2, #12]
	NVIC_SetPriority(TIM1_BRK_TIM15_IRQn, 1); // Set interrupt priority
 800177e:	2101      	movs	r1, #1
 8001780:	2018      	movs	r0, #24
 8001782:	f7ff ffb9 	bl	80016f8 <NVIC_SetPriority>
	NVIC_EnableIRQ(TIM1_BRK_TIM15_IRQn); // Enable interrupt
 8001786:	2018      	movs	r0, #24
 8001788:	f7ff ff9c 	bl	80016c4 <NVIC_EnableIRQ>
}
 800178c:	bf00      	nop
 800178e:	bd80      	pop	{r7, pc}
 8001790:	40021000 	.word	0x40021000
 8001794:	40014000 	.word	0x40014000

08001798 <TIM1_BRK_TIM15_IRQHandler>:

times_t t = {0};

void TIM1_BRK_TIM15_IRQHandler() {
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
	if (t.cs < 99) {t.cs += 1;}
 800179c:	4b1f      	ldr	r3, [pc, #124]	; (800181c <TIM1_BRK_TIM15_IRQHandler+0x84>)
 800179e:	68db      	ldr	r3, [r3, #12]
 80017a0:	2b62      	cmp	r3, #98	; 0x62
 80017a2:	dc05      	bgt.n	80017b0 <TIM1_BRK_TIM15_IRQHandler+0x18>
 80017a4:	4b1d      	ldr	r3, [pc, #116]	; (800181c <TIM1_BRK_TIM15_IRQHandler+0x84>)
 80017a6:	68db      	ldr	r3, [r3, #12]
 80017a8:	3301      	adds	r3, #1
 80017aa:	4a1c      	ldr	r2, [pc, #112]	; (800181c <TIM1_BRK_TIM15_IRQHandler+0x84>)
 80017ac:	60d3      	str	r3, [r2, #12]
 80017ae:	e01c      	b.n	80017ea <TIM1_BRK_TIM15_IRQHandler+0x52>
	else {
		t.cs = 0;
 80017b0:	4b1a      	ldr	r3, [pc, #104]	; (800181c <TIM1_BRK_TIM15_IRQHandler+0x84>)
 80017b2:	2200      	movs	r2, #0
 80017b4:	60da      	str	r2, [r3, #12]
		if (t.s < 59) {t.s += 1;}
 80017b6:	4b19      	ldr	r3, [pc, #100]	; (800181c <TIM1_BRK_TIM15_IRQHandler+0x84>)
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	2b3a      	cmp	r3, #58	; 0x3a
 80017bc:	dc05      	bgt.n	80017ca <TIM1_BRK_TIM15_IRQHandler+0x32>
 80017be:	4b17      	ldr	r3, [pc, #92]	; (800181c <TIM1_BRK_TIM15_IRQHandler+0x84>)
 80017c0:	689b      	ldr	r3, [r3, #8]
 80017c2:	3301      	adds	r3, #1
 80017c4:	4a15      	ldr	r2, [pc, #84]	; (800181c <TIM1_BRK_TIM15_IRQHandler+0x84>)
 80017c6:	6093      	str	r3, [r2, #8]
 80017c8:	e00f      	b.n	80017ea <TIM1_BRK_TIM15_IRQHandler+0x52>
		else {
			t.s = 0;
 80017ca:	4b14      	ldr	r3, [pc, #80]	; (800181c <TIM1_BRK_TIM15_IRQHandler+0x84>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	609a      	str	r2, [r3, #8]
			if (t.m < 59) {t.m += 1;}
 80017d0:	4b12      	ldr	r3, [pc, #72]	; (800181c <TIM1_BRK_TIM15_IRQHandler+0x84>)
 80017d2:	685b      	ldr	r3, [r3, #4]
 80017d4:	2b3a      	cmp	r3, #58	; 0x3a
 80017d6:	dc05      	bgt.n	80017e4 <TIM1_BRK_TIM15_IRQHandler+0x4c>
 80017d8:	4b10      	ldr	r3, [pc, #64]	; (800181c <TIM1_BRK_TIM15_IRQHandler+0x84>)
 80017da:	685b      	ldr	r3, [r3, #4]
 80017dc:	3301      	adds	r3, #1
 80017de:	4a0f      	ldr	r2, [pc, #60]	; (800181c <TIM1_BRK_TIM15_IRQHandler+0x84>)
 80017e0:	6053      	str	r3, [r2, #4]
 80017e2:	e002      	b.n	80017ea <TIM1_BRK_TIM15_IRQHandler+0x52>
			else {
				t.m = 0;
 80017e4:	4b0d      	ldr	r3, [pc, #52]	; (800181c <TIM1_BRK_TIM15_IRQHandler+0x84>)
 80017e6:	2200      	movs	r2, #0
 80017e8:	605a      	str	r2, [r3, #4]
			}
		}
	}
	if (t.cs == 50) t.flag = 1;
 80017ea:	4b0c      	ldr	r3, [pc, #48]	; (800181c <TIM1_BRK_TIM15_IRQHandler+0x84>)
 80017ec:	68db      	ldr	r3, [r3, #12]
 80017ee:	2b32      	cmp	r3, #50	; 0x32
 80017f0:	d102      	bne.n	80017f8 <TIM1_BRK_TIM15_IRQHandler+0x60>
 80017f2:	4b0a      	ldr	r3, [pc, #40]	; (800181c <TIM1_BRK_TIM15_IRQHandler+0x84>)
 80017f4:	2201      	movs	r2, #1
 80017f6:	615a      	str	r2, [r3, #20]
	if (t.s == 1) t.sec_marker = 1;
 80017f8:	4b08      	ldr	r3, [pc, #32]	; (800181c <TIM1_BRK_TIM15_IRQHandler+0x84>)
 80017fa:	689b      	ldr	r3, [r3, #8]
 80017fc:	2b01      	cmp	r3, #1
 80017fe:	d102      	bne.n	8001806 <TIM1_BRK_TIM15_IRQHandler+0x6e>
 8001800:	4b06      	ldr	r3, [pc, #24]	; (800181c <TIM1_BRK_TIM15_IRQHandler+0x84>)
 8001802:	2201      	movs	r2, #1
 8001804:	611a      	str	r2, [r3, #16]
	TIM15->SR &= ~0x0001; // Clear interrupt bit
 8001806:	4b06      	ldr	r3, [pc, #24]	; (8001820 <TIM1_BRK_TIM15_IRQHandler+0x88>)
 8001808:	691b      	ldr	r3, [r3, #16]
 800180a:	4a05      	ldr	r2, [pc, #20]	; (8001820 <TIM1_BRK_TIM15_IRQHandler+0x88>)
 800180c:	f023 0301 	bic.w	r3, r3, #1
 8001810:	6113      	str	r3, [r2, #16]
}
 8001812:	bf00      	nop
 8001814:	46bd      	mov	sp, r7
 8001816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800181a:	4770      	bx	lr
 800181c:	200001b0 	.word	0x200001b0
 8001820:	40014000 	.word	0x40014000

08001824 <lcd_lut>:
 *      Author: Bruger
 */

#include "lcd_write.h"

int16_t lcd_lut(int line) {
 8001824:	b480      	push	{r7}
 8001826:	b085      	sub	sp, #20
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
	const int16_t lut[4] = {
 800182c:	4a09      	ldr	r2, [pc, #36]	; (8001854 <lcd_lut+0x30>)
 800182e:	f107 0308 	add.w	r3, r7, #8
 8001832:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001836:	e883 0003 	stmia.w	r3, {r0, r1}
			0, 128, 256, 384
	};
	return lut[line];
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	005b      	lsls	r3, r3, #1
 800183e:	f107 0210 	add.w	r2, r7, #16
 8001842:	4413      	add	r3, r2
 8001844:	f933 3c08 	ldrsh.w	r3, [r3, #-8]
}
 8001848:	4618      	mov	r0, r3
 800184a:	3714      	adds	r7, #20
 800184c:	46bd      	mov	sp, r7
 800184e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001852:	4770      	bx	lr
 8001854:	08003a58 	.word	0x08003a58

08001858 <clear_lcd>:

void clear_lcd(uint8_t *buffer) {
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
	memset(buffer,0x00,512); // resets each element of the buffer to blank space
 8001860:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001864:	2100      	movs	r1, #0
 8001866:	6878      	ldr	r0, [r7, #4]
 8001868:	f000 fd98 	bl	800239c <memset>
}
 800186c:	bf00      	nop
 800186e:	3708      	adds	r7, #8
 8001870:	46bd      	mov	sp, r7
 8001872:	bd80      	pop	{r7, pc}

08001874 <lcd_write_string>:

void lcd_write_string(char str[], location_t loc, uint8_t *buffer) {
 8001874:	b590      	push	{r4, r7, lr}
 8001876:	b08b      	sub	sp, #44	; 0x2c
 8001878:	af00      	add	r7, sp, #0
 800187a:	60f8      	str	r0, [r7, #12]
 800187c:	1d38      	adds	r0, r7, #4
 800187e:	e880 0006 	stmia.w	r0, {r1, r2}
 8001882:	603b      	str	r3, [r7, #0]
	int spot = loc.s + lcd_lut(loc.l);
 8001884:	687c      	ldr	r4, [r7, #4]
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	4618      	mov	r0, r3
 800188a:	f7ff ffcb 	bl	8001824 <lcd_lut>
 800188e:	4603      	mov	r3, r0
 8001890:	4423      	add	r3, r4
 8001892:	61bb      	str	r3, [r7, #24]
	int ind = 0; // indent
 8001894:	2300      	movs	r3, #0
 8001896:	627b      	str	r3, [r7, #36]	; 0x24
	for (int i = 0;i<strlen(str);i++) {
 8001898:	2300      	movs	r3, #0
 800189a:	623b      	str	r3, [r7, #32]
 800189c:	e029      	b.n	80018f2 <lcd_write_string+0x7e>
		char ch = str[i];
 800189e:	6a3b      	ldr	r3, [r7, #32]
 80018a0:	68fa      	ldr	r2, [r7, #12]
 80018a2:	4413      	add	r3, r2
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	75fb      	strb	r3, [r7, #23]
		for (int j = 0; j<5; j++) {
 80018a8:	2300      	movs	r3, #0
 80018aa:	61fb      	str	r3, [r7, #28]
 80018ac:	e018      	b.n	80018e0 <lcd_write_string+0x6c>
				memset(buffer+spot+j+ind,character_data[ch-0x20][j],1); // Sets some elements of the buffer to specified character
 80018ae:	69ba      	ldr	r2, [r7, #24]
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	441a      	add	r2, r3
 80018b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018b6:	4413      	add	r3, r2
 80018b8:	683a      	ldr	r2, [r7, #0]
 80018ba:	18d0      	adds	r0, r2, r3
 80018bc:	7dfb      	ldrb	r3, [r7, #23]
 80018be:	f1a3 0220 	sub.w	r2, r3, #32
 80018c2:	4913      	ldr	r1, [pc, #76]	; (8001910 <lcd_write_string+0x9c>)
 80018c4:	4613      	mov	r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	4413      	add	r3, r2
 80018ca:	18ca      	adds	r2, r1, r3
 80018cc:	69fb      	ldr	r3, [r7, #28]
 80018ce:	4413      	add	r3, r2
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	2201      	movs	r2, #1
 80018d4:	4619      	mov	r1, r3
 80018d6:	f000 fd61 	bl	800239c <memset>
		for (int j = 0; j<5; j++) {
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	3301      	adds	r3, #1
 80018de:	61fb      	str	r3, [r7, #28]
 80018e0:	69fb      	ldr	r3, [r7, #28]
 80018e2:	2b04      	cmp	r3, #4
 80018e4:	dde3      	ble.n	80018ae <lcd_write_string+0x3a>
				}
		ind += 6;
 80018e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018e8:	3306      	adds	r3, #6
 80018ea:	627b      	str	r3, [r7, #36]	; 0x24
	for (int i = 0;i<strlen(str);i++) {
 80018ec:	6a3b      	ldr	r3, [r7, #32]
 80018ee:	3301      	adds	r3, #1
 80018f0:	623b      	str	r3, [r7, #32]
 80018f2:	68f8      	ldr	r0, [r7, #12]
 80018f4:	f7fe fc6c 	bl	80001d0 <strlen>
 80018f8:	4602      	mov	r2, r0
 80018fa:	6a3b      	ldr	r3, [r7, #32]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d8ce      	bhi.n	800189e <lcd_write_string+0x2a>
	}
	lcd_push_buffer(buffer);
 8001900:	6838      	ldr	r0, [r7, #0]
 8001902:	f7ff facf 	bl	8000ea4 <lcd_push_buffer>
}
 8001906:	bf00      	nop
 8001908:	372c      	adds	r7, #44	; 0x2c
 800190a:	46bd      	mov	sp, r7
 800190c:	bd90      	pop	{r4, r7, pc}
 800190e:	bf00      	nop
 8001910:	08003cbc 	.word	0x08003cbc

08001914 <main>:
	}
}
*/

int main(void)
{
 8001914:	b580      	push	{r7, lr}
 8001916:	f5ad 7d20 	sub.w	sp, sp, #640	; 0x280
 800191a:	af04      	add	r7, sp, #16
	uart_init(230400);
 800191c:	f44f 3061 	mov.w	r0, #230400	; 0x38400
 8001920:	f7ff f974 	bl	8000c0c <uart_init>
	printf("hi");
 8001924:	4871      	ldr	r0, [pc, #452]	; (8001aec <main+0x1d8>)
 8001926:	f000 fd41 	bl	80023ac <iprintf>
	clrscr();
 800192a:	f7ff feb9 	bl	80016a0 <clrscr>
	clock_init(); // initialize timer
 800192e:	f7ff ff0d 	bl	800174c <clock_init>
	lcd_init(); // initialize lcd
 8001932:	f7ff fbeb 	bl	800110c <lcd_init>
	ADC_init();
 8001936:	f7ff fd45 	bl	80013c4 <ADC_init>
	uint8_t buffer[512]; // set up buffer for lcd
	clear_lcd(buffer); // clear lcd screen
 800193a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff ff8a 	bl	8001858 <clear_lcd>
	ADC_t adc;
	location_t loc = {0, 1}; // setup location on lcd, defining slice (s) and line (l)
 8001944:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001948:	2200      	movs	r2, #0
 800194a:	601a      	str	r2, [r3, #0]
 800194c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001950:	2201      	movs	r2, #1
 8001952:	605a      	str	r2, [r3, #4]
	ship_vector_t ship_vec;
	ship_coord_t ship_coordinate = {90, 25};
 8001954:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001958:	4a65      	ldr	r2, [pc, #404]	; (8001af0 <main+0x1dc>)
 800195a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800195e:	e883 0003 	stmia.w	r3, {r0, r1}
	ship_size_t ship_size = {0,0};
 8001962:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001966:	2200      	movs	r2, #0
 8001968:	801a      	strh	r2, [r3, #0]
 800196a:	f107 0344 	add.w	r3, r7, #68	; 0x44
 800196e:	2200      	movs	r2, #0
 8001970:	805a      	strh	r2, [r3, #2]
	int screen = GAME, change = 0, difficulty = 1; // int to decide what screen is shown, and change to know whether the screen needs to change
 8001972:	2304      	movs	r3, #4
 8001974:	f8c7 326c 	str.w	r3, [r7, #620]	; 0x26c
 8001978:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800197c:	2200      	movs	r2, #0
 800197e:	601a      	str	r2, [r3, #0]
 8001980:	2301      	movs	r3, #1
 8001982:	f8c7 3268 	str.w	r3, [r7, #616]	; 0x268
	high_score_t hs; // initialize high score structure and set to 0
	printf("%c\x1B[?25l", ESC); // hide cursor, \x1B[?25h to show, \x1B[?25l to hide
 8001986:	211b      	movs	r1, #27
 8001988:	485a      	ldr	r0, [pc, #360]	; (8001af4 <main+0x1e0>)
 800198a:	f000 fd0f 	bl	80023ac <iprintf>
	window(); // draw window
 800198e:	f000 fbc9 	bl	8002124 <window>
	menu(); // draw menu
 8001992:	f000 f8ef 	bl	8001b74 <menu>
	char str[25]; // string used to write to lcd
	while(1){
		ADC_measure(&adc);
 8001996:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff fdd2 	bl	8001544 <ADC_measure>
		char string[15];
		loc.l = 2;
 80019a0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80019a4:	2202      	movs	r2, #2
 80019a6:	605a      	str	r2, [r3, #4]
		sprintf(string, "%04ld, %04ld", adc.c1, adc.c2);
 80019a8:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80019ac:	681a      	ldr	r2, [r3, #0]
 80019ae:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80019b2:	685b      	ldr	r3, [r3, #4]
 80019b4:	4638      	mov	r0, r7
 80019b6:	4950      	ldr	r1, [pc, #320]	; (8001af8 <main+0x1e4>)
 80019b8:	f000 fdf4 	bl	80025a4 <siprintf>
		lcd_write_string(string, loc, buffer);
 80019bc:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80019c0:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80019c4:	4638      	mov	r0, r7
 80019c6:	ca06      	ldmia	r2, {r1, r2}
 80019c8:	f7ff ff54 	bl	8001874 <lcd_write_string>
		if (t.cs == 1) {
 80019cc:	4b4b      	ldr	r3, [pc, #300]	; (8001afc <main+0x1e8>)
 80019ce:	68db      	ldr	r3, [r3, #12]
 80019d0:	2b01      	cmp	r3, #1
 80019d2:	d119      	bne.n	8001a08 <main+0xf4>
			loc.l = 1;
 80019d4:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80019d8:	2201      	movs	r2, #1
 80019da:	605a      	str	r2, [r3, #4]
			sprintf(str, "t: %ld, min: %ld, s: %ld", t.h, t.m, t.s);
 80019dc:	4b47      	ldr	r3, [pc, #284]	; (8001afc <main+0x1e8>)
 80019de:	681a      	ldr	r2, [r3, #0]
 80019e0:	4b46      	ldr	r3, [pc, #280]	; (8001afc <main+0x1e8>)
 80019e2:	6859      	ldr	r1, [r3, #4]
 80019e4:	4b45      	ldr	r3, [pc, #276]	; (8001afc <main+0x1e8>)
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	f107 0010 	add.w	r0, r7, #16
 80019ec:	9300      	str	r3, [sp, #0]
 80019ee:	460b      	mov	r3, r1
 80019f0:	4943      	ldr	r1, [pc, #268]	; (8001b00 <main+0x1ec>)
 80019f2:	f000 fdd7 	bl	80025a4 <siprintf>
			lcd_write_string(str, loc, buffer);
 80019f6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80019fa:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80019fe:	f107 0010 	add.w	r0, r7, #16
 8001a02:	ca06      	ldmia	r2, {r1, r2}
 8001a04:	f7ff ff36 	bl	8001874 <lcd_write_string>
		}
		if (change !=0) switch_screen(hs, &change, screen);
 8001a08:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d00c      	beq.n	8001a2c <main+0x118>
 8001a12:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001a16:	f8d7 226c 	ldr.w	r2, [r7, #620]	; 0x26c
 8001a1a:	9202      	str	r2, [sp, #8]
 8001a1c:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001a20:	9201      	str	r2, [sp, #4]
 8001a22:	691a      	ldr	r2, [r3, #16]
 8001a24:	9200      	str	r2, [sp, #0]
 8001a26:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a28:	f000 f8f6 	bl	8001c18 <switch_screen>
 8001a2c:	f8d7 326c 	ldr.w	r3, [r7, #620]	; 0x26c
 8001a30:	3b01      	subs	r3, #1
 8001a32:	2b04      	cmp	r3, #4
 8001a34:	d8af      	bhi.n	8001996 <main+0x82>
 8001a36:	a201      	add	r2, pc, #4	; (adr r2, 8001a3c <main+0x128>)
 8001a38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a3c:	08001997 	.word	0x08001997
 8001a40:	08001997 	.word	0x08001997
 8001a44:	08001997 	.word	0x08001997
 8001a48:	08001a51 	.word	0x08001a51
 8001a4c:	08001997 	.word	0x08001997
			case HS:
				break;
			case HELP:
				break;
			case GAME:
				if (t.flag == 1) {
 8001a50:	4b2a      	ldr	r3, [pc, #168]	; (8001afc <main+0x1e8>)
 8001a52:	695b      	ldr	r3, [r3, #20]
 8001a54:	2b01      	cmp	r3, #1
 8001a56:	d147      	bne.n	8001ae8 <main+0x1d4>
					t.flag = 0;
 8001a58:	4b28      	ldr	r3, [pc, #160]	; (8001afc <main+0x1e8>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	615a      	str	r2, [r3, #20]
					ship_vector(&ship_vec, adc);
 8001a5e:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001a62:	f107 0050 	add.w	r0, r7, #80	; 0x50
 8001a66:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001a6a:	f000 f907 	bl	8001c7c <ship_vector>
					draw_ship(difficulty, ship_vec, &ship_coordinate, &ship_size);
 8001a6e:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8001a72:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8001a76:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001a7a:	9300      	str	r3, [sp, #0]
 8001a7c:	460b      	mov	r3, r1
 8001a7e:	ca06      	ldmia	r2, {r1, r2}
 8001a80:	f8d7 0268 	ldr.w	r0, [r7, #616]	; 0x268
 8001a84:	f000 f942 	bl	8001d0c <draw_ship>
					loc.l = 0;
 8001a88:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	605a      	str	r2, [r3, #4]
					sprintf(str, "vx: %ld, vy: %ld", ship_vec.x, ship_vec.y);
 8001a90:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001a94:	681a      	ldr	r2, [r3, #0]
 8001a96:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001a9a:	685b      	ldr	r3, [r3, #4]
 8001a9c:	f107 0010 	add.w	r0, r7, #16
 8001aa0:	4918      	ldr	r1, [pc, #96]	; (8001b04 <main+0x1f0>)
 8001aa2:	f000 fd7f 	bl	80025a4 <siprintf>
					lcd_write_string(str, loc, buffer);
 8001aa6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001aaa:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001aae:	f107 0010 	add.w	r0, r7, #16
 8001ab2:	ca06      	ldmia	r2, {r1, r2}
 8001ab4:	f7ff fede 	bl	8001874 <lcd_write_string>
					loc.l = 3;
 8001ab8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001abc:	2203      	movs	r2, #3
 8001abe:	605a      	str	r2, [r3, #4]
					sprintf(str, "x: %ld, y: %ld", ship_coordinate.x, ship_coordinate.y);
 8001ac0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001ac4:	681a      	ldr	r2, [r3, #0]
 8001ac6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001aca:	685b      	ldr	r3, [r3, #4]
 8001acc:	f107 0010 	add.w	r0, r7, #16
 8001ad0:	490d      	ldr	r1, [pc, #52]	; (8001b08 <main+0x1f4>)
 8001ad2:	f000 fd67 	bl	80025a4 <siprintf>
					lcd_write_string(str, loc, buffer);
 8001ad6:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001ada:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8001ade:	f107 0010 	add.w	r0, r7, #16
 8001ae2:	ca06      	ldmia	r2, {r1, r2}
 8001ae4:	f7ff fec6 	bl	8001874 <lcd_write_string>
				}
				break;
 8001ae8:	bf00      	nop
	while(1){
 8001aea:	e754      	b.n	8001996 <main+0x82>
 8001aec:	08003a64 	.word	0x08003a64
 8001af0:	08003ac4 	.word	0x08003ac4
 8001af4:	08003a68 	.word	0x08003a68
 8001af8:	08003a74 	.word	0x08003a74
 8001afc:	200001b0 	.word	0x200001b0
 8001b00:	08003a84 	.word	0x08003a84
 8001b04:	08003aa0 	.word	0x08003aa0
 8001b08:	08003ab4 	.word	0x08003ab4

08001b0c <PrintText>:
 *      Author: Bruger
 */

#include "menu.h"

void PrintText(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2, uint16_t num, char text[]) {
 8001b0c:	b590      	push	{r4, r7, lr}
 8001b0e:	b085      	sub	sp, #20
 8001b10:	af02      	add	r7, sp, #8
 8001b12:	4604      	mov	r4, r0
 8001b14:	4608      	mov	r0, r1
 8001b16:	4611      	mov	r1, r2
 8001b18:	461a      	mov	r2, r3
 8001b1a:	4623      	mov	r3, r4
 8001b1c:	80fb      	strh	r3, [r7, #6]
 8001b1e:	4603      	mov	r3, r0
 8001b20:	80bb      	strh	r3, [r7, #4]
 8001b22:	460b      	mov	r3, r1
 8001b24:	807b      	strh	r3, [r7, #2]
 8001b26:	4613      	mov	r3, r2
 8001b28:	803b      	strh	r3, [r7, #0]
	// Print out given text in a box
		box(x1,y1,x2,y2);
 8001b2a:	883b      	ldrh	r3, [r7, #0]
 8001b2c:	887a      	ldrh	r2, [r7, #2]
 8001b2e:	88b9      	ldrh	r1, [r7, #4]
 8001b30:	88f8      	ldrh	r0, [r7, #6]
 8001b32:	f000 fb5f 	bl	80021f4 <box>
		printf("%c[%d;%dH%s", ESC, y1+1, x1+1, text);
 8001b36:	88bb      	ldrh	r3, [r7, #4]
 8001b38:	1c5a      	adds	r2, r3, #1
 8001b3a:	88fb      	ldrh	r3, [r7, #6]
 8001b3c:	1c59      	adds	r1, r3, #1
 8001b3e:	69fb      	ldr	r3, [r7, #28]
 8001b40:	9300      	str	r3, [sp, #0]
 8001b42:	460b      	mov	r3, r1
 8001b44:	211b      	movs	r1, #27
 8001b46:	4809      	ldr	r0, [pc, #36]	; (8001b6c <PrintText+0x60>)
 8001b48:	f000 fc30 	bl	80023ac <iprintf>
		if (num == 0) {
 8001b4c:	8b3b      	ldrh	r3, [r7, #24]
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d107      	bne.n	8001b62 <PrintText+0x56>
			printf("%c[%d;%dH\x3E", ESC, y1+1, x1-1);
 8001b52:	88bb      	ldrh	r3, [r7, #4]
 8001b54:	1c5a      	adds	r2, r3, #1
 8001b56:	88fb      	ldrh	r3, [r7, #6]
 8001b58:	3b01      	subs	r3, #1
 8001b5a:	211b      	movs	r1, #27
 8001b5c:	4804      	ldr	r0, [pc, #16]	; (8001b70 <PrintText+0x64>)
 8001b5e:	f000 fc25 	bl	80023ac <iprintf>
		}
}
 8001b62:	bf00      	nop
 8001b64:	370c      	adds	r7, #12
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd90      	pop	{r4, r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	08003acc 	.word	0x08003acc
 8001b70:	08003ad8 	.word	0x08003ad8

08001b74 <menu>:

void menu() {
 8001b74:	b580      	push	{r7, lr}
 8001b76:	b082      	sub	sp, #8
 8001b78:	af02      	add	r7, sp, #8
	// print out "MENU" in big letters, one line at a time
	printf("%c[%d;%dH#   # #### #   # #   #", ESC, 2, 2);
 8001b7a:	2302      	movs	r3, #2
 8001b7c:	2202      	movs	r2, #2
 8001b7e:	211b      	movs	r1, #27
 8001b80:	481d      	ldr	r0, [pc, #116]	; (8001bf8 <menu+0x84>)
 8001b82:	f000 fc13 	bl	80023ac <iprintf>
	printf("%c[%d;%dH## ## #    ##  # #   #", ESC, 3, 2);
 8001b86:	2302      	movs	r3, #2
 8001b88:	2203      	movs	r2, #3
 8001b8a:	211b      	movs	r1, #27
 8001b8c:	481b      	ldr	r0, [pc, #108]	; (8001bfc <menu+0x88>)
 8001b8e:	f000 fc0d 	bl	80023ac <iprintf>
	printf("%c[%d;%dH# # # #### # # # #   #", ESC, 4, 2);
 8001b92:	2302      	movs	r3, #2
 8001b94:	2204      	movs	r2, #4
 8001b96:	211b      	movs	r1, #27
 8001b98:	4819      	ldr	r0, [pc, #100]	; (8001c00 <menu+0x8c>)
 8001b9a:	f000 fc07 	bl	80023ac <iprintf>
	printf("%c[%d;%dH#   # #    #  ## #   #", ESC, 5, 2);
 8001b9e:	2302      	movs	r3, #2
 8001ba0:	2205      	movs	r2, #5
 8001ba2:	211b      	movs	r1, #27
 8001ba4:	4817      	ldr	r0, [pc, #92]	; (8001c04 <menu+0x90>)
 8001ba6:	f000 fc01 	bl	80023ac <iprintf>
	printf("%c[%d;%dH#   # #### #   #  ### ", ESC, 6, 2);
 8001baa:	2302      	movs	r3, #2
 8001bac:	2206      	movs	r2, #6
 8001bae:	211b      	movs	r1, #27
 8001bb0:	4815      	ldr	r0, [pc, #84]	; (8001c08 <menu+0x94>)
 8001bb2:	f000 fbfb 	bl	80023ac <iprintf>
	// print Choices
	PrintText(4,7,20,9,0, "Start");
 8001bb6:	4b15      	ldr	r3, [pc, #84]	; (8001c0c <menu+0x98>)
 8001bb8:	9301      	str	r3, [sp, #4]
 8001bba:	2300      	movs	r3, #0
 8001bbc:	9300      	str	r3, [sp, #0]
 8001bbe:	2309      	movs	r3, #9
 8001bc0:	2214      	movs	r2, #20
 8001bc2:	2107      	movs	r1, #7
 8001bc4:	2004      	movs	r0, #4
 8001bc6:	f7ff ffa1 	bl	8001b0c <PrintText>
	PrintText(4,10,20,12,1, "High score");
 8001bca:	4b11      	ldr	r3, [pc, #68]	; (8001c10 <menu+0x9c>)
 8001bcc:	9301      	str	r3, [sp, #4]
 8001bce:	2301      	movs	r3, #1
 8001bd0:	9300      	str	r3, [sp, #0]
 8001bd2:	230c      	movs	r3, #12
 8001bd4:	2214      	movs	r2, #20
 8001bd6:	210a      	movs	r1, #10
 8001bd8:	2004      	movs	r0, #4
 8001bda:	f7ff ff97 	bl	8001b0c <PrintText>
	PrintText(4,13,20,15,1, "Help");
 8001bde:	4b0d      	ldr	r3, [pc, #52]	; (8001c14 <menu+0xa0>)
 8001be0:	9301      	str	r3, [sp, #4]
 8001be2:	2301      	movs	r3, #1
 8001be4:	9300      	str	r3, [sp, #0]
 8001be6:	230f      	movs	r3, #15
 8001be8:	2214      	movs	r2, #20
 8001bea:	210d      	movs	r1, #13
 8001bec:	2004      	movs	r0, #4
 8001bee:	f7ff ff8d 	bl	8001b0c <PrintText>
}
 8001bf2:	bf00      	nop
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	08003ae4 	.word	0x08003ae4
 8001bfc:	08003b04 	.word	0x08003b04
 8001c00:	08003b24 	.word	0x08003b24
 8001c04:	08003b44 	.word	0x08003b44
 8001c08:	08003b64 	.word	0x08003b64
 8001c0c:	08003b84 	.word	0x08003b84
 8001c10:	08003b8c 	.word	0x08003b8c
 8001c14:	08003b98 	.word	0x08003b98

08001c18 <switch_screen>:
 *      Author: Bruger
 */

# include "screens.h"

void switch_screen(high_score_t hs, int *change, int screen) {
 8001c18:	b084      	sub	sp, #16
 8001c1a:	b580      	push	{r7, lr}
 8001c1c:	b082      	sub	sp, #8
 8001c1e:	af02      	add	r7, sp, #8
 8001c20:	f107 0c08 	add.w	ip, r7, #8
 8001c24:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	clrscr();
 8001c28:	f7ff fd3a 	bl	80016a0 <clrscr>
	window();
 8001c2c:	f000 fa7a 	bl	8002124 <window>
 8001c30:	6a3b      	ldr	r3, [r7, #32]
 8001c32:	3b01      	subs	r3, #1
 8001c34:	2b04      	cmp	r3, #4
 8001c36:	d818      	bhi.n	8001c6a <switch_screen+0x52>
 8001c38:	a201      	add	r2, pc, #4	; (adr r2, 8001c40 <switch_screen+0x28>)
 8001c3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c3e:	bf00      	nop
 8001c40:	08001c55 	.word	0x08001c55
 8001c44:	08001c5b 	.word	0x08001c5b
 8001c48:	08001c6b 	.word	0x08001c6b
 8001c4c:	08001c6b 	.word	0x08001c6b
 8001c50:	08001c6b 	.word	0x08001c6b
	switch(screen) {
		case MENU:
			menu(); // draw menu
 8001c54:	f7ff ff8e 	bl	8001b74 <menu>
			break;
 8001c58:	e007      	b.n	8001c6a <switch_screen+0x52>
		case HS:
			hs_menu(hs); // draw high scores
 8001c5a:	69bb      	ldr	r3, [r7, #24]
 8001c5c:	9300      	str	r3, [sp, #0]
 8001c5e:	f107 0308 	add.w	r3, r7, #8
 8001c62:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c64:	f7ff fca6 	bl	80015b4 <hs_menu>
			break;
 8001c68:	bf00      	nop
		case GAME:
			break;
		case BOSS:
			break;
	}
	*change = 0; // stop the screens from changing
 8001c6a:	69fb      	ldr	r3, [r7, #28]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	601a      	str	r2, [r3, #0]
}
 8001c70:	bf00      	nop
 8001c72:	46bd      	mov	sp, r7
 8001c74:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001c78:	b004      	add	sp, #16
 8001c7a:	4770      	bx	lr

08001c7c <ship_vector>:
 *      Author: Bruger
 */

#include "ship.h"

void ship_vector(ship_vector_t *sv, ADC_t adc) {
 8001c7c:	b480      	push	{r7}
 8001c7e:	b087      	sub	sp, #28
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	60f8      	str	r0, [r7, #12]
 8001c84:	1d3b      	adds	r3, r7, #4
 8001c86:	e883 0006 	stmia.w	r3, {r1, r2}
	int offset = 1900;
 8001c8a:	f240 736c 	movw	r3, #1900	; 0x76c
 8001c8e:	617b      	str	r3, [r7, #20]
	if (adc.c1 > 1800 && adc.c1 < 2000) adc.c1 = 0;
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8001c96:	dd06      	ble.n	8001ca6 <ship_vector+0x2a>
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001c9e:	da02      	bge.n	8001ca6 <ship_vector+0x2a>
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	607b      	str	r3, [r7, #4]
 8001ca4:	e003      	b.n	8001cae <ship_vector+0x32>
	else adc.c1 = adc.c1 - offset;
 8001ca6:	687a      	ldr	r2, [r7, #4]
 8001ca8:	697b      	ldr	r3, [r7, #20]
 8001caa:	1ad3      	subs	r3, r2, r3
 8001cac:	607b      	str	r3, [r7, #4]
	if (adc.c2 > 1800 && adc.c2 < 2000) adc.c2 = 0;
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8001cb4:	dd06      	ble.n	8001cc4 <ship_vector+0x48>
 8001cb6:	68bb      	ldr	r3, [r7, #8]
 8001cb8:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8001cbc:	da02      	bge.n	8001cc4 <ship_vector+0x48>
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	60bb      	str	r3, [r7, #8]
 8001cc2:	e003      	b.n	8001ccc <ship_vector+0x50>
	else adc.c2 = adc.c2 - offset;
 8001cc4:	68ba      	ldr	r2, [r7, #8]
 8001cc6:	697b      	ldr	r3, [r7, #20]
 8001cc8:	1ad3      	subs	r3, r2, r3
 8001cca:	60bb      	str	r3, [r7, #8]
	while (abs(adc.c1) > 1 || abs(adc.c2) > 1) {
 8001ccc:	e005      	b.n	8001cda <ship_vector+0x5e>
		adc.c1 = adc.c1>>1;
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	105b      	asrs	r3, r3, #1
 8001cd2:	607b      	str	r3, [r7, #4]
		adc.c2 = adc.c2>>1;
 8001cd4:	68bb      	ldr	r3, [r7, #8]
 8001cd6:	105b      	asrs	r3, r3, #1
 8001cd8:	60bb      	str	r3, [r7, #8]
	while (abs(adc.c1) > 1 || abs(adc.c2) > 1) {
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	bfb8      	it	lt
 8001ce0:	425b      	neglt	r3, r3
 8001ce2:	2b01      	cmp	r3, #1
 8001ce4:	dcf3      	bgt.n	8001cce <ship_vector+0x52>
 8001ce6:	68bb      	ldr	r3, [r7, #8]
 8001ce8:	2b00      	cmp	r3, #0
 8001cea:	bfb8      	it	lt
 8001cec:	425b      	neglt	r3, r3
 8001cee:	2b01      	cmp	r3, #1
 8001cf0:	dced      	bgt.n	8001cce <ship_vector+0x52>
	}
	sv->x = adc.c1;
 8001cf2:	687a      	ldr	r2, [r7, #4]
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	601a      	str	r2, [r3, #0]
	sv->y = adc.c2;
 8001cf8:	68ba      	ldr	r2, [r7, #8]
 8001cfa:	68fb      	ldr	r3, [r7, #12]
 8001cfc:	605a      	str	r2, [r3, #4]
}
 8001cfe:	bf00      	nop
 8001d00:	371c      	adds	r7, #28
 8001d02:	46bd      	mov	sp, r7
 8001d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d08:	4770      	bx	lr
	...

08001d0c <draw_ship>:

void draw_ship(int diff, ship_vector_t sv, ship_coord_t *sc, ship_size_t *ss) {
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	b086      	sub	sp, #24
 8001d10:	af00      	add	r7, sp, #0
 8001d12:	60f8      	str	r0, [r7, #12]
 8001d14:	1d38      	adds	r0, r7, #4
 8001d16:	e880 0006 	stmia.w	r0, {r1, r2}
 8001d1a:	603b      	str	r3, [r7, #0]
	if (sv.x+sc->x > 2 && sv.x+sc->x < 170 && sv.y+sc->y > 2 && sv.y+sc->y < 50) {
 8001d1c:	687a      	ldr	r2, [r7, #4]
 8001d1e:	683b      	ldr	r3, [r7, #0]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	4413      	add	r3, r2
 8001d24:	2b02      	cmp	r3, #2
 8001d26:	dd66      	ble.n	8001df6 <draw_ship+0xea>
 8001d28:	687a      	ldr	r2, [r7, #4]
 8001d2a:	683b      	ldr	r3, [r7, #0]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	4413      	add	r3, r2
 8001d30:	2ba9      	cmp	r3, #169	; 0xa9
 8001d32:	dc60      	bgt.n	8001df6 <draw_ship+0xea>
 8001d34:	68ba      	ldr	r2, [r7, #8]
 8001d36:	683b      	ldr	r3, [r7, #0]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	4413      	add	r3, r2
 8001d3c:	2b02      	cmp	r3, #2
 8001d3e:	dd5a      	ble.n	8001df6 <draw_ship+0xea>
 8001d40:	68ba      	ldr	r2, [r7, #8]
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	685b      	ldr	r3, [r3, #4]
 8001d46:	4413      	add	r3, r2
 8001d48:	2b31      	cmp	r3, #49	; 0x31
 8001d4a:	dc54      	bgt.n	8001df6 <draw_ship+0xea>
		// remove current ship
		for (int iy = 0; iy<ss->h; iy++) {
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	617b      	str	r3, [r7, #20]
 8001d50:	e01c      	b.n	8001d8c <draw_ship+0x80>
			printf("%c[%ld;%ldH", ESC, sc->y+iy, sc->x);
 8001d52:	683b      	ldr	r3, [r7, #0]
 8001d54:	685a      	ldr	r2, [r3, #4]
 8001d56:	697b      	ldr	r3, [r7, #20]
 8001d58:	441a      	add	r2, r3
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	211b      	movs	r1, #27
 8001d60:	4827      	ldr	r0, [pc, #156]	; (8001e00 <draw_ship+0xf4>)
 8001d62:	f000 fb23 	bl	80023ac <iprintf>
			for (int ix = 0; ix<ss->l; ix++) {
 8001d66:	2300      	movs	r3, #0
 8001d68:	613b      	str	r3, [r7, #16]
 8001d6a:	e005      	b.n	8001d78 <draw_ship+0x6c>
				printf(" ");
 8001d6c:	2020      	movs	r0, #32
 8001d6e:	f000 fb35 	bl	80023dc <putchar>
			for (int ix = 0; ix<ss->l; ix++) {
 8001d72:	693b      	ldr	r3, [r7, #16]
 8001d74:	3301      	adds	r3, #1
 8001d76:	613b      	str	r3, [r7, #16]
 8001d78:	6a3b      	ldr	r3, [r7, #32]
 8001d7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001d7e:	461a      	mov	r2, r3
 8001d80:	693b      	ldr	r3, [r7, #16]
 8001d82:	4293      	cmp	r3, r2
 8001d84:	dbf2      	blt.n	8001d6c <draw_ship+0x60>
		for (int iy = 0; iy<ss->h; iy++) {
 8001d86:	697b      	ldr	r3, [r7, #20]
 8001d88:	3301      	adds	r3, #1
 8001d8a:	617b      	str	r3, [r7, #20]
 8001d8c:	6a3b      	ldr	r3, [r7, #32]
 8001d8e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001d92:	461a      	mov	r2, r3
 8001d94:	697b      	ldr	r3, [r7, #20]
 8001d96:	4293      	cmp	r3, r2
 8001d98:	dbdb      	blt.n	8001d52 <draw_ship+0x46>
			}
		}
		// update ship coordinates
		sc->x = sc->x+(sv.x<<1);
 8001d9a:	683b      	ldr	r3, [r7, #0]
 8001d9c:	681a      	ldr	r2, [r3, #0]
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	005b      	lsls	r3, r3, #1
 8001da2:	441a      	add	r2, r3
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	601a      	str	r2, [r3, #0]
		sc->y = sc->y-sv.y;
 8001da8:	683b      	ldr	r3, [r7, #0]
 8001daa:	685a      	ldr	r2, [r3, #4]
 8001dac:	68bb      	ldr	r3, [r7, #8]
 8001dae:	1ad2      	subs	r2, r2, r3
 8001db0:	683b      	ldr	r3, [r7, #0]
 8001db2:	605a      	str	r2, [r3, #4]

		// draw correct sprite
		if (diff == 1) {
 8001db4:	68fb      	ldr	r3, [r7, #12]
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d107      	bne.n	8001dca <draw_ship+0xbe>
			ship_1_sprite(sc->x, sc->y, ss);
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	6818      	ldr	r0, [r3, #0]
 8001dbe:	683b      	ldr	r3, [r7, #0]
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	6a3a      	ldr	r2, [r7, #32]
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	f000 f81d 	bl	8001e04 <ship_1_sprite>
		}
		if (diff == 2) {
 8001dca:	68fb      	ldr	r3, [r7, #12]
 8001dcc:	2b02      	cmp	r3, #2
 8001dce:	d107      	bne.n	8001de0 <draw_ship+0xd4>
			ship_2_sprite(sc->x, sc->y, ss);
 8001dd0:	683b      	ldr	r3, [r7, #0]
 8001dd2:	6818      	ldr	r0, [r3, #0]
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	6a3a      	ldr	r2, [r7, #32]
 8001dda:	4619      	mov	r1, r3
 8001ddc:	f000 f83c 	bl	8001e58 <ship_2_sprite>
		}
		if (diff == 3) {
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	2b03      	cmp	r3, #3
 8001de4:	d107      	bne.n	8001df6 <draw_ship+0xea>
			ship_3_sprite(sc->x, sc->y, ss);
 8001de6:	683b      	ldr	r3, [r7, #0]
 8001de8:	6818      	ldr	r0, [r3, #0]
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	6a3a      	ldr	r2, [r7, #32]
 8001df0:	4619      	mov	r1, r3
 8001df2:	f000 f85b 	bl	8001eac <ship_3_sprite>
		}
	}
}
 8001df6:	bf00      	nop
 8001df8:	3718      	adds	r7, #24
 8001dfa:	46bd      	mov	sp, r7
 8001dfc:	bd80      	pop	{r7, pc}
 8001dfe:	bf00      	nop
 8001e00:	08003ba0 	.word	0x08003ba0

08001e04 <ship_1_sprite>:
	printf("%c[%d;%dH\xDB\xDB\xDB\xDB\xDB\xDB", ESC, row+3, column);
	printf("%c[%d;%dH \xDF\xDB\xDB\xDF ", ESC, row+4, column);
	resetbgcolor();
}

void ship_1_sprite(int column, int row, ship_size_t *ship_size) {
 8001e04:	b580      	push	{r7, lr}
 8001e06:	b084      	sub	sp, #16
 8001e08:	af00      	add	r7, sp, #0
 8001e0a:	60f8      	str	r0, [r7, #12]
 8001e0c:	60b9      	str	r1, [r7, #8]
 8001e0e:	607a      	str	r2, [r7, #4]
	printf("%c[%d;%dH   \x5F\x5F ", ESC, row, column);
 8001e10:	68fb      	ldr	r3, [r7, #12]
 8001e12:	68ba      	ldr	r2, [r7, #8]
 8001e14:	211b      	movs	r1, #27
 8001e16:	480d      	ldr	r0, [pc, #52]	; (8001e4c <ship_1_sprite+0x48>)
 8001e18:	f000 fac8 	bl	80023ac <iprintf>
	printf("%c[%d;%dH\xAF\x3D\x3C \x6F\x3E", ESC, row+1, column);
 8001e1c:	68bb      	ldr	r3, [r7, #8]
 8001e1e:	1c5a      	adds	r2, r3, #1
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	211b      	movs	r1, #27
 8001e24:	480a      	ldr	r0, [pc, #40]	; (8001e50 <ship_1_sprite+0x4c>)
 8001e26:	f000 fac1 	bl	80023ac <iprintf>
	printf("%c[%d;%dH   \xEE\xEE ", ESC, row+2, column);
 8001e2a:	68bb      	ldr	r3, [r7, #8]
 8001e2c:	1c9a      	adds	r2, r3, #2
 8001e2e:	68fb      	ldr	r3, [r7, #12]
 8001e30:	211b      	movs	r1, #27
 8001e32:	4808      	ldr	r0, [pc, #32]	; (8001e54 <ship_1_sprite+0x50>)
 8001e34:	f000 faba 	bl	80023ac <iprintf>
	ship_size ->l = 6;
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	2206      	movs	r2, #6
 8001e3c:	801a      	strh	r2, [r3, #0]
	ship_size ->h = 3;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	2203      	movs	r2, #3
 8001e42:	805a      	strh	r2, [r3, #2]

}
 8001e44:	bf00      	nop
 8001e46:	3710      	adds	r7, #16
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bd80      	pop	{r7, pc}
 8001e4c:	08003c0c 	.word	0x08003c0c
 8001e50:	08003c1c 	.word	0x08003c1c
 8001e54:	08003c2c 	.word	0x08003c2c

08001e58 <ship_2_sprite>:

void ship_2_sprite(int column, int row, ship_size_t *ship_size) {
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b084      	sub	sp, #16
 8001e5c:	af00      	add	r7, sp, #0
 8001e5e:	60f8      	str	r0, [r7, #12]
 8001e60:	60b9      	str	r1, [r7, #8]
 8001e62:	607a      	str	r2, [r7, #4]
	printf("%c[%d;%dH   \x5C ", ESC, row, column);
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	68ba      	ldr	r2, [r7, #8]
 8001e68:	211b      	movs	r1, #27
 8001e6a:	480d      	ldr	r0, [pc, #52]	; (8001ea0 <ship_2_sprite+0x48>)
 8001e6c:	f000 fa9e 	bl	80023ac <iprintf>
	printf("%c[%d;%dH\xAF\x3D\x28\x6F\x3E", ESC, row+1, column);
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	1c5a      	adds	r2, r3, #1
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	211b      	movs	r1, #27
 8001e78:	480a      	ldr	r0, [pc, #40]	; (8001ea4 <ship_2_sprite+0x4c>)
 8001e7a:	f000 fa97 	bl	80023ac <iprintf>
	printf("%c[%d;%dH   \x2F ", ESC, row+2, column);
 8001e7e:	68bb      	ldr	r3, [r7, #8]
 8001e80:	1c9a      	adds	r2, r3, #2
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	211b      	movs	r1, #27
 8001e86:	4808      	ldr	r0, [pc, #32]	; (8001ea8 <ship_2_sprite+0x50>)
 8001e88:	f000 fa90 	bl	80023ac <iprintf>
	ship_size ->l = 5;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	2205      	movs	r2, #5
 8001e90:	801a      	strh	r2, [r3, #0]
	ship_size ->h = 3;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	2203      	movs	r2, #3
 8001e96:	805a      	strh	r2, [r3, #2]
}
 8001e98:	bf00      	nop
 8001e9a:	3710      	adds	r7, #16
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	bd80      	pop	{r7, pc}
 8001ea0:	08003c3c 	.word	0x08003c3c
 8001ea4:	08003c4c 	.word	0x08003c4c
 8001ea8:	08003c5c 	.word	0x08003c5c

08001eac <ship_3_sprite>:

void ship_3_sprite(int column, int row, ship_size_t *ship_size) {
 8001eac:	b580      	push	{r7, lr}
 8001eae:	b084      	sub	sp, #16
 8001eb0:	af00      	add	r7, sp, #0
 8001eb2:	60f8      	str	r0, [r7, #12]
 8001eb4:	60b9      	str	r1, [r7, #8]
 8001eb6:	607a      	str	r2, [r7, #4]
	printf("%c[%d;%dH   \x5F\x5F\x5C\x5F  ", ESC, row, column);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	68ba      	ldr	r2, [r7, #8]
 8001ebc:	211b      	movs	r1, #27
 8001ebe:	480d      	ldr	r0, [pc, #52]	; (8001ef4 <ship_3_sprite+0x48>)
 8001ec0:	f000 fa74 	bl	80023ac <iprintf>
	printf("%c[%d;%dH\xAF\x3D\x2F   \x28\x6F\x3E", ESC, row+1, column);
 8001ec4:	68bb      	ldr	r3, [r7, #8]
 8001ec6:	1c5a      	adds	r2, r3, #1
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	211b      	movs	r1, #27
 8001ecc:	480a      	ldr	r0, [pc, #40]	; (8001ef8 <ship_3_sprite+0x4c>)
 8001ece:	f000 fa6d 	bl	80023ac <iprintf>
	printf("%c[%d;%dH   \xEE\xEE\x2F\xEE  ", ESC, row+2, column);
 8001ed2:	68bb      	ldr	r3, [r7, #8]
 8001ed4:	1c9a      	adds	r2, r3, #2
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	211b      	movs	r1, #27
 8001eda:	4808      	ldr	r0, [pc, #32]	; (8001efc <ship_3_sprite+0x50>)
 8001edc:	f000 fa66 	bl	80023ac <iprintf>
	ship_size ->l = 9;
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	2209      	movs	r2, #9
 8001ee4:	801a      	strh	r2, [r3, #0]
	ship_size ->h = 3;
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	2203      	movs	r2, #3
 8001eea:	805a      	strh	r2, [r3, #2]
}
 8001eec:	bf00      	nop
 8001eee:	3710      	adds	r7, #16
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	08003c6c 	.word	0x08003c6c
 8001ef8:	08003c80 	.word	0x08003c80
 8001efc:	08003c94 	.word	0x08003c94

08001f00 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b086      	sub	sp, #24
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	60f8      	str	r0, [r7, #12]
 8001f08:	60b9      	str	r1, [r7, #8]
 8001f0a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	617b      	str	r3, [r7, #20]
 8001f10:	e00a      	b.n	8001f28 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f12:	f3af 8000 	nop.w
 8001f16:	4601      	mov	r1, r0
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	1c5a      	adds	r2, r3, #1
 8001f1c:	60ba      	str	r2, [r7, #8]
 8001f1e:	b2ca      	uxtb	r2, r1
 8001f20:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f22:	697b      	ldr	r3, [r7, #20]
 8001f24:	3301      	adds	r3, #1
 8001f26:	617b      	str	r3, [r7, #20]
 8001f28:	697a      	ldr	r2, [r7, #20]
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	429a      	cmp	r2, r3
 8001f2e:	dbf0      	blt.n	8001f12 <_read+0x12>
	}

return len;
 8001f30:	687b      	ldr	r3, [r7, #4]
}
 8001f32:	4618      	mov	r0, r3
 8001f34:	3718      	adds	r7, #24
 8001f36:	46bd      	mov	sp, r7
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <_close>:
	}
	return len;
}

int _close(int file)
{
 8001f3a:	b480      	push	{r7}
 8001f3c:	b083      	sub	sp, #12
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
	return -1;
 8001f42:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	370c      	adds	r7, #12
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr

08001f52 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f52:	b480      	push	{r7}
 8001f54:	b083      	sub	sp, #12
 8001f56:	af00      	add	r7, sp, #0
 8001f58:	6078      	str	r0, [r7, #4]
 8001f5a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001f5c:	683b      	ldr	r3, [r7, #0]
 8001f5e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f62:	605a      	str	r2, [r3, #4]
	return 0;
 8001f64:	2300      	movs	r3, #0
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr

08001f72 <_isatty>:

int _isatty(int file)
{
 8001f72:	b480      	push	{r7}
 8001f74:	b083      	sub	sp, #12
 8001f76:	af00      	add	r7, sp, #0
 8001f78:	6078      	str	r0, [r7, #4]
	return 1;
 8001f7a:	2301      	movs	r3, #1
}
 8001f7c:	4618      	mov	r0, r3
 8001f7e:	370c      	adds	r7, #12
 8001f80:	46bd      	mov	sp, r7
 8001f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f86:	4770      	bx	lr

08001f88 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b085      	sub	sp, #20
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
	return 0;
 8001f94:	2300      	movs	r3, #0
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	3714      	adds	r7, #20
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
	...

08001fa4 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b084      	sub	sp, #16
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001fac:	4b11      	ldr	r3, [pc, #68]	; (8001ff4 <_sbrk+0x50>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d102      	bne.n	8001fba <_sbrk+0x16>
		heap_end = &end;
 8001fb4:	4b0f      	ldr	r3, [pc, #60]	; (8001ff4 <_sbrk+0x50>)
 8001fb6:	4a10      	ldr	r2, [pc, #64]	; (8001ff8 <_sbrk+0x54>)
 8001fb8:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8001fba:	4b0e      	ldr	r3, [pc, #56]	; (8001ff4 <_sbrk+0x50>)
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8001fc0:	4b0c      	ldr	r3, [pc, #48]	; (8001ff4 <_sbrk+0x50>)
 8001fc2:	681a      	ldr	r2, [r3, #0]
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	466a      	mov	r2, sp
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d907      	bls.n	8001fde <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8001fce:	f000 f9bb 	bl	8002348 <__errno>
 8001fd2:	4603      	mov	r3, r0
 8001fd4:	220c      	movs	r2, #12
 8001fd6:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8001fd8:	f04f 33ff 	mov.w	r3, #4294967295
 8001fdc:	e006      	b.n	8001fec <_sbrk+0x48>
	}

	heap_end += incr;
 8001fde:	4b05      	ldr	r3, [pc, #20]	; (8001ff4 <_sbrk+0x50>)
 8001fe0:	681a      	ldr	r2, [r3, #0]
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	4413      	add	r3, r2
 8001fe6:	4a03      	ldr	r2, [pc, #12]	; (8001ff4 <_sbrk+0x50>)
 8001fe8:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8001fea:	68fb      	ldr	r3, [r7, #12]
}
 8001fec:	4618      	mov	r0, r3
 8001fee:	3710      	adds	r7, #16
 8001ff0:	46bd      	mov	sp, r7
 8001ff2:	bd80      	pop	{r7, pc}
 8001ff4:	200001c8 	.word	0x200001c8
 8001ff8:	200001e8 	.word	0x200001e8

08001ffc <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002000:	4b1f      	ldr	r3, [pc, #124]	; (8002080 <SystemInit+0x84>)
 8002002:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002006:	4a1e      	ldr	r2, [pc, #120]	; (8002080 <SystemInit+0x84>)
 8002008:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800200c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8002010:	4b1c      	ldr	r3, [pc, #112]	; (8002084 <SystemInit+0x88>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a1b      	ldr	r2, [pc, #108]	; (8002084 <SystemInit+0x88>)
 8002016:	f043 0301 	orr.w	r3, r3, #1
 800201a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR &= 0xF87FC00C;
 800201c:	4b19      	ldr	r3, [pc, #100]	; (8002084 <SystemInit+0x88>)
 800201e:	685a      	ldr	r2, [r3, #4]
 8002020:	4918      	ldr	r1, [pc, #96]	; (8002084 <SystemInit+0x88>)
 8002022:	4b19      	ldr	r3, [pc, #100]	; (8002088 <SystemInit+0x8c>)
 8002024:	4013      	ands	r3, r2
 8002026:	604b      	str	r3, [r1, #4]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8002028:	4b16      	ldr	r3, [pc, #88]	; (8002084 <SystemInit+0x88>)
 800202a:	681b      	ldr	r3, [r3, #0]
 800202c:	4a15      	ldr	r2, [pc, #84]	; (8002084 <SystemInit+0x88>)
 800202e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8002032:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002036:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8002038:	4b12      	ldr	r3, [pc, #72]	; (8002084 <SystemInit+0x88>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a11      	ldr	r2, [pc, #68]	; (8002084 <SystemInit+0x88>)
 800203e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002042:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 8002044:	4b0f      	ldr	r3, [pc, #60]	; (8002084 <SystemInit+0x88>)
 8002046:	685b      	ldr	r3, [r3, #4]
 8002048:	4a0e      	ldr	r2, [pc, #56]	; (8002084 <SystemInit+0x88>)
 800204a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800204e:	6053      	str	r3, [r2, #4]

  /* Reset PREDIV1[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0;
 8002050:	4b0c      	ldr	r3, [pc, #48]	; (8002084 <SystemInit+0x88>)
 8002052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002054:	4a0b      	ldr	r2, [pc, #44]	; (8002084 <SystemInit+0x88>)
 8002056:	f023 030f 	bic.w	r3, r3, #15
 800205a:	62d3      	str	r3, [r2, #44]	; 0x2c

  /* Reset USARTSW[1:0], I2CSW and TIMs bits */
  RCC->CFGR3 &= (uint32_t)0xFF00FCCC;
 800205c:	4b09      	ldr	r3, [pc, #36]	; (8002084 <SystemInit+0x88>)
 800205e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002060:	4908      	ldr	r1, [pc, #32]	; (8002084 <SystemInit+0x88>)
 8002062:	4b0a      	ldr	r3, [pc, #40]	; (800208c <SystemInit+0x90>)
 8002064:	4013      	ands	r3, r2
 8002066:	630b      	str	r3, [r1, #48]	; 0x30
  
  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8002068:	4b06      	ldr	r3, [pc, #24]	; (8002084 <SystemInit+0x88>)
 800206a:	2200      	movs	r2, #0
 800206c:	609a      	str	r2, [r3, #8]

  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 800206e:	f000 f80f 	bl	8002090 <SetSysClock>
  
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8002072:	4b03      	ldr	r3, [pc, #12]	; (8002080 <SystemInit+0x84>)
 8002074:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002078:	609a      	str	r2, [r3, #8]
#endif  
}
 800207a:	bf00      	nop
 800207c:	bd80      	pop	{r7, pc}
 800207e:	bf00      	nop
 8002080:	e000ed00 	.word	0xe000ed00
 8002084:	40021000 	.word	0x40021000
 8002088:	f87fc00c 	.word	0xf87fc00c
 800208c:	ff00fccc 	.word	0xff00fccc

08002090 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).             
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8002090:	b480      	push	{r7}
 8002092:	af00      	add	r7, sp, #0
  /* At this stage the HSI is already enabled and used as System clock source */
  
  /* SYSCLK, HCLK, PCLK configuration ----------------------------------------*/

  /* Enable Prefetch Buffer and set Flash Latency */
  FLASH->ACR = FLASH_ACR_PRFTBE | (uint32_t)FLASH_ACR_LATENCY_1;
 8002094:	4b21      	ldr	r3, [pc, #132]	; (800211c <SetSysClock+0x8c>)
 8002096:	2212      	movs	r2, #18
 8002098:	601a      	str	r2, [r3, #0]

  /* HCLK = SYSCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_HPRE_DIV1;
 800209a:	4b21      	ldr	r3, [pc, #132]	; (8002120 <SetSysClock+0x90>)
 800209c:	4a20      	ldr	r2, [pc, #128]	; (8002120 <SetSysClock+0x90>)
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	6053      	str	r3, [r2, #4]

  /* PCLK2 = HCLK / 1 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE2_DIV1;
 80020a2:	4b1f      	ldr	r3, [pc, #124]	; (8002120 <SetSysClock+0x90>)
 80020a4:	4a1e      	ldr	r2, [pc, #120]	; (8002120 <SetSysClock+0x90>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	6053      	str	r3, [r2, #4]

  /* PCLK1 = HCLK / 2 */
  RCC->CFGR |= (uint32_t)RCC_CFGR_PPRE1_DIV2;
 80020aa:	4b1d      	ldr	r3, [pc, #116]	; (8002120 <SetSysClock+0x90>)
 80020ac:	685b      	ldr	r3, [r3, #4]
 80020ae:	4a1c      	ldr	r2, [pc, #112]	; (8002120 <SetSysClock+0x90>)
 80020b0:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80020b4:	6053      	str	r3, [r2, #4]

  /*  PLL configuration */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_PLLSRC | RCC_CFGR_PLLXTPRE | RCC_CFGR_PLLMULL));
 80020b6:	4b1a      	ldr	r3, [pc, #104]	; (8002120 <SetSysClock+0x90>)
 80020b8:	685b      	ldr	r3, [r3, #4]
 80020ba:	4a19      	ldr	r2, [pc, #100]	; (8002120 <SetSysClock+0x90>)
 80020bc:	f423 137c 	bic.w	r3, r3, #4128768	; 0x3f0000
 80020c0:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)(RCC_CFGR_PLLSRC_HSI_Div2 | RCC_CFGR_PLLXTPRE_PREDIV1 | RCC_CFGR_PLLMULL16);
 80020c2:	4b17      	ldr	r3, [pc, #92]	; (8002120 <SetSysClock+0x90>)
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	4a16      	ldr	r2, [pc, #88]	; (8002120 <SetSysClock+0x90>)
 80020c8:	f443 1360 	orr.w	r3, r3, #3670016	; 0x380000
 80020cc:	6053      	str	r3, [r2, #4]

  /* Enable PLL */
  RCC->CR |= RCC_CR_PLLON;
 80020ce:	4b14      	ldr	r3, [pc, #80]	; (8002120 <SetSysClock+0x90>)
 80020d0:	681b      	ldr	r3, [r3, #0]
 80020d2:	4a13      	ldr	r2, [pc, #76]	; (8002120 <SetSysClock+0x90>)
 80020d4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80020d8:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is ready */
  while((RCC->CR & RCC_CR_PLLRDY) == 0)
 80020da:	bf00      	nop
 80020dc:	4b10      	ldr	r3, [pc, #64]	; (8002120 <SetSysClock+0x90>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d0f9      	beq.n	80020dc <SetSysClock+0x4c>
  {
  }

  /* Select PLL as system clock source */
  RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 80020e8:	4b0d      	ldr	r3, [pc, #52]	; (8002120 <SetSysClock+0x90>)
 80020ea:	685b      	ldr	r3, [r3, #4]
 80020ec:	4a0c      	ldr	r2, [pc, #48]	; (8002120 <SetSysClock+0x90>)
 80020ee:	f023 0303 	bic.w	r3, r3, #3
 80020f2:	6053      	str	r3, [r2, #4]
  RCC->CFGR |= (uint32_t)RCC_CFGR_SW_PLL;
 80020f4:	4b0a      	ldr	r3, [pc, #40]	; (8002120 <SetSysClock+0x90>)
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	4a09      	ldr	r2, [pc, #36]	; (8002120 <SetSysClock+0x90>)
 80020fa:	f043 0302 	orr.w	r3, r3, #2
 80020fe:	6053      	str	r3, [r2, #4]

  /* Wait till PLL is used as system clock source */
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS) != (uint32_t)RCC_CFGR_SWS_PLL)
 8002100:	bf00      	nop
 8002102:	4b07      	ldr	r3, [pc, #28]	; (8002120 <SetSysClock+0x90>)
 8002104:	685b      	ldr	r3, [r3, #4]
 8002106:	f003 030c 	and.w	r3, r3, #12
 800210a:	2b08      	cmp	r3, #8
 800210c:	d1f9      	bne.n	8002102 <SetSysClock+0x72>
  {
  }
}
 800210e:	bf00      	nop
 8002110:	bf00      	nop
 8002112:	46bd      	mov	sp, r7
 8002114:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002118:	4770      	bx	lr
 800211a:	bf00      	nop
 800211c:	40022000 	.word	0x40022000
 8002120:	40021000 	.word	0x40021000

08002124 <window>:
 *      Author: Bruger
 */

#include "window.h"

void window(){
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
	// draw window in terminal
	for (int iy=1; iy<Y2+1; iy++) { // Go through each row (y)
 800212a:	2301      	movs	r3, #1
 800212c:	607b      	str	r3, [r7, #4]
 800212e:	e030      	b.n	8002192 <window+0x6e>
		printf("%c[%d;%dH", ESC, iy, 1); // go to left side in window
 8002130:	2301      	movs	r3, #1
 8002132:	687a      	ldr	r2, [r7, #4]
 8002134:	211b      	movs	r1, #27
 8002136:	482e      	ldr	r0, [pc, #184]	; (80021f0 <window+0xcc>)
 8002138:	f000 f938 	bl	80023ac <iprintf>
		for (int ix=1; ix<X2+1; ix++) { // // go through each column (x)
 800213c:	2301      	movs	r3, #1
 800213e:	603b      	str	r3, [r7, #0]
 8002140:	e021      	b.n	8002186 <window+0x62>
			if ((iy==Y1 || iy==Y2) && ix>X1) printf("\xCD"); // Horizontal edge
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d002      	beq.n	800214e <window+0x2a>
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2b36      	cmp	r3, #54	; 0x36
 800214c:	d107      	bne.n	800215e <window+0x3a>
 800214e:	683b      	ldr	r3, [r7, #0]
 8002150:	2b01      	cmp	r3, #1
 8002152:	dd04      	ble.n	800215e <window+0x3a>
 8002154:	f06f 0032 	mvn.w	r0, #50	; 0x32
 8002158:	f000 f940 	bl	80023dc <putchar>
 800215c:	e010      	b.n	8002180 <window+0x5c>
			else if ((ix==X1 || ix==X2) && iy>Y1) printf("\xBA"); // Vertical edge
 800215e:	683b      	ldr	r3, [r7, #0]
 8002160:	2b01      	cmp	r3, #1
 8002162:	d002      	beq.n	800216a <window+0x46>
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	2bb4      	cmp	r3, #180	; 0xb4
 8002168:	d107      	bne.n	800217a <window+0x56>
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	2b01      	cmp	r3, #1
 800216e:	dd04      	ble.n	800217a <window+0x56>
 8002170:	f06f 0045 	mvn.w	r0, #69	; 0x45
 8002174:	f000 f932 	bl	80023dc <putchar>
 8002178:	e002      	b.n	8002180 <window+0x5c>
			else printf(" ");
 800217a:	2020      	movs	r0, #32
 800217c:	f000 f92e 	bl	80023dc <putchar>
		for (int ix=1; ix<X2+1; ix++) { // // go through each column (x)
 8002180:	683b      	ldr	r3, [r7, #0]
 8002182:	3301      	adds	r3, #1
 8002184:	603b      	str	r3, [r7, #0]
 8002186:	683b      	ldr	r3, [r7, #0]
 8002188:	2bb4      	cmp	r3, #180	; 0xb4
 800218a:	ddda      	ble.n	8002142 <window+0x1e>
	for (int iy=1; iy<Y2+1; iy++) { // Go through each row (y)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	3301      	adds	r3, #1
 8002190:	607b      	str	r3, [r7, #4]
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2b36      	cmp	r3, #54	; 0x36
 8002196:	ddcb      	ble.n	8002130 <window+0xc>
		}
	}
		// Draw all corners
		printf("%c[%d;%dH", ESC, Y1, X1); printf("\xC9");
 8002198:	2301      	movs	r3, #1
 800219a:	2201      	movs	r2, #1
 800219c:	211b      	movs	r1, #27
 800219e:	4814      	ldr	r0, [pc, #80]	; (80021f0 <window+0xcc>)
 80021a0:	f000 f904 	bl	80023ac <iprintf>
 80021a4:	f06f 0036 	mvn.w	r0, #54	; 0x36
 80021a8:	f000 f918 	bl	80023dc <putchar>
		printf("%c[%d;%dH", ESC, Y1, X2); printf("\xBB");
 80021ac:	23b4      	movs	r3, #180	; 0xb4
 80021ae:	2201      	movs	r2, #1
 80021b0:	211b      	movs	r1, #27
 80021b2:	480f      	ldr	r0, [pc, #60]	; (80021f0 <window+0xcc>)
 80021b4:	f000 f8fa 	bl	80023ac <iprintf>
 80021b8:	f06f 0044 	mvn.w	r0, #68	; 0x44
 80021bc:	f000 f90e 	bl	80023dc <putchar>
		printf("%c[%d;%dH", ESC, Y2, X2); printf("\xBC");
 80021c0:	23b4      	movs	r3, #180	; 0xb4
 80021c2:	2236      	movs	r2, #54	; 0x36
 80021c4:	211b      	movs	r1, #27
 80021c6:	480a      	ldr	r0, [pc, #40]	; (80021f0 <window+0xcc>)
 80021c8:	f000 f8f0 	bl	80023ac <iprintf>
 80021cc:	f06f 0043 	mvn.w	r0, #67	; 0x43
 80021d0:	f000 f904 	bl	80023dc <putchar>
		printf("%c[%d;%dH", ESC, Y2, X1); printf("\xC8");
 80021d4:	2301      	movs	r3, #1
 80021d6:	2236      	movs	r2, #54	; 0x36
 80021d8:	211b      	movs	r1, #27
 80021da:	4805      	ldr	r0, [pc, #20]	; (80021f0 <window+0xcc>)
 80021dc:	f000 f8e6 	bl	80023ac <iprintf>
 80021e0:	f06f 0037 	mvn.w	r0, #55	; 0x37
 80021e4:	f000 f8fa 	bl	80023dc <putchar>
}
 80021e8:	bf00      	nop
 80021ea:	3708      	adds	r7, #8
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	08003ca8 	.word	0x08003ca8

080021f4 <box>:

void box(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2) {
 80021f4:	b590      	push	{r4, r7, lr}
 80021f6:	b085      	sub	sp, #20
 80021f8:	af00      	add	r7, sp, #0
 80021fa:	4604      	mov	r4, r0
 80021fc:	4608      	mov	r0, r1
 80021fe:	4611      	mov	r1, r2
 8002200:	461a      	mov	r2, r3
 8002202:	4623      	mov	r3, r4
 8002204:	80fb      	strh	r3, [r7, #6]
 8002206:	4603      	mov	r3, r0
 8002208:	80bb      	strh	r3, [r7, #4]
 800220a:	460b      	mov	r3, r1
 800220c:	807b      	strh	r3, [r7, #2]
 800220e:	4613      	mov	r3, r2
 8002210:	803b      	strh	r3, [r7, #0]
// draw boxes in terminal
for (int iy=y1; iy<=y2; iy++) { // Go through each row (y)
 8002212:	88bb      	ldrh	r3, [r7, #4]
 8002214:	60fb      	str	r3, [r7, #12]
 8002216:	e038      	b.n	800228a <box+0x96>
	printf("%c[%d;%dH", ESC, iy, x1); // go to left side in window
 8002218:	88fb      	ldrh	r3, [r7, #6]
 800221a:	68fa      	ldr	r2, [r7, #12]
 800221c:	211b      	movs	r1, #27
 800221e:	4833      	ldr	r0, [pc, #204]	; (80022ec <box+0xf8>)
 8002220:	f000 f8c4 	bl	80023ac <iprintf>
	for (int ix=x1; ix<=x2; ix++) { // // go through each column (x)
 8002224:	88fb      	ldrh	r3, [r7, #6]
 8002226:	60bb      	str	r3, [r7, #8]
 8002228:	e028      	b.n	800227c <box+0x88>
		if ((iy==y1 || iy==y2) && ix>x1) printf("\xC4"); // Horizontal edge
 800222a:	88bb      	ldrh	r3, [r7, #4]
 800222c:	68fa      	ldr	r2, [r7, #12]
 800222e:	429a      	cmp	r2, r3
 8002230:	d003      	beq.n	800223a <box+0x46>
 8002232:	883b      	ldrh	r3, [r7, #0]
 8002234:	68fa      	ldr	r2, [r7, #12]
 8002236:	429a      	cmp	r2, r3
 8002238:	d108      	bne.n	800224c <box+0x58>
 800223a:	88fb      	ldrh	r3, [r7, #6]
 800223c:	68ba      	ldr	r2, [r7, #8]
 800223e:	429a      	cmp	r2, r3
 8002240:	dd04      	ble.n	800224c <box+0x58>
 8002242:	f06f 003b 	mvn.w	r0, #59	; 0x3b
 8002246:	f000 f8c9 	bl	80023dc <putchar>
 800224a:	e014      	b.n	8002276 <box+0x82>
		else if ((ix==x1 || ix==x2) && iy>y1) printf("\xB3"); // Vertical edge
 800224c:	88fb      	ldrh	r3, [r7, #6]
 800224e:	68ba      	ldr	r2, [r7, #8]
 8002250:	429a      	cmp	r2, r3
 8002252:	d003      	beq.n	800225c <box+0x68>
 8002254:	887b      	ldrh	r3, [r7, #2]
 8002256:	68ba      	ldr	r2, [r7, #8]
 8002258:	429a      	cmp	r2, r3
 800225a:	d108      	bne.n	800226e <box+0x7a>
 800225c:	88bb      	ldrh	r3, [r7, #4]
 800225e:	68fa      	ldr	r2, [r7, #12]
 8002260:	429a      	cmp	r2, r3
 8002262:	dd04      	ble.n	800226e <box+0x7a>
 8002264:	f06f 004c 	mvn.w	r0, #76	; 0x4c
 8002268:	f000 f8b8 	bl	80023dc <putchar>
 800226c:	e003      	b.n	8002276 <box+0x82>
		else printf("%c[1C", ESC);
 800226e:	211b      	movs	r1, #27
 8002270:	481f      	ldr	r0, [pc, #124]	; (80022f0 <box+0xfc>)
 8002272:	f000 f89b 	bl	80023ac <iprintf>
	for (int ix=x1; ix<=x2; ix++) { // // go through each column (x)
 8002276:	68bb      	ldr	r3, [r7, #8]
 8002278:	3301      	adds	r3, #1
 800227a:	60bb      	str	r3, [r7, #8]
 800227c:	887b      	ldrh	r3, [r7, #2]
 800227e:	68ba      	ldr	r2, [r7, #8]
 8002280:	429a      	cmp	r2, r3
 8002282:	ddd2      	ble.n	800222a <box+0x36>
for (int iy=y1; iy<=y2; iy++) { // Go through each row (y)
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	3301      	adds	r3, #1
 8002288:	60fb      	str	r3, [r7, #12]
 800228a:	883b      	ldrh	r3, [r7, #0]
 800228c:	68fa      	ldr	r2, [r7, #12]
 800228e:	429a      	cmp	r2, r3
 8002290:	ddc2      	ble.n	8002218 <box+0x24>
	}
}
	// Draw all corners
	printf("%c[%d;%dH", ESC, y1, x1); printf("\xDA");
 8002292:	88ba      	ldrh	r2, [r7, #4]
 8002294:	88fb      	ldrh	r3, [r7, #6]
 8002296:	211b      	movs	r1, #27
 8002298:	4814      	ldr	r0, [pc, #80]	; (80022ec <box+0xf8>)
 800229a:	f000 f887 	bl	80023ac <iprintf>
 800229e:	f06f 0025 	mvn.w	r0, #37	; 0x25
 80022a2:	f000 f89b 	bl	80023dc <putchar>
	printf("%c[%d;%dH", ESC, y1, x2); printf("\xBF");
 80022a6:	88ba      	ldrh	r2, [r7, #4]
 80022a8:	887b      	ldrh	r3, [r7, #2]
 80022aa:	211b      	movs	r1, #27
 80022ac:	480f      	ldr	r0, [pc, #60]	; (80022ec <box+0xf8>)
 80022ae:	f000 f87d 	bl	80023ac <iprintf>
 80022b2:	f06f 0040 	mvn.w	r0, #64	; 0x40
 80022b6:	f000 f891 	bl	80023dc <putchar>
	printf("%c[%d;%dH", ESC, y2, x2); printf("\xD9");
 80022ba:	883a      	ldrh	r2, [r7, #0]
 80022bc:	887b      	ldrh	r3, [r7, #2]
 80022be:	211b      	movs	r1, #27
 80022c0:	480a      	ldr	r0, [pc, #40]	; (80022ec <box+0xf8>)
 80022c2:	f000 f873 	bl	80023ac <iprintf>
 80022c6:	f06f 0026 	mvn.w	r0, #38	; 0x26
 80022ca:	f000 f887 	bl	80023dc <putchar>
	printf("%c[%d;%dH", ESC, y2, x1); printf("\xC0");
 80022ce:	883a      	ldrh	r2, [r7, #0]
 80022d0:	88fb      	ldrh	r3, [r7, #6]
 80022d2:	211b      	movs	r1, #27
 80022d4:	4805      	ldr	r0, [pc, #20]	; (80022ec <box+0xf8>)
 80022d6:	f000 f869 	bl	80023ac <iprintf>
 80022da:	f06f 003f 	mvn.w	r0, #63	; 0x3f
 80022de:	f000 f87d 	bl	80023dc <putchar>
}
 80022e2:	bf00      	nop
 80022e4:	3714      	adds	r7, #20
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bd90      	pop	{r4, r7, pc}
 80022ea:	bf00      	nop
 80022ec:	08003ca8 	.word	0x08003ca8
 80022f0:	08003cb4 	.word	0x08003cb4

080022f4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80022f4:	480d      	ldr	r0, [pc, #52]	; (800232c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80022f6:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80022f8:	480d      	ldr	r0, [pc, #52]	; (8002330 <LoopForever+0x6>)
  ldr r1, =_edata
 80022fa:	490e      	ldr	r1, [pc, #56]	; (8002334 <LoopForever+0xa>)
  ldr r2, =_sidata
 80022fc:	4a0e      	ldr	r2, [pc, #56]	; (8002338 <LoopForever+0xe>)
  movs r3, #0
 80022fe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002300:	e002      	b.n	8002308 <LoopCopyDataInit>

08002302 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002302:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002304:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002306:	3304      	adds	r3, #4

08002308 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002308:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800230a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800230c:	d3f9      	bcc.n	8002302 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800230e:	4a0b      	ldr	r2, [pc, #44]	; (800233c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002310:	4c0b      	ldr	r4, [pc, #44]	; (8002340 <LoopForever+0x16>)
  movs r3, #0
 8002312:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002314:	e001      	b.n	800231a <LoopFillZerobss>

08002316 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002316:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002318:	3204      	adds	r2, #4

0800231a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800231a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800231c:	d3fb      	bcc.n	8002316 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 800231e:	f7ff fe6d 	bl	8001ffc <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 8002322:	f000 f817 	bl	8002354 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002326:	f7ff faf5 	bl	8001914 <main>

0800232a <LoopForever>:

LoopForever:
    b LoopForever
 800232a:	e7fe      	b.n	800232a <LoopForever>
  ldr   r0, =_estack
 800232c:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 8002330:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002334:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8002338:	08003f4c 	.word	0x08003f4c
  ldr r2, =_sbss
 800233c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8002340:	200001e4 	.word	0x200001e4

08002344 <ADC1_2_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002344:	e7fe      	b.n	8002344 <ADC1_2_IRQHandler>
	...

08002348 <__errno>:
 8002348:	4b01      	ldr	r3, [pc, #4]	; (8002350 <__errno+0x8>)
 800234a:	6818      	ldr	r0, [r3, #0]
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	2000002c 	.word	0x2000002c

08002354 <__libc_init_array>:
 8002354:	b570      	push	{r4, r5, r6, lr}
 8002356:	4d0d      	ldr	r5, [pc, #52]	; (800238c <__libc_init_array+0x38>)
 8002358:	4c0d      	ldr	r4, [pc, #52]	; (8002390 <__libc_init_array+0x3c>)
 800235a:	1b64      	subs	r4, r4, r5
 800235c:	10a4      	asrs	r4, r4, #2
 800235e:	2600      	movs	r6, #0
 8002360:	42a6      	cmp	r6, r4
 8002362:	d109      	bne.n	8002378 <__libc_init_array+0x24>
 8002364:	4d0b      	ldr	r5, [pc, #44]	; (8002394 <__libc_init_array+0x40>)
 8002366:	4c0c      	ldr	r4, [pc, #48]	; (8002398 <__libc_init_array+0x44>)
 8002368:	f001 fa6a 	bl	8003840 <_init>
 800236c:	1b64      	subs	r4, r4, r5
 800236e:	10a4      	asrs	r4, r4, #2
 8002370:	2600      	movs	r6, #0
 8002372:	42a6      	cmp	r6, r4
 8002374:	d105      	bne.n	8002382 <__libc_init_array+0x2e>
 8002376:	bd70      	pop	{r4, r5, r6, pc}
 8002378:	f855 3b04 	ldr.w	r3, [r5], #4
 800237c:	4798      	blx	r3
 800237e:	3601      	adds	r6, #1
 8002380:	e7ee      	b.n	8002360 <__libc_init_array+0xc>
 8002382:	f855 3b04 	ldr.w	r3, [r5], #4
 8002386:	4798      	blx	r3
 8002388:	3601      	adds	r6, #1
 800238a:	e7f2      	b.n	8002372 <__libc_init_array+0x1e>
 800238c:	08003f44 	.word	0x08003f44
 8002390:	08003f44 	.word	0x08003f44
 8002394:	08003f44 	.word	0x08003f44
 8002398:	08003f48 	.word	0x08003f48

0800239c <memset>:
 800239c:	4402      	add	r2, r0
 800239e:	4603      	mov	r3, r0
 80023a0:	4293      	cmp	r3, r2
 80023a2:	d100      	bne.n	80023a6 <memset+0xa>
 80023a4:	4770      	bx	lr
 80023a6:	f803 1b01 	strb.w	r1, [r3], #1
 80023aa:	e7f9      	b.n	80023a0 <memset+0x4>

080023ac <iprintf>:
 80023ac:	b40f      	push	{r0, r1, r2, r3}
 80023ae:	4b0a      	ldr	r3, [pc, #40]	; (80023d8 <iprintf+0x2c>)
 80023b0:	b513      	push	{r0, r1, r4, lr}
 80023b2:	681c      	ldr	r4, [r3, #0]
 80023b4:	b124      	cbz	r4, 80023c0 <iprintf+0x14>
 80023b6:	69a3      	ldr	r3, [r4, #24]
 80023b8:	b913      	cbnz	r3, 80023c0 <iprintf+0x14>
 80023ba:	4620      	mov	r0, r4
 80023bc:	f000 fa2c 	bl	8002818 <__sinit>
 80023c0:	ab05      	add	r3, sp, #20
 80023c2:	9a04      	ldr	r2, [sp, #16]
 80023c4:	68a1      	ldr	r1, [r4, #8]
 80023c6:	9301      	str	r3, [sp, #4]
 80023c8:	4620      	mov	r0, r4
 80023ca:	f000 fd61 	bl	8002e90 <_vfiprintf_r>
 80023ce:	b002      	add	sp, #8
 80023d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80023d4:	b004      	add	sp, #16
 80023d6:	4770      	bx	lr
 80023d8:	2000002c 	.word	0x2000002c

080023dc <putchar>:
 80023dc:	4b09      	ldr	r3, [pc, #36]	; (8002404 <putchar+0x28>)
 80023de:	b513      	push	{r0, r1, r4, lr}
 80023e0:	681c      	ldr	r4, [r3, #0]
 80023e2:	4601      	mov	r1, r0
 80023e4:	b134      	cbz	r4, 80023f4 <putchar+0x18>
 80023e6:	69a3      	ldr	r3, [r4, #24]
 80023e8:	b923      	cbnz	r3, 80023f4 <putchar+0x18>
 80023ea:	9001      	str	r0, [sp, #4]
 80023ec:	4620      	mov	r0, r4
 80023ee:	f000 fa13 	bl	8002818 <__sinit>
 80023f2:	9901      	ldr	r1, [sp, #4]
 80023f4:	68a2      	ldr	r2, [r4, #8]
 80023f6:	4620      	mov	r0, r4
 80023f8:	b002      	add	sp, #8
 80023fa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80023fe:	f001 b80b 	b.w	8003418 <_putc_r>
 8002402:	bf00      	nop
 8002404:	2000002c 	.word	0x2000002c

08002408 <setbuf>:
 8002408:	2900      	cmp	r1, #0
 800240a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800240e:	bf0c      	ite	eq
 8002410:	2202      	moveq	r2, #2
 8002412:	2200      	movne	r2, #0
 8002414:	f000 b800 	b.w	8002418 <setvbuf>

08002418 <setvbuf>:
 8002418:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800241c:	461d      	mov	r5, r3
 800241e:	4b5d      	ldr	r3, [pc, #372]	; (8002594 <setvbuf+0x17c>)
 8002420:	681f      	ldr	r7, [r3, #0]
 8002422:	4604      	mov	r4, r0
 8002424:	460e      	mov	r6, r1
 8002426:	4690      	mov	r8, r2
 8002428:	b127      	cbz	r7, 8002434 <setvbuf+0x1c>
 800242a:	69bb      	ldr	r3, [r7, #24]
 800242c:	b913      	cbnz	r3, 8002434 <setvbuf+0x1c>
 800242e:	4638      	mov	r0, r7
 8002430:	f000 f9f2 	bl	8002818 <__sinit>
 8002434:	4b58      	ldr	r3, [pc, #352]	; (8002598 <setvbuf+0x180>)
 8002436:	429c      	cmp	r4, r3
 8002438:	d167      	bne.n	800250a <setvbuf+0xf2>
 800243a:	687c      	ldr	r4, [r7, #4]
 800243c:	f1b8 0f02 	cmp.w	r8, #2
 8002440:	d006      	beq.n	8002450 <setvbuf+0x38>
 8002442:	f1b8 0f01 	cmp.w	r8, #1
 8002446:	f200 809f 	bhi.w	8002588 <setvbuf+0x170>
 800244a:	2d00      	cmp	r5, #0
 800244c:	f2c0 809c 	blt.w	8002588 <setvbuf+0x170>
 8002450:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002452:	07db      	lsls	r3, r3, #31
 8002454:	d405      	bmi.n	8002462 <setvbuf+0x4a>
 8002456:	89a3      	ldrh	r3, [r4, #12]
 8002458:	0598      	lsls	r0, r3, #22
 800245a:	d402      	bmi.n	8002462 <setvbuf+0x4a>
 800245c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800245e:	f000 fa79 	bl	8002954 <__retarget_lock_acquire_recursive>
 8002462:	4621      	mov	r1, r4
 8002464:	4638      	mov	r0, r7
 8002466:	f000 f943 	bl	80026f0 <_fflush_r>
 800246a:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800246c:	b141      	cbz	r1, 8002480 <setvbuf+0x68>
 800246e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002472:	4299      	cmp	r1, r3
 8002474:	d002      	beq.n	800247c <setvbuf+0x64>
 8002476:	4638      	mov	r0, r7
 8002478:	f000 fada 	bl	8002a30 <_free_r>
 800247c:	2300      	movs	r3, #0
 800247e:	6363      	str	r3, [r4, #52]	; 0x34
 8002480:	2300      	movs	r3, #0
 8002482:	61a3      	str	r3, [r4, #24]
 8002484:	6063      	str	r3, [r4, #4]
 8002486:	89a3      	ldrh	r3, [r4, #12]
 8002488:	0619      	lsls	r1, r3, #24
 800248a:	d503      	bpl.n	8002494 <setvbuf+0x7c>
 800248c:	6921      	ldr	r1, [r4, #16]
 800248e:	4638      	mov	r0, r7
 8002490:	f000 face 	bl	8002a30 <_free_r>
 8002494:	89a3      	ldrh	r3, [r4, #12]
 8002496:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 800249a:	f023 0303 	bic.w	r3, r3, #3
 800249e:	f1b8 0f02 	cmp.w	r8, #2
 80024a2:	81a3      	strh	r3, [r4, #12]
 80024a4:	d06c      	beq.n	8002580 <setvbuf+0x168>
 80024a6:	ab01      	add	r3, sp, #4
 80024a8:	466a      	mov	r2, sp
 80024aa:	4621      	mov	r1, r4
 80024ac:	4638      	mov	r0, r7
 80024ae:	f000 fa53 	bl	8002958 <__swhatbuf_r>
 80024b2:	89a3      	ldrh	r3, [r4, #12]
 80024b4:	4318      	orrs	r0, r3
 80024b6:	81a0      	strh	r0, [r4, #12]
 80024b8:	2d00      	cmp	r5, #0
 80024ba:	d130      	bne.n	800251e <setvbuf+0x106>
 80024bc:	9d00      	ldr	r5, [sp, #0]
 80024be:	4628      	mov	r0, r5
 80024c0:	f000 faae 	bl	8002a20 <malloc>
 80024c4:	4606      	mov	r6, r0
 80024c6:	2800      	cmp	r0, #0
 80024c8:	d155      	bne.n	8002576 <setvbuf+0x15e>
 80024ca:	f8dd 9000 	ldr.w	r9, [sp]
 80024ce:	45a9      	cmp	r9, r5
 80024d0:	d14a      	bne.n	8002568 <setvbuf+0x150>
 80024d2:	f04f 35ff 	mov.w	r5, #4294967295
 80024d6:	2200      	movs	r2, #0
 80024d8:	60a2      	str	r2, [r4, #8]
 80024da:	f104 0247 	add.w	r2, r4, #71	; 0x47
 80024de:	6022      	str	r2, [r4, #0]
 80024e0:	6122      	str	r2, [r4, #16]
 80024e2:	2201      	movs	r2, #1
 80024e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80024e8:	6162      	str	r2, [r4, #20]
 80024ea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80024ec:	f043 0302 	orr.w	r3, r3, #2
 80024f0:	07d2      	lsls	r2, r2, #31
 80024f2:	81a3      	strh	r3, [r4, #12]
 80024f4:	d405      	bmi.n	8002502 <setvbuf+0xea>
 80024f6:	f413 7f00 	tst.w	r3, #512	; 0x200
 80024fa:	d102      	bne.n	8002502 <setvbuf+0xea>
 80024fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80024fe:	f000 fa2a 	bl	8002956 <__retarget_lock_release_recursive>
 8002502:	4628      	mov	r0, r5
 8002504:	b003      	add	sp, #12
 8002506:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800250a:	4b24      	ldr	r3, [pc, #144]	; (800259c <setvbuf+0x184>)
 800250c:	429c      	cmp	r4, r3
 800250e:	d101      	bne.n	8002514 <setvbuf+0xfc>
 8002510:	68bc      	ldr	r4, [r7, #8]
 8002512:	e793      	b.n	800243c <setvbuf+0x24>
 8002514:	4b22      	ldr	r3, [pc, #136]	; (80025a0 <setvbuf+0x188>)
 8002516:	429c      	cmp	r4, r3
 8002518:	bf08      	it	eq
 800251a:	68fc      	ldreq	r4, [r7, #12]
 800251c:	e78e      	b.n	800243c <setvbuf+0x24>
 800251e:	2e00      	cmp	r6, #0
 8002520:	d0cd      	beq.n	80024be <setvbuf+0xa6>
 8002522:	69bb      	ldr	r3, [r7, #24]
 8002524:	b913      	cbnz	r3, 800252c <setvbuf+0x114>
 8002526:	4638      	mov	r0, r7
 8002528:	f000 f976 	bl	8002818 <__sinit>
 800252c:	f1b8 0f01 	cmp.w	r8, #1
 8002530:	bf08      	it	eq
 8002532:	89a3      	ldrheq	r3, [r4, #12]
 8002534:	6026      	str	r6, [r4, #0]
 8002536:	bf04      	itt	eq
 8002538:	f043 0301 	orreq.w	r3, r3, #1
 800253c:	81a3      	strheq	r3, [r4, #12]
 800253e:	89a2      	ldrh	r2, [r4, #12]
 8002540:	f012 0308 	ands.w	r3, r2, #8
 8002544:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8002548:	d01c      	beq.n	8002584 <setvbuf+0x16c>
 800254a:	07d3      	lsls	r3, r2, #31
 800254c:	bf41      	itttt	mi
 800254e:	2300      	movmi	r3, #0
 8002550:	426d      	negmi	r5, r5
 8002552:	60a3      	strmi	r3, [r4, #8]
 8002554:	61a5      	strmi	r5, [r4, #24]
 8002556:	bf58      	it	pl
 8002558:	60a5      	strpl	r5, [r4, #8]
 800255a:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800255c:	f015 0501 	ands.w	r5, r5, #1
 8002560:	d115      	bne.n	800258e <setvbuf+0x176>
 8002562:	f412 7f00 	tst.w	r2, #512	; 0x200
 8002566:	e7c8      	b.n	80024fa <setvbuf+0xe2>
 8002568:	4648      	mov	r0, r9
 800256a:	f000 fa59 	bl	8002a20 <malloc>
 800256e:	4606      	mov	r6, r0
 8002570:	2800      	cmp	r0, #0
 8002572:	d0ae      	beq.n	80024d2 <setvbuf+0xba>
 8002574:	464d      	mov	r5, r9
 8002576:	89a3      	ldrh	r3, [r4, #12]
 8002578:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800257c:	81a3      	strh	r3, [r4, #12]
 800257e:	e7d0      	b.n	8002522 <setvbuf+0x10a>
 8002580:	2500      	movs	r5, #0
 8002582:	e7a8      	b.n	80024d6 <setvbuf+0xbe>
 8002584:	60a3      	str	r3, [r4, #8]
 8002586:	e7e8      	b.n	800255a <setvbuf+0x142>
 8002588:	f04f 35ff 	mov.w	r5, #4294967295
 800258c:	e7b9      	b.n	8002502 <setvbuf+0xea>
 800258e:	2500      	movs	r5, #0
 8002590:	e7b7      	b.n	8002502 <setvbuf+0xea>
 8002592:	bf00      	nop
 8002594:	2000002c 	.word	0x2000002c
 8002598:	08003ed0 	.word	0x08003ed0
 800259c:	08003ef0 	.word	0x08003ef0
 80025a0:	08003eb0 	.word	0x08003eb0

080025a4 <siprintf>:
 80025a4:	b40e      	push	{r1, r2, r3}
 80025a6:	b500      	push	{lr}
 80025a8:	b09c      	sub	sp, #112	; 0x70
 80025aa:	ab1d      	add	r3, sp, #116	; 0x74
 80025ac:	9002      	str	r0, [sp, #8]
 80025ae:	9006      	str	r0, [sp, #24]
 80025b0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80025b4:	4809      	ldr	r0, [pc, #36]	; (80025dc <siprintf+0x38>)
 80025b6:	9107      	str	r1, [sp, #28]
 80025b8:	9104      	str	r1, [sp, #16]
 80025ba:	4909      	ldr	r1, [pc, #36]	; (80025e0 <siprintf+0x3c>)
 80025bc:	f853 2b04 	ldr.w	r2, [r3], #4
 80025c0:	9105      	str	r1, [sp, #20]
 80025c2:	6800      	ldr	r0, [r0, #0]
 80025c4:	9301      	str	r3, [sp, #4]
 80025c6:	a902      	add	r1, sp, #8
 80025c8:	f000 fb38 	bl	8002c3c <_svfiprintf_r>
 80025cc:	9b02      	ldr	r3, [sp, #8]
 80025ce:	2200      	movs	r2, #0
 80025d0:	701a      	strb	r2, [r3, #0]
 80025d2:	b01c      	add	sp, #112	; 0x70
 80025d4:	f85d eb04 	ldr.w	lr, [sp], #4
 80025d8:	b003      	add	sp, #12
 80025da:	4770      	bx	lr
 80025dc:	2000002c 	.word	0x2000002c
 80025e0:	ffff0208 	.word	0xffff0208

080025e4 <__sflush_r>:
 80025e4:	898a      	ldrh	r2, [r1, #12]
 80025e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80025ea:	4605      	mov	r5, r0
 80025ec:	0710      	lsls	r0, r2, #28
 80025ee:	460c      	mov	r4, r1
 80025f0:	d458      	bmi.n	80026a4 <__sflush_r+0xc0>
 80025f2:	684b      	ldr	r3, [r1, #4]
 80025f4:	2b00      	cmp	r3, #0
 80025f6:	dc05      	bgt.n	8002604 <__sflush_r+0x20>
 80025f8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	dc02      	bgt.n	8002604 <__sflush_r+0x20>
 80025fe:	2000      	movs	r0, #0
 8002600:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002604:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002606:	2e00      	cmp	r6, #0
 8002608:	d0f9      	beq.n	80025fe <__sflush_r+0x1a>
 800260a:	2300      	movs	r3, #0
 800260c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8002610:	682f      	ldr	r7, [r5, #0]
 8002612:	602b      	str	r3, [r5, #0]
 8002614:	d032      	beq.n	800267c <__sflush_r+0x98>
 8002616:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002618:	89a3      	ldrh	r3, [r4, #12]
 800261a:	075a      	lsls	r2, r3, #29
 800261c:	d505      	bpl.n	800262a <__sflush_r+0x46>
 800261e:	6863      	ldr	r3, [r4, #4]
 8002620:	1ac0      	subs	r0, r0, r3
 8002622:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002624:	b10b      	cbz	r3, 800262a <__sflush_r+0x46>
 8002626:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002628:	1ac0      	subs	r0, r0, r3
 800262a:	2300      	movs	r3, #0
 800262c:	4602      	mov	r2, r0
 800262e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002630:	6a21      	ldr	r1, [r4, #32]
 8002632:	4628      	mov	r0, r5
 8002634:	47b0      	blx	r6
 8002636:	1c43      	adds	r3, r0, #1
 8002638:	89a3      	ldrh	r3, [r4, #12]
 800263a:	d106      	bne.n	800264a <__sflush_r+0x66>
 800263c:	6829      	ldr	r1, [r5, #0]
 800263e:	291d      	cmp	r1, #29
 8002640:	d82c      	bhi.n	800269c <__sflush_r+0xb8>
 8002642:	4a2a      	ldr	r2, [pc, #168]	; (80026ec <__sflush_r+0x108>)
 8002644:	40ca      	lsrs	r2, r1
 8002646:	07d6      	lsls	r6, r2, #31
 8002648:	d528      	bpl.n	800269c <__sflush_r+0xb8>
 800264a:	2200      	movs	r2, #0
 800264c:	6062      	str	r2, [r4, #4]
 800264e:	04d9      	lsls	r1, r3, #19
 8002650:	6922      	ldr	r2, [r4, #16]
 8002652:	6022      	str	r2, [r4, #0]
 8002654:	d504      	bpl.n	8002660 <__sflush_r+0x7c>
 8002656:	1c42      	adds	r2, r0, #1
 8002658:	d101      	bne.n	800265e <__sflush_r+0x7a>
 800265a:	682b      	ldr	r3, [r5, #0]
 800265c:	b903      	cbnz	r3, 8002660 <__sflush_r+0x7c>
 800265e:	6560      	str	r0, [r4, #84]	; 0x54
 8002660:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002662:	602f      	str	r7, [r5, #0]
 8002664:	2900      	cmp	r1, #0
 8002666:	d0ca      	beq.n	80025fe <__sflush_r+0x1a>
 8002668:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800266c:	4299      	cmp	r1, r3
 800266e:	d002      	beq.n	8002676 <__sflush_r+0x92>
 8002670:	4628      	mov	r0, r5
 8002672:	f000 f9dd 	bl	8002a30 <_free_r>
 8002676:	2000      	movs	r0, #0
 8002678:	6360      	str	r0, [r4, #52]	; 0x34
 800267a:	e7c1      	b.n	8002600 <__sflush_r+0x1c>
 800267c:	6a21      	ldr	r1, [r4, #32]
 800267e:	2301      	movs	r3, #1
 8002680:	4628      	mov	r0, r5
 8002682:	47b0      	blx	r6
 8002684:	1c41      	adds	r1, r0, #1
 8002686:	d1c7      	bne.n	8002618 <__sflush_r+0x34>
 8002688:	682b      	ldr	r3, [r5, #0]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d0c4      	beq.n	8002618 <__sflush_r+0x34>
 800268e:	2b1d      	cmp	r3, #29
 8002690:	d001      	beq.n	8002696 <__sflush_r+0xb2>
 8002692:	2b16      	cmp	r3, #22
 8002694:	d101      	bne.n	800269a <__sflush_r+0xb6>
 8002696:	602f      	str	r7, [r5, #0]
 8002698:	e7b1      	b.n	80025fe <__sflush_r+0x1a>
 800269a:	89a3      	ldrh	r3, [r4, #12]
 800269c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026a0:	81a3      	strh	r3, [r4, #12]
 80026a2:	e7ad      	b.n	8002600 <__sflush_r+0x1c>
 80026a4:	690f      	ldr	r7, [r1, #16]
 80026a6:	2f00      	cmp	r7, #0
 80026a8:	d0a9      	beq.n	80025fe <__sflush_r+0x1a>
 80026aa:	0793      	lsls	r3, r2, #30
 80026ac:	680e      	ldr	r6, [r1, #0]
 80026ae:	bf08      	it	eq
 80026b0:	694b      	ldreq	r3, [r1, #20]
 80026b2:	600f      	str	r7, [r1, #0]
 80026b4:	bf18      	it	ne
 80026b6:	2300      	movne	r3, #0
 80026b8:	eba6 0807 	sub.w	r8, r6, r7
 80026bc:	608b      	str	r3, [r1, #8]
 80026be:	f1b8 0f00 	cmp.w	r8, #0
 80026c2:	dd9c      	ble.n	80025fe <__sflush_r+0x1a>
 80026c4:	6a21      	ldr	r1, [r4, #32]
 80026c6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80026c8:	4643      	mov	r3, r8
 80026ca:	463a      	mov	r2, r7
 80026cc:	4628      	mov	r0, r5
 80026ce:	47b0      	blx	r6
 80026d0:	2800      	cmp	r0, #0
 80026d2:	dc06      	bgt.n	80026e2 <__sflush_r+0xfe>
 80026d4:	89a3      	ldrh	r3, [r4, #12]
 80026d6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026da:	81a3      	strh	r3, [r4, #12]
 80026dc:	f04f 30ff 	mov.w	r0, #4294967295
 80026e0:	e78e      	b.n	8002600 <__sflush_r+0x1c>
 80026e2:	4407      	add	r7, r0
 80026e4:	eba8 0800 	sub.w	r8, r8, r0
 80026e8:	e7e9      	b.n	80026be <__sflush_r+0xda>
 80026ea:	bf00      	nop
 80026ec:	20400001 	.word	0x20400001

080026f0 <_fflush_r>:
 80026f0:	b538      	push	{r3, r4, r5, lr}
 80026f2:	690b      	ldr	r3, [r1, #16]
 80026f4:	4605      	mov	r5, r0
 80026f6:	460c      	mov	r4, r1
 80026f8:	b913      	cbnz	r3, 8002700 <_fflush_r+0x10>
 80026fa:	2500      	movs	r5, #0
 80026fc:	4628      	mov	r0, r5
 80026fe:	bd38      	pop	{r3, r4, r5, pc}
 8002700:	b118      	cbz	r0, 800270a <_fflush_r+0x1a>
 8002702:	6983      	ldr	r3, [r0, #24]
 8002704:	b90b      	cbnz	r3, 800270a <_fflush_r+0x1a>
 8002706:	f000 f887 	bl	8002818 <__sinit>
 800270a:	4b14      	ldr	r3, [pc, #80]	; (800275c <_fflush_r+0x6c>)
 800270c:	429c      	cmp	r4, r3
 800270e:	d11b      	bne.n	8002748 <_fflush_r+0x58>
 8002710:	686c      	ldr	r4, [r5, #4]
 8002712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002716:	2b00      	cmp	r3, #0
 8002718:	d0ef      	beq.n	80026fa <_fflush_r+0xa>
 800271a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800271c:	07d0      	lsls	r0, r2, #31
 800271e:	d404      	bmi.n	800272a <_fflush_r+0x3a>
 8002720:	0599      	lsls	r1, r3, #22
 8002722:	d402      	bmi.n	800272a <_fflush_r+0x3a>
 8002724:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002726:	f000 f915 	bl	8002954 <__retarget_lock_acquire_recursive>
 800272a:	4628      	mov	r0, r5
 800272c:	4621      	mov	r1, r4
 800272e:	f7ff ff59 	bl	80025e4 <__sflush_r>
 8002732:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002734:	07da      	lsls	r2, r3, #31
 8002736:	4605      	mov	r5, r0
 8002738:	d4e0      	bmi.n	80026fc <_fflush_r+0xc>
 800273a:	89a3      	ldrh	r3, [r4, #12]
 800273c:	059b      	lsls	r3, r3, #22
 800273e:	d4dd      	bmi.n	80026fc <_fflush_r+0xc>
 8002740:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002742:	f000 f908 	bl	8002956 <__retarget_lock_release_recursive>
 8002746:	e7d9      	b.n	80026fc <_fflush_r+0xc>
 8002748:	4b05      	ldr	r3, [pc, #20]	; (8002760 <_fflush_r+0x70>)
 800274a:	429c      	cmp	r4, r3
 800274c:	d101      	bne.n	8002752 <_fflush_r+0x62>
 800274e:	68ac      	ldr	r4, [r5, #8]
 8002750:	e7df      	b.n	8002712 <_fflush_r+0x22>
 8002752:	4b04      	ldr	r3, [pc, #16]	; (8002764 <_fflush_r+0x74>)
 8002754:	429c      	cmp	r4, r3
 8002756:	bf08      	it	eq
 8002758:	68ec      	ldreq	r4, [r5, #12]
 800275a:	e7da      	b.n	8002712 <_fflush_r+0x22>
 800275c:	08003ed0 	.word	0x08003ed0
 8002760:	08003ef0 	.word	0x08003ef0
 8002764:	08003eb0 	.word	0x08003eb0

08002768 <std>:
 8002768:	2300      	movs	r3, #0
 800276a:	b510      	push	{r4, lr}
 800276c:	4604      	mov	r4, r0
 800276e:	e9c0 3300 	strd	r3, r3, [r0]
 8002772:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002776:	6083      	str	r3, [r0, #8]
 8002778:	8181      	strh	r1, [r0, #12]
 800277a:	6643      	str	r3, [r0, #100]	; 0x64
 800277c:	81c2      	strh	r2, [r0, #14]
 800277e:	6183      	str	r3, [r0, #24]
 8002780:	4619      	mov	r1, r3
 8002782:	2208      	movs	r2, #8
 8002784:	305c      	adds	r0, #92	; 0x5c
 8002786:	f7ff fe09 	bl	800239c <memset>
 800278a:	4b05      	ldr	r3, [pc, #20]	; (80027a0 <std+0x38>)
 800278c:	6263      	str	r3, [r4, #36]	; 0x24
 800278e:	4b05      	ldr	r3, [pc, #20]	; (80027a4 <std+0x3c>)
 8002790:	62a3      	str	r3, [r4, #40]	; 0x28
 8002792:	4b05      	ldr	r3, [pc, #20]	; (80027a8 <std+0x40>)
 8002794:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002796:	4b05      	ldr	r3, [pc, #20]	; (80027ac <std+0x44>)
 8002798:	6224      	str	r4, [r4, #32]
 800279a:	6323      	str	r3, [r4, #48]	; 0x30
 800279c:	bd10      	pop	{r4, pc}
 800279e:	bf00      	nop
 80027a0:	080034c9 	.word	0x080034c9
 80027a4:	080034eb 	.word	0x080034eb
 80027a8:	08003523 	.word	0x08003523
 80027ac:	08003547 	.word	0x08003547

080027b0 <_cleanup_r>:
 80027b0:	4901      	ldr	r1, [pc, #4]	; (80027b8 <_cleanup_r+0x8>)
 80027b2:	f000 b8af 	b.w	8002914 <_fwalk_reent>
 80027b6:	bf00      	nop
 80027b8:	080026f1 	.word	0x080026f1

080027bc <__sfmoreglue>:
 80027bc:	b570      	push	{r4, r5, r6, lr}
 80027be:	1e4a      	subs	r2, r1, #1
 80027c0:	2568      	movs	r5, #104	; 0x68
 80027c2:	4355      	muls	r5, r2
 80027c4:	460e      	mov	r6, r1
 80027c6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80027ca:	f000 f981 	bl	8002ad0 <_malloc_r>
 80027ce:	4604      	mov	r4, r0
 80027d0:	b140      	cbz	r0, 80027e4 <__sfmoreglue+0x28>
 80027d2:	2100      	movs	r1, #0
 80027d4:	e9c0 1600 	strd	r1, r6, [r0]
 80027d8:	300c      	adds	r0, #12
 80027da:	60a0      	str	r0, [r4, #8]
 80027dc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80027e0:	f7ff fddc 	bl	800239c <memset>
 80027e4:	4620      	mov	r0, r4
 80027e6:	bd70      	pop	{r4, r5, r6, pc}

080027e8 <__sfp_lock_acquire>:
 80027e8:	4801      	ldr	r0, [pc, #4]	; (80027f0 <__sfp_lock_acquire+0x8>)
 80027ea:	f000 b8b3 	b.w	8002954 <__retarget_lock_acquire_recursive>
 80027ee:	bf00      	nop
 80027f0:	200001dc 	.word	0x200001dc

080027f4 <__sfp_lock_release>:
 80027f4:	4801      	ldr	r0, [pc, #4]	; (80027fc <__sfp_lock_release+0x8>)
 80027f6:	f000 b8ae 	b.w	8002956 <__retarget_lock_release_recursive>
 80027fa:	bf00      	nop
 80027fc:	200001dc 	.word	0x200001dc

08002800 <__sinit_lock_acquire>:
 8002800:	4801      	ldr	r0, [pc, #4]	; (8002808 <__sinit_lock_acquire+0x8>)
 8002802:	f000 b8a7 	b.w	8002954 <__retarget_lock_acquire_recursive>
 8002806:	bf00      	nop
 8002808:	200001d7 	.word	0x200001d7

0800280c <__sinit_lock_release>:
 800280c:	4801      	ldr	r0, [pc, #4]	; (8002814 <__sinit_lock_release+0x8>)
 800280e:	f000 b8a2 	b.w	8002956 <__retarget_lock_release_recursive>
 8002812:	bf00      	nop
 8002814:	200001d7 	.word	0x200001d7

08002818 <__sinit>:
 8002818:	b510      	push	{r4, lr}
 800281a:	4604      	mov	r4, r0
 800281c:	f7ff fff0 	bl	8002800 <__sinit_lock_acquire>
 8002820:	69a3      	ldr	r3, [r4, #24]
 8002822:	b11b      	cbz	r3, 800282c <__sinit+0x14>
 8002824:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002828:	f7ff bff0 	b.w	800280c <__sinit_lock_release>
 800282c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8002830:	6523      	str	r3, [r4, #80]	; 0x50
 8002832:	4b13      	ldr	r3, [pc, #76]	; (8002880 <__sinit+0x68>)
 8002834:	4a13      	ldr	r2, [pc, #76]	; (8002884 <__sinit+0x6c>)
 8002836:	681b      	ldr	r3, [r3, #0]
 8002838:	62a2      	str	r2, [r4, #40]	; 0x28
 800283a:	42a3      	cmp	r3, r4
 800283c:	bf04      	itt	eq
 800283e:	2301      	moveq	r3, #1
 8002840:	61a3      	streq	r3, [r4, #24]
 8002842:	4620      	mov	r0, r4
 8002844:	f000 f820 	bl	8002888 <__sfp>
 8002848:	6060      	str	r0, [r4, #4]
 800284a:	4620      	mov	r0, r4
 800284c:	f000 f81c 	bl	8002888 <__sfp>
 8002850:	60a0      	str	r0, [r4, #8]
 8002852:	4620      	mov	r0, r4
 8002854:	f000 f818 	bl	8002888 <__sfp>
 8002858:	2200      	movs	r2, #0
 800285a:	60e0      	str	r0, [r4, #12]
 800285c:	2104      	movs	r1, #4
 800285e:	6860      	ldr	r0, [r4, #4]
 8002860:	f7ff ff82 	bl	8002768 <std>
 8002864:	68a0      	ldr	r0, [r4, #8]
 8002866:	2201      	movs	r2, #1
 8002868:	2109      	movs	r1, #9
 800286a:	f7ff ff7d 	bl	8002768 <std>
 800286e:	68e0      	ldr	r0, [r4, #12]
 8002870:	2202      	movs	r2, #2
 8002872:	2112      	movs	r1, #18
 8002874:	f7ff ff78 	bl	8002768 <std>
 8002878:	2301      	movs	r3, #1
 800287a:	61a3      	str	r3, [r4, #24]
 800287c:	e7d2      	b.n	8002824 <__sinit+0xc>
 800287e:	bf00      	nop
 8002880:	08003eac 	.word	0x08003eac
 8002884:	080027b1 	.word	0x080027b1

08002888 <__sfp>:
 8002888:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800288a:	4607      	mov	r7, r0
 800288c:	f7ff ffac 	bl	80027e8 <__sfp_lock_acquire>
 8002890:	4b1e      	ldr	r3, [pc, #120]	; (800290c <__sfp+0x84>)
 8002892:	681e      	ldr	r6, [r3, #0]
 8002894:	69b3      	ldr	r3, [r6, #24]
 8002896:	b913      	cbnz	r3, 800289e <__sfp+0x16>
 8002898:	4630      	mov	r0, r6
 800289a:	f7ff ffbd 	bl	8002818 <__sinit>
 800289e:	3648      	adds	r6, #72	; 0x48
 80028a0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 80028a4:	3b01      	subs	r3, #1
 80028a6:	d503      	bpl.n	80028b0 <__sfp+0x28>
 80028a8:	6833      	ldr	r3, [r6, #0]
 80028aa:	b30b      	cbz	r3, 80028f0 <__sfp+0x68>
 80028ac:	6836      	ldr	r6, [r6, #0]
 80028ae:	e7f7      	b.n	80028a0 <__sfp+0x18>
 80028b0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80028b4:	b9d5      	cbnz	r5, 80028ec <__sfp+0x64>
 80028b6:	4b16      	ldr	r3, [pc, #88]	; (8002910 <__sfp+0x88>)
 80028b8:	60e3      	str	r3, [r4, #12]
 80028ba:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80028be:	6665      	str	r5, [r4, #100]	; 0x64
 80028c0:	f000 f847 	bl	8002952 <__retarget_lock_init_recursive>
 80028c4:	f7ff ff96 	bl	80027f4 <__sfp_lock_release>
 80028c8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80028cc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80028d0:	6025      	str	r5, [r4, #0]
 80028d2:	61a5      	str	r5, [r4, #24]
 80028d4:	2208      	movs	r2, #8
 80028d6:	4629      	mov	r1, r5
 80028d8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80028dc:	f7ff fd5e 	bl	800239c <memset>
 80028e0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80028e4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80028e8:	4620      	mov	r0, r4
 80028ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028ec:	3468      	adds	r4, #104	; 0x68
 80028ee:	e7d9      	b.n	80028a4 <__sfp+0x1c>
 80028f0:	2104      	movs	r1, #4
 80028f2:	4638      	mov	r0, r7
 80028f4:	f7ff ff62 	bl	80027bc <__sfmoreglue>
 80028f8:	4604      	mov	r4, r0
 80028fa:	6030      	str	r0, [r6, #0]
 80028fc:	2800      	cmp	r0, #0
 80028fe:	d1d5      	bne.n	80028ac <__sfp+0x24>
 8002900:	f7ff ff78 	bl	80027f4 <__sfp_lock_release>
 8002904:	230c      	movs	r3, #12
 8002906:	603b      	str	r3, [r7, #0]
 8002908:	e7ee      	b.n	80028e8 <__sfp+0x60>
 800290a:	bf00      	nop
 800290c:	08003eac 	.word	0x08003eac
 8002910:	ffff0001 	.word	0xffff0001

08002914 <_fwalk_reent>:
 8002914:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002918:	4606      	mov	r6, r0
 800291a:	4688      	mov	r8, r1
 800291c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002920:	2700      	movs	r7, #0
 8002922:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8002926:	f1b9 0901 	subs.w	r9, r9, #1
 800292a:	d505      	bpl.n	8002938 <_fwalk_reent+0x24>
 800292c:	6824      	ldr	r4, [r4, #0]
 800292e:	2c00      	cmp	r4, #0
 8002930:	d1f7      	bne.n	8002922 <_fwalk_reent+0xe>
 8002932:	4638      	mov	r0, r7
 8002934:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8002938:	89ab      	ldrh	r3, [r5, #12]
 800293a:	2b01      	cmp	r3, #1
 800293c:	d907      	bls.n	800294e <_fwalk_reent+0x3a>
 800293e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002942:	3301      	adds	r3, #1
 8002944:	d003      	beq.n	800294e <_fwalk_reent+0x3a>
 8002946:	4629      	mov	r1, r5
 8002948:	4630      	mov	r0, r6
 800294a:	47c0      	blx	r8
 800294c:	4307      	orrs	r7, r0
 800294e:	3568      	adds	r5, #104	; 0x68
 8002950:	e7e9      	b.n	8002926 <_fwalk_reent+0x12>

08002952 <__retarget_lock_init_recursive>:
 8002952:	4770      	bx	lr

08002954 <__retarget_lock_acquire_recursive>:
 8002954:	4770      	bx	lr

08002956 <__retarget_lock_release_recursive>:
 8002956:	4770      	bx	lr

08002958 <__swhatbuf_r>:
 8002958:	b570      	push	{r4, r5, r6, lr}
 800295a:	460e      	mov	r6, r1
 800295c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002960:	2900      	cmp	r1, #0
 8002962:	b096      	sub	sp, #88	; 0x58
 8002964:	4614      	mov	r4, r2
 8002966:	461d      	mov	r5, r3
 8002968:	da07      	bge.n	800297a <__swhatbuf_r+0x22>
 800296a:	2300      	movs	r3, #0
 800296c:	602b      	str	r3, [r5, #0]
 800296e:	89b3      	ldrh	r3, [r6, #12]
 8002970:	061a      	lsls	r2, r3, #24
 8002972:	d410      	bmi.n	8002996 <__swhatbuf_r+0x3e>
 8002974:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002978:	e00e      	b.n	8002998 <__swhatbuf_r+0x40>
 800297a:	466a      	mov	r2, sp
 800297c:	f000 feb8 	bl	80036f0 <_fstat_r>
 8002980:	2800      	cmp	r0, #0
 8002982:	dbf2      	blt.n	800296a <__swhatbuf_r+0x12>
 8002984:	9a01      	ldr	r2, [sp, #4]
 8002986:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800298a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800298e:	425a      	negs	r2, r3
 8002990:	415a      	adcs	r2, r3
 8002992:	602a      	str	r2, [r5, #0]
 8002994:	e7ee      	b.n	8002974 <__swhatbuf_r+0x1c>
 8002996:	2340      	movs	r3, #64	; 0x40
 8002998:	2000      	movs	r0, #0
 800299a:	6023      	str	r3, [r4, #0]
 800299c:	b016      	add	sp, #88	; 0x58
 800299e:	bd70      	pop	{r4, r5, r6, pc}

080029a0 <__smakebuf_r>:
 80029a0:	898b      	ldrh	r3, [r1, #12]
 80029a2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80029a4:	079d      	lsls	r5, r3, #30
 80029a6:	4606      	mov	r6, r0
 80029a8:	460c      	mov	r4, r1
 80029aa:	d507      	bpl.n	80029bc <__smakebuf_r+0x1c>
 80029ac:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80029b0:	6023      	str	r3, [r4, #0]
 80029b2:	6123      	str	r3, [r4, #16]
 80029b4:	2301      	movs	r3, #1
 80029b6:	6163      	str	r3, [r4, #20]
 80029b8:	b002      	add	sp, #8
 80029ba:	bd70      	pop	{r4, r5, r6, pc}
 80029bc:	ab01      	add	r3, sp, #4
 80029be:	466a      	mov	r2, sp
 80029c0:	f7ff ffca 	bl	8002958 <__swhatbuf_r>
 80029c4:	9900      	ldr	r1, [sp, #0]
 80029c6:	4605      	mov	r5, r0
 80029c8:	4630      	mov	r0, r6
 80029ca:	f000 f881 	bl	8002ad0 <_malloc_r>
 80029ce:	b948      	cbnz	r0, 80029e4 <__smakebuf_r+0x44>
 80029d0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80029d4:	059a      	lsls	r2, r3, #22
 80029d6:	d4ef      	bmi.n	80029b8 <__smakebuf_r+0x18>
 80029d8:	f023 0303 	bic.w	r3, r3, #3
 80029dc:	f043 0302 	orr.w	r3, r3, #2
 80029e0:	81a3      	strh	r3, [r4, #12]
 80029e2:	e7e3      	b.n	80029ac <__smakebuf_r+0xc>
 80029e4:	4b0d      	ldr	r3, [pc, #52]	; (8002a1c <__smakebuf_r+0x7c>)
 80029e6:	62b3      	str	r3, [r6, #40]	; 0x28
 80029e8:	89a3      	ldrh	r3, [r4, #12]
 80029ea:	6020      	str	r0, [r4, #0]
 80029ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029f0:	81a3      	strh	r3, [r4, #12]
 80029f2:	9b00      	ldr	r3, [sp, #0]
 80029f4:	6163      	str	r3, [r4, #20]
 80029f6:	9b01      	ldr	r3, [sp, #4]
 80029f8:	6120      	str	r0, [r4, #16]
 80029fa:	b15b      	cbz	r3, 8002a14 <__smakebuf_r+0x74>
 80029fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002a00:	4630      	mov	r0, r6
 8002a02:	f000 fe87 	bl	8003714 <_isatty_r>
 8002a06:	b128      	cbz	r0, 8002a14 <__smakebuf_r+0x74>
 8002a08:	89a3      	ldrh	r3, [r4, #12]
 8002a0a:	f023 0303 	bic.w	r3, r3, #3
 8002a0e:	f043 0301 	orr.w	r3, r3, #1
 8002a12:	81a3      	strh	r3, [r4, #12]
 8002a14:	89a0      	ldrh	r0, [r4, #12]
 8002a16:	4305      	orrs	r5, r0
 8002a18:	81a5      	strh	r5, [r4, #12]
 8002a1a:	e7cd      	b.n	80029b8 <__smakebuf_r+0x18>
 8002a1c:	080027b1 	.word	0x080027b1

08002a20 <malloc>:
 8002a20:	4b02      	ldr	r3, [pc, #8]	; (8002a2c <malloc+0xc>)
 8002a22:	4601      	mov	r1, r0
 8002a24:	6818      	ldr	r0, [r3, #0]
 8002a26:	f000 b853 	b.w	8002ad0 <_malloc_r>
 8002a2a:	bf00      	nop
 8002a2c:	2000002c 	.word	0x2000002c

08002a30 <_free_r>:
 8002a30:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8002a32:	2900      	cmp	r1, #0
 8002a34:	d048      	beq.n	8002ac8 <_free_r+0x98>
 8002a36:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a3a:	9001      	str	r0, [sp, #4]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	f1a1 0404 	sub.w	r4, r1, #4
 8002a42:	bfb8      	it	lt
 8002a44:	18e4      	addlt	r4, r4, r3
 8002a46:	f000 feaf 	bl	80037a8 <__malloc_lock>
 8002a4a:	4a20      	ldr	r2, [pc, #128]	; (8002acc <_free_r+0x9c>)
 8002a4c:	9801      	ldr	r0, [sp, #4]
 8002a4e:	6813      	ldr	r3, [r2, #0]
 8002a50:	4615      	mov	r5, r2
 8002a52:	b933      	cbnz	r3, 8002a62 <_free_r+0x32>
 8002a54:	6063      	str	r3, [r4, #4]
 8002a56:	6014      	str	r4, [r2, #0]
 8002a58:	b003      	add	sp, #12
 8002a5a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8002a5e:	f000 bea9 	b.w	80037b4 <__malloc_unlock>
 8002a62:	42a3      	cmp	r3, r4
 8002a64:	d90b      	bls.n	8002a7e <_free_r+0x4e>
 8002a66:	6821      	ldr	r1, [r4, #0]
 8002a68:	1862      	adds	r2, r4, r1
 8002a6a:	4293      	cmp	r3, r2
 8002a6c:	bf04      	itt	eq
 8002a6e:	681a      	ldreq	r2, [r3, #0]
 8002a70:	685b      	ldreq	r3, [r3, #4]
 8002a72:	6063      	str	r3, [r4, #4]
 8002a74:	bf04      	itt	eq
 8002a76:	1852      	addeq	r2, r2, r1
 8002a78:	6022      	streq	r2, [r4, #0]
 8002a7a:	602c      	str	r4, [r5, #0]
 8002a7c:	e7ec      	b.n	8002a58 <_free_r+0x28>
 8002a7e:	461a      	mov	r2, r3
 8002a80:	685b      	ldr	r3, [r3, #4]
 8002a82:	b10b      	cbz	r3, 8002a88 <_free_r+0x58>
 8002a84:	42a3      	cmp	r3, r4
 8002a86:	d9fa      	bls.n	8002a7e <_free_r+0x4e>
 8002a88:	6811      	ldr	r1, [r2, #0]
 8002a8a:	1855      	adds	r5, r2, r1
 8002a8c:	42a5      	cmp	r5, r4
 8002a8e:	d10b      	bne.n	8002aa8 <_free_r+0x78>
 8002a90:	6824      	ldr	r4, [r4, #0]
 8002a92:	4421      	add	r1, r4
 8002a94:	1854      	adds	r4, r2, r1
 8002a96:	42a3      	cmp	r3, r4
 8002a98:	6011      	str	r1, [r2, #0]
 8002a9a:	d1dd      	bne.n	8002a58 <_free_r+0x28>
 8002a9c:	681c      	ldr	r4, [r3, #0]
 8002a9e:	685b      	ldr	r3, [r3, #4]
 8002aa0:	6053      	str	r3, [r2, #4]
 8002aa2:	4421      	add	r1, r4
 8002aa4:	6011      	str	r1, [r2, #0]
 8002aa6:	e7d7      	b.n	8002a58 <_free_r+0x28>
 8002aa8:	d902      	bls.n	8002ab0 <_free_r+0x80>
 8002aaa:	230c      	movs	r3, #12
 8002aac:	6003      	str	r3, [r0, #0]
 8002aae:	e7d3      	b.n	8002a58 <_free_r+0x28>
 8002ab0:	6825      	ldr	r5, [r4, #0]
 8002ab2:	1961      	adds	r1, r4, r5
 8002ab4:	428b      	cmp	r3, r1
 8002ab6:	bf04      	itt	eq
 8002ab8:	6819      	ldreq	r1, [r3, #0]
 8002aba:	685b      	ldreq	r3, [r3, #4]
 8002abc:	6063      	str	r3, [r4, #4]
 8002abe:	bf04      	itt	eq
 8002ac0:	1949      	addeq	r1, r1, r5
 8002ac2:	6021      	streq	r1, [r4, #0]
 8002ac4:	6054      	str	r4, [r2, #4]
 8002ac6:	e7c7      	b.n	8002a58 <_free_r+0x28>
 8002ac8:	b003      	add	sp, #12
 8002aca:	bd30      	pop	{r4, r5, pc}
 8002acc:	200001cc 	.word	0x200001cc

08002ad0 <_malloc_r>:
 8002ad0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ad2:	1ccd      	adds	r5, r1, #3
 8002ad4:	f025 0503 	bic.w	r5, r5, #3
 8002ad8:	3508      	adds	r5, #8
 8002ada:	2d0c      	cmp	r5, #12
 8002adc:	bf38      	it	cc
 8002ade:	250c      	movcc	r5, #12
 8002ae0:	2d00      	cmp	r5, #0
 8002ae2:	4606      	mov	r6, r0
 8002ae4:	db01      	blt.n	8002aea <_malloc_r+0x1a>
 8002ae6:	42a9      	cmp	r1, r5
 8002ae8:	d903      	bls.n	8002af2 <_malloc_r+0x22>
 8002aea:	230c      	movs	r3, #12
 8002aec:	6033      	str	r3, [r6, #0]
 8002aee:	2000      	movs	r0, #0
 8002af0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002af2:	f000 fe59 	bl	80037a8 <__malloc_lock>
 8002af6:	4921      	ldr	r1, [pc, #132]	; (8002b7c <_malloc_r+0xac>)
 8002af8:	680a      	ldr	r2, [r1, #0]
 8002afa:	4614      	mov	r4, r2
 8002afc:	b99c      	cbnz	r4, 8002b26 <_malloc_r+0x56>
 8002afe:	4f20      	ldr	r7, [pc, #128]	; (8002b80 <_malloc_r+0xb0>)
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	b923      	cbnz	r3, 8002b0e <_malloc_r+0x3e>
 8002b04:	4621      	mov	r1, r4
 8002b06:	4630      	mov	r0, r6
 8002b08:	f000 fcce 	bl	80034a8 <_sbrk_r>
 8002b0c:	6038      	str	r0, [r7, #0]
 8002b0e:	4629      	mov	r1, r5
 8002b10:	4630      	mov	r0, r6
 8002b12:	f000 fcc9 	bl	80034a8 <_sbrk_r>
 8002b16:	1c43      	adds	r3, r0, #1
 8002b18:	d123      	bne.n	8002b62 <_malloc_r+0x92>
 8002b1a:	230c      	movs	r3, #12
 8002b1c:	6033      	str	r3, [r6, #0]
 8002b1e:	4630      	mov	r0, r6
 8002b20:	f000 fe48 	bl	80037b4 <__malloc_unlock>
 8002b24:	e7e3      	b.n	8002aee <_malloc_r+0x1e>
 8002b26:	6823      	ldr	r3, [r4, #0]
 8002b28:	1b5b      	subs	r3, r3, r5
 8002b2a:	d417      	bmi.n	8002b5c <_malloc_r+0x8c>
 8002b2c:	2b0b      	cmp	r3, #11
 8002b2e:	d903      	bls.n	8002b38 <_malloc_r+0x68>
 8002b30:	6023      	str	r3, [r4, #0]
 8002b32:	441c      	add	r4, r3
 8002b34:	6025      	str	r5, [r4, #0]
 8002b36:	e004      	b.n	8002b42 <_malloc_r+0x72>
 8002b38:	6863      	ldr	r3, [r4, #4]
 8002b3a:	42a2      	cmp	r2, r4
 8002b3c:	bf0c      	ite	eq
 8002b3e:	600b      	streq	r3, [r1, #0]
 8002b40:	6053      	strne	r3, [r2, #4]
 8002b42:	4630      	mov	r0, r6
 8002b44:	f000 fe36 	bl	80037b4 <__malloc_unlock>
 8002b48:	f104 000b 	add.w	r0, r4, #11
 8002b4c:	1d23      	adds	r3, r4, #4
 8002b4e:	f020 0007 	bic.w	r0, r0, #7
 8002b52:	1ac2      	subs	r2, r0, r3
 8002b54:	d0cc      	beq.n	8002af0 <_malloc_r+0x20>
 8002b56:	1a1b      	subs	r3, r3, r0
 8002b58:	50a3      	str	r3, [r4, r2]
 8002b5a:	e7c9      	b.n	8002af0 <_malloc_r+0x20>
 8002b5c:	4622      	mov	r2, r4
 8002b5e:	6864      	ldr	r4, [r4, #4]
 8002b60:	e7cc      	b.n	8002afc <_malloc_r+0x2c>
 8002b62:	1cc4      	adds	r4, r0, #3
 8002b64:	f024 0403 	bic.w	r4, r4, #3
 8002b68:	42a0      	cmp	r0, r4
 8002b6a:	d0e3      	beq.n	8002b34 <_malloc_r+0x64>
 8002b6c:	1a21      	subs	r1, r4, r0
 8002b6e:	4630      	mov	r0, r6
 8002b70:	f000 fc9a 	bl	80034a8 <_sbrk_r>
 8002b74:	3001      	adds	r0, #1
 8002b76:	d1dd      	bne.n	8002b34 <_malloc_r+0x64>
 8002b78:	e7cf      	b.n	8002b1a <_malloc_r+0x4a>
 8002b7a:	bf00      	nop
 8002b7c:	200001cc 	.word	0x200001cc
 8002b80:	200001d0 	.word	0x200001d0

08002b84 <__ssputs_r>:
 8002b84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002b88:	688e      	ldr	r6, [r1, #8]
 8002b8a:	429e      	cmp	r6, r3
 8002b8c:	4682      	mov	sl, r0
 8002b8e:	460c      	mov	r4, r1
 8002b90:	4690      	mov	r8, r2
 8002b92:	461f      	mov	r7, r3
 8002b94:	d838      	bhi.n	8002c08 <__ssputs_r+0x84>
 8002b96:	898a      	ldrh	r2, [r1, #12]
 8002b98:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8002b9c:	d032      	beq.n	8002c04 <__ssputs_r+0x80>
 8002b9e:	6825      	ldr	r5, [r4, #0]
 8002ba0:	6909      	ldr	r1, [r1, #16]
 8002ba2:	eba5 0901 	sub.w	r9, r5, r1
 8002ba6:	6965      	ldr	r5, [r4, #20]
 8002ba8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002bac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002bb0:	3301      	adds	r3, #1
 8002bb2:	444b      	add	r3, r9
 8002bb4:	106d      	asrs	r5, r5, #1
 8002bb6:	429d      	cmp	r5, r3
 8002bb8:	bf38      	it	cc
 8002bba:	461d      	movcc	r5, r3
 8002bbc:	0553      	lsls	r3, r2, #21
 8002bbe:	d531      	bpl.n	8002c24 <__ssputs_r+0xa0>
 8002bc0:	4629      	mov	r1, r5
 8002bc2:	f7ff ff85 	bl	8002ad0 <_malloc_r>
 8002bc6:	4606      	mov	r6, r0
 8002bc8:	b950      	cbnz	r0, 8002be0 <__ssputs_r+0x5c>
 8002bca:	230c      	movs	r3, #12
 8002bcc:	f8ca 3000 	str.w	r3, [sl]
 8002bd0:	89a3      	ldrh	r3, [r4, #12]
 8002bd2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002bd6:	81a3      	strh	r3, [r4, #12]
 8002bd8:	f04f 30ff 	mov.w	r0, #4294967295
 8002bdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002be0:	6921      	ldr	r1, [r4, #16]
 8002be2:	464a      	mov	r2, r9
 8002be4:	f000 fdb8 	bl	8003758 <memcpy>
 8002be8:	89a3      	ldrh	r3, [r4, #12]
 8002bea:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8002bee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002bf2:	81a3      	strh	r3, [r4, #12]
 8002bf4:	6126      	str	r6, [r4, #16]
 8002bf6:	6165      	str	r5, [r4, #20]
 8002bf8:	444e      	add	r6, r9
 8002bfa:	eba5 0509 	sub.w	r5, r5, r9
 8002bfe:	6026      	str	r6, [r4, #0]
 8002c00:	60a5      	str	r5, [r4, #8]
 8002c02:	463e      	mov	r6, r7
 8002c04:	42be      	cmp	r6, r7
 8002c06:	d900      	bls.n	8002c0a <__ssputs_r+0x86>
 8002c08:	463e      	mov	r6, r7
 8002c0a:	4632      	mov	r2, r6
 8002c0c:	6820      	ldr	r0, [r4, #0]
 8002c0e:	4641      	mov	r1, r8
 8002c10:	f000 fdb0 	bl	8003774 <memmove>
 8002c14:	68a3      	ldr	r3, [r4, #8]
 8002c16:	6822      	ldr	r2, [r4, #0]
 8002c18:	1b9b      	subs	r3, r3, r6
 8002c1a:	4432      	add	r2, r6
 8002c1c:	60a3      	str	r3, [r4, #8]
 8002c1e:	6022      	str	r2, [r4, #0]
 8002c20:	2000      	movs	r0, #0
 8002c22:	e7db      	b.n	8002bdc <__ssputs_r+0x58>
 8002c24:	462a      	mov	r2, r5
 8002c26:	f000 fdcb 	bl	80037c0 <_realloc_r>
 8002c2a:	4606      	mov	r6, r0
 8002c2c:	2800      	cmp	r0, #0
 8002c2e:	d1e1      	bne.n	8002bf4 <__ssputs_r+0x70>
 8002c30:	6921      	ldr	r1, [r4, #16]
 8002c32:	4650      	mov	r0, sl
 8002c34:	f7ff fefc 	bl	8002a30 <_free_r>
 8002c38:	e7c7      	b.n	8002bca <__ssputs_r+0x46>
	...

08002c3c <_svfiprintf_r>:
 8002c3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c40:	4698      	mov	r8, r3
 8002c42:	898b      	ldrh	r3, [r1, #12]
 8002c44:	061b      	lsls	r3, r3, #24
 8002c46:	b09d      	sub	sp, #116	; 0x74
 8002c48:	4607      	mov	r7, r0
 8002c4a:	460d      	mov	r5, r1
 8002c4c:	4614      	mov	r4, r2
 8002c4e:	d50e      	bpl.n	8002c6e <_svfiprintf_r+0x32>
 8002c50:	690b      	ldr	r3, [r1, #16]
 8002c52:	b963      	cbnz	r3, 8002c6e <_svfiprintf_r+0x32>
 8002c54:	2140      	movs	r1, #64	; 0x40
 8002c56:	f7ff ff3b 	bl	8002ad0 <_malloc_r>
 8002c5a:	6028      	str	r0, [r5, #0]
 8002c5c:	6128      	str	r0, [r5, #16]
 8002c5e:	b920      	cbnz	r0, 8002c6a <_svfiprintf_r+0x2e>
 8002c60:	230c      	movs	r3, #12
 8002c62:	603b      	str	r3, [r7, #0]
 8002c64:	f04f 30ff 	mov.w	r0, #4294967295
 8002c68:	e0d1      	b.n	8002e0e <_svfiprintf_r+0x1d2>
 8002c6a:	2340      	movs	r3, #64	; 0x40
 8002c6c:	616b      	str	r3, [r5, #20]
 8002c6e:	2300      	movs	r3, #0
 8002c70:	9309      	str	r3, [sp, #36]	; 0x24
 8002c72:	2320      	movs	r3, #32
 8002c74:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002c78:	f8cd 800c 	str.w	r8, [sp, #12]
 8002c7c:	2330      	movs	r3, #48	; 0x30
 8002c7e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8002e28 <_svfiprintf_r+0x1ec>
 8002c82:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002c86:	f04f 0901 	mov.w	r9, #1
 8002c8a:	4623      	mov	r3, r4
 8002c8c:	469a      	mov	sl, r3
 8002c8e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002c92:	b10a      	cbz	r2, 8002c98 <_svfiprintf_r+0x5c>
 8002c94:	2a25      	cmp	r2, #37	; 0x25
 8002c96:	d1f9      	bne.n	8002c8c <_svfiprintf_r+0x50>
 8002c98:	ebba 0b04 	subs.w	fp, sl, r4
 8002c9c:	d00b      	beq.n	8002cb6 <_svfiprintf_r+0x7a>
 8002c9e:	465b      	mov	r3, fp
 8002ca0:	4622      	mov	r2, r4
 8002ca2:	4629      	mov	r1, r5
 8002ca4:	4638      	mov	r0, r7
 8002ca6:	f7ff ff6d 	bl	8002b84 <__ssputs_r>
 8002caa:	3001      	adds	r0, #1
 8002cac:	f000 80aa 	beq.w	8002e04 <_svfiprintf_r+0x1c8>
 8002cb0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002cb2:	445a      	add	r2, fp
 8002cb4:	9209      	str	r2, [sp, #36]	; 0x24
 8002cb6:	f89a 3000 	ldrb.w	r3, [sl]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	f000 80a2 	beq.w	8002e04 <_svfiprintf_r+0x1c8>
 8002cc0:	2300      	movs	r3, #0
 8002cc2:	f04f 32ff 	mov.w	r2, #4294967295
 8002cc6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002cca:	f10a 0a01 	add.w	sl, sl, #1
 8002cce:	9304      	str	r3, [sp, #16]
 8002cd0:	9307      	str	r3, [sp, #28]
 8002cd2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002cd6:	931a      	str	r3, [sp, #104]	; 0x68
 8002cd8:	4654      	mov	r4, sl
 8002cda:	2205      	movs	r2, #5
 8002cdc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002ce0:	4851      	ldr	r0, [pc, #324]	; (8002e28 <_svfiprintf_r+0x1ec>)
 8002ce2:	f7fd fa7d 	bl	80001e0 <memchr>
 8002ce6:	9a04      	ldr	r2, [sp, #16]
 8002ce8:	b9d8      	cbnz	r0, 8002d22 <_svfiprintf_r+0xe6>
 8002cea:	06d0      	lsls	r0, r2, #27
 8002cec:	bf44      	itt	mi
 8002cee:	2320      	movmi	r3, #32
 8002cf0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002cf4:	0711      	lsls	r1, r2, #28
 8002cf6:	bf44      	itt	mi
 8002cf8:	232b      	movmi	r3, #43	; 0x2b
 8002cfa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002cfe:	f89a 3000 	ldrb.w	r3, [sl]
 8002d02:	2b2a      	cmp	r3, #42	; 0x2a
 8002d04:	d015      	beq.n	8002d32 <_svfiprintf_r+0xf6>
 8002d06:	9a07      	ldr	r2, [sp, #28]
 8002d08:	4654      	mov	r4, sl
 8002d0a:	2000      	movs	r0, #0
 8002d0c:	f04f 0c0a 	mov.w	ip, #10
 8002d10:	4621      	mov	r1, r4
 8002d12:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002d16:	3b30      	subs	r3, #48	; 0x30
 8002d18:	2b09      	cmp	r3, #9
 8002d1a:	d94e      	bls.n	8002dba <_svfiprintf_r+0x17e>
 8002d1c:	b1b0      	cbz	r0, 8002d4c <_svfiprintf_r+0x110>
 8002d1e:	9207      	str	r2, [sp, #28]
 8002d20:	e014      	b.n	8002d4c <_svfiprintf_r+0x110>
 8002d22:	eba0 0308 	sub.w	r3, r0, r8
 8002d26:	fa09 f303 	lsl.w	r3, r9, r3
 8002d2a:	4313      	orrs	r3, r2
 8002d2c:	9304      	str	r3, [sp, #16]
 8002d2e:	46a2      	mov	sl, r4
 8002d30:	e7d2      	b.n	8002cd8 <_svfiprintf_r+0x9c>
 8002d32:	9b03      	ldr	r3, [sp, #12]
 8002d34:	1d19      	adds	r1, r3, #4
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	9103      	str	r1, [sp, #12]
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	bfbb      	ittet	lt
 8002d3e:	425b      	neglt	r3, r3
 8002d40:	f042 0202 	orrlt.w	r2, r2, #2
 8002d44:	9307      	strge	r3, [sp, #28]
 8002d46:	9307      	strlt	r3, [sp, #28]
 8002d48:	bfb8      	it	lt
 8002d4a:	9204      	strlt	r2, [sp, #16]
 8002d4c:	7823      	ldrb	r3, [r4, #0]
 8002d4e:	2b2e      	cmp	r3, #46	; 0x2e
 8002d50:	d10c      	bne.n	8002d6c <_svfiprintf_r+0x130>
 8002d52:	7863      	ldrb	r3, [r4, #1]
 8002d54:	2b2a      	cmp	r3, #42	; 0x2a
 8002d56:	d135      	bne.n	8002dc4 <_svfiprintf_r+0x188>
 8002d58:	9b03      	ldr	r3, [sp, #12]
 8002d5a:	1d1a      	adds	r2, r3, #4
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	9203      	str	r2, [sp, #12]
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	bfb8      	it	lt
 8002d64:	f04f 33ff 	movlt.w	r3, #4294967295
 8002d68:	3402      	adds	r4, #2
 8002d6a:	9305      	str	r3, [sp, #20]
 8002d6c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8002e38 <_svfiprintf_r+0x1fc>
 8002d70:	7821      	ldrb	r1, [r4, #0]
 8002d72:	2203      	movs	r2, #3
 8002d74:	4650      	mov	r0, sl
 8002d76:	f7fd fa33 	bl	80001e0 <memchr>
 8002d7a:	b140      	cbz	r0, 8002d8e <_svfiprintf_r+0x152>
 8002d7c:	2340      	movs	r3, #64	; 0x40
 8002d7e:	eba0 000a 	sub.w	r0, r0, sl
 8002d82:	fa03 f000 	lsl.w	r0, r3, r0
 8002d86:	9b04      	ldr	r3, [sp, #16]
 8002d88:	4303      	orrs	r3, r0
 8002d8a:	3401      	adds	r4, #1
 8002d8c:	9304      	str	r3, [sp, #16]
 8002d8e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002d92:	4826      	ldr	r0, [pc, #152]	; (8002e2c <_svfiprintf_r+0x1f0>)
 8002d94:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002d98:	2206      	movs	r2, #6
 8002d9a:	f7fd fa21 	bl	80001e0 <memchr>
 8002d9e:	2800      	cmp	r0, #0
 8002da0:	d038      	beq.n	8002e14 <_svfiprintf_r+0x1d8>
 8002da2:	4b23      	ldr	r3, [pc, #140]	; (8002e30 <_svfiprintf_r+0x1f4>)
 8002da4:	bb1b      	cbnz	r3, 8002dee <_svfiprintf_r+0x1b2>
 8002da6:	9b03      	ldr	r3, [sp, #12]
 8002da8:	3307      	adds	r3, #7
 8002daa:	f023 0307 	bic.w	r3, r3, #7
 8002dae:	3308      	adds	r3, #8
 8002db0:	9303      	str	r3, [sp, #12]
 8002db2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002db4:	4433      	add	r3, r6
 8002db6:	9309      	str	r3, [sp, #36]	; 0x24
 8002db8:	e767      	b.n	8002c8a <_svfiprintf_r+0x4e>
 8002dba:	fb0c 3202 	mla	r2, ip, r2, r3
 8002dbe:	460c      	mov	r4, r1
 8002dc0:	2001      	movs	r0, #1
 8002dc2:	e7a5      	b.n	8002d10 <_svfiprintf_r+0xd4>
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	3401      	adds	r4, #1
 8002dc8:	9305      	str	r3, [sp, #20]
 8002dca:	4619      	mov	r1, r3
 8002dcc:	f04f 0c0a 	mov.w	ip, #10
 8002dd0:	4620      	mov	r0, r4
 8002dd2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002dd6:	3a30      	subs	r2, #48	; 0x30
 8002dd8:	2a09      	cmp	r2, #9
 8002dda:	d903      	bls.n	8002de4 <_svfiprintf_r+0x1a8>
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d0c5      	beq.n	8002d6c <_svfiprintf_r+0x130>
 8002de0:	9105      	str	r1, [sp, #20]
 8002de2:	e7c3      	b.n	8002d6c <_svfiprintf_r+0x130>
 8002de4:	fb0c 2101 	mla	r1, ip, r1, r2
 8002de8:	4604      	mov	r4, r0
 8002dea:	2301      	movs	r3, #1
 8002dec:	e7f0      	b.n	8002dd0 <_svfiprintf_r+0x194>
 8002dee:	ab03      	add	r3, sp, #12
 8002df0:	9300      	str	r3, [sp, #0]
 8002df2:	462a      	mov	r2, r5
 8002df4:	4b0f      	ldr	r3, [pc, #60]	; (8002e34 <_svfiprintf_r+0x1f8>)
 8002df6:	a904      	add	r1, sp, #16
 8002df8:	4638      	mov	r0, r7
 8002dfa:	f3af 8000 	nop.w
 8002dfe:	1c42      	adds	r2, r0, #1
 8002e00:	4606      	mov	r6, r0
 8002e02:	d1d6      	bne.n	8002db2 <_svfiprintf_r+0x176>
 8002e04:	89ab      	ldrh	r3, [r5, #12]
 8002e06:	065b      	lsls	r3, r3, #25
 8002e08:	f53f af2c 	bmi.w	8002c64 <_svfiprintf_r+0x28>
 8002e0c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002e0e:	b01d      	add	sp, #116	; 0x74
 8002e10:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002e14:	ab03      	add	r3, sp, #12
 8002e16:	9300      	str	r3, [sp, #0]
 8002e18:	462a      	mov	r2, r5
 8002e1a:	4b06      	ldr	r3, [pc, #24]	; (8002e34 <_svfiprintf_r+0x1f8>)
 8002e1c:	a904      	add	r1, sp, #16
 8002e1e:	4638      	mov	r0, r7
 8002e20:	f000 f9d4 	bl	80031cc <_printf_i>
 8002e24:	e7eb      	b.n	8002dfe <_svfiprintf_r+0x1c2>
 8002e26:	bf00      	nop
 8002e28:	08003f10 	.word	0x08003f10
 8002e2c:	08003f1a 	.word	0x08003f1a
 8002e30:	00000000 	.word	0x00000000
 8002e34:	08002b85 	.word	0x08002b85
 8002e38:	08003f16 	.word	0x08003f16

08002e3c <__sfputc_r>:
 8002e3c:	6893      	ldr	r3, [r2, #8]
 8002e3e:	3b01      	subs	r3, #1
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	b410      	push	{r4}
 8002e44:	6093      	str	r3, [r2, #8]
 8002e46:	da08      	bge.n	8002e5a <__sfputc_r+0x1e>
 8002e48:	6994      	ldr	r4, [r2, #24]
 8002e4a:	42a3      	cmp	r3, r4
 8002e4c:	db01      	blt.n	8002e52 <__sfputc_r+0x16>
 8002e4e:	290a      	cmp	r1, #10
 8002e50:	d103      	bne.n	8002e5a <__sfputc_r+0x1e>
 8002e52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e56:	f000 bb7b 	b.w	8003550 <__swbuf_r>
 8002e5a:	6813      	ldr	r3, [r2, #0]
 8002e5c:	1c58      	adds	r0, r3, #1
 8002e5e:	6010      	str	r0, [r2, #0]
 8002e60:	7019      	strb	r1, [r3, #0]
 8002e62:	4608      	mov	r0, r1
 8002e64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002e68:	4770      	bx	lr

08002e6a <__sfputs_r>:
 8002e6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002e6c:	4606      	mov	r6, r0
 8002e6e:	460f      	mov	r7, r1
 8002e70:	4614      	mov	r4, r2
 8002e72:	18d5      	adds	r5, r2, r3
 8002e74:	42ac      	cmp	r4, r5
 8002e76:	d101      	bne.n	8002e7c <__sfputs_r+0x12>
 8002e78:	2000      	movs	r0, #0
 8002e7a:	e007      	b.n	8002e8c <__sfputs_r+0x22>
 8002e7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002e80:	463a      	mov	r2, r7
 8002e82:	4630      	mov	r0, r6
 8002e84:	f7ff ffda 	bl	8002e3c <__sfputc_r>
 8002e88:	1c43      	adds	r3, r0, #1
 8002e8a:	d1f3      	bne.n	8002e74 <__sfputs_r+0xa>
 8002e8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002e90 <_vfiprintf_r>:
 8002e90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e94:	460d      	mov	r5, r1
 8002e96:	b09d      	sub	sp, #116	; 0x74
 8002e98:	4614      	mov	r4, r2
 8002e9a:	4698      	mov	r8, r3
 8002e9c:	4606      	mov	r6, r0
 8002e9e:	b118      	cbz	r0, 8002ea8 <_vfiprintf_r+0x18>
 8002ea0:	6983      	ldr	r3, [r0, #24]
 8002ea2:	b90b      	cbnz	r3, 8002ea8 <_vfiprintf_r+0x18>
 8002ea4:	f7ff fcb8 	bl	8002818 <__sinit>
 8002ea8:	4b89      	ldr	r3, [pc, #548]	; (80030d0 <_vfiprintf_r+0x240>)
 8002eaa:	429d      	cmp	r5, r3
 8002eac:	d11b      	bne.n	8002ee6 <_vfiprintf_r+0x56>
 8002eae:	6875      	ldr	r5, [r6, #4]
 8002eb0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002eb2:	07d9      	lsls	r1, r3, #31
 8002eb4:	d405      	bmi.n	8002ec2 <_vfiprintf_r+0x32>
 8002eb6:	89ab      	ldrh	r3, [r5, #12]
 8002eb8:	059a      	lsls	r2, r3, #22
 8002eba:	d402      	bmi.n	8002ec2 <_vfiprintf_r+0x32>
 8002ebc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002ebe:	f7ff fd49 	bl	8002954 <__retarget_lock_acquire_recursive>
 8002ec2:	89ab      	ldrh	r3, [r5, #12]
 8002ec4:	071b      	lsls	r3, r3, #28
 8002ec6:	d501      	bpl.n	8002ecc <_vfiprintf_r+0x3c>
 8002ec8:	692b      	ldr	r3, [r5, #16]
 8002eca:	b9eb      	cbnz	r3, 8002f08 <_vfiprintf_r+0x78>
 8002ecc:	4629      	mov	r1, r5
 8002ece:	4630      	mov	r0, r6
 8002ed0:	f000 fb90 	bl	80035f4 <__swsetup_r>
 8002ed4:	b1c0      	cbz	r0, 8002f08 <_vfiprintf_r+0x78>
 8002ed6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8002ed8:	07dc      	lsls	r4, r3, #31
 8002eda:	d50e      	bpl.n	8002efa <_vfiprintf_r+0x6a>
 8002edc:	f04f 30ff 	mov.w	r0, #4294967295
 8002ee0:	b01d      	add	sp, #116	; 0x74
 8002ee2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002ee6:	4b7b      	ldr	r3, [pc, #492]	; (80030d4 <_vfiprintf_r+0x244>)
 8002ee8:	429d      	cmp	r5, r3
 8002eea:	d101      	bne.n	8002ef0 <_vfiprintf_r+0x60>
 8002eec:	68b5      	ldr	r5, [r6, #8]
 8002eee:	e7df      	b.n	8002eb0 <_vfiprintf_r+0x20>
 8002ef0:	4b79      	ldr	r3, [pc, #484]	; (80030d8 <_vfiprintf_r+0x248>)
 8002ef2:	429d      	cmp	r5, r3
 8002ef4:	bf08      	it	eq
 8002ef6:	68f5      	ldreq	r5, [r6, #12]
 8002ef8:	e7da      	b.n	8002eb0 <_vfiprintf_r+0x20>
 8002efa:	89ab      	ldrh	r3, [r5, #12]
 8002efc:	0598      	lsls	r0, r3, #22
 8002efe:	d4ed      	bmi.n	8002edc <_vfiprintf_r+0x4c>
 8002f00:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8002f02:	f7ff fd28 	bl	8002956 <__retarget_lock_release_recursive>
 8002f06:	e7e9      	b.n	8002edc <_vfiprintf_r+0x4c>
 8002f08:	2300      	movs	r3, #0
 8002f0a:	9309      	str	r3, [sp, #36]	; 0x24
 8002f0c:	2320      	movs	r3, #32
 8002f0e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002f12:	f8cd 800c 	str.w	r8, [sp, #12]
 8002f16:	2330      	movs	r3, #48	; 0x30
 8002f18:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80030dc <_vfiprintf_r+0x24c>
 8002f1c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002f20:	f04f 0901 	mov.w	r9, #1
 8002f24:	4623      	mov	r3, r4
 8002f26:	469a      	mov	sl, r3
 8002f28:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002f2c:	b10a      	cbz	r2, 8002f32 <_vfiprintf_r+0xa2>
 8002f2e:	2a25      	cmp	r2, #37	; 0x25
 8002f30:	d1f9      	bne.n	8002f26 <_vfiprintf_r+0x96>
 8002f32:	ebba 0b04 	subs.w	fp, sl, r4
 8002f36:	d00b      	beq.n	8002f50 <_vfiprintf_r+0xc0>
 8002f38:	465b      	mov	r3, fp
 8002f3a:	4622      	mov	r2, r4
 8002f3c:	4629      	mov	r1, r5
 8002f3e:	4630      	mov	r0, r6
 8002f40:	f7ff ff93 	bl	8002e6a <__sfputs_r>
 8002f44:	3001      	adds	r0, #1
 8002f46:	f000 80aa 	beq.w	800309e <_vfiprintf_r+0x20e>
 8002f4a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8002f4c:	445a      	add	r2, fp
 8002f4e:	9209      	str	r2, [sp, #36]	; 0x24
 8002f50:	f89a 3000 	ldrb.w	r3, [sl]
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	f000 80a2 	beq.w	800309e <_vfiprintf_r+0x20e>
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	f04f 32ff 	mov.w	r2, #4294967295
 8002f60:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002f64:	f10a 0a01 	add.w	sl, sl, #1
 8002f68:	9304      	str	r3, [sp, #16]
 8002f6a:	9307      	str	r3, [sp, #28]
 8002f6c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002f70:	931a      	str	r3, [sp, #104]	; 0x68
 8002f72:	4654      	mov	r4, sl
 8002f74:	2205      	movs	r2, #5
 8002f76:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002f7a:	4858      	ldr	r0, [pc, #352]	; (80030dc <_vfiprintf_r+0x24c>)
 8002f7c:	f7fd f930 	bl	80001e0 <memchr>
 8002f80:	9a04      	ldr	r2, [sp, #16]
 8002f82:	b9d8      	cbnz	r0, 8002fbc <_vfiprintf_r+0x12c>
 8002f84:	06d1      	lsls	r1, r2, #27
 8002f86:	bf44      	itt	mi
 8002f88:	2320      	movmi	r3, #32
 8002f8a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002f8e:	0713      	lsls	r3, r2, #28
 8002f90:	bf44      	itt	mi
 8002f92:	232b      	movmi	r3, #43	; 0x2b
 8002f94:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8002f98:	f89a 3000 	ldrb.w	r3, [sl]
 8002f9c:	2b2a      	cmp	r3, #42	; 0x2a
 8002f9e:	d015      	beq.n	8002fcc <_vfiprintf_r+0x13c>
 8002fa0:	9a07      	ldr	r2, [sp, #28]
 8002fa2:	4654      	mov	r4, sl
 8002fa4:	2000      	movs	r0, #0
 8002fa6:	f04f 0c0a 	mov.w	ip, #10
 8002faa:	4621      	mov	r1, r4
 8002fac:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002fb0:	3b30      	subs	r3, #48	; 0x30
 8002fb2:	2b09      	cmp	r3, #9
 8002fb4:	d94e      	bls.n	8003054 <_vfiprintf_r+0x1c4>
 8002fb6:	b1b0      	cbz	r0, 8002fe6 <_vfiprintf_r+0x156>
 8002fb8:	9207      	str	r2, [sp, #28]
 8002fba:	e014      	b.n	8002fe6 <_vfiprintf_r+0x156>
 8002fbc:	eba0 0308 	sub.w	r3, r0, r8
 8002fc0:	fa09 f303 	lsl.w	r3, r9, r3
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	9304      	str	r3, [sp, #16]
 8002fc8:	46a2      	mov	sl, r4
 8002fca:	e7d2      	b.n	8002f72 <_vfiprintf_r+0xe2>
 8002fcc:	9b03      	ldr	r3, [sp, #12]
 8002fce:	1d19      	adds	r1, r3, #4
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	9103      	str	r1, [sp, #12]
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	bfbb      	ittet	lt
 8002fd8:	425b      	neglt	r3, r3
 8002fda:	f042 0202 	orrlt.w	r2, r2, #2
 8002fde:	9307      	strge	r3, [sp, #28]
 8002fe0:	9307      	strlt	r3, [sp, #28]
 8002fe2:	bfb8      	it	lt
 8002fe4:	9204      	strlt	r2, [sp, #16]
 8002fe6:	7823      	ldrb	r3, [r4, #0]
 8002fe8:	2b2e      	cmp	r3, #46	; 0x2e
 8002fea:	d10c      	bne.n	8003006 <_vfiprintf_r+0x176>
 8002fec:	7863      	ldrb	r3, [r4, #1]
 8002fee:	2b2a      	cmp	r3, #42	; 0x2a
 8002ff0:	d135      	bne.n	800305e <_vfiprintf_r+0x1ce>
 8002ff2:	9b03      	ldr	r3, [sp, #12]
 8002ff4:	1d1a      	adds	r2, r3, #4
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	9203      	str	r2, [sp, #12]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	bfb8      	it	lt
 8002ffe:	f04f 33ff 	movlt.w	r3, #4294967295
 8003002:	3402      	adds	r4, #2
 8003004:	9305      	str	r3, [sp, #20]
 8003006:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80030ec <_vfiprintf_r+0x25c>
 800300a:	7821      	ldrb	r1, [r4, #0]
 800300c:	2203      	movs	r2, #3
 800300e:	4650      	mov	r0, sl
 8003010:	f7fd f8e6 	bl	80001e0 <memchr>
 8003014:	b140      	cbz	r0, 8003028 <_vfiprintf_r+0x198>
 8003016:	2340      	movs	r3, #64	; 0x40
 8003018:	eba0 000a 	sub.w	r0, r0, sl
 800301c:	fa03 f000 	lsl.w	r0, r3, r0
 8003020:	9b04      	ldr	r3, [sp, #16]
 8003022:	4303      	orrs	r3, r0
 8003024:	3401      	adds	r4, #1
 8003026:	9304      	str	r3, [sp, #16]
 8003028:	f814 1b01 	ldrb.w	r1, [r4], #1
 800302c:	482c      	ldr	r0, [pc, #176]	; (80030e0 <_vfiprintf_r+0x250>)
 800302e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003032:	2206      	movs	r2, #6
 8003034:	f7fd f8d4 	bl	80001e0 <memchr>
 8003038:	2800      	cmp	r0, #0
 800303a:	d03f      	beq.n	80030bc <_vfiprintf_r+0x22c>
 800303c:	4b29      	ldr	r3, [pc, #164]	; (80030e4 <_vfiprintf_r+0x254>)
 800303e:	bb1b      	cbnz	r3, 8003088 <_vfiprintf_r+0x1f8>
 8003040:	9b03      	ldr	r3, [sp, #12]
 8003042:	3307      	adds	r3, #7
 8003044:	f023 0307 	bic.w	r3, r3, #7
 8003048:	3308      	adds	r3, #8
 800304a:	9303      	str	r3, [sp, #12]
 800304c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800304e:	443b      	add	r3, r7
 8003050:	9309      	str	r3, [sp, #36]	; 0x24
 8003052:	e767      	b.n	8002f24 <_vfiprintf_r+0x94>
 8003054:	fb0c 3202 	mla	r2, ip, r2, r3
 8003058:	460c      	mov	r4, r1
 800305a:	2001      	movs	r0, #1
 800305c:	e7a5      	b.n	8002faa <_vfiprintf_r+0x11a>
 800305e:	2300      	movs	r3, #0
 8003060:	3401      	adds	r4, #1
 8003062:	9305      	str	r3, [sp, #20]
 8003064:	4619      	mov	r1, r3
 8003066:	f04f 0c0a 	mov.w	ip, #10
 800306a:	4620      	mov	r0, r4
 800306c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8003070:	3a30      	subs	r2, #48	; 0x30
 8003072:	2a09      	cmp	r2, #9
 8003074:	d903      	bls.n	800307e <_vfiprintf_r+0x1ee>
 8003076:	2b00      	cmp	r3, #0
 8003078:	d0c5      	beq.n	8003006 <_vfiprintf_r+0x176>
 800307a:	9105      	str	r1, [sp, #20]
 800307c:	e7c3      	b.n	8003006 <_vfiprintf_r+0x176>
 800307e:	fb0c 2101 	mla	r1, ip, r1, r2
 8003082:	4604      	mov	r4, r0
 8003084:	2301      	movs	r3, #1
 8003086:	e7f0      	b.n	800306a <_vfiprintf_r+0x1da>
 8003088:	ab03      	add	r3, sp, #12
 800308a:	9300      	str	r3, [sp, #0]
 800308c:	462a      	mov	r2, r5
 800308e:	4b16      	ldr	r3, [pc, #88]	; (80030e8 <_vfiprintf_r+0x258>)
 8003090:	a904      	add	r1, sp, #16
 8003092:	4630      	mov	r0, r6
 8003094:	f3af 8000 	nop.w
 8003098:	4607      	mov	r7, r0
 800309a:	1c78      	adds	r0, r7, #1
 800309c:	d1d6      	bne.n	800304c <_vfiprintf_r+0x1bc>
 800309e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80030a0:	07d9      	lsls	r1, r3, #31
 80030a2:	d405      	bmi.n	80030b0 <_vfiprintf_r+0x220>
 80030a4:	89ab      	ldrh	r3, [r5, #12]
 80030a6:	059a      	lsls	r2, r3, #22
 80030a8:	d402      	bmi.n	80030b0 <_vfiprintf_r+0x220>
 80030aa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80030ac:	f7ff fc53 	bl	8002956 <__retarget_lock_release_recursive>
 80030b0:	89ab      	ldrh	r3, [r5, #12]
 80030b2:	065b      	lsls	r3, r3, #25
 80030b4:	f53f af12 	bmi.w	8002edc <_vfiprintf_r+0x4c>
 80030b8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80030ba:	e711      	b.n	8002ee0 <_vfiprintf_r+0x50>
 80030bc:	ab03      	add	r3, sp, #12
 80030be:	9300      	str	r3, [sp, #0]
 80030c0:	462a      	mov	r2, r5
 80030c2:	4b09      	ldr	r3, [pc, #36]	; (80030e8 <_vfiprintf_r+0x258>)
 80030c4:	a904      	add	r1, sp, #16
 80030c6:	4630      	mov	r0, r6
 80030c8:	f000 f880 	bl	80031cc <_printf_i>
 80030cc:	e7e4      	b.n	8003098 <_vfiprintf_r+0x208>
 80030ce:	bf00      	nop
 80030d0:	08003ed0 	.word	0x08003ed0
 80030d4:	08003ef0 	.word	0x08003ef0
 80030d8:	08003eb0 	.word	0x08003eb0
 80030dc:	08003f10 	.word	0x08003f10
 80030e0:	08003f1a 	.word	0x08003f1a
 80030e4:	00000000 	.word	0x00000000
 80030e8:	08002e6b 	.word	0x08002e6b
 80030ec:	08003f16 	.word	0x08003f16

080030f0 <_printf_common>:
 80030f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80030f4:	4616      	mov	r6, r2
 80030f6:	4699      	mov	r9, r3
 80030f8:	688a      	ldr	r2, [r1, #8]
 80030fa:	690b      	ldr	r3, [r1, #16]
 80030fc:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003100:	4293      	cmp	r3, r2
 8003102:	bfb8      	it	lt
 8003104:	4613      	movlt	r3, r2
 8003106:	6033      	str	r3, [r6, #0]
 8003108:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800310c:	4607      	mov	r7, r0
 800310e:	460c      	mov	r4, r1
 8003110:	b10a      	cbz	r2, 8003116 <_printf_common+0x26>
 8003112:	3301      	adds	r3, #1
 8003114:	6033      	str	r3, [r6, #0]
 8003116:	6823      	ldr	r3, [r4, #0]
 8003118:	0699      	lsls	r1, r3, #26
 800311a:	bf42      	ittt	mi
 800311c:	6833      	ldrmi	r3, [r6, #0]
 800311e:	3302      	addmi	r3, #2
 8003120:	6033      	strmi	r3, [r6, #0]
 8003122:	6825      	ldr	r5, [r4, #0]
 8003124:	f015 0506 	ands.w	r5, r5, #6
 8003128:	d106      	bne.n	8003138 <_printf_common+0x48>
 800312a:	f104 0a19 	add.w	sl, r4, #25
 800312e:	68e3      	ldr	r3, [r4, #12]
 8003130:	6832      	ldr	r2, [r6, #0]
 8003132:	1a9b      	subs	r3, r3, r2
 8003134:	42ab      	cmp	r3, r5
 8003136:	dc26      	bgt.n	8003186 <_printf_common+0x96>
 8003138:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800313c:	1e13      	subs	r3, r2, #0
 800313e:	6822      	ldr	r2, [r4, #0]
 8003140:	bf18      	it	ne
 8003142:	2301      	movne	r3, #1
 8003144:	0692      	lsls	r2, r2, #26
 8003146:	d42b      	bmi.n	80031a0 <_printf_common+0xb0>
 8003148:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800314c:	4649      	mov	r1, r9
 800314e:	4638      	mov	r0, r7
 8003150:	47c0      	blx	r8
 8003152:	3001      	adds	r0, #1
 8003154:	d01e      	beq.n	8003194 <_printf_common+0xa4>
 8003156:	6823      	ldr	r3, [r4, #0]
 8003158:	68e5      	ldr	r5, [r4, #12]
 800315a:	6832      	ldr	r2, [r6, #0]
 800315c:	f003 0306 	and.w	r3, r3, #6
 8003160:	2b04      	cmp	r3, #4
 8003162:	bf08      	it	eq
 8003164:	1aad      	subeq	r5, r5, r2
 8003166:	68a3      	ldr	r3, [r4, #8]
 8003168:	6922      	ldr	r2, [r4, #16]
 800316a:	bf0c      	ite	eq
 800316c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003170:	2500      	movne	r5, #0
 8003172:	4293      	cmp	r3, r2
 8003174:	bfc4      	itt	gt
 8003176:	1a9b      	subgt	r3, r3, r2
 8003178:	18ed      	addgt	r5, r5, r3
 800317a:	2600      	movs	r6, #0
 800317c:	341a      	adds	r4, #26
 800317e:	42b5      	cmp	r5, r6
 8003180:	d11a      	bne.n	80031b8 <_printf_common+0xc8>
 8003182:	2000      	movs	r0, #0
 8003184:	e008      	b.n	8003198 <_printf_common+0xa8>
 8003186:	2301      	movs	r3, #1
 8003188:	4652      	mov	r2, sl
 800318a:	4649      	mov	r1, r9
 800318c:	4638      	mov	r0, r7
 800318e:	47c0      	blx	r8
 8003190:	3001      	adds	r0, #1
 8003192:	d103      	bne.n	800319c <_printf_common+0xac>
 8003194:	f04f 30ff 	mov.w	r0, #4294967295
 8003198:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800319c:	3501      	adds	r5, #1
 800319e:	e7c6      	b.n	800312e <_printf_common+0x3e>
 80031a0:	18e1      	adds	r1, r4, r3
 80031a2:	1c5a      	adds	r2, r3, #1
 80031a4:	2030      	movs	r0, #48	; 0x30
 80031a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80031aa:	4422      	add	r2, r4
 80031ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80031b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80031b4:	3302      	adds	r3, #2
 80031b6:	e7c7      	b.n	8003148 <_printf_common+0x58>
 80031b8:	2301      	movs	r3, #1
 80031ba:	4622      	mov	r2, r4
 80031bc:	4649      	mov	r1, r9
 80031be:	4638      	mov	r0, r7
 80031c0:	47c0      	blx	r8
 80031c2:	3001      	adds	r0, #1
 80031c4:	d0e6      	beq.n	8003194 <_printf_common+0xa4>
 80031c6:	3601      	adds	r6, #1
 80031c8:	e7d9      	b.n	800317e <_printf_common+0x8e>
	...

080031cc <_printf_i>:
 80031cc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80031d0:	460c      	mov	r4, r1
 80031d2:	4691      	mov	r9, r2
 80031d4:	7e27      	ldrb	r7, [r4, #24]
 80031d6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80031d8:	2f78      	cmp	r7, #120	; 0x78
 80031da:	4680      	mov	r8, r0
 80031dc:	469a      	mov	sl, r3
 80031de:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80031e2:	d807      	bhi.n	80031f4 <_printf_i+0x28>
 80031e4:	2f62      	cmp	r7, #98	; 0x62
 80031e6:	d80a      	bhi.n	80031fe <_printf_i+0x32>
 80031e8:	2f00      	cmp	r7, #0
 80031ea:	f000 80d8 	beq.w	800339e <_printf_i+0x1d2>
 80031ee:	2f58      	cmp	r7, #88	; 0x58
 80031f0:	f000 80a3 	beq.w	800333a <_printf_i+0x16e>
 80031f4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80031f8:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80031fc:	e03a      	b.n	8003274 <_printf_i+0xa8>
 80031fe:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003202:	2b15      	cmp	r3, #21
 8003204:	d8f6      	bhi.n	80031f4 <_printf_i+0x28>
 8003206:	a001      	add	r0, pc, #4	; (adr r0, 800320c <_printf_i+0x40>)
 8003208:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800320c:	08003265 	.word	0x08003265
 8003210:	08003279 	.word	0x08003279
 8003214:	080031f5 	.word	0x080031f5
 8003218:	080031f5 	.word	0x080031f5
 800321c:	080031f5 	.word	0x080031f5
 8003220:	080031f5 	.word	0x080031f5
 8003224:	08003279 	.word	0x08003279
 8003228:	080031f5 	.word	0x080031f5
 800322c:	080031f5 	.word	0x080031f5
 8003230:	080031f5 	.word	0x080031f5
 8003234:	080031f5 	.word	0x080031f5
 8003238:	08003385 	.word	0x08003385
 800323c:	080032a9 	.word	0x080032a9
 8003240:	08003367 	.word	0x08003367
 8003244:	080031f5 	.word	0x080031f5
 8003248:	080031f5 	.word	0x080031f5
 800324c:	080033a7 	.word	0x080033a7
 8003250:	080031f5 	.word	0x080031f5
 8003254:	080032a9 	.word	0x080032a9
 8003258:	080031f5 	.word	0x080031f5
 800325c:	080031f5 	.word	0x080031f5
 8003260:	0800336f 	.word	0x0800336f
 8003264:	680b      	ldr	r3, [r1, #0]
 8003266:	1d1a      	adds	r2, r3, #4
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	600a      	str	r2, [r1, #0]
 800326c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8003270:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003274:	2301      	movs	r3, #1
 8003276:	e0a3      	b.n	80033c0 <_printf_i+0x1f4>
 8003278:	6825      	ldr	r5, [r4, #0]
 800327a:	6808      	ldr	r0, [r1, #0]
 800327c:	062e      	lsls	r6, r5, #24
 800327e:	f100 0304 	add.w	r3, r0, #4
 8003282:	d50a      	bpl.n	800329a <_printf_i+0xce>
 8003284:	6805      	ldr	r5, [r0, #0]
 8003286:	600b      	str	r3, [r1, #0]
 8003288:	2d00      	cmp	r5, #0
 800328a:	da03      	bge.n	8003294 <_printf_i+0xc8>
 800328c:	232d      	movs	r3, #45	; 0x2d
 800328e:	426d      	negs	r5, r5
 8003290:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003294:	485e      	ldr	r0, [pc, #376]	; (8003410 <_printf_i+0x244>)
 8003296:	230a      	movs	r3, #10
 8003298:	e019      	b.n	80032ce <_printf_i+0x102>
 800329a:	f015 0f40 	tst.w	r5, #64	; 0x40
 800329e:	6805      	ldr	r5, [r0, #0]
 80032a0:	600b      	str	r3, [r1, #0]
 80032a2:	bf18      	it	ne
 80032a4:	b22d      	sxthne	r5, r5
 80032a6:	e7ef      	b.n	8003288 <_printf_i+0xbc>
 80032a8:	680b      	ldr	r3, [r1, #0]
 80032aa:	6825      	ldr	r5, [r4, #0]
 80032ac:	1d18      	adds	r0, r3, #4
 80032ae:	6008      	str	r0, [r1, #0]
 80032b0:	0628      	lsls	r0, r5, #24
 80032b2:	d501      	bpl.n	80032b8 <_printf_i+0xec>
 80032b4:	681d      	ldr	r5, [r3, #0]
 80032b6:	e002      	b.n	80032be <_printf_i+0xf2>
 80032b8:	0669      	lsls	r1, r5, #25
 80032ba:	d5fb      	bpl.n	80032b4 <_printf_i+0xe8>
 80032bc:	881d      	ldrh	r5, [r3, #0]
 80032be:	4854      	ldr	r0, [pc, #336]	; (8003410 <_printf_i+0x244>)
 80032c0:	2f6f      	cmp	r7, #111	; 0x6f
 80032c2:	bf0c      	ite	eq
 80032c4:	2308      	moveq	r3, #8
 80032c6:	230a      	movne	r3, #10
 80032c8:	2100      	movs	r1, #0
 80032ca:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80032ce:	6866      	ldr	r6, [r4, #4]
 80032d0:	60a6      	str	r6, [r4, #8]
 80032d2:	2e00      	cmp	r6, #0
 80032d4:	bfa2      	ittt	ge
 80032d6:	6821      	ldrge	r1, [r4, #0]
 80032d8:	f021 0104 	bicge.w	r1, r1, #4
 80032dc:	6021      	strge	r1, [r4, #0]
 80032de:	b90d      	cbnz	r5, 80032e4 <_printf_i+0x118>
 80032e0:	2e00      	cmp	r6, #0
 80032e2:	d04d      	beq.n	8003380 <_printf_i+0x1b4>
 80032e4:	4616      	mov	r6, r2
 80032e6:	fbb5 f1f3 	udiv	r1, r5, r3
 80032ea:	fb03 5711 	mls	r7, r3, r1, r5
 80032ee:	5dc7      	ldrb	r7, [r0, r7]
 80032f0:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80032f4:	462f      	mov	r7, r5
 80032f6:	42bb      	cmp	r3, r7
 80032f8:	460d      	mov	r5, r1
 80032fa:	d9f4      	bls.n	80032e6 <_printf_i+0x11a>
 80032fc:	2b08      	cmp	r3, #8
 80032fe:	d10b      	bne.n	8003318 <_printf_i+0x14c>
 8003300:	6823      	ldr	r3, [r4, #0]
 8003302:	07df      	lsls	r7, r3, #31
 8003304:	d508      	bpl.n	8003318 <_printf_i+0x14c>
 8003306:	6923      	ldr	r3, [r4, #16]
 8003308:	6861      	ldr	r1, [r4, #4]
 800330a:	4299      	cmp	r1, r3
 800330c:	bfde      	ittt	le
 800330e:	2330      	movle	r3, #48	; 0x30
 8003310:	f806 3c01 	strble.w	r3, [r6, #-1]
 8003314:	f106 36ff 	addle.w	r6, r6, #4294967295
 8003318:	1b92      	subs	r2, r2, r6
 800331a:	6122      	str	r2, [r4, #16]
 800331c:	f8cd a000 	str.w	sl, [sp]
 8003320:	464b      	mov	r3, r9
 8003322:	aa03      	add	r2, sp, #12
 8003324:	4621      	mov	r1, r4
 8003326:	4640      	mov	r0, r8
 8003328:	f7ff fee2 	bl	80030f0 <_printf_common>
 800332c:	3001      	adds	r0, #1
 800332e:	d14c      	bne.n	80033ca <_printf_i+0x1fe>
 8003330:	f04f 30ff 	mov.w	r0, #4294967295
 8003334:	b004      	add	sp, #16
 8003336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800333a:	4835      	ldr	r0, [pc, #212]	; (8003410 <_printf_i+0x244>)
 800333c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8003340:	6823      	ldr	r3, [r4, #0]
 8003342:	680e      	ldr	r6, [r1, #0]
 8003344:	061f      	lsls	r7, r3, #24
 8003346:	f856 5b04 	ldr.w	r5, [r6], #4
 800334a:	600e      	str	r6, [r1, #0]
 800334c:	d514      	bpl.n	8003378 <_printf_i+0x1ac>
 800334e:	07d9      	lsls	r1, r3, #31
 8003350:	bf44      	itt	mi
 8003352:	f043 0320 	orrmi.w	r3, r3, #32
 8003356:	6023      	strmi	r3, [r4, #0]
 8003358:	b91d      	cbnz	r5, 8003362 <_printf_i+0x196>
 800335a:	6823      	ldr	r3, [r4, #0]
 800335c:	f023 0320 	bic.w	r3, r3, #32
 8003360:	6023      	str	r3, [r4, #0]
 8003362:	2310      	movs	r3, #16
 8003364:	e7b0      	b.n	80032c8 <_printf_i+0xfc>
 8003366:	6823      	ldr	r3, [r4, #0]
 8003368:	f043 0320 	orr.w	r3, r3, #32
 800336c:	6023      	str	r3, [r4, #0]
 800336e:	2378      	movs	r3, #120	; 0x78
 8003370:	4828      	ldr	r0, [pc, #160]	; (8003414 <_printf_i+0x248>)
 8003372:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003376:	e7e3      	b.n	8003340 <_printf_i+0x174>
 8003378:	065e      	lsls	r6, r3, #25
 800337a:	bf48      	it	mi
 800337c:	b2ad      	uxthmi	r5, r5
 800337e:	e7e6      	b.n	800334e <_printf_i+0x182>
 8003380:	4616      	mov	r6, r2
 8003382:	e7bb      	b.n	80032fc <_printf_i+0x130>
 8003384:	680b      	ldr	r3, [r1, #0]
 8003386:	6826      	ldr	r6, [r4, #0]
 8003388:	6960      	ldr	r0, [r4, #20]
 800338a:	1d1d      	adds	r5, r3, #4
 800338c:	600d      	str	r5, [r1, #0]
 800338e:	0635      	lsls	r5, r6, #24
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	d501      	bpl.n	8003398 <_printf_i+0x1cc>
 8003394:	6018      	str	r0, [r3, #0]
 8003396:	e002      	b.n	800339e <_printf_i+0x1d2>
 8003398:	0671      	lsls	r1, r6, #25
 800339a:	d5fb      	bpl.n	8003394 <_printf_i+0x1c8>
 800339c:	8018      	strh	r0, [r3, #0]
 800339e:	2300      	movs	r3, #0
 80033a0:	6123      	str	r3, [r4, #16]
 80033a2:	4616      	mov	r6, r2
 80033a4:	e7ba      	b.n	800331c <_printf_i+0x150>
 80033a6:	680b      	ldr	r3, [r1, #0]
 80033a8:	1d1a      	adds	r2, r3, #4
 80033aa:	600a      	str	r2, [r1, #0]
 80033ac:	681e      	ldr	r6, [r3, #0]
 80033ae:	6862      	ldr	r2, [r4, #4]
 80033b0:	2100      	movs	r1, #0
 80033b2:	4630      	mov	r0, r6
 80033b4:	f7fc ff14 	bl	80001e0 <memchr>
 80033b8:	b108      	cbz	r0, 80033be <_printf_i+0x1f2>
 80033ba:	1b80      	subs	r0, r0, r6
 80033bc:	6060      	str	r0, [r4, #4]
 80033be:	6863      	ldr	r3, [r4, #4]
 80033c0:	6123      	str	r3, [r4, #16]
 80033c2:	2300      	movs	r3, #0
 80033c4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80033c8:	e7a8      	b.n	800331c <_printf_i+0x150>
 80033ca:	6923      	ldr	r3, [r4, #16]
 80033cc:	4632      	mov	r2, r6
 80033ce:	4649      	mov	r1, r9
 80033d0:	4640      	mov	r0, r8
 80033d2:	47d0      	blx	sl
 80033d4:	3001      	adds	r0, #1
 80033d6:	d0ab      	beq.n	8003330 <_printf_i+0x164>
 80033d8:	6823      	ldr	r3, [r4, #0]
 80033da:	079b      	lsls	r3, r3, #30
 80033dc:	d413      	bmi.n	8003406 <_printf_i+0x23a>
 80033de:	68e0      	ldr	r0, [r4, #12]
 80033e0:	9b03      	ldr	r3, [sp, #12]
 80033e2:	4298      	cmp	r0, r3
 80033e4:	bfb8      	it	lt
 80033e6:	4618      	movlt	r0, r3
 80033e8:	e7a4      	b.n	8003334 <_printf_i+0x168>
 80033ea:	2301      	movs	r3, #1
 80033ec:	4632      	mov	r2, r6
 80033ee:	4649      	mov	r1, r9
 80033f0:	4640      	mov	r0, r8
 80033f2:	47d0      	blx	sl
 80033f4:	3001      	adds	r0, #1
 80033f6:	d09b      	beq.n	8003330 <_printf_i+0x164>
 80033f8:	3501      	adds	r5, #1
 80033fa:	68e3      	ldr	r3, [r4, #12]
 80033fc:	9903      	ldr	r1, [sp, #12]
 80033fe:	1a5b      	subs	r3, r3, r1
 8003400:	42ab      	cmp	r3, r5
 8003402:	dcf2      	bgt.n	80033ea <_printf_i+0x21e>
 8003404:	e7eb      	b.n	80033de <_printf_i+0x212>
 8003406:	2500      	movs	r5, #0
 8003408:	f104 0619 	add.w	r6, r4, #25
 800340c:	e7f5      	b.n	80033fa <_printf_i+0x22e>
 800340e:	bf00      	nop
 8003410:	08003f21 	.word	0x08003f21
 8003414:	08003f32 	.word	0x08003f32

08003418 <_putc_r>:
 8003418:	b570      	push	{r4, r5, r6, lr}
 800341a:	460d      	mov	r5, r1
 800341c:	4614      	mov	r4, r2
 800341e:	4606      	mov	r6, r0
 8003420:	b118      	cbz	r0, 800342a <_putc_r+0x12>
 8003422:	6983      	ldr	r3, [r0, #24]
 8003424:	b90b      	cbnz	r3, 800342a <_putc_r+0x12>
 8003426:	f7ff f9f7 	bl	8002818 <__sinit>
 800342a:	4b1c      	ldr	r3, [pc, #112]	; (800349c <_putc_r+0x84>)
 800342c:	429c      	cmp	r4, r3
 800342e:	d124      	bne.n	800347a <_putc_r+0x62>
 8003430:	6874      	ldr	r4, [r6, #4]
 8003432:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003434:	07d8      	lsls	r0, r3, #31
 8003436:	d405      	bmi.n	8003444 <_putc_r+0x2c>
 8003438:	89a3      	ldrh	r3, [r4, #12]
 800343a:	0599      	lsls	r1, r3, #22
 800343c:	d402      	bmi.n	8003444 <_putc_r+0x2c>
 800343e:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003440:	f7ff fa88 	bl	8002954 <__retarget_lock_acquire_recursive>
 8003444:	68a3      	ldr	r3, [r4, #8]
 8003446:	3b01      	subs	r3, #1
 8003448:	2b00      	cmp	r3, #0
 800344a:	60a3      	str	r3, [r4, #8]
 800344c:	da05      	bge.n	800345a <_putc_r+0x42>
 800344e:	69a2      	ldr	r2, [r4, #24]
 8003450:	4293      	cmp	r3, r2
 8003452:	db1c      	blt.n	800348e <_putc_r+0x76>
 8003454:	b2eb      	uxtb	r3, r5
 8003456:	2b0a      	cmp	r3, #10
 8003458:	d019      	beq.n	800348e <_putc_r+0x76>
 800345a:	6823      	ldr	r3, [r4, #0]
 800345c:	1c5a      	adds	r2, r3, #1
 800345e:	6022      	str	r2, [r4, #0]
 8003460:	701d      	strb	r5, [r3, #0]
 8003462:	b2ed      	uxtb	r5, r5
 8003464:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8003466:	07da      	lsls	r2, r3, #31
 8003468:	d405      	bmi.n	8003476 <_putc_r+0x5e>
 800346a:	89a3      	ldrh	r3, [r4, #12]
 800346c:	059b      	lsls	r3, r3, #22
 800346e:	d402      	bmi.n	8003476 <_putc_r+0x5e>
 8003470:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8003472:	f7ff fa70 	bl	8002956 <__retarget_lock_release_recursive>
 8003476:	4628      	mov	r0, r5
 8003478:	bd70      	pop	{r4, r5, r6, pc}
 800347a:	4b09      	ldr	r3, [pc, #36]	; (80034a0 <_putc_r+0x88>)
 800347c:	429c      	cmp	r4, r3
 800347e:	d101      	bne.n	8003484 <_putc_r+0x6c>
 8003480:	68b4      	ldr	r4, [r6, #8]
 8003482:	e7d6      	b.n	8003432 <_putc_r+0x1a>
 8003484:	4b07      	ldr	r3, [pc, #28]	; (80034a4 <_putc_r+0x8c>)
 8003486:	429c      	cmp	r4, r3
 8003488:	bf08      	it	eq
 800348a:	68f4      	ldreq	r4, [r6, #12]
 800348c:	e7d1      	b.n	8003432 <_putc_r+0x1a>
 800348e:	4629      	mov	r1, r5
 8003490:	4622      	mov	r2, r4
 8003492:	4630      	mov	r0, r6
 8003494:	f000 f85c 	bl	8003550 <__swbuf_r>
 8003498:	4605      	mov	r5, r0
 800349a:	e7e3      	b.n	8003464 <_putc_r+0x4c>
 800349c:	08003ed0 	.word	0x08003ed0
 80034a0:	08003ef0 	.word	0x08003ef0
 80034a4:	08003eb0 	.word	0x08003eb0

080034a8 <_sbrk_r>:
 80034a8:	b538      	push	{r3, r4, r5, lr}
 80034aa:	4d06      	ldr	r5, [pc, #24]	; (80034c4 <_sbrk_r+0x1c>)
 80034ac:	2300      	movs	r3, #0
 80034ae:	4604      	mov	r4, r0
 80034b0:	4608      	mov	r0, r1
 80034b2:	602b      	str	r3, [r5, #0]
 80034b4:	f7fe fd76 	bl	8001fa4 <_sbrk>
 80034b8:	1c43      	adds	r3, r0, #1
 80034ba:	d102      	bne.n	80034c2 <_sbrk_r+0x1a>
 80034bc:	682b      	ldr	r3, [r5, #0]
 80034be:	b103      	cbz	r3, 80034c2 <_sbrk_r+0x1a>
 80034c0:	6023      	str	r3, [r4, #0]
 80034c2:	bd38      	pop	{r3, r4, r5, pc}
 80034c4:	200001e0 	.word	0x200001e0

080034c8 <__sread>:
 80034c8:	b510      	push	{r4, lr}
 80034ca:	460c      	mov	r4, r1
 80034cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034d0:	f000 f99c 	bl	800380c <_read_r>
 80034d4:	2800      	cmp	r0, #0
 80034d6:	bfab      	itete	ge
 80034d8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80034da:	89a3      	ldrhlt	r3, [r4, #12]
 80034dc:	181b      	addge	r3, r3, r0
 80034de:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80034e2:	bfac      	ite	ge
 80034e4:	6563      	strge	r3, [r4, #84]	; 0x54
 80034e6:	81a3      	strhlt	r3, [r4, #12]
 80034e8:	bd10      	pop	{r4, pc}

080034ea <__swrite>:
 80034ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80034ee:	461f      	mov	r7, r3
 80034f0:	898b      	ldrh	r3, [r1, #12]
 80034f2:	05db      	lsls	r3, r3, #23
 80034f4:	4605      	mov	r5, r0
 80034f6:	460c      	mov	r4, r1
 80034f8:	4616      	mov	r6, r2
 80034fa:	d505      	bpl.n	8003508 <__swrite+0x1e>
 80034fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003500:	2302      	movs	r3, #2
 8003502:	2200      	movs	r2, #0
 8003504:	f000 f916 	bl	8003734 <_lseek_r>
 8003508:	89a3      	ldrh	r3, [r4, #12]
 800350a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800350e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003512:	81a3      	strh	r3, [r4, #12]
 8003514:	4632      	mov	r2, r6
 8003516:	463b      	mov	r3, r7
 8003518:	4628      	mov	r0, r5
 800351a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800351e:	f7fd bb15 	b.w	8000b4c <_write_r>

08003522 <__sseek>:
 8003522:	b510      	push	{r4, lr}
 8003524:	460c      	mov	r4, r1
 8003526:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800352a:	f000 f903 	bl	8003734 <_lseek_r>
 800352e:	1c43      	adds	r3, r0, #1
 8003530:	89a3      	ldrh	r3, [r4, #12]
 8003532:	bf15      	itete	ne
 8003534:	6560      	strne	r0, [r4, #84]	; 0x54
 8003536:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800353a:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800353e:	81a3      	strheq	r3, [r4, #12]
 8003540:	bf18      	it	ne
 8003542:	81a3      	strhne	r3, [r4, #12]
 8003544:	bd10      	pop	{r4, pc}

08003546 <__sclose>:
 8003546:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800354a:	f000 b8c1 	b.w	80036d0 <_close_r>
	...

08003550 <__swbuf_r>:
 8003550:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003552:	460e      	mov	r6, r1
 8003554:	4614      	mov	r4, r2
 8003556:	4605      	mov	r5, r0
 8003558:	b118      	cbz	r0, 8003562 <__swbuf_r+0x12>
 800355a:	6983      	ldr	r3, [r0, #24]
 800355c:	b90b      	cbnz	r3, 8003562 <__swbuf_r+0x12>
 800355e:	f7ff f95b 	bl	8002818 <__sinit>
 8003562:	4b21      	ldr	r3, [pc, #132]	; (80035e8 <__swbuf_r+0x98>)
 8003564:	429c      	cmp	r4, r3
 8003566:	d12b      	bne.n	80035c0 <__swbuf_r+0x70>
 8003568:	686c      	ldr	r4, [r5, #4]
 800356a:	69a3      	ldr	r3, [r4, #24]
 800356c:	60a3      	str	r3, [r4, #8]
 800356e:	89a3      	ldrh	r3, [r4, #12]
 8003570:	071a      	lsls	r2, r3, #28
 8003572:	d52f      	bpl.n	80035d4 <__swbuf_r+0x84>
 8003574:	6923      	ldr	r3, [r4, #16]
 8003576:	b36b      	cbz	r3, 80035d4 <__swbuf_r+0x84>
 8003578:	6923      	ldr	r3, [r4, #16]
 800357a:	6820      	ldr	r0, [r4, #0]
 800357c:	1ac0      	subs	r0, r0, r3
 800357e:	6963      	ldr	r3, [r4, #20]
 8003580:	b2f6      	uxtb	r6, r6
 8003582:	4283      	cmp	r3, r0
 8003584:	4637      	mov	r7, r6
 8003586:	dc04      	bgt.n	8003592 <__swbuf_r+0x42>
 8003588:	4621      	mov	r1, r4
 800358a:	4628      	mov	r0, r5
 800358c:	f7ff f8b0 	bl	80026f0 <_fflush_r>
 8003590:	bb30      	cbnz	r0, 80035e0 <__swbuf_r+0x90>
 8003592:	68a3      	ldr	r3, [r4, #8]
 8003594:	3b01      	subs	r3, #1
 8003596:	60a3      	str	r3, [r4, #8]
 8003598:	6823      	ldr	r3, [r4, #0]
 800359a:	1c5a      	adds	r2, r3, #1
 800359c:	6022      	str	r2, [r4, #0]
 800359e:	701e      	strb	r6, [r3, #0]
 80035a0:	6963      	ldr	r3, [r4, #20]
 80035a2:	3001      	adds	r0, #1
 80035a4:	4283      	cmp	r3, r0
 80035a6:	d004      	beq.n	80035b2 <__swbuf_r+0x62>
 80035a8:	89a3      	ldrh	r3, [r4, #12]
 80035aa:	07db      	lsls	r3, r3, #31
 80035ac:	d506      	bpl.n	80035bc <__swbuf_r+0x6c>
 80035ae:	2e0a      	cmp	r6, #10
 80035b0:	d104      	bne.n	80035bc <__swbuf_r+0x6c>
 80035b2:	4621      	mov	r1, r4
 80035b4:	4628      	mov	r0, r5
 80035b6:	f7ff f89b 	bl	80026f0 <_fflush_r>
 80035ba:	b988      	cbnz	r0, 80035e0 <__swbuf_r+0x90>
 80035bc:	4638      	mov	r0, r7
 80035be:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80035c0:	4b0a      	ldr	r3, [pc, #40]	; (80035ec <__swbuf_r+0x9c>)
 80035c2:	429c      	cmp	r4, r3
 80035c4:	d101      	bne.n	80035ca <__swbuf_r+0x7a>
 80035c6:	68ac      	ldr	r4, [r5, #8]
 80035c8:	e7cf      	b.n	800356a <__swbuf_r+0x1a>
 80035ca:	4b09      	ldr	r3, [pc, #36]	; (80035f0 <__swbuf_r+0xa0>)
 80035cc:	429c      	cmp	r4, r3
 80035ce:	bf08      	it	eq
 80035d0:	68ec      	ldreq	r4, [r5, #12]
 80035d2:	e7ca      	b.n	800356a <__swbuf_r+0x1a>
 80035d4:	4621      	mov	r1, r4
 80035d6:	4628      	mov	r0, r5
 80035d8:	f000 f80c 	bl	80035f4 <__swsetup_r>
 80035dc:	2800      	cmp	r0, #0
 80035de:	d0cb      	beq.n	8003578 <__swbuf_r+0x28>
 80035e0:	f04f 37ff 	mov.w	r7, #4294967295
 80035e4:	e7ea      	b.n	80035bc <__swbuf_r+0x6c>
 80035e6:	bf00      	nop
 80035e8:	08003ed0 	.word	0x08003ed0
 80035ec:	08003ef0 	.word	0x08003ef0
 80035f0:	08003eb0 	.word	0x08003eb0

080035f4 <__swsetup_r>:
 80035f4:	4b32      	ldr	r3, [pc, #200]	; (80036c0 <__swsetup_r+0xcc>)
 80035f6:	b570      	push	{r4, r5, r6, lr}
 80035f8:	681d      	ldr	r5, [r3, #0]
 80035fa:	4606      	mov	r6, r0
 80035fc:	460c      	mov	r4, r1
 80035fe:	b125      	cbz	r5, 800360a <__swsetup_r+0x16>
 8003600:	69ab      	ldr	r3, [r5, #24]
 8003602:	b913      	cbnz	r3, 800360a <__swsetup_r+0x16>
 8003604:	4628      	mov	r0, r5
 8003606:	f7ff f907 	bl	8002818 <__sinit>
 800360a:	4b2e      	ldr	r3, [pc, #184]	; (80036c4 <__swsetup_r+0xd0>)
 800360c:	429c      	cmp	r4, r3
 800360e:	d10f      	bne.n	8003630 <__swsetup_r+0x3c>
 8003610:	686c      	ldr	r4, [r5, #4]
 8003612:	89a3      	ldrh	r3, [r4, #12]
 8003614:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003618:	0719      	lsls	r1, r3, #28
 800361a:	d42c      	bmi.n	8003676 <__swsetup_r+0x82>
 800361c:	06dd      	lsls	r5, r3, #27
 800361e:	d411      	bmi.n	8003644 <__swsetup_r+0x50>
 8003620:	2309      	movs	r3, #9
 8003622:	6033      	str	r3, [r6, #0]
 8003624:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8003628:	81a3      	strh	r3, [r4, #12]
 800362a:	f04f 30ff 	mov.w	r0, #4294967295
 800362e:	e03e      	b.n	80036ae <__swsetup_r+0xba>
 8003630:	4b25      	ldr	r3, [pc, #148]	; (80036c8 <__swsetup_r+0xd4>)
 8003632:	429c      	cmp	r4, r3
 8003634:	d101      	bne.n	800363a <__swsetup_r+0x46>
 8003636:	68ac      	ldr	r4, [r5, #8]
 8003638:	e7eb      	b.n	8003612 <__swsetup_r+0x1e>
 800363a:	4b24      	ldr	r3, [pc, #144]	; (80036cc <__swsetup_r+0xd8>)
 800363c:	429c      	cmp	r4, r3
 800363e:	bf08      	it	eq
 8003640:	68ec      	ldreq	r4, [r5, #12]
 8003642:	e7e6      	b.n	8003612 <__swsetup_r+0x1e>
 8003644:	0758      	lsls	r0, r3, #29
 8003646:	d512      	bpl.n	800366e <__swsetup_r+0x7a>
 8003648:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800364a:	b141      	cbz	r1, 800365e <__swsetup_r+0x6a>
 800364c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003650:	4299      	cmp	r1, r3
 8003652:	d002      	beq.n	800365a <__swsetup_r+0x66>
 8003654:	4630      	mov	r0, r6
 8003656:	f7ff f9eb 	bl	8002a30 <_free_r>
 800365a:	2300      	movs	r3, #0
 800365c:	6363      	str	r3, [r4, #52]	; 0x34
 800365e:	89a3      	ldrh	r3, [r4, #12]
 8003660:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003664:	81a3      	strh	r3, [r4, #12]
 8003666:	2300      	movs	r3, #0
 8003668:	6063      	str	r3, [r4, #4]
 800366a:	6923      	ldr	r3, [r4, #16]
 800366c:	6023      	str	r3, [r4, #0]
 800366e:	89a3      	ldrh	r3, [r4, #12]
 8003670:	f043 0308 	orr.w	r3, r3, #8
 8003674:	81a3      	strh	r3, [r4, #12]
 8003676:	6923      	ldr	r3, [r4, #16]
 8003678:	b94b      	cbnz	r3, 800368e <__swsetup_r+0x9a>
 800367a:	89a3      	ldrh	r3, [r4, #12]
 800367c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003680:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003684:	d003      	beq.n	800368e <__swsetup_r+0x9a>
 8003686:	4621      	mov	r1, r4
 8003688:	4630      	mov	r0, r6
 800368a:	f7ff f989 	bl	80029a0 <__smakebuf_r>
 800368e:	89a0      	ldrh	r0, [r4, #12]
 8003690:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003694:	f010 0301 	ands.w	r3, r0, #1
 8003698:	d00a      	beq.n	80036b0 <__swsetup_r+0xbc>
 800369a:	2300      	movs	r3, #0
 800369c:	60a3      	str	r3, [r4, #8]
 800369e:	6963      	ldr	r3, [r4, #20]
 80036a0:	425b      	negs	r3, r3
 80036a2:	61a3      	str	r3, [r4, #24]
 80036a4:	6923      	ldr	r3, [r4, #16]
 80036a6:	b943      	cbnz	r3, 80036ba <__swsetup_r+0xc6>
 80036a8:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80036ac:	d1ba      	bne.n	8003624 <__swsetup_r+0x30>
 80036ae:	bd70      	pop	{r4, r5, r6, pc}
 80036b0:	0781      	lsls	r1, r0, #30
 80036b2:	bf58      	it	pl
 80036b4:	6963      	ldrpl	r3, [r4, #20]
 80036b6:	60a3      	str	r3, [r4, #8]
 80036b8:	e7f4      	b.n	80036a4 <__swsetup_r+0xb0>
 80036ba:	2000      	movs	r0, #0
 80036bc:	e7f7      	b.n	80036ae <__swsetup_r+0xba>
 80036be:	bf00      	nop
 80036c0:	2000002c 	.word	0x2000002c
 80036c4:	08003ed0 	.word	0x08003ed0
 80036c8:	08003ef0 	.word	0x08003ef0
 80036cc:	08003eb0 	.word	0x08003eb0

080036d0 <_close_r>:
 80036d0:	b538      	push	{r3, r4, r5, lr}
 80036d2:	4d06      	ldr	r5, [pc, #24]	; (80036ec <_close_r+0x1c>)
 80036d4:	2300      	movs	r3, #0
 80036d6:	4604      	mov	r4, r0
 80036d8:	4608      	mov	r0, r1
 80036da:	602b      	str	r3, [r5, #0]
 80036dc:	f7fe fc2d 	bl	8001f3a <_close>
 80036e0:	1c43      	adds	r3, r0, #1
 80036e2:	d102      	bne.n	80036ea <_close_r+0x1a>
 80036e4:	682b      	ldr	r3, [r5, #0]
 80036e6:	b103      	cbz	r3, 80036ea <_close_r+0x1a>
 80036e8:	6023      	str	r3, [r4, #0]
 80036ea:	bd38      	pop	{r3, r4, r5, pc}
 80036ec:	200001e0 	.word	0x200001e0

080036f0 <_fstat_r>:
 80036f0:	b538      	push	{r3, r4, r5, lr}
 80036f2:	4d07      	ldr	r5, [pc, #28]	; (8003710 <_fstat_r+0x20>)
 80036f4:	2300      	movs	r3, #0
 80036f6:	4604      	mov	r4, r0
 80036f8:	4608      	mov	r0, r1
 80036fa:	4611      	mov	r1, r2
 80036fc:	602b      	str	r3, [r5, #0]
 80036fe:	f7fe fc28 	bl	8001f52 <_fstat>
 8003702:	1c43      	adds	r3, r0, #1
 8003704:	d102      	bne.n	800370c <_fstat_r+0x1c>
 8003706:	682b      	ldr	r3, [r5, #0]
 8003708:	b103      	cbz	r3, 800370c <_fstat_r+0x1c>
 800370a:	6023      	str	r3, [r4, #0]
 800370c:	bd38      	pop	{r3, r4, r5, pc}
 800370e:	bf00      	nop
 8003710:	200001e0 	.word	0x200001e0

08003714 <_isatty_r>:
 8003714:	b538      	push	{r3, r4, r5, lr}
 8003716:	4d06      	ldr	r5, [pc, #24]	; (8003730 <_isatty_r+0x1c>)
 8003718:	2300      	movs	r3, #0
 800371a:	4604      	mov	r4, r0
 800371c:	4608      	mov	r0, r1
 800371e:	602b      	str	r3, [r5, #0]
 8003720:	f7fe fc27 	bl	8001f72 <_isatty>
 8003724:	1c43      	adds	r3, r0, #1
 8003726:	d102      	bne.n	800372e <_isatty_r+0x1a>
 8003728:	682b      	ldr	r3, [r5, #0]
 800372a:	b103      	cbz	r3, 800372e <_isatty_r+0x1a>
 800372c:	6023      	str	r3, [r4, #0]
 800372e:	bd38      	pop	{r3, r4, r5, pc}
 8003730:	200001e0 	.word	0x200001e0

08003734 <_lseek_r>:
 8003734:	b538      	push	{r3, r4, r5, lr}
 8003736:	4d07      	ldr	r5, [pc, #28]	; (8003754 <_lseek_r+0x20>)
 8003738:	4604      	mov	r4, r0
 800373a:	4608      	mov	r0, r1
 800373c:	4611      	mov	r1, r2
 800373e:	2200      	movs	r2, #0
 8003740:	602a      	str	r2, [r5, #0]
 8003742:	461a      	mov	r2, r3
 8003744:	f7fe fc20 	bl	8001f88 <_lseek>
 8003748:	1c43      	adds	r3, r0, #1
 800374a:	d102      	bne.n	8003752 <_lseek_r+0x1e>
 800374c:	682b      	ldr	r3, [r5, #0]
 800374e:	b103      	cbz	r3, 8003752 <_lseek_r+0x1e>
 8003750:	6023      	str	r3, [r4, #0]
 8003752:	bd38      	pop	{r3, r4, r5, pc}
 8003754:	200001e0 	.word	0x200001e0

08003758 <memcpy>:
 8003758:	440a      	add	r2, r1
 800375a:	4291      	cmp	r1, r2
 800375c:	f100 33ff 	add.w	r3, r0, #4294967295
 8003760:	d100      	bne.n	8003764 <memcpy+0xc>
 8003762:	4770      	bx	lr
 8003764:	b510      	push	{r4, lr}
 8003766:	f811 4b01 	ldrb.w	r4, [r1], #1
 800376a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800376e:	4291      	cmp	r1, r2
 8003770:	d1f9      	bne.n	8003766 <memcpy+0xe>
 8003772:	bd10      	pop	{r4, pc}

08003774 <memmove>:
 8003774:	4288      	cmp	r0, r1
 8003776:	b510      	push	{r4, lr}
 8003778:	eb01 0402 	add.w	r4, r1, r2
 800377c:	d902      	bls.n	8003784 <memmove+0x10>
 800377e:	4284      	cmp	r4, r0
 8003780:	4623      	mov	r3, r4
 8003782:	d807      	bhi.n	8003794 <memmove+0x20>
 8003784:	1e43      	subs	r3, r0, #1
 8003786:	42a1      	cmp	r1, r4
 8003788:	d008      	beq.n	800379c <memmove+0x28>
 800378a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800378e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8003792:	e7f8      	b.n	8003786 <memmove+0x12>
 8003794:	4402      	add	r2, r0
 8003796:	4601      	mov	r1, r0
 8003798:	428a      	cmp	r2, r1
 800379a:	d100      	bne.n	800379e <memmove+0x2a>
 800379c:	bd10      	pop	{r4, pc}
 800379e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80037a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80037a6:	e7f7      	b.n	8003798 <memmove+0x24>

080037a8 <__malloc_lock>:
 80037a8:	4801      	ldr	r0, [pc, #4]	; (80037b0 <__malloc_lock+0x8>)
 80037aa:	f7ff b8d3 	b.w	8002954 <__retarget_lock_acquire_recursive>
 80037ae:	bf00      	nop
 80037b0:	200001d8 	.word	0x200001d8

080037b4 <__malloc_unlock>:
 80037b4:	4801      	ldr	r0, [pc, #4]	; (80037bc <__malloc_unlock+0x8>)
 80037b6:	f7ff b8ce 	b.w	8002956 <__retarget_lock_release_recursive>
 80037ba:	bf00      	nop
 80037bc:	200001d8 	.word	0x200001d8

080037c0 <_realloc_r>:
 80037c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80037c2:	4607      	mov	r7, r0
 80037c4:	4614      	mov	r4, r2
 80037c6:	460e      	mov	r6, r1
 80037c8:	b921      	cbnz	r1, 80037d4 <_realloc_r+0x14>
 80037ca:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80037ce:	4611      	mov	r1, r2
 80037d0:	f7ff b97e 	b.w	8002ad0 <_malloc_r>
 80037d4:	b922      	cbnz	r2, 80037e0 <_realloc_r+0x20>
 80037d6:	f7ff f92b 	bl	8002a30 <_free_r>
 80037da:	4625      	mov	r5, r4
 80037dc:	4628      	mov	r0, r5
 80037de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037e0:	f000 f826 	bl	8003830 <_malloc_usable_size_r>
 80037e4:	42a0      	cmp	r0, r4
 80037e6:	d20f      	bcs.n	8003808 <_realloc_r+0x48>
 80037e8:	4621      	mov	r1, r4
 80037ea:	4638      	mov	r0, r7
 80037ec:	f7ff f970 	bl	8002ad0 <_malloc_r>
 80037f0:	4605      	mov	r5, r0
 80037f2:	2800      	cmp	r0, #0
 80037f4:	d0f2      	beq.n	80037dc <_realloc_r+0x1c>
 80037f6:	4631      	mov	r1, r6
 80037f8:	4622      	mov	r2, r4
 80037fa:	f7ff ffad 	bl	8003758 <memcpy>
 80037fe:	4631      	mov	r1, r6
 8003800:	4638      	mov	r0, r7
 8003802:	f7ff f915 	bl	8002a30 <_free_r>
 8003806:	e7e9      	b.n	80037dc <_realloc_r+0x1c>
 8003808:	4635      	mov	r5, r6
 800380a:	e7e7      	b.n	80037dc <_realloc_r+0x1c>

0800380c <_read_r>:
 800380c:	b538      	push	{r3, r4, r5, lr}
 800380e:	4d07      	ldr	r5, [pc, #28]	; (800382c <_read_r+0x20>)
 8003810:	4604      	mov	r4, r0
 8003812:	4608      	mov	r0, r1
 8003814:	4611      	mov	r1, r2
 8003816:	2200      	movs	r2, #0
 8003818:	602a      	str	r2, [r5, #0]
 800381a:	461a      	mov	r2, r3
 800381c:	f7fe fb70 	bl	8001f00 <_read>
 8003820:	1c43      	adds	r3, r0, #1
 8003822:	d102      	bne.n	800382a <_read_r+0x1e>
 8003824:	682b      	ldr	r3, [r5, #0]
 8003826:	b103      	cbz	r3, 800382a <_read_r+0x1e>
 8003828:	6023      	str	r3, [r4, #0]
 800382a:	bd38      	pop	{r3, r4, r5, pc}
 800382c:	200001e0 	.word	0x200001e0

08003830 <_malloc_usable_size_r>:
 8003830:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003834:	1f18      	subs	r0, r3, #4
 8003836:	2b00      	cmp	r3, #0
 8003838:	bfbc      	itt	lt
 800383a:	580b      	ldrlt	r3, [r1, r0]
 800383c:	18c0      	addlt	r0, r0, r3
 800383e:	4770      	bx	lr

08003840 <_init>:
 8003840:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003842:	bf00      	nop
 8003844:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003846:	bc08      	pop	{r3}
 8003848:	469e      	mov	lr, r3
 800384a:	4770      	bx	lr

0800384c <_fini>:
 800384c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800384e:	bf00      	nop
 8003850:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003852:	bc08      	pop	{r3}
 8003854:	469e      	mov	lr, r3
 8003856:	4770      	bx	lr
