/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.19
Hash     : c1e3bb5
Date     : Jul  2 2024
Type     : Engineering
Log Time   : Tue Jul  2 06:55:30 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 8

#Path 1
Startpoint: cnt4[0].Q[0] (dffre clocked by design_clk_4)
Endpoint  : cnt4[6].D[0] (dffre clocked by design_clk_4)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_4 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_4.inpad[0] (.input)                       0.000     0.000
cnt4[0].C[0] (dffre)                                                  0.890     0.890
cnt4[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n298__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n298__.out[0] (.names)                                    0.173     2.107
$abc$3436$li6_li6.in[0] (.names)                                            0.890     2.998
$abc$3436$li6_li6.out[0] (.names)                                           0.218     3.216
cnt4[6].D[0] (dffre)                                                  0.890     4.107
data arrival time                                                                     4.107

clock design_clk_4 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_4.inpad[0] (.input)                       0.000     2.500
cnt4[6].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.107
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.748


#Path 2
Startpoint: cnt13[1].Q[0] (dffre clocked by design_clk_13)
Endpoint  : cnt13[6].D[0] (dffre clocked by design_clk_13)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_13 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_13.inpad[0] (.input)                       0.000     0.000
cnt13[1].C[0] (dffre)                                                 0.890     0.890
cnt13[1].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$7707$new_new_n338__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n338__.out[0] (.names)                                    0.173     2.107
$abc$3281$li6_li6.in[0] (.names)                                            0.890     2.998
$abc$3281$li6_li6.out[0] (.names)                                           0.218     3.216
cnt13[6].D[0] (dffre)                                                 0.890     4.107
data arrival time                                                                     4.107

clock design_clk_13 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_13.inpad[0] (.input)                       0.000     2.500
cnt13[6].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.107
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.748


#Path 3
Startpoint: cnt14[3].Q[0] (dffre clocked by design_clk_14)
Endpoint  : cnt14[6].D[0] (dffre clocked by design_clk_14)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_14 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_14.inpad[0] (.input)                       0.000     0.000
cnt14[3].C[0] (dffre)                                                 0.890     0.890
cnt14[3].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$7707$new_new_n330__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n330__.out[0] (.names)                                    0.173     2.107
$abc$3312$li6_li6.in[0] (.names)                                            0.890     2.998
$abc$3312$li6_li6.out[0] (.names)                                           0.218     3.216
cnt14[6].D[0] (dffre)                                                 0.890     4.107
data arrival time                                                                     4.107

clock design_clk_14 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_14.inpad[0] (.input)                       0.000     2.500
cnt14[6].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.107
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.748


#Path 4
Startpoint: cnt12[5].Q[0] (dffre clocked by design_clk_12)
Endpoint  : cnt12[6].D[0] (dffre clocked by design_clk_12)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_12 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_12.inpad[0] (.input)                       0.000     0.000
cnt12[5].C[0] (dffre)                                                 0.890     0.890
cnt12[5].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$7707$new_new_n346__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n346__.out[0] (.names)                                    0.173     2.107
$abc$3250$li6_li6.in[0] (.names)                                            0.890     2.998
$abc$3250$li6_li6.out[0] (.names)                                           0.218     3.216
cnt12[6].D[0] (dffre)                                                 0.890     4.107
data arrival time                                                                     4.107

clock design_clk_12 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_12.inpad[0] (.input)                       0.000     2.500
cnt12[6].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.107
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.748


#Path 5
Startpoint: cnt15[0].Q[0] (dffre clocked by design_clk_15)
Endpoint  : cnt15[6].D[0] (dffre clocked by design_clk_15)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_15 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_15.inpad[0] (.input)                       0.000     0.000
cnt15[0].C[0] (dffre)                                                 0.890     0.890
cnt15[0].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$7707$new_new_n322__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n322__.out[0] (.names)                                    0.173     2.107
$abc$3343$li6_li6.in[0] (.names)                                            0.890     2.998
$abc$3343$li6_li6.out[0] (.names)                                           0.218     3.216
cnt15[6].D[0] (dffre)                                                 0.890     4.107
data arrival time                                                                     4.107

clock design_clk_15 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_15.inpad[0] (.input)                       0.000     2.500
cnt15[6].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.107
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.748


#Path 6
Startpoint: cnt2[3].Q[0] (dffre clocked by design_clk_2)
Endpoint  : cnt2[6].D[0] (dffre clocked by design_clk_2)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_2 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_2.inpad[0] (.input)                       0.000     0.000
cnt2[3].C[0] (dffre)                                                  0.890     0.890
cnt2[3].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n314__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n314__.out[0] (.names)                                    0.173     2.107
$abc$3374$li6_li6.in[0] (.names)                                            0.890     2.998
$abc$3374$li6_li6.out[0] (.names)                                           0.218     3.216
cnt2[6].D[0] (dffre)                                                  0.890     4.107
data arrival time                                                                     4.107

clock design_clk_2 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_2.inpad[0] (.input)                       0.000     2.500
cnt2[6].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.107
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.748


#Path 7
Startpoint: cnt11[5].Q[0] (dffre clocked by design_clk_11)
Endpoint  : cnt11[6].D[0] (dffre clocked by design_clk_11)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_11 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_11.inpad[0] (.input)                       0.000     0.000
cnt11[5].C[0] (dffre)                                                 0.890     0.890
cnt11[5].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$7707$new_new_n354__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n354__.out[0] (.names)                                    0.173     2.107
$abc$3219$li6_li6.in[0] (.names)                                            0.890     2.998
$abc$3219$li6_li6.out[0] (.names)                                           0.218     3.216
cnt11[6].D[0] (dffre)                                                 0.890     4.107
data arrival time                                                                     4.107

clock design_clk_11 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_11.inpad[0] (.input)                       0.000     2.500
cnt11[6].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.107
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.748


#Path 8
Startpoint: cnt3[0].Q[0] (dffre clocked by design_clk_3)
Endpoint  : cnt3[6].D[0] (dffre clocked by design_clk_3)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_3 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_3.inpad[0] (.input)                       0.000     0.000
cnt3[0].C[0] (dffre)                                                  0.890     0.890
cnt3[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n306__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n306__.out[0] (.names)                                    0.173     2.107
$abc$3405$li6_li6.in[0] (.names)                                            0.890     2.998
$abc$3405$li6_li6.out[0] (.names)                                           0.218     3.216
cnt3[6].D[0] (dffre)                                                  0.890     4.107
data arrival time                                                                     4.107

clock design_clk_3 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_3.inpad[0] (.input)                       0.000     2.500
cnt3[6].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.107
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.748


#Path 9
Startpoint: cnt10[0].Q[0] (dffre clocked by design_clk_10)
Endpoint  : cnt10[6].D[0] (dffre clocked by design_clk_10)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_10 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_10.inpad[0] (.input)                       0.000     0.000
cnt10[0].C[0] (dffre)                                                 0.890     0.890
cnt10[0].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$7707$new_new_n362__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n362__.out[0] (.names)                                    0.173     2.107
$abc$3188$li6_li6.in[0] (.names)                                            0.890     2.998
$abc$3188$li6_li6.out[0] (.names)                                           0.218     3.216
cnt10[6].D[0] (dffre)                                                 0.890     4.107
data arrival time                                                                     4.107

clock design_clk_10 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_10.inpad[0] (.input)                       0.000     2.500
cnt10[6].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.107
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.748


#Path 10
Startpoint: cnt5[1].Q[0] (dffre clocked by design_clk_5)
Endpoint  : cnt5[6].D[0] (dffre clocked by design_clk_5)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_5 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_5.inpad[0] (.input)                       0.000     0.000
cnt5[1].C[0] (dffre)                                                  0.890     0.890
cnt5[1].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n290__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n290__.out[0] (.names)                                    0.173     2.107
$abc$3467$li6_li6.in[0] (.names)                                            0.890     2.998
$abc$3467$li6_li6.out[0] (.names)                                           0.218     3.216
cnt5[6].D[0] (dffre)                                                  0.890     4.107
data arrival time                                                                     4.107

clock design_clk_5 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_5.inpad[0] (.input)                       0.000     2.500
cnt5[6].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.107
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.748


#Path 11
Startpoint: cnt6[0].Q[0] (dffre clocked by design_clk_6)
Endpoint  : cnt6[6].D[0] (dffre clocked by design_clk_6)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_6 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_6.inpad[0] (.input)                       0.000     0.000
cnt6[0].C[0] (dffre)                                                  0.890     0.890
cnt6[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n282__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n282__.out[0] (.names)                                    0.173     2.107
$abc$3498$li6_li6.in[0] (.names)                                            0.890     2.998
$abc$3498$li6_li6.out[0] (.names)                                           0.218     3.216
cnt6[6].D[0] (dffre)                                                  0.890     4.107
data arrival time                                                                     4.107

clock design_clk_6 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_6.inpad[0] (.input)                       0.000     2.500
cnt6[6].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.107
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.748


#Path 12
Startpoint: cnt1[5].Q[0] (dffre clocked by design_clk_1)
Endpoint  : cnt1[6].D[0] (dffre clocked by design_clk_1)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_1 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_1.inpad[0] (.input)                       0.000     0.000
cnt1[5].C[0] (dffre)                                                  0.890     0.890
cnt1[5].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n370__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n370__.out[0] (.names)                                    0.173     2.107
$abc$3157$li6_li6.in[0] (.names)                                            0.890     2.998
$abc$3157$li6_li6.out[0] (.names)                                           0.218     3.216
cnt1[6].D[0] (dffre)                                                  0.890     4.107
data arrival time                                                                     4.107

clock design_clk_1 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_1.inpad[0] (.input)                       0.000     2.500
cnt1[6].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.107
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.748


#Path 13
Startpoint: cnt7[1].Q[0] (dffre clocked by design_clk_7)
Endpoint  : cnt7[6].D[0] (dffre clocked by design_clk_7)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_7 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_7.inpad[0] (.input)                       0.000     0.000
cnt7[1].C[0] (dffre)                                                  0.890     0.890
cnt7[1].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n274__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n274__.out[0] (.names)                                    0.173     2.107
$abc$3529$li6_li6.in[0] (.names)                                            0.890     2.998
$abc$3529$li6_li6.out[0] (.names)                                           0.218     3.216
cnt7[6].D[0] (dffre)                                                  0.890     4.107
data arrival time                                                                     4.107

clock design_clk_7 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_7.inpad[0] (.input)                       0.000     2.500
cnt7[6].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.107
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.748


#Path 14
Startpoint: cnt0[5].Q[0] (dffre clocked by design_clk_0)
Endpoint  : cnt0[6].D[0] (dffre clocked by design_clk_0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_0.inpad[0] (.input)                       0.000     0.000
cnt0[5].C[0] (dffre)                                                  0.890     0.890
cnt0[5].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n378__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n378__.out[0] (.names)                                    0.173     2.107
$abc$3126$li6_li6.in[0] (.names)                                            0.890     2.998
$abc$3126$li6_li6.out[0] (.names)                                           0.218     3.216
cnt0[6].D[0] (dffre)                                                  0.890     4.107
data arrival time                                                                     4.107

clock design_clk_0 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_0.inpad[0] (.input)                       0.000     2.500
cnt0[6].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.107
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.748


#Path 15
Startpoint: cnt8[1].Q[0] (dffre clocked by design_clk_8)
Endpoint  : cnt8[6].D[0] (dffre clocked by design_clk_8)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_8 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_8.inpad[0] (.input)                       0.000     0.000
cnt8[1].C[0] (dffre)                                                  0.890     0.890
cnt8[1].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n266__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n266__.out[0] (.names)                                    0.173     2.107
$abc$3560$li6_li6.in[0] (.names)                                            0.890     2.998
$abc$3560$li6_li6.out[0] (.names)                                           0.218     3.216
cnt8[6].D[0] (dffre)                                                  0.890     4.107
data arrival time                                                                     4.107

clock design_clk_8 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_8.inpad[0] (.input)                       0.000     2.500
cnt8[6].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.107
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.748


#Path 16
Startpoint: cnt9[1].Q[0] (dffre clocked by design_clk_9)
Endpoint  : cnt9[6].D[0] (dffre clocked by design_clk_9)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_9 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_9.inpad[0] (.input)                       0.000     0.000
cnt9[1].C[0] (dffre)                                                  0.890     0.890
cnt9[1].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n258__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n258__.out[0] (.names)                                    0.173     2.107
$abc$3591$li6_li6.in[0] (.names)                                            0.890     2.998
$abc$3591$li6_li6.out[0] (.names)                                           0.218     3.216
cnt9[6].D[0] (dffre)                                                  0.890     4.107
data arrival time                                                                     4.107

clock design_clk_9 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_9.inpad[0] (.input)                       0.000     2.500
cnt9[6].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.107
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.748


#Path 17
Startpoint: cnt10[0].Q[0] (dffre clocked by design_clk_10)
Endpoint  : cnt10[7].D[0] (dffre clocked by design_clk_10)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_10 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_10.inpad[0] (.input)                       0.000     0.000
cnt10[0].C[0] (dffre)                                                 0.890     0.890
cnt10[0].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$7707$new_new_n362__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n362__.out[0] (.names)                                    0.173     2.107
$abc$3188$li7_li7.in[1] (.names)                                            0.890     2.998
$abc$3188$li7_li7.out[0] (.names)                                           0.197     3.195
cnt10[7].D[0] (dffre)                                                 0.890     4.085
data arrival time                                                                     4.085

clock design_clk_10 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_10.inpad[0] (.input)                       0.000     2.500
cnt10[7].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.085
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.726


#Path 18
Startpoint: cnt1[5].Q[0] (dffre clocked by design_clk_1)
Endpoint  : cnt1[7].D[0] (dffre clocked by design_clk_1)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_1 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_1.inpad[0] (.input)                       0.000     0.000
cnt1[5].C[0] (dffre)                                                  0.890     0.890
cnt1[5].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n370__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n370__.out[0] (.names)                                    0.173     2.107
$abc$3157$li7_li7.in[1] (.names)                                            0.890     2.998
$abc$3157$li7_li7.out[0] (.names)                                           0.197     3.195
cnt1[7].D[0] (dffre)                                                  0.890     4.085
data arrival time                                                                     4.085

clock design_clk_1 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_1.inpad[0] (.input)                       0.000     2.500
cnt1[7].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.085
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.726


#Path 19
Startpoint: cnt11[5].Q[0] (dffre clocked by design_clk_11)
Endpoint  : cnt11[7].D[0] (dffre clocked by design_clk_11)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_11 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_11.inpad[0] (.input)                       0.000     0.000
cnt11[5].C[0] (dffre)                                                 0.890     0.890
cnt11[5].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$7707$new_new_n354__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n354__.out[0] (.names)                                    0.173     2.107
$abc$3219$li7_li7.in[1] (.names)                                            0.890     2.998
$abc$3219$li7_li7.out[0] (.names)                                           0.197     3.195
cnt11[7].D[0] (dffre)                                                 0.890     4.085
data arrival time                                                                     4.085

clock design_clk_11 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_11.inpad[0] (.input)                       0.000     2.500
cnt11[7].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.085
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.726


#Path 20
Startpoint: cnt12[5].Q[0] (dffre clocked by design_clk_12)
Endpoint  : cnt12[7].D[0] (dffre clocked by design_clk_12)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_12 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_12.inpad[0] (.input)                       0.000     0.000
cnt12[5].C[0] (dffre)                                                 0.890     0.890
cnt12[5].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$7707$new_new_n346__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n346__.out[0] (.names)                                    0.173     2.107
$abc$3250$li7_li7.in[1] (.names)                                            0.890     2.998
$abc$3250$li7_li7.out[0] (.names)                                           0.197     3.195
cnt12[7].D[0] (dffre)                                                 0.890     4.085
data arrival time                                                                     4.085

clock design_clk_12 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_12.inpad[0] (.input)                       0.000     2.500
cnt12[7].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.085
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.726


#Path 21
Startpoint: cnt0[5].Q[0] (dffre clocked by design_clk_0)
Endpoint  : cnt0[7].D[0] (dffre clocked by design_clk_0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_0.inpad[0] (.input)                       0.000     0.000
cnt0[5].C[0] (dffre)                                                  0.890     0.890
cnt0[5].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n378__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n378__.out[0] (.names)                                    0.173     2.107
$abc$3126$li7_li7.in[1] (.names)                                            0.890     2.998
$abc$3126$li7_li7.out[0] (.names)                                           0.197     3.195
cnt0[7].D[0] (dffre)                                                  0.890     4.085
data arrival time                                                                     4.085

clock design_clk_0 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_0.inpad[0] (.input)                       0.000     2.500
cnt0[7].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.085
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.726


#Path 22
Startpoint: cnt13[1].Q[0] (dffre clocked by design_clk_13)
Endpoint  : cnt13[7].D[0] (dffre clocked by design_clk_13)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_13 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_13.inpad[0] (.input)                       0.000     0.000
cnt13[1].C[0] (dffre)                                                 0.890     0.890
cnt13[1].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$7707$new_new_n338__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n338__.out[0] (.names)                                    0.173     2.107
$abc$3281$li7_li7.in[1] (.names)                                            0.890     2.998
$abc$3281$li7_li7.out[0] (.names)                                           0.197     3.195
cnt13[7].D[0] (dffre)                                                 0.890     4.085
data arrival time                                                                     4.085

clock design_clk_13 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_13.inpad[0] (.input)                       0.000     2.500
cnt13[7].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.085
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.726


#Path 23
Startpoint: cnt15[0].Q[0] (dffre clocked by design_clk_15)
Endpoint  : cnt15[7].D[0] (dffre clocked by design_clk_15)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_15 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_15.inpad[0] (.input)                       0.000     0.000
cnt15[0].C[0] (dffre)                                                 0.890     0.890
cnt15[0].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$7707$new_new_n322__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n322__.out[0] (.names)                                    0.173     2.107
$abc$3343$li7_li7.in[1] (.names)                                            0.890     2.998
$abc$3343$li7_li7.out[0] (.names)                                           0.197     3.195
cnt15[7].D[0] (dffre)                                                 0.890     4.085
data arrival time                                                                     4.085

clock design_clk_15 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_15.inpad[0] (.input)                       0.000     2.500
cnt15[7].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.085
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.726


#Path 24
Startpoint: cnt9[1].Q[0] (dffre clocked by design_clk_9)
Endpoint  : cnt9[7].D[0] (dffre clocked by design_clk_9)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_9 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_9.inpad[0] (.input)                       0.000     0.000
cnt9[1].C[0] (dffre)                                                  0.890     0.890
cnt9[1].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n258__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n258__.out[0] (.names)                                    0.173     2.107
$abc$3591$li7_li7.in[1] (.names)                                            0.890     2.998
$abc$3591$li7_li7.out[0] (.names)                                           0.197     3.195
cnt9[7].D[0] (dffre)                                                  0.890     4.085
data arrival time                                                                     4.085

clock design_clk_9 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_9.inpad[0] (.input)                       0.000     2.500
cnt9[7].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.085
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.726


#Path 25
Startpoint: cnt8[1].Q[0] (dffre clocked by design_clk_8)
Endpoint  : cnt8[7].D[0] (dffre clocked by design_clk_8)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_8 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_8.inpad[0] (.input)                       0.000     0.000
cnt8[1].C[0] (dffre)                                                  0.890     0.890
cnt8[1].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n266__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n266__.out[0] (.names)                                    0.173     2.107
$abc$3560$li7_li7.in[1] (.names)                                            0.890     2.998
$abc$3560$li7_li7.out[0] (.names)                                           0.197     3.195
cnt8[7].D[0] (dffre)                                                  0.890     4.085
data arrival time                                                                     4.085

clock design_clk_8 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_8.inpad[0] (.input)                       0.000     2.500
cnt8[7].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.085
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.726


#Path 26
Startpoint: cnt14[3].Q[0] (dffre clocked by design_clk_14)
Endpoint  : cnt14[7].D[0] (dffre clocked by design_clk_14)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_14 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_14.inpad[0] (.input)                       0.000     0.000
cnt14[3].C[0] (dffre)                                                 0.890     0.890
cnt14[3].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$7707$new_new_n330__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n330__.out[0] (.names)                                    0.173     2.107
$abc$3312$li7_li7.in[1] (.names)                                            0.890     2.998
$abc$3312$li7_li7.out[0] (.names)                                           0.197     3.195
cnt14[7].D[0] (dffre)                                                 0.890     4.085
data arrival time                                                                     4.085

clock design_clk_14 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_14.inpad[0] (.input)                       0.000     2.500
cnt14[7].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.085
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.726


#Path 27
Startpoint: cnt7[1].Q[0] (dffre clocked by design_clk_7)
Endpoint  : cnt7[7].D[0] (dffre clocked by design_clk_7)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_7 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_7.inpad[0] (.input)                       0.000     0.000
cnt7[1].C[0] (dffre)                                                  0.890     0.890
cnt7[1].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n274__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n274__.out[0] (.names)                                    0.173     2.107
$abc$3529$li7_li7.in[1] (.names)                                            0.890     2.998
$abc$3529$li7_li7.out[0] (.names)                                           0.197     3.195
cnt7[7].D[0] (dffre)                                                  0.890     4.085
data arrival time                                                                     4.085

clock design_clk_7 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_7.inpad[0] (.input)                       0.000     2.500
cnt7[7].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.085
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.726


#Path 28
Startpoint: cnt6[0].Q[0] (dffre clocked by design_clk_6)
Endpoint  : cnt6[7].D[0] (dffre clocked by design_clk_6)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_6 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_6.inpad[0] (.input)                       0.000     0.000
cnt6[0].C[0] (dffre)                                                  0.890     0.890
cnt6[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n282__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n282__.out[0] (.names)                                    0.173     2.107
$abc$3498$li7_li7.in[1] (.names)                                            0.890     2.998
$abc$3498$li7_li7.out[0] (.names)                                           0.197     3.195
cnt6[7].D[0] (dffre)                                                  0.890     4.085
data arrival time                                                                     4.085

clock design_clk_6 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_6.inpad[0] (.input)                       0.000     2.500
cnt6[7].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.085
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.726


#Path 29
Startpoint: cnt5[1].Q[0] (dffre clocked by design_clk_5)
Endpoint  : cnt5[7].D[0] (dffre clocked by design_clk_5)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_5 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_5.inpad[0] (.input)                       0.000     0.000
cnt5[1].C[0] (dffre)                                                  0.890     0.890
cnt5[1].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n290__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n290__.out[0] (.names)                                    0.173     2.107
$abc$3467$li7_li7.in[1] (.names)                                            0.890     2.998
$abc$3467$li7_li7.out[0] (.names)                                           0.197     3.195
cnt5[7].D[0] (dffre)                                                  0.890     4.085
data arrival time                                                                     4.085

clock design_clk_5 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_5.inpad[0] (.input)                       0.000     2.500
cnt5[7].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.085
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.726


#Path 30
Startpoint: cnt4[0].Q[0] (dffre clocked by design_clk_4)
Endpoint  : cnt4[7].D[0] (dffre clocked by design_clk_4)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_4 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_4.inpad[0] (.input)                       0.000     0.000
cnt4[0].C[0] (dffre)                                                  0.890     0.890
cnt4[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n298__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n298__.out[0] (.names)                                    0.173     2.107
$abc$3436$li7_li7.in[1] (.names)                                            0.890     2.998
$abc$3436$li7_li7.out[0] (.names)                                           0.197     3.195
cnt4[7].D[0] (dffre)                                                  0.890     4.085
data arrival time                                                                     4.085

clock design_clk_4 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_4.inpad[0] (.input)                       0.000     2.500
cnt4[7].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.085
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.726


#Path 31
Startpoint: cnt3[0].Q[0] (dffre clocked by design_clk_3)
Endpoint  : cnt3[7].D[0] (dffre clocked by design_clk_3)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_3 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_3.inpad[0] (.input)                       0.000     0.000
cnt3[0].C[0] (dffre)                                                  0.890     0.890
cnt3[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n306__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n306__.out[0] (.names)                                    0.173     2.107
$abc$3405$li7_li7.in[1] (.names)                                            0.890     2.998
$abc$3405$li7_li7.out[0] (.names)                                           0.197     3.195
cnt3[7].D[0] (dffre)                                                  0.890     4.085
data arrival time                                                                     4.085

clock design_clk_3 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_3.inpad[0] (.input)                       0.000     2.500
cnt3[7].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.085
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.726


#Path 32
Startpoint: cnt2[3].Q[0] (dffre clocked by design_clk_2)
Endpoint  : cnt2[7].D[0] (dffre clocked by design_clk_2)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_2 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_2.inpad[0] (.input)                       0.000     0.000
cnt2[3].C[0] (dffre)                                                  0.890     0.890
cnt2[3].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$7707$new_new_n314__.in[0] (.names)                                     0.890     1.935
$abc$7707$new_new_n314__.out[0] (.names)                                    0.173     2.107
$abc$3374$li7_li7.in[1] (.names)                                            0.890     2.998
$abc$3374$li7_li7.out[0] (.names)                                           0.197     3.195
cnt2[7].D[0] (dffre)                                                  0.890     4.085
data arrival time                                                                     4.085

clock design_clk_2 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_2.inpad[0] (.input)                       0.000     2.500
cnt2[7].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -4.085
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                     -0.726


#Path 33
Startpoint: cnt7[0].Q[0] (dffre clocked by design_clk_7)
Endpoint  : cnt7[0].D[0] (dffre clocked by design_clk_7)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_7 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_7.inpad[0] (.input)                       0.000     0.000
cnt7[0].C[0] (dffre)                                                  0.890     0.890
cnt7[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3529$li0_li0.in[0] (.names)                                            0.890     1.935
$abc$3529$li0_li0.out[0] (.names)                                           0.218     2.153
cnt7[0].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_7 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_7.inpad[0] (.input)                       0.000     2.500
cnt7[0].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 34
Startpoint: cnt4[2].Q[0] (dffre clocked by design_clk_4)
Endpoint  : cnt4[2].D[0] (dffre clocked by design_clk_4)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_4 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_4.inpad[0] (.input)                       0.000     0.000
cnt4[2].C[0] (dffre)                                                  0.890     0.890
cnt4[2].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3436$li2_li2.in[0] (.names)                                            0.890     1.935
$abc$3436$li2_li2.out[0] (.names)                                           0.218     2.153
cnt4[2].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_4 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_4.inpad[0] (.input)                       0.000     2.500
cnt4[2].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 35
Startpoint: cnt6[4].Q[0] (dffre clocked by design_clk_6)
Endpoint  : cnt6[4].D[0] (dffre clocked by design_clk_6)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_6 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_6.inpad[0] (.input)                       0.000     0.000
cnt6[4].C[0] (dffre)                                                  0.890     0.890
cnt6[4].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3498$li4_li4.in[0] (.names)                                            0.890     1.935
$abc$3498$li4_li4.out[0] (.names)                                           0.218     2.153
cnt6[4].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_6 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_6.inpad[0] (.input)                       0.000     2.500
cnt6[4].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 36
Startpoint: cnt6[3].Q[0] (dffre clocked by design_clk_6)
Endpoint  : cnt6[3].D[0] (dffre clocked by design_clk_6)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_6 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_6.inpad[0] (.input)                       0.000     0.000
cnt6[3].C[0] (dffre)                                                  0.890     0.890
cnt6[3].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3498$li3_li3.in[0] (.names)                                            0.890     1.935
$abc$3498$li3_li3.out[0] (.names)                                           0.218     2.153
cnt6[3].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_6 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_6.inpad[0] (.input)                       0.000     2.500
cnt6[3].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 37
Startpoint: cnt6[2].Q[0] (dffre clocked by design_clk_6)
Endpoint  : cnt6[2].D[0] (dffre clocked by design_clk_6)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_6 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_6.inpad[0] (.input)                       0.000     0.000
cnt6[2].C[0] (dffre)                                                  0.890     0.890
cnt6[2].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3498$li2_li2.in[0] (.names)                                            0.890     1.935
$abc$3498$li2_li2.out[0] (.names)                                           0.218     2.153
cnt6[2].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_6 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_6.inpad[0] (.input)                       0.000     2.500
cnt6[2].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 38
Startpoint: cnt6[0].Q[0] (dffre clocked by design_clk_6)
Endpoint  : cnt6[1].D[0] (dffre clocked by design_clk_6)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_6 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_6.inpad[0] (.input)                       0.000     0.000
cnt6[0].C[0] (dffre)                                                  0.890     0.890
cnt6[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3498$li1_li1.in[0] (.names)                                            0.890     1.935
$abc$3498$li1_li1.out[0] (.names)                                           0.218     2.153
cnt6[1].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_6 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_6.inpad[0] (.input)                       0.000     2.500
cnt6[1].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 39
Startpoint: cnt6[0].Q[0] (dffre clocked by design_clk_6)
Endpoint  : cnt6[0].D[0] (dffre clocked by design_clk_6)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_6 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_6.inpad[0] (.input)                       0.000     0.000
cnt6[0].C[0] (dffre)                                                  0.890     0.890
cnt6[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3498$li0_li0.in[0] (.names)                                            0.890     1.935
$abc$3498$li0_li0.out[0] (.names)                                           0.218     2.153
cnt6[0].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_6 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_6.inpad[0] (.input)                       0.000     2.500
cnt6[0].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 40
Startpoint: cnt5[4].Q[0] (dffre clocked by design_clk_5)
Endpoint  : cnt5[4].D[0] (dffre clocked by design_clk_5)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_5 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_5.inpad[0] (.input)                       0.000     0.000
cnt5[4].C[0] (dffre)                                                  0.890     0.890
cnt5[4].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3467$li4_li4.in[0] (.names)                                            0.890     1.935
$abc$3467$li4_li4.out[0] (.names)                                           0.218     2.153
cnt5[4].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_5 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_5.inpad[0] (.input)                       0.000     2.500
cnt5[4].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 41
Startpoint: cnt5[3].Q[0] (dffre clocked by design_clk_5)
Endpoint  : cnt5[3].D[0] (dffre clocked by design_clk_5)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_5 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_5.inpad[0] (.input)                       0.000     0.000
cnt5[3].C[0] (dffre)                                                  0.890     0.890
cnt5[3].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3467$li3_li3.in[0] (.names)                                            0.890     1.935
$abc$3467$li3_li3.out[0] (.names)                                           0.218     2.153
cnt5[3].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_5 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_5.inpad[0] (.input)                       0.000     2.500
cnt5[3].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 42
Startpoint: cnt5[2].Q[0] (dffre clocked by design_clk_5)
Endpoint  : cnt5[2].D[0] (dffre clocked by design_clk_5)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_5 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_5.inpad[0] (.input)                       0.000     0.000
cnt5[2].C[0] (dffre)                                                  0.890     0.890
cnt5[2].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3467$li2_li2.in[0] (.names)                                            0.890     1.935
$abc$3467$li2_li2.out[0] (.names)                                           0.218     2.153
cnt5[2].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_5 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_5.inpad[0] (.input)                       0.000     2.500
cnt5[2].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 43
Startpoint: cnt5[1].Q[0] (dffre clocked by design_clk_5)
Endpoint  : cnt5[1].D[0] (dffre clocked by design_clk_5)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_5 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_5.inpad[0] (.input)                       0.000     0.000
cnt5[1].C[0] (dffre)                                                  0.890     0.890
cnt5[1].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3467$li1_li1.in[0] (.names)                                            0.890     1.935
$abc$3467$li1_li1.out[0] (.names)                                           0.218     2.153
cnt5[1].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_5 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_5.inpad[0] (.input)                       0.000     2.500
cnt5[1].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 44
Startpoint: cnt5[0].Q[0] (dffre clocked by design_clk_5)
Endpoint  : cnt5[0].D[0] (dffre clocked by design_clk_5)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_5 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_5.inpad[0] (.input)                       0.000     0.000
cnt5[0].C[0] (dffre)                                                  0.890     0.890
cnt5[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3467$li0_li0.in[0] (.names)                                            0.890     1.935
$abc$3467$li0_li0.out[0] (.names)                                           0.218     2.153
cnt5[0].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_5 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_5.inpad[0] (.input)                       0.000     2.500
cnt5[0].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 45
Startpoint: cnt0[0].Q[0] (dffre clocked by design_clk_0)
Endpoint  : cnt0[0].D[0] (dffre clocked by design_clk_0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_0.inpad[0] (.input)                       0.000     0.000
cnt0[0].C[0] (dffre)                                                  0.890     0.890
cnt0[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3126$li0_li0.in[0] (.names)                                            0.890     1.935
$abc$3126$li0_li0.out[0] (.names)                                           0.218     2.153
cnt0[0].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_0 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_0.inpad[0] (.input)                       0.000     2.500
cnt0[0].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 46
Startpoint: cnt4[3].Q[0] (dffre clocked by design_clk_4)
Endpoint  : cnt4[3].D[0] (dffre clocked by design_clk_4)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_4 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_4.inpad[0] (.input)                       0.000     0.000
cnt4[3].C[0] (dffre)                                                  0.890     0.890
cnt4[3].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3436$li3_li3.in[0] (.names)                                            0.890     1.935
$abc$3436$li3_li3.out[0] (.names)                                           0.218     2.153
cnt4[3].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_4 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_4.inpad[0] (.input)                       0.000     2.500
cnt4[3].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 47
Startpoint: cnt7[1].Q[0] (dffre clocked by design_clk_7)
Endpoint  : cnt7[1].D[0] (dffre clocked by design_clk_7)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_7 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_7.inpad[0] (.input)                       0.000     0.000
cnt7[1].C[0] (dffre)                                                  0.890     0.890
cnt7[1].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3529$li1_li1.in[0] (.names)                                            0.890     1.935
$abc$3529$li1_li1.out[0] (.names)                                           0.218     2.153
cnt7[1].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_7 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_7.inpad[0] (.input)                       0.000     2.500
cnt7[1].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 48
Startpoint: cnt7[2].Q[0] (dffre clocked by design_clk_7)
Endpoint  : cnt7[2].D[0] (dffre clocked by design_clk_7)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_7 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_7.inpad[0] (.input)                       0.000     0.000
cnt7[2].C[0] (dffre)                                                  0.890     0.890
cnt7[2].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3529$li2_li2.in[0] (.names)                                            0.890     1.935
$abc$3529$li2_li2.out[0] (.names)                                           0.218     2.153
cnt7[2].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_7 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_7.inpad[0] (.input)                       0.000     2.500
cnt7[2].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 49
Startpoint: cnt7[3].Q[0] (dffre clocked by design_clk_7)
Endpoint  : cnt7[3].D[0] (dffre clocked by design_clk_7)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_7 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_7.inpad[0] (.input)                       0.000     0.000
cnt7[3].C[0] (dffre)                                                  0.890     0.890
cnt7[3].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3529$li3_li3.in[0] (.names)                                            0.890     1.935
$abc$3529$li3_li3.out[0] (.names)                                           0.218     2.153
cnt7[3].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_7 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_7.inpad[0] (.input)                       0.000     2.500
cnt7[3].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 50
Startpoint: cnt7[4].Q[0] (dffre clocked by design_clk_7)
Endpoint  : cnt7[4].D[0] (dffre clocked by design_clk_7)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_7 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_7.inpad[0] (.input)                       0.000     0.000
cnt7[4].C[0] (dffre)                                                  0.890     0.890
cnt7[4].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3529$li4_li4.in[0] (.names)                                            0.890     1.935
$abc$3529$li4_li4.out[0] (.names)                                           0.218     2.153
cnt7[4].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_7 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_7.inpad[0] (.input)                       0.000     2.500
cnt7[4].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 51
Startpoint: cnt8[0].Q[0] (dffre clocked by design_clk_8)
Endpoint  : cnt8[0].D[0] (dffre clocked by design_clk_8)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_8 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_8.inpad[0] (.input)                       0.000     0.000
cnt8[0].C[0] (dffre)                                                  0.890     0.890
cnt8[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3560$li0_li0.in[0] (.names)                                            0.890     1.935
$abc$3560$li0_li0.out[0] (.names)                                           0.218     2.153
cnt8[0].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_8 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_8.inpad[0] (.input)                       0.000     2.500
cnt8[0].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 52
Startpoint: cnt8[1].Q[0] (dffre clocked by design_clk_8)
Endpoint  : cnt8[1].D[0] (dffre clocked by design_clk_8)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_8 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_8.inpad[0] (.input)                       0.000     0.000
cnt8[1].C[0] (dffre)                                                  0.890     0.890
cnt8[1].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3560$li1_li1.in[0] (.names)                                            0.890     1.935
$abc$3560$li1_li1.out[0] (.names)                                           0.218     2.153
cnt8[1].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_8 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_8.inpad[0] (.input)                       0.000     2.500
cnt8[1].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 53
Startpoint: cnt8[2].Q[0] (dffre clocked by design_clk_8)
Endpoint  : cnt8[2].D[0] (dffre clocked by design_clk_8)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_8 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_8.inpad[0] (.input)                       0.000     0.000
cnt8[2].C[0] (dffre)                                                  0.890     0.890
cnt8[2].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3560$li2_li2.in[0] (.names)                                            0.890     1.935
$abc$3560$li2_li2.out[0] (.names)                                           0.218     2.153
cnt8[2].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_8 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_8.inpad[0] (.input)                       0.000     2.500
cnt8[2].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 54
Startpoint: cnt8[3].Q[0] (dffre clocked by design_clk_8)
Endpoint  : cnt8[3].D[0] (dffre clocked by design_clk_8)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_8 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_8.inpad[0] (.input)                       0.000     0.000
cnt8[3].C[0] (dffre)                                                  0.890     0.890
cnt8[3].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3560$li3_li3.in[0] (.names)                                            0.890     1.935
$abc$3560$li3_li3.out[0] (.names)                                           0.218     2.153
cnt8[3].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_8 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_8.inpad[0] (.input)                       0.000     2.500
cnt8[3].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 55
Startpoint: cnt8[4].Q[0] (dffre clocked by design_clk_8)
Endpoint  : cnt8[4].D[0] (dffre clocked by design_clk_8)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_8 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_8.inpad[0] (.input)                       0.000     0.000
cnt8[4].C[0] (dffre)                                                  0.890     0.890
cnt8[4].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3560$li4_li4.in[0] (.names)                                            0.890     1.935
$abc$3560$li4_li4.out[0] (.names)                                           0.218     2.153
cnt8[4].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_8 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_8.inpad[0] (.input)                       0.000     2.500
cnt8[4].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 56
Startpoint: cnt9[0].Q[0] (dffre clocked by design_clk_9)
Endpoint  : cnt9[0].D[0] (dffre clocked by design_clk_9)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_9 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_9.inpad[0] (.input)                       0.000     0.000
cnt9[0].C[0] (dffre)                                                  0.890     0.890
cnt9[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3591$li0_li0.in[0] (.names)                                            0.890     1.935
$abc$3591$li0_li0.out[0] (.names)                                           0.218     2.153
cnt9[0].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_9 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_9.inpad[0] (.input)                       0.000     2.500
cnt9[0].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 57
Startpoint: cnt9[1].Q[0] (dffre clocked by design_clk_9)
Endpoint  : cnt9[1].D[0] (dffre clocked by design_clk_9)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_9 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_9.inpad[0] (.input)                       0.000     0.000
cnt9[1].C[0] (dffre)                                                  0.890     0.890
cnt9[1].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3591$li1_li1.in[0] (.names)                                            0.890     1.935
$abc$3591$li1_li1.out[0] (.names)                                           0.218     2.153
cnt9[1].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_9 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_9.inpad[0] (.input)                       0.000     2.500
cnt9[1].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 58
Startpoint: cnt9[2].Q[0] (dffre clocked by design_clk_9)
Endpoint  : cnt9[2].D[0] (dffre clocked by design_clk_9)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_9 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_9.inpad[0] (.input)                       0.000     0.000
cnt9[2].C[0] (dffre)                                                  0.890     0.890
cnt9[2].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3591$li2_li2.in[0] (.names)                                            0.890     1.935
$abc$3591$li2_li2.out[0] (.names)                                           0.218     2.153
cnt9[2].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_9 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_9.inpad[0] (.input)                       0.000     2.500
cnt9[2].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 59
Startpoint: cnt9[3].Q[0] (dffre clocked by design_clk_9)
Endpoint  : cnt9[3].D[0] (dffre clocked by design_clk_9)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_9 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_9.inpad[0] (.input)                       0.000     0.000
cnt9[3].C[0] (dffre)                                                  0.890     0.890
cnt9[3].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3591$li3_li3.in[0] (.names)                                            0.890     1.935
$abc$3591$li3_li3.out[0] (.names)                                           0.218     2.153
cnt9[3].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_9 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_9.inpad[0] (.input)                       0.000     2.500
cnt9[3].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 60
Startpoint: cnt9[4].Q[0] (dffre clocked by design_clk_9)
Endpoint  : cnt9[4].D[0] (dffre clocked by design_clk_9)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_9 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_9.inpad[0] (.input)                       0.000     0.000
cnt9[4].C[0] (dffre)                                                  0.890     0.890
cnt9[4].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3591$li4_li4.in[0] (.names)                                            0.890     1.935
$abc$3591$li4_li4.out[0] (.names)                                           0.218     2.153
cnt9[4].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_9 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_9.inpad[0] (.input)                       0.000     2.500
cnt9[4].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 61
Startpoint: cnt4[4].Q[0] (dffre clocked by design_clk_4)
Endpoint  : cnt4[4].D[0] (dffre clocked by design_clk_4)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_4 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_4.inpad[0] (.input)                       0.000     0.000
cnt4[4].C[0] (dffre)                                                  0.890     0.890
cnt4[4].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3436$li4_li4.in[0] (.names)                                            0.890     1.935
$abc$3436$li4_li4.out[0] (.names)                                           0.218     2.153
cnt4[4].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_4 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_4.inpad[0] (.input)                       0.000     2.500
cnt4[4].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 62
Startpoint: cnt11[0].Q[0] (dffre clocked by design_clk_11)
Endpoint  : cnt11[0].D[0] (dffre clocked by design_clk_11)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_11 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_11.inpad[0] (.input)                       0.000     0.000
cnt11[0].C[0] (dffre)                                                 0.890     0.890
cnt11[0].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3219$li0_li0.in[0] (.names)                                            0.890     1.935
$abc$3219$li0_li0.out[0] (.names)                                           0.218     2.153
cnt11[0].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_11 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_11.inpad[0] (.input)                       0.000     2.500
cnt11[0].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 63
Startpoint: cnt13[4].Q[0] (dffre clocked by design_clk_13)
Endpoint  : cnt13[4].D[0] (dffre clocked by design_clk_13)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_13 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_13.inpad[0] (.input)                       0.000     0.000
cnt13[4].C[0] (dffre)                                                 0.890     0.890
cnt13[4].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3281$li4_li4.in[0] (.names)                                            0.890     1.935
$abc$3281$li4_li4.out[0] (.names)                                           0.218     2.153
cnt13[4].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_13 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_13.inpad[0] (.input)                       0.000     2.500
cnt13[4].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 64
Startpoint: cnt4[0].Q[0] (dffre clocked by design_clk_4)
Endpoint  : cnt4[1].D[0] (dffre clocked by design_clk_4)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_4 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_4.inpad[0] (.input)                       0.000     0.000
cnt4[0].C[0] (dffre)                                                  0.890     0.890
cnt4[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3436$li1_li1.in[0] (.names)                                            0.890     1.935
$abc$3436$li1_li1.out[0] (.names)                                           0.218     2.153
cnt4[1].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_4 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_4.inpad[0] (.input)                       0.000     2.500
cnt4[1].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 65
Startpoint: cnt13[2].Q[0] (dffre clocked by design_clk_13)
Endpoint  : cnt13[2].D[0] (dffre clocked by design_clk_13)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_13 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_13.inpad[0] (.input)                       0.000     0.000
cnt13[2].C[0] (dffre)                                                 0.890     0.890
cnt13[2].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3281$li2_li2.in[0] (.names)                                            0.890     1.935
$abc$3281$li2_li2.out[0] (.names)                                           0.218     2.153
cnt13[2].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_13 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_13.inpad[0] (.input)                       0.000     2.500
cnt13[2].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 66
Startpoint: cnt13[1].Q[0] (dffre clocked by design_clk_13)
Endpoint  : cnt13[1].D[0] (dffre clocked by design_clk_13)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_13 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_13.inpad[0] (.input)                       0.000     0.000
cnt13[1].C[0] (dffre)                                                 0.890     0.890
cnt13[1].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3281$li1_li1.in[0] (.names)                                            0.890     1.935
$abc$3281$li1_li1.out[0] (.names)                                           0.218     2.153
cnt13[1].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_13 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_13.inpad[0] (.input)                       0.000     2.500
cnt13[1].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 67
Startpoint: cnt13[0].Q[0] (dffre clocked by design_clk_13)
Endpoint  : cnt13[0].D[0] (dffre clocked by design_clk_13)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_13 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_13.inpad[0] (.input)                       0.000     0.000
cnt13[0].C[0] (dffre)                                                 0.890     0.890
cnt13[0].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3281$li0_li0.in[0] (.names)                                            0.890     1.935
$abc$3281$li0_li0.out[0] (.names)                                           0.218     2.153
cnt13[0].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_13 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_13.inpad[0] (.input)                       0.000     2.500
cnt13[0].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 68
Startpoint: cnt12[4].Q[0] (dffre clocked by design_clk_12)
Endpoint  : cnt12[4].D[0] (dffre clocked by design_clk_12)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_12 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_12.inpad[0] (.input)                       0.000     0.000
cnt12[4].C[0] (dffre)                                                 0.890     0.890
cnt12[4].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3250$li4_li4.in[0] (.names)                                            0.890     1.935
$abc$3250$li4_li4.out[0] (.names)                                           0.218     2.153
cnt12[4].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_12 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_12.inpad[0] (.input)                       0.000     2.500
cnt12[4].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 69
Startpoint: cnt12[3].Q[0] (dffre clocked by design_clk_12)
Endpoint  : cnt12[3].D[0] (dffre clocked by design_clk_12)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_12 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_12.inpad[0] (.input)                       0.000     0.000
cnt12[3].C[0] (dffre)                                                 0.890     0.890
cnt12[3].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3250$li3_li3.in[0] (.names)                                            0.890     1.935
$abc$3250$li3_li3.out[0] (.names)                                           0.218     2.153
cnt12[3].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_12 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_12.inpad[0] (.input)                       0.000     2.500
cnt12[3].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 70
Startpoint: cnt12[2].Q[0] (dffre clocked by design_clk_12)
Endpoint  : cnt12[2].D[0] (dffre clocked by design_clk_12)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_12 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_12.inpad[0] (.input)                       0.000     0.000
cnt12[2].C[0] (dffre)                                                 0.890     0.890
cnt12[2].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3250$li2_li2.in[0] (.names)                                            0.890     1.935
$abc$3250$li2_li2.out[0] (.names)                                           0.218     2.153
cnt12[2].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_12 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_12.inpad[0] (.input)                       0.000     2.500
cnt12[2].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 71
Startpoint: cnt12[1].Q[0] (dffre clocked by design_clk_12)
Endpoint  : cnt12[1].D[0] (dffre clocked by design_clk_12)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_12 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_12.inpad[0] (.input)                       0.000     0.000
cnt12[1].C[0] (dffre)                                                 0.890     0.890
cnt12[1].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3250$li1_li1.in[0] (.names)                                            0.890     1.935
$abc$3250$li1_li1.out[0] (.names)                                           0.218     2.153
cnt12[1].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_12 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_12.inpad[0] (.input)                       0.000     2.500
cnt12[1].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 72
Startpoint: cnt12[0].Q[0] (dffre clocked by design_clk_12)
Endpoint  : cnt12[0].D[0] (dffre clocked by design_clk_12)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_12 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_12.inpad[0] (.input)                       0.000     0.000
cnt12[0].C[0] (dffre)                                                 0.890     0.890
cnt12[0].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3250$li0_li0.in[0] (.names)                                            0.890     1.935
$abc$3250$li0_li0.out[0] (.names)                                           0.218     2.153
cnt12[0].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_12 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_12.inpad[0] (.input)                       0.000     2.500
cnt12[0].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 73
Startpoint: cnt11[4].Q[0] (dffre clocked by design_clk_11)
Endpoint  : cnt11[4].D[0] (dffre clocked by design_clk_11)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_11 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_11.inpad[0] (.input)                       0.000     0.000
cnt11[4].C[0] (dffre)                                                 0.890     0.890
cnt11[4].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3219$li4_li4.in[0] (.names)                                            0.890     1.935
$abc$3219$li4_li4.out[0] (.names)                                           0.218     2.153
cnt11[4].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_11 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_11.inpad[0] (.input)                       0.000     2.500
cnt11[4].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 74
Startpoint: cnt11[3].Q[0] (dffre clocked by design_clk_11)
Endpoint  : cnt11[3].D[0] (dffre clocked by design_clk_11)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_11 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_11.inpad[0] (.input)                       0.000     0.000
cnt11[3].C[0] (dffre)                                                 0.890     0.890
cnt11[3].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3219$li3_li3.in[0] (.names)                                            0.890     1.935
$abc$3219$li3_li3.out[0] (.names)                                           0.218     2.153
cnt11[3].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_11 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_11.inpad[0] (.input)                       0.000     2.500
cnt11[3].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 75
Startpoint: cnt11[2].Q[0] (dffre clocked by design_clk_11)
Endpoint  : cnt11[2].D[0] (dffre clocked by design_clk_11)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_11 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_11.inpad[0] (.input)                       0.000     0.000
cnt11[2].C[0] (dffre)                                                 0.890     0.890
cnt11[2].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3219$li2_li2.in[0] (.names)                                            0.890     1.935
$abc$3219$li2_li2.out[0] (.names)                                           0.218     2.153
cnt11[2].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_11 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_11.inpad[0] (.input)                       0.000     2.500
cnt11[2].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 76
Startpoint: cnt11[1].Q[0] (dffre clocked by design_clk_11)
Endpoint  : cnt11[1].D[0] (dffre clocked by design_clk_11)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_11 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_11.inpad[0] (.input)                       0.000     0.000
cnt11[1].C[0] (dffre)                                                 0.890     0.890
cnt11[1].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3219$li1_li1.in[0] (.names)                                            0.890     1.935
$abc$3219$li1_li1.out[0] (.names)                                           0.218     2.153
cnt11[1].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_11 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_11.inpad[0] (.input)                       0.000     2.500
cnt11[1].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 77
Startpoint: cnt13[3].Q[0] (dffre clocked by design_clk_13)
Endpoint  : cnt13[3].D[0] (dffre clocked by design_clk_13)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_13 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_13.inpad[0] (.input)                       0.000     0.000
cnt13[3].C[0] (dffre)                                                 0.890     0.890
cnt13[3].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3281$li3_li3.in[0] (.names)                                            0.890     1.935
$abc$3281$li3_li3.out[0] (.names)                                           0.218     2.153
cnt13[3].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_13 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_13.inpad[0] (.input)                       0.000     2.500
cnt13[3].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 78
Startpoint: cnt10[4].Q[0] (dffre clocked by design_clk_10)
Endpoint  : cnt10[4].D[0] (dffre clocked by design_clk_10)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_10 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_10.inpad[0] (.input)                       0.000     0.000
cnt10[4].C[0] (dffre)                                                 0.890     0.890
cnt10[4].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3188$li4_li4.in[0] (.names)                                            0.890     1.935
$abc$3188$li4_li4.out[0] (.names)                                           0.218     2.153
cnt10[4].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_10 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_10.inpad[0] (.input)                       0.000     2.500
cnt10[4].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 79
Startpoint: cnt10[3].Q[0] (dffre clocked by design_clk_10)
Endpoint  : cnt10[3].D[0] (dffre clocked by design_clk_10)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_10 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_10.inpad[0] (.input)                       0.000     0.000
cnt10[3].C[0] (dffre)                                                 0.890     0.890
cnt10[3].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3188$li3_li3.in[0] (.names)                                            0.890     1.935
$abc$3188$li3_li3.out[0] (.names)                                           0.218     2.153
cnt10[3].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_10 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_10.inpad[0] (.input)                       0.000     2.500
cnt10[3].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 80
Startpoint: cnt10[2].Q[0] (dffre clocked by design_clk_10)
Endpoint  : cnt10[2].D[0] (dffre clocked by design_clk_10)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_10 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_10.inpad[0] (.input)                       0.000     0.000
cnt10[2].C[0] (dffre)                                                 0.890     0.890
cnt10[2].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3188$li2_li2.in[0] (.names)                                            0.890     1.935
$abc$3188$li2_li2.out[0] (.names)                                           0.218     2.153
cnt10[2].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_10 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_10.inpad[0] (.input)                       0.000     2.500
cnt10[2].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 81
Startpoint: cnt10[0].Q[0] (dffre clocked by design_clk_10)
Endpoint  : cnt10[1].D[0] (dffre clocked by design_clk_10)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_10 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_10.inpad[0] (.input)                       0.000     0.000
cnt10[0].C[0] (dffre)                                                 0.890     0.890
cnt10[0].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3188$li1_li1.in[0] (.names)                                            0.890     1.935
$abc$3188$li1_li1.out[0] (.names)                                           0.218     2.153
cnt10[1].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_10 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_10.inpad[0] (.input)                       0.000     2.500
cnt10[1].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 82
Startpoint: cnt10[0].Q[0] (dffre clocked by design_clk_10)
Endpoint  : cnt10[0].D[0] (dffre clocked by design_clk_10)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_10 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_10.inpad[0] (.input)                       0.000     0.000
cnt10[0].C[0] (dffre)                                                 0.890     0.890
cnt10[0].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3188$li0_li0.in[0] (.names)                                            0.890     1.935
$abc$3188$li0_li0.out[0] (.names)                                           0.218     2.153
cnt10[0].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_10 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_10.inpad[0] (.input)                       0.000     2.500
cnt10[0].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 83
Startpoint: cnt1[4].Q[0] (dffre clocked by design_clk_1)
Endpoint  : cnt1[4].D[0] (dffre clocked by design_clk_1)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_1 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_1.inpad[0] (.input)                       0.000     0.000
cnt1[4].C[0] (dffre)                                                  0.890     0.890
cnt1[4].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3157$li4_li4.in[0] (.names)                                            0.890     1.935
$abc$3157$li4_li4.out[0] (.names)                                           0.218     2.153
cnt1[4].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_1 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_1.inpad[0] (.input)                       0.000     2.500
cnt1[4].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 84
Startpoint: cnt1[3].Q[0] (dffre clocked by design_clk_1)
Endpoint  : cnt1[3].D[0] (dffre clocked by design_clk_1)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_1 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_1.inpad[0] (.input)                       0.000     0.000
cnt1[3].C[0] (dffre)                                                  0.890     0.890
cnt1[3].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3157$li3_li3.in[0] (.names)                                            0.890     1.935
$abc$3157$li3_li3.out[0] (.names)                                           0.218     2.153
cnt1[3].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_1 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_1.inpad[0] (.input)                       0.000     2.500
cnt1[3].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 85
Startpoint: cnt1[2].Q[0] (dffre clocked by design_clk_1)
Endpoint  : cnt1[2].D[0] (dffre clocked by design_clk_1)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_1 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_1.inpad[0] (.input)                       0.000     0.000
cnt1[2].C[0] (dffre)                                                  0.890     0.890
cnt1[2].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3157$li2_li2.in[0] (.names)                                            0.890     1.935
$abc$3157$li2_li2.out[0] (.names)                                           0.218     2.153
cnt1[2].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_1 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_1.inpad[0] (.input)                       0.000     2.500
cnt1[2].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 86
Startpoint: cnt1[1].Q[0] (dffre clocked by design_clk_1)
Endpoint  : cnt1[1].D[0] (dffre clocked by design_clk_1)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_1 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_1.inpad[0] (.input)                       0.000     0.000
cnt1[1].C[0] (dffre)                                                  0.890     0.890
cnt1[1].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3157$li1_li1.in[0] (.names)                                            0.890     1.935
$abc$3157$li1_li1.out[0] (.names)                                           0.218     2.153
cnt1[1].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_1 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_1.inpad[0] (.input)                       0.000     2.500
cnt1[1].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 87
Startpoint: cnt1[0].Q[0] (dffre clocked by design_clk_1)
Endpoint  : cnt1[0].D[0] (dffre clocked by design_clk_1)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_1 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_1.inpad[0] (.input)                       0.000     0.000
cnt1[0].C[0] (dffre)                                                  0.890     0.890
cnt1[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3157$li0_li0.in[0] (.names)                                            0.890     1.935
$abc$3157$li0_li0.out[0] (.names)                                           0.218     2.153
cnt1[0].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_1 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_1.inpad[0] (.input)                       0.000     2.500
cnt1[0].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 88
Startpoint: cnt0[4].Q[0] (dffre clocked by design_clk_0)
Endpoint  : cnt0[4].D[0] (dffre clocked by design_clk_0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_0.inpad[0] (.input)                       0.000     0.000
cnt0[4].C[0] (dffre)                                                  0.890     0.890
cnt0[4].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3126$li4_li4.in[0] (.names)                                            0.890     1.935
$abc$3126$li4_li4.out[0] (.names)                                           0.218     2.153
cnt0[4].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_0 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_0.inpad[0] (.input)                       0.000     2.500
cnt0[4].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 89
Startpoint: cnt0[3].Q[0] (dffre clocked by design_clk_0)
Endpoint  : cnt0[3].D[0] (dffre clocked by design_clk_0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_0.inpad[0] (.input)                       0.000     0.000
cnt0[3].C[0] (dffre)                                                  0.890     0.890
cnt0[3].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3126$li3_li3.in[0] (.names)                                            0.890     1.935
$abc$3126$li3_li3.out[0] (.names)                                           0.218     2.153
cnt0[3].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_0 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_0.inpad[0] (.input)                       0.000     2.500
cnt0[3].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 90
Startpoint: cnt0[2].Q[0] (dffre clocked by design_clk_0)
Endpoint  : cnt0[2].D[0] (dffre clocked by design_clk_0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_0.inpad[0] (.input)                       0.000     0.000
cnt0[2].C[0] (dffre)                                                  0.890     0.890
cnt0[2].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3126$li2_li2.in[0] (.names)                                            0.890     1.935
$abc$3126$li2_li2.out[0] (.names)                                           0.218     2.153
cnt0[2].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_0 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_0.inpad[0] (.input)                       0.000     2.500
cnt0[2].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 91
Startpoint: cnt0[1].Q[0] (dffre clocked by design_clk_0)
Endpoint  : cnt0[1].D[0] (dffre clocked by design_clk_0)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_0 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_0.inpad[0] (.input)                       0.000     0.000
cnt0[1].C[0] (dffre)                                                  0.890     0.890
cnt0[1].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3126$li1_li1.in[0] (.names)                                            0.890     1.935
$abc$3126$li1_li1.out[0] (.names)                                           0.218     2.153
cnt0[1].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_0 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_0.inpad[0] (.input)                       0.000     2.500
cnt0[1].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 92
Startpoint: cnt4[0].Q[0] (dffre clocked by design_clk_4)
Endpoint  : cnt4[0].D[0] (dffre clocked by design_clk_4)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_4 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_4.inpad[0] (.input)                       0.000     0.000
cnt4[0].C[0] (dffre)                                                  0.890     0.890
cnt4[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3436$li0_li0.in[0] (.names)                                            0.890     1.935
$abc$3436$li0_li0.out[0] (.names)                                           0.218     2.153
cnt4[0].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_4 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_4.inpad[0] (.input)                       0.000     2.500
cnt4[0].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 93
Startpoint: cnt2[4].Q[0] (dffre clocked by design_clk_2)
Endpoint  : cnt2[4].D[0] (dffre clocked by design_clk_2)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_2 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_2.inpad[0] (.input)                       0.000     0.000
cnt2[4].C[0] (dffre)                                                  0.890     0.890
cnt2[4].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3374$li4_li4.in[0] (.names)                                            0.890     1.935
$abc$3374$li4_li4.out[0] (.names)                                           0.218     2.153
cnt2[4].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_2 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_2.inpad[0] (.input)                       0.000     2.500
cnt2[4].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 94
Startpoint: cnt2[3].Q[0] (dffre clocked by design_clk_2)
Endpoint  : cnt2[3].D[0] (dffre clocked by design_clk_2)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_2 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_2.inpad[0] (.input)                       0.000     0.000
cnt2[3].C[0] (dffre)                                                  0.890     0.890
cnt2[3].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3374$li3_li3.in[0] (.names)                                            0.890     1.935
$abc$3374$li3_li3.out[0] (.names)                                           0.218     2.153
cnt2[3].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_2 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_2.inpad[0] (.input)                       0.000     2.500
cnt2[3].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 95
Startpoint: cnt2[2].Q[0] (dffre clocked by design_clk_2)
Endpoint  : cnt2[2].D[0] (dffre clocked by design_clk_2)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_2 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_2.inpad[0] (.input)                       0.000     0.000
cnt2[2].C[0] (dffre)                                                  0.890     0.890
cnt2[2].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3374$li2_li2.in[0] (.names)                                            0.890     1.935
$abc$3374$li2_li2.out[0] (.names)                                           0.218     2.153
cnt2[2].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_2 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_2.inpad[0] (.input)                       0.000     2.500
cnt2[2].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 96
Startpoint: cnt2[1].Q[0] (dffre clocked by design_clk_2)
Endpoint  : cnt2[1].D[0] (dffre clocked by design_clk_2)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_2 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_2.inpad[0] (.input)                       0.000     0.000
cnt2[1].C[0] (dffre)                                                  0.890     0.890
cnt2[1].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3374$li1_li1.in[0] (.names)                                            0.890     1.935
$abc$3374$li1_li1.out[0] (.names)                                           0.218     2.153
cnt2[1].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_2 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_2.inpad[0] (.input)                       0.000     2.500
cnt2[1].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 97
Startpoint: cnt3[0].Q[0] (dffre clocked by design_clk_3)
Endpoint  : cnt3[0].D[0] (dffre clocked by design_clk_3)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_3 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_3.inpad[0] (.input)                       0.000     0.000
cnt3[0].C[0] (dffre)                                                  0.890     0.890
cnt3[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3405$li0_li0.in[0] (.names)                                            0.890     1.935
$abc$3405$li0_li0.out[0] (.names)                                           0.218     2.153
cnt3[0].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_3 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_3.inpad[0] (.input)                       0.000     2.500
cnt3[0].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 98
Startpoint: cnt2[0].Q[0] (dffre clocked by design_clk_2)
Endpoint  : cnt2[0].D[0] (dffre clocked by design_clk_2)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_2 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_2.inpad[0] (.input)                       0.000     0.000
cnt2[0].C[0] (dffre)                                                  0.890     0.890
cnt2[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3374$li0_li0.in[0] (.names)                                            0.890     1.935
$abc$3374$li0_li0.out[0] (.names)                                           0.218     2.153
cnt2[0].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_2 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_2.inpad[0] (.input)                       0.000     2.500
cnt2[0].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 99
Startpoint: cnt14[0].Q[0] (dffre clocked by design_clk_14)
Endpoint  : cnt14[0].D[0] (dffre clocked by design_clk_14)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_14 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_14.inpad[0] (.input)                       0.000     0.000
cnt14[0].C[0] (dffre)                                                 0.890     0.890
cnt14[0].Q[0] (dffre) [clock-to-output]                               0.154     1.044
$abc$3312$li0_li0.in[0] (.names)                                            0.890     1.935
$abc$3312$li0_li0.out[0] (.names)                                           0.218     2.153
cnt14[0].D[0] (dffre)                                                 0.890     3.044
data arrival time                                                                     3.044

clock design_clk_14 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_14.inpad[0] (.input)                       0.000     2.500
cnt14[0].C[0] (dffre)                                                 0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#Path 100
Startpoint: cnt3[0].Q[0] (dffre clocked by design_clk_3)
Endpoint  : cnt3[1].D[0] (dffre clocked by design_clk_3)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock design_clk_3 (rise edge)                       0.000     0.000
clock source latency                                                        0.000     0.000
design_clk_3.inpad[0] (.input)                       0.000     0.000
cnt3[0].C[0] (dffre)                                                  0.890     0.890
cnt3[0].Q[0] (dffre) [clock-to-output]                                0.154     1.044
$abc$3405$li1_li1.in[0] (.names)                                            0.890     1.935
$abc$3405$li1_li1.out[0] (.names)                                           0.218     2.153
cnt3[1].D[0] (dffre)                                                  0.890     3.044
data arrival time                                                                     3.044

clock design_clk_3 (rise edge)                       2.500     2.500
clock source latency                                                        0.000     2.500
design_clk_3.inpad[0] (.input)                       0.000     2.500
cnt3[1].C[0] (dffre)                                                  0.890     3.390
clock uncertainty                                                           0.000     3.390
cell setup time                                                            -0.032     3.359
data required time                                                                    3.359
-------------------------------------------------------------------------------------------
data required time                                                                    3.359
data arrival time                                                                    -3.044
-------------------------------------------------------------------------------------------
slack (MET)                                                                           0.315


#End of timing report
