INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_6/Lab_6.srcs/sources_1/new/MAC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_6/Lab_6.srcs/sources_1/new/Matrix.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Matrix
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_6/Lab_6.srcs/sources_1/new/fp_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_6/Lab_6.srcs/sources_1/new/fp_mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fp_mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Downloads/Matrix_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Systolic_Matrix_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Alex/Documents/Xilinx/Vivado/ECE460MLabs/Lab_6/Lab_6.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
