-75
-1153
-8153
-26841
-62983
-122345
-210693
-333793
-497411
-707313
-969265
-1289033
-1672383
-2125081
-2652893
-3261585
-3956923
-4744673
-5630601
-6620473
-7720055
-8935113
-10271413
-11734721
-13330803
-15065425
-16944353
-18973353
-21158191
-23504633
-26018445
-28705393
-31571243
-34621761
-37862713
-41299865
-44938983
-48785833
-52846181
-57125793
-61630435
-66365873
-71337873
-76552201
-82014623
-87730905
-93706813
-99948113
-106460571
-113249953
-120322025
-127682553
-135337303
-143292041
-151552533
-160124545
-169013843
-178226193
-187767361
-197643113
-207859215
-218421433
-229335533
-240607281
-252242443
-264246785
-276626073
-289386073
-302532551
-316071273
-330008005
-344348513
-359098563
-374263921
-389850353
-405863625
-422309503
-439193753
-456522141
-474300433
-492534395
-511229793
-530392393
-550027961
-570142263
-590741065
-611830133
-633415233
-655502131
-678096593
-701204385
-724831273
-748983023
-773665401
-798884173
-824645105
-850953963
-877816513
-905238521
-933225753
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sgfilter_top glbl -prj sgfilter.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s sgfilter 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/AESL_automem_OUT_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_OUT_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sgfilter_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter_mac_muladd_16s_26s_7s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_26s_7s_32_1_1_DSP48_5
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_26s_7s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgfilter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter_mac_muladd_16s_8ns_7s_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_8ns_7s_23_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_8ns_7s_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter_mac_muladd_16s_8s_20s_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_8s_20s_23_1_1_DSP48_3
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_8s_20s_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/AESL_automem_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter_mac_muladd_16s_23s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_23s_32s_32_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_23s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter_mac_muladd_16s_11s_7s_26_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_11s_7s_26_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_11s_7s_26_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter_mac_muladd_16s_23s_4ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_23s_4ns_32_1_1_DSP48_4
INFO: [VRFC 10-311] analyzing module sgfilter_mac_muladd_16s_23s_4ns_32_1_1
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_11s_7s_2...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_11s_7s_2...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_8ns_7s_2...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_8ns_7s_2...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_23s_32s_...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_23s_32s_...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_8s_20s_2...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_8s_20s_2...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_23s_4ns_...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_23s_4ns_...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_26s_7s_3...
Compiling module xil_defaultlib.sgfilter_mac_muladd_16s_26s_7s_3...
Compiling module xil_defaultlib.sgfilter
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_automem_b
Compiling module xil_defaultlib.AESL_automem_OUT_r
Compiling module xil_defaultlib.apatb_sgfilter_top
Compiling module work.glbl
Built simulation snapshot sgfilter

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/xsim.dir/sgfilter/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 27 13:25:59 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/sgfilter/xsim_script.tcl
# xsim {sgfilter} -autoloadwcfg -tclbatch {sgfilter.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source sgfilter.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "302165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 302205 ns : File "/home/dalila/HLStools/vivado/ready/Sgfilter/proj/sol/sim/verilog/sgfilter.autotb.v" Line 359
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 27 13:26:08 2020...
-75
-1153
-8153
-26841
-62983
-122345
-210693
-333793
-497411
-707313
-969265
-1289033
-1672383
-2125081
-2652893
-3261585
-3956923
-4744673
-5630601
-6620473
-7720055
-8935113
-10271413
-11734721
-13330803
-15065425
-16944353
-18973353
-21158191
-23504633
-26018445
-28705393
-31571243
-34621761
-37862713
-41299865
-44938983
-48785833
-52846181
-57125793
-61630435
-66365873
-71337873
-76552201
-82014623
-87730905
-93706813
-99948113
-106460571
-113249953
-120322025
-127682553
-135337303
-143292041
-151552533
-160124545
-169013843
-178226193
-187767361
-197643113
-207859215
-218421433
-229335533
-240607281
-252242443
-264246785
-276626073
-289386073
-302532551
-316071273
-330008005
-344348513
-359098563
-374263921
-389850353
-405863625
-422309503
-439193753
-456522141
-474300433
-492534395
-511229793
-530392393
-550027961
-570142263
-590741065
-611830133
-633415233
-655502131
-678096593
-701204385
-724831273
-748983023
-773665401
-798884173
-824645105
-850953963
-877816513
-905238521
-933225753
