#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Apr 12 15:07:18 2016
# Process ID: 6292
# Log file: C:/Users/TM/Desktop/FPGA/Total/Total_link/planAhead_run_3/planAhead.log
# Journal file: C:/Users/TM/Desktop/FPGA/Total/Total_link/planAhead_run_3/planAhead.jou
#-----------------------------------------------------------
start_gui
source C:/Users/TM/Desktop/FPGA/Total/Total_link/pa.fromHdl.tcl
update_compile_order -fileset sim_1
startgroup
set_property package_pin P124 [get_ports {Spi_Current_State[0]}]
endgroup
startgroup
set_property package_pin P133 [get_ports {Spi_Current_State[1]}]
endgroup
startgroup
set_property package_pin P139 [get_ports {Spi_Current_State[2]}]
endgroup
startgroup
set_property package_pin P143 [get_ports {Spi_Current_State[3]}]
endgroup
startgroup
set_property package_pin P5 [get_ports {Spi_Current_State[4]}]
endgroup
save_constraints
