// Seed: 1718589597
module module_0;
  assign id_1[1] = id_1;
  wire id_2;
endmodule
module module_1 (
    input uwire id_0,
    output tri1 id_1,
    output wor id_2,
    output wand id_3,
    input tri1 id_4,
    input tri1 id_5
    , id_14,
    output wor id_6,
    input wor id_7,
    input tri0 id_8,
    input supply1 id_9,
    output tri id_10,
    input tri id_11,
    input supply1 id_12
);
  supply0 id_15 = id_11, id_16;
  and primCall (id_1, id_11, id_12, id_14, id_15, id_16, id_4, id_5, id_7, id_8, id_9);
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wor id_0,
    output supply0 id_1,
    output tri1 id_2,
    output supply0 id_3,
    output wand id_4,
    output wand id_5,
    input wor id_6,
    input tri0 id_7,
    output supply1 id_8,
    input wire id_9,
    input supply1 id_10,
    output supply0 id_11,
    input tri1 id_12,
    output uwire id_13,
    input wire id_14,
    input wand id_15,
    output supply1 id_16,
    input wand id_17,
    output uwire id_18,
    input wor id_19,
    input uwire id_20,
    input wor id_21,
    output supply1 id_22
);
  wor  id_24 = 1;
  wire id_25;
  module_0 modCall_1 ();
  wire id_26, id_27, id_28, id_29;
  assign id_22 = id_12 && 1;
endmodule
