{
    "DESIGN_NAME": "int_ram",
    "DESIGN_IS_CORE": 0,
    "VERILOG_FILES": [
        "dir::../../verilog/rtl/defines.v", 
        "dir::../../verilog/rtl/ppcpu/rtl/embed/int_ram.v"
    ],
    "VERILOG_INCLUDE_DIRS": ["dir::../../verilog/rtl/ppcpu/rtl/"],
    "CLOCK_PERIOD": 24,
    "CLOCK_PORT": "i_clk",
    "CLOCK_NET": "i_clk",
    "FP_SIZING": "absolute",
    "RT_MAX_LAYER": "Metal4",
    "DIE_AREA": "0 0 800 350",
    "FP_PIN_ORDER_CFG": "dir::pin_order.cfg",
    "PL_BASIC_PLACEMENT": 0,
    "PL_TARGET_DENSITY": 0.65,
    "VDD_NETS": ["vccd1"],
    "GND_NETS": ["vssd1"],
    "DIODE_INSERTION_STRATEGY": 3,
    "SYNTH_STRATEGY": "AREA 3",
    "RUN_CVC": 1,
    "ROUTING_CORES": 16
}
