[{"id": "1205.0040", "submitter": "Eyal Cohen", "authors": "Eyal Cohen, Shlomi Dolev, Sergey Frenkel, Boris Kryzhanovsky, Alexandr\n  Palagushkin, Michael Rosenblit, Victor Zakharov", "title": "Optical Solver of Combinatorial Problems: Nano-Technological Approach", "comments": null, "journal-ref": null, "doi": "10.1364/JOSAA.30.001845", "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  We report the first steps in creating an optical computing system. This\nsystem may solve NP-Hard problems by utilizing a setup of exponential sized\nmasks. This is exponential space complexity but the production of those masks\nis done with a polynomial time preprocessing. These masks are later used to\nsolve the problem in polynomial time. We propose to reduced the size of the\nmasks to nano-scaled density. Simulations were done to choose a proper design,\nand actual implementations show the feasibility of such a system.\n", "versions": [{"version": "v1", "created": "Mon, 30 Apr 2012 21:48:05 GMT"}], "update_date": "2015-06-04", "authors_parsed": [["Cohen", "Eyal", ""], ["Dolev", "Shlomi", ""], ["Frenkel", "Sergey", ""], ["Kryzhanovsky", "Boris", ""], ["Palagushkin", "Alexandr", ""], ["Rosenblit", "Michael", ""], ["Zakharov", "Victor", ""]]}, {"id": "1205.1886", "submitter": "Ishit Makwana", "authors": "Ishit Makwana, Vitrag Sheth", "title": "A low power high bandwidth four quadrant analog multiplier in 32 nm\n  CNFET technology", "comments": null, "journal-ref": "International Journal of VLSI design & Communication Systems\n  (VLSICS) Vol.3, No.2, April 2012, 73-83", "doi": "10.5121/vlsic.2012.3207", "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Carbon Nanotube Field Effect Transistor (CNFET) is a promising new technology\nthat overcomes several limitations of traditional silicon integrated circuit\ntechnology. In recent years, the potential of CNFET for analog circuit\napplications has been explored. This paper proposes a novel four quadrant\nanalog multiplier design using CNFETs. The simulation based on 32nm CNFET\ntechnology shows that the proposed multiplier has very low harmonic distortion\n(<0.45%), large input range ({\\pm}400mV), large bandwidth (~50GHz) and low\npower consumption (~247{\\mu}W), while operating at a supply voltage of\n{\\pm}0.9V.\n", "versions": [{"version": "v1", "created": "Wed, 9 May 2012 07:16:28 GMT"}], "update_date": "2012-05-10", "authors_parsed": [["Makwana", "Ishit", ""], ["Sheth", "Vitrag", ""]]}, {"id": "1205.3047", "submitter": "Sanjiv Sambandan", "authors": "Sanjiv Sambandan", "title": "Automating Open Fault Correction in Integrated Circuits via Field\n  Induced Diffusion Limited Aggregation", "comments": null, "journal-ref": "IEEE Transactions on Electron Devices ( Volume: 59, Issue: 6, June\n  2012 )", "doi": "10.1109/TED.2012.2191557", "report-no": null, "categories": "cs.ET cond-mat.soft", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  We perform studies on electric field induced diffusion limited aggregation of\nconductive particles dispersed in a non conductive medium. The bridges formed\nacross gaps between electrodes with an electric field in between due to the\naggregation mechanism provides a means to automate the correction of open\ninterconnect faults for integrated circuit application. We derive an expression\nfor the bridging time and describe the mechanics of bridge formation with the\nabove application in mind.\n", "versions": [{"version": "v1", "created": "Tue, 24 Jan 2012 15:55:33 GMT"}], "update_date": "2017-02-21", "authors_parsed": [["Sambandan", "Sanjiv", ""]]}, {"id": "1205.4487", "submitter": "Rajesh V", "authors": "V. Rajesh, P. Vijaya Kumar", "title": "CDMA Based Interconnect Mechanism for SOPC", "comments": "IJCSI Vol.9 Issue 2, 2012", "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  The Network-on-chip (NoC) designs consisting of large pack of Intellectual\nProperty (IP) blocks (cores) on the same silicon die is becoming technically\npossible nowadays. But, the communication between the IP Cores is the main\nissue in recent years. This paper presents the design of a Code Division\nMultiple Access (CDMA) based wrapper interconnect as a component of System on\nprogrammable chip (SOPC) builder to communicate between IP cores. In the\nproposal, only bus lines that carry address and data signals are CDMA coded.\nCDMA technology has better data integrity, channel continuity, channel\nisolation, and also mainly it reduces the no.of lines in the bus architecture\nfor transmitting the data from master to slave.\n", "versions": [{"version": "v1", "created": "Mon, 21 May 2012 05:01:24 GMT"}], "update_date": "2012-05-22", "authors_parsed": [["Rajesh", "V.", ""], ["Kumar", "P. Vijaya", ""]]}, {"id": "1205.4634", "submitter": "Peter Eldridge", "authors": "T. Gao, P. S. Eldridge, T. C. H. Liew, S. I. Tsintzos, G. Stavrinidis,\n  G. Deligeorgis, Z. Hatzopoulos, and P. G. Savvidis", "title": "Polariton Condensate Transistor Switch", "comments": null, "journal-ref": null, "doi": "10.1103/PhysRevB.85.235102", "report-no": null, "categories": "cond-mat.mtrl-sci cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  A polariton condensate transistor switch is realized through optical\nexcitation of a microcavity ridge with two beams. The ballistically ejected\npolaritons from a condensate formed at the source are gated using the 20 times\nweaker second beam to switch on and off the flux of polaritons. In the absence\nof the gate beam the small built-in detuning creates potential landscape in\nwhich ejected polaritons are channelled toward the end of the ridge where they\ncondense. The low loss photon-like propagation combined with strong\nnonlinearities associated with their excitonic component makes polariton based\ntransistors particularly attractive for the implementation of all-optical\nintegrated circuits.\n", "versions": [{"version": "v1", "created": "Mon, 21 May 2012 15:18:26 GMT"}, {"version": "v2", "created": "Thu, 24 May 2012 15:57:09 GMT"}], "update_date": "2012-07-20", "authors_parsed": [["Gao", "T.", ""], ["Eldridge", "P. S.", ""], ["Liew", "T. C. H.", ""], ["Tsintzos", "S. I.", ""], ["Stavrinidis", "G.", ""], ["Deligeorgis", "G.", ""], ["Hatzopoulos", "Z.", ""], ["Savvidis", "P. G.", ""]]}, {"id": "1205.6910", "submitter": "Abderrahim Bourouis", "authors": "Abderrahim Bourouis, Mohamed Feham, Abdelhamid Bouchachia", "title": "A New Architecture of a Ubiquitous Health Monitoring System: A Prototype\n  Of Cloud Mobile Health Monitoring System", "comments": null, "journal-ref": null, "doi": null, "report-no": null, "categories": "cs.NI cs.ET", "license": "http://arxiv.org/licenses/nonexclusive-distrib/1.0/", "abstract": "  Wireless Body Area Sensor Networks (WBASN) is an emerging technology which\nuses wireless sensors to implement real-time wearable health monitoring of\npatients to enhance independent living. In this paper we propose a prototype of\ncloud mobile health monitoring system. The system uses WBASN and Smartphone\napplication that uses cloud computing, location data and a neural network to\ndetermine the state of patients.\n", "versions": [{"version": "v1", "created": "Thu, 31 May 2012 08:22:19 GMT"}], "update_date": "2012-06-01", "authors_parsed": [["Bourouis", "Abderrahim", ""], ["Feham", "Mohamed", ""], ["Bouchachia", "Abdelhamid", ""]]}]