// Seed: 495874894
program module_0;
  wire id_1;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    input wire id_1,
    output supply0 id_2,
    id_5,
    input wand id_3
);
  assign id_2 = id_3;
  module_0 modCall_1 ();
  assign id_0 = id_3;
  assign id_0 = 1;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  initial id_5 <= 1;
  wire id_6;
  always @(1 + id_3 or posedge id_2) assert (id_4) id_3 = -1;
  module_0 modCall_1 ();
endmodule
