#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Mon Apr 20 19:36:36 2020
# Process ID: 9616
# Log file: E:/trashCan/Projects/Verilog-CNN/project_1/project_1.runs/synth_1/SingleLayer.vds
# Journal file: E:/trashCan/Projects/Verilog-CNN/project_1/project_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source SingleLayer.tcl -notrace
Command: synth_design -top SingleLayer -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 265.672 ; gain = 51.238
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'SingleLayer' [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter INPUT_SIZE bound to: 10 - type: integer 
	Parameter OUTPUT_SIZE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter file bound to: E:/trashCan/a.txt - type: string 
INFO: [Synth 8-638] synthesizing module 'weights_Memory' [E:/trashCan/Projects/Verilog-CNN/weights_Memory.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 9 - type: integer 
	Parameter parallel_fc_PE bound to: 4 - type: integer 
	Parameter fc_columns bound to: 100 - type: integer 
	Parameter tot_weight_size bound to: 3200 - type: integer 
	Parameter file bound to: E:/trashCan/a.txt - type: string 
INFO: [Synth 8-3876] $readmem data file 'E:/trashCan/a.txt' is read successfully [E:/trashCan/Projects/Verilog-CNN/weights_Memory.v:30]
INFO: [Synth 8-256] done synthesizing module 'weights_Memory' (1#1) [E:/trashCan/Projects/Verilog-CNN/weights_Memory.v:1]
INFO: [Synth 8-638] synthesizing module 'FC_Layer_ANN' [E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter parallel_fc_PE bound to: 32 - type: integer 
	Parameter DATA_WIDTH_OUT bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'PE_FC_ANN' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:1]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fpMul' [E:/trashCan/Projects/Verilog-CNN/tuturu.v:2]
INFO: [Synth 8-256] done synthesizing module 'fpMul' (2#1) [E:/trashCan/Projects/Verilog-CNN/tuturu.v:2]
WARNING: [Synth 8-350] instance 'fmul' of module 'fpMul' requires 7 connections, but only 6 given [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:38]
INFO: [Synth 8-638] synthesizing module 'fp_add' [E:/trashCan/Projects/Verilog-CNN/fp_add.v:1]
INFO: [Synth 8-256] done synthesizing module 'fp_add' (3#1) [E:/trashCan/Projects/Verilog-CNN/fp_add.v:1]
INFO: [Synth 8-256] done synthesizing module 'PE_FC_ANN' (4#1) [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:1]
INFO: [Synth 8-256] done synthesizing module 'FC_Layer_ANN' (5#1) [E:/trashCan/Projects/Verilog-CNN/FC_Layer_ANN.v:2]
WARNING: [Synth 8-689] width (128) of port connection 'weightCaches_fc' does not match port width (1024) of module 'FC_Layer_ANN' [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v:74]
WARNING: [Synth 8-689] width (128) of port connection 'output_fc' does not match port width (1024) of module 'FC_Layer_ANN' [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v:77]
WARNING: [Synth 8-689] width (128) of port connection 'test_multi' does not match port width (1024) of module 'FC_Layer_ANN' [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v:78]
INFO: [Synth 8-638] synthesizing module 'ReLU' [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v:2]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter parallel_fc_PE bound to: 32 - type: integer 
	Parameter DATA_WIDTH_OUT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ReLU' (6#1) [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/ReLU.v:2]
WARNING: [Synth 8-689] width (128) of port connection 'input_fc' does not match port width (1024) of module 'ReLU' [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v:81]
WARNING: [Synth 8-689] width (128) of port connection 'output_fc' does not match port width (1024) of module 'ReLU' [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v:81]
INFO: [Synth 8-4471] merging register 'enable_MM_out_reg' into 'read_en_MM_reg' [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v:39]
INFO: [Synth 8-256] done synthesizing module 'SingleLayer' (7#1) [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 305.648 ; gain = 91.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 305.648 ; gain = 91.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 305.648 ; gain = 91.215
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/trashCan/Projects/Verilog-CNN/fp_add.v:35]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 426.223 ; gain = 211.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |FC_Layer_ANN__GB0 |           1|     34731|
|2     |FC_Layer_ANN__GB1 |           1|     11577|
|3     |FC_Layer_ANN__GB2 |           1|     15436|
|4     |FC_Layer_ANN__GB3 |           1|     15436|
|5     |FC_Layer_ANN__GB4 |           1|     19295|
|6     |FC_Layer_ANN__GB5 |           1|     27013|
|7     |SingleLayer__GC0  |           1|     34430|
+------+------------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 32    
	   3 Input     24 Bit       Adders := 64    
	   2 Input     10 Bit       Adders := 3     
	   4 Input      9 Bit       Adders := 32    
	   2 Input      9 Bit       Adders := 1     
	   3 Input      8 Bit       Adders := 128   
	   2 Input      8 Bit       Adders := 704   
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	             1024 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               23 Bit    Registers := 32    
	                9 Bit    Registers := 32    
	                8 Bit    Registers := 32    
	                1 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     31 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 256   
	   2 Input     23 Bit        Muxes := 768   
	   2 Input      8 Bit        Muxes := 768   
	   2 Input      2 Bit        Muxes := 32    
	   2 Input      1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module SingleLayer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     31 Bit        Muxes := 1     
Module fpMul__1 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__2 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__3 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__4 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__5 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__6 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__7 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__8 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__9 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__10 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__11 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__12 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__13 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__14 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__15 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__16 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__17 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__18 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__19 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__20 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__21 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__22 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__23 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__24 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__25 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__26 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__27 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__28 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__29 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__30 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul__31 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module fpMul 
Detailed RTL Component Info : 
+---Adders : 
	   4 Input      9 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               23 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 1     
Module fp_add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 2     
	   3 Input      8 Bit       Adders := 4     
	   2 Input      8 Bit       Adders := 22    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 8     
	   2 Input     23 Bit        Muxes := 23    
	   2 Input      8 Bit        Muxes := 24    
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module weights_Memory 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ReLU 
Detailed RTL Component Info : 
+---Registers : 
	             1024 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 523.785 ; gain = 309.352
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP PE[30].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[30].PEs/fmul/prod1 is absorbed into DSP PE[30].PEs/fmul/prod1.
DSP Report: operator PE[30].PEs/fmul/prod1 is absorbed into DSP PE[30].PEs/fmul/prod1.
DSP Report: Generating DSP PE[30].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[30].PEs/fmul/prod1 is absorbed into DSP PE[30].PEs/fmul/prod1.
DSP Report: operator PE[30].PEs/fmul/prod1 is absorbed into DSP PE[30].PEs/fmul/prod1.
DSP Report: Generating DSP PE[29].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[29].PEs/fmul/prod1 is absorbed into DSP PE[29].PEs/fmul/prod1.
DSP Report: operator PE[29].PEs/fmul/prod1 is absorbed into DSP PE[29].PEs/fmul/prod1.
DSP Report: Generating DSP PE[29].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[29].PEs/fmul/prod1 is absorbed into DSP PE[29].PEs/fmul/prod1.
DSP Report: operator PE[29].PEs/fmul/prod1 is absorbed into DSP PE[29].PEs/fmul/prod1.
DSP Report: Generating DSP PE[28].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[28].PEs/fmul/prod1 is absorbed into DSP PE[28].PEs/fmul/prod1.
DSP Report: operator PE[28].PEs/fmul/prod1 is absorbed into DSP PE[28].PEs/fmul/prod1.
DSP Report: Generating DSP PE[28].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[28].PEs/fmul/prod1 is absorbed into DSP PE[28].PEs/fmul/prod1.
DSP Report: operator PE[28].PEs/fmul/prod1 is absorbed into DSP PE[28].PEs/fmul/prod1.
DSP Report: Generating DSP PE[27].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[27].PEs/fmul/prod1 is absorbed into DSP PE[27].PEs/fmul/prod1.
DSP Report: operator PE[27].PEs/fmul/prod1 is absorbed into DSP PE[27].PEs/fmul/prod1.
DSP Report: Generating DSP PE[27].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[27].PEs/fmul/prod1 is absorbed into DSP PE[27].PEs/fmul/prod1.
DSP Report: operator PE[27].PEs/fmul/prod1 is absorbed into DSP PE[27].PEs/fmul/prod1.
DSP Report: Generating DSP PE[26].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[26].PEs/fmul/prod1 is absorbed into DSP PE[26].PEs/fmul/prod1.
DSP Report: operator PE[26].PEs/fmul/prod1 is absorbed into DSP PE[26].PEs/fmul/prod1.
DSP Report: Generating DSP PE[26].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[26].PEs/fmul/prod1 is absorbed into DSP PE[26].PEs/fmul/prod1.
DSP Report: operator PE[26].PEs/fmul/prod1 is absorbed into DSP PE[26].PEs/fmul/prod1.
DSP Report: Generating DSP PE[25].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[25].PEs/fmul/prod1 is absorbed into DSP PE[25].PEs/fmul/prod1.
DSP Report: operator PE[25].PEs/fmul/prod1 is absorbed into DSP PE[25].PEs/fmul/prod1.
DSP Report: Generating DSP PE[25].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[25].PEs/fmul/prod1 is absorbed into DSP PE[25].PEs/fmul/prod1.
DSP Report: operator PE[25].PEs/fmul/prod1 is absorbed into DSP PE[25].PEs/fmul/prod1.
DSP Report: Generating DSP PE[23].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[23].PEs/fmul/prod1 is absorbed into DSP PE[23].PEs/fmul/prod1.
DSP Report: operator PE[23].PEs/fmul/prod1 is absorbed into DSP PE[23].PEs/fmul/prod1.
DSP Report: Generating DSP PE[23].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[23].PEs/fmul/prod1 is absorbed into DSP PE[23].PEs/fmul/prod1.
DSP Report: operator PE[23].PEs/fmul/prod1 is absorbed into DSP PE[23].PEs/fmul/prod1.
DSP Report: Generating DSP PE[22].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[22].PEs/fmul/prod1 is absorbed into DSP PE[22].PEs/fmul/prod1.
DSP Report: operator PE[22].PEs/fmul/prod1 is absorbed into DSP PE[22].PEs/fmul/prod1.
DSP Report: Generating DSP PE[22].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[22].PEs/fmul/prod1 is absorbed into DSP PE[22].PEs/fmul/prod1.
DSP Report: operator PE[22].PEs/fmul/prod1 is absorbed into DSP PE[22].PEs/fmul/prod1.
DSP Report: Generating DSP PE[21].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[21].PEs/fmul/prod1 is absorbed into DSP PE[21].PEs/fmul/prod1.
DSP Report: operator PE[21].PEs/fmul/prod1 is absorbed into DSP PE[21].PEs/fmul/prod1.
DSP Report: Generating DSP PE[21].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[21].PEs/fmul/prod1 is absorbed into DSP PE[21].PEs/fmul/prod1.
DSP Report: operator PE[21].PEs/fmul/prod1 is absorbed into DSP PE[21].PEs/fmul/prod1.
DSP Report: Generating DSP PE[20].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[20].PEs/fmul/prod1 is absorbed into DSP PE[20].PEs/fmul/prod1.
DSP Report: operator PE[20].PEs/fmul/prod1 is absorbed into DSP PE[20].PEs/fmul/prod1.
DSP Report: Generating DSP PE[20].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[20].PEs/fmul/prod1 is absorbed into DSP PE[20].PEs/fmul/prod1.
DSP Report: operator PE[20].PEs/fmul/prod1 is absorbed into DSP PE[20].PEs/fmul/prod1.
DSP Report: Generating DSP PE[18].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[18].PEs/fmul/prod1 is absorbed into DSP PE[18].PEs/fmul/prod1.
DSP Report: operator PE[18].PEs/fmul/prod1 is absorbed into DSP PE[18].PEs/fmul/prod1.
DSP Report: Generating DSP PE[18].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[18].PEs/fmul/prod1 is absorbed into DSP PE[18].PEs/fmul/prod1.
DSP Report: operator PE[18].PEs/fmul/prod1 is absorbed into DSP PE[18].PEs/fmul/prod1.
DSP Report: Generating DSP PE[17].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[17].PEs/fmul/prod1 is absorbed into DSP PE[17].PEs/fmul/prod1.
DSP Report: operator PE[17].PEs/fmul/prod1 is absorbed into DSP PE[17].PEs/fmul/prod1.
DSP Report: Generating DSP PE[17].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[17].PEs/fmul/prod1 is absorbed into DSP PE[17].PEs/fmul/prod1.
DSP Report: operator PE[17].PEs/fmul/prod1 is absorbed into DSP PE[17].PEs/fmul/prod1.
DSP Report: Generating DSP PE[16].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[16].PEs/fmul/prod1 is absorbed into DSP PE[16].PEs/fmul/prod1.
DSP Report: operator PE[16].PEs/fmul/prod1 is absorbed into DSP PE[16].PEs/fmul/prod1.
DSP Report: Generating DSP PE[16].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[16].PEs/fmul/prod1 is absorbed into DSP PE[16].PEs/fmul/prod1.
DSP Report: operator PE[16].PEs/fmul/prod1 is absorbed into DSP PE[16].PEs/fmul/prod1.
DSP Report: Generating DSP PE[13].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[13].PEs/fmul/prod1 is absorbed into DSP PE[13].PEs/fmul/prod1.
DSP Report: operator PE[13].PEs/fmul/prod1 is absorbed into DSP PE[13].PEs/fmul/prod1.
DSP Report: Generating DSP PE[13].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[13].PEs/fmul/prod1 is absorbed into DSP PE[13].PEs/fmul/prod1.
DSP Report: operator PE[13].PEs/fmul/prod1 is absorbed into DSP PE[13].PEs/fmul/prod1.
DSP Report: Generating DSP PE[14].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[14].PEs/fmul/prod1 is absorbed into DSP PE[14].PEs/fmul/prod1.
DSP Report: operator PE[14].PEs/fmul/prod1 is absorbed into DSP PE[14].PEs/fmul/prod1.
DSP Report: Generating DSP PE[14].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[14].PEs/fmul/prod1 is absorbed into DSP PE[14].PEs/fmul/prod1.
DSP Report: operator PE[14].PEs/fmul/prod1 is absorbed into DSP PE[14].PEs/fmul/prod1.
DSP Report: Generating DSP PE[15].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[15].PEs/fmul/prod1 is absorbed into DSP PE[15].PEs/fmul/prod1.
DSP Report: operator PE[15].PEs/fmul/prod1 is absorbed into DSP PE[15].PEs/fmul/prod1.
DSP Report: Generating DSP PE[15].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[15].PEs/fmul/prod1 is absorbed into DSP PE[15].PEs/fmul/prod1.
DSP Report: operator PE[15].PEs/fmul/prod1 is absorbed into DSP PE[15].PEs/fmul/prod1.
DSP Report: Generating DSP PE[12].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[12].PEs/fmul/prod1 is absorbed into DSP PE[12].PEs/fmul/prod1.
DSP Report: operator PE[12].PEs/fmul/prod1 is absorbed into DSP PE[12].PEs/fmul/prod1.
DSP Report: Generating DSP PE[12].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[12].PEs/fmul/prod1 is absorbed into DSP PE[12].PEs/fmul/prod1.
DSP Report: operator PE[12].PEs/fmul/prod1 is absorbed into DSP PE[12].PEs/fmul/prod1.
DSP Report: Generating DSP PE[11].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[11].PEs/fmul/prod1 is absorbed into DSP PE[11].PEs/fmul/prod1.
DSP Report: operator PE[11].PEs/fmul/prod1 is absorbed into DSP PE[11].PEs/fmul/prod1.
DSP Report: Generating DSP PE[11].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[11].PEs/fmul/prod1 is absorbed into DSP PE[11].PEs/fmul/prod1.
DSP Report: operator PE[11].PEs/fmul/prod1 is absorbed into DSP PE[11].PEs/fmul/prod1.
DSP Report: Generating DSP PE[10].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[10].PEs/fmul/prod1 is absorbed into DSP PE[10].PEs/fmul/prod1.
DSP Report: operator PE[10].PEs/fmul/prod1 is absorbed into DSP PE[10].PEs/fmul/prod1.
DSP Report: Generating DSP PE[10].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[10].PEs/fmul/prod1 is absorbed into DSP PE[10].PEs/fmul/prod1.
DSP Report: operator PE[10].PEs/fmul/prod1 is absorbed into DSP PE[10].PEs/fmul/prod1.
DSP Report: Generating DSP PE[19].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[19].PEs/fmul/prod1 is absorbed into DSP PE[19].PEs/fmul/prod1.
DSP Report: operator PE[19].PEs/fmul/prod1 is absorbed into DSP PE[19].PEs/fmul/prod1.
DSP Report: Generating DSP PE[19].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[19].PEs/fmul/prod1 is absorbed into DSP PE[19].PEs/fmul/prod1.
DSP Report: operator PE[19].PEs/fmul/prod1 is absorbed into DSP PE[19].PEs/fmul/prod1.
DSP Report: Generating DSP PE[9].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[9].PEs/fmul/prod1 is absorbed into DSP PE[9].PEs/fmul/prod1.
DSP Report: operator PE[9].PEs/fmul/prod1 is absorbed into DSP PE[9].PEs/fmul/prod1.
DSP Report: Generating DSP PE[9].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[9].PEs/fmul/prod1 is absorbed into DSP PE[9].PEs/fmul/prod1.
DSP Report: operator PE[9].PEs/fmul/prod1 is absorbed into DSP PE[9].PEs/fmul/prod1.
DSP Report: Generating DSP PE[8].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[8].PEs/fmul/prod1 is absorbed into DSP PE[8].PEs/fmul/prod1.
DSP Report: operator PE[8].PEs/fmul/prod1 is absorbed into DSP PE[8].PEs/fmul/prod1.
DSP Report: Generating DSP PE[8].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[8].PEs/fmul/prod1 is absorbed into DSP PE[8].PEs/fmul/prod1.
DSP Report: operator PE[8].PEs/fmul/prod1 is absorbed into DSP PE[8].PEs/fmul/prod1.
DSP Report: Generating DSP PE[7].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[7].PEs/fmul/prod1 is absorbed into DSP PE[7].PEs/fmul/prod1.
DSP Report: operator PE[7].PEs/fmul/prod1 is absorbed into DSP PE[7].PEs/fmul/prod1.
DSP Report: Generating DSP PE[7].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[7].PEs/fmul/prod1 is absorbed into DSP PE[7].PEs/fmul/prod1.
DSP Report: operator PE[7].PEs/fmul/prod1 is absorbed into DSP PE[7].PEs/fmul/prod1.
DSP Report: Generating DSP PE[6].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[6].PEs/fmul/prod1 is absorbed into DSP PE[6].PEs/fmul/prod1.
DSP Report: operator PE[6].PEs/fmul/prod1 is absorbed into DSP PE[6].PEs/fmul/prod1.
DSP Report: Generating DSP PE[6].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[6].PEs/fmul/prod1 is absorbed into DSP PE[6].PEs/fmul/prod1.
DSP Report: operator PE[6].PEs/fmul/prod1 is absorbed into DSP PE[6].PEs/fmul/prod1.
DSP Report: Generating DSP PE[24].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[24].PEs/fmul/prod1 is absorbed into DSP PE[24].PEs/fmul/prod1.
DSP Report: operator PE[24].PEs/fmul/prod1 is absorbed into DSP PE[24].PEs/fmul/prod1.
DSP Report: Generating DSP PE[24].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[24].PEs/fmul/prod1 is absorbed into DSP PE[24].PEs/fmul/prod1.
DSP Report: operator PE[24].PEs/fmul/prod1 is absorbed into DSP PE[24].PEs/fmul/prod1.
DSP Report: Generating DSP PE[5].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[5].PEs/fmul/prod1 is absorbed into DSP PE[5].PEs/fmul/prod1.
DSP Report: operator PE[5].PEs/fmul/prod1 is absorbed into DSP PE[5].PEs/fmul/prod1.
DSP Report: Generating DSP PE[5].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[5].PEs/fmul/prod1 is absorbed into DSP PE[5].PEs/fmul/prod1.
DSP Report: operator PE[5].PEs/fmul/prod1 is absorbed into DSP PE[5].PEs/fmul/prod1.
DSP Report: Generating DSP PE[4].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[4].PEs/fmul/prod1 is absorbed into DSP PE[4].PEs/fmul/prod1.
DSP Report: operator PE[4].PEs/fmul/prod1 is absorbed into DSP PE[4].PEs/fmul/prod1.
DSP Report: Generating DSP PE[4].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[4].PEs/fmul/prod1 is absorbed into DSP PE[4].PEs/fmul/prod1.
DSP Report: operator PE[4].PEs/fmul/prod1 is absorbed into DSP PE[4].PEs/fmul/prod1.
DSP Report: Generating DSP PE[3].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[3].PEs/fmul/prod1 is absorbed into DSP PE[3].PEs/fmul/prod1.
DSP Report: operator PE[3].PEs/fmul/prod1 is absorbed into DSP PE[3].PEs/fmul/prod1.
DSP Report: Generating DSP PE[3].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[3].PEs/fmul/prod1 is absorbed into DSP PE[3].PEs/fmul/prod1.
DSP Report: operator PE[3].PEs/fmul/prod1 is absorbed into DSP PE[3].PEs/fmul/prod1.
DSP Report: Generating DSP PE[2].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[2].PEs/fmul/prod1 is absorbed into DSP PE[2].PEs/fmul/prod1.
DSP Report: operator PE[2].PEs/fmul/prod1 is absorbed into DSP PE[2].PEs/fmul/prod1.
DSP Report: Generating DSP PE[2].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[2].PEs/fmul/prod1 is absorbed into DSP PE[2].PEs/fmul/prod1.
DSP Report: operator PE[2].PEs/fmul/prod1 is absorbed into DSP PE[2].PEs/fmul/prod1.
DSP Report: Generating DSP PE[1].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[1].PEs/fmul/prod1 is absorbed into DSP PE[1].PEs/fmul/prod1.
DSP Report: operator PE[1].PEs/fmul/prod1 is absorbed into DSP PE[1].PEs/fmul/prod1.
DSP Report: Generating DSP PE[1].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[1].PEs/fmul/prod1 is absorbed into DSP PE[1].PEs/fmul/prod1.
DSP Report: operator PE[1].PEs/fmul/prod1 is absorbed into DSP PE[1].PEs/fmul/prod1.
DSP Report: Generating DSP PE[0].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[0].PEs/fmul/prod1 is absorbed into DSP PE[0].PEs/fmul/prod1.
DSP Report: operator PE[0].PEs/fmul/prod1 is absorbed into DSP PE[0].PEs/fmul/prod1.
DSP Report: Generating DSP PE[0].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[0].PEs/fmul/prod1 is absorbed into DSP PE[0].PEs/fmul/prod1.
DSP Report: operator PE[0].PEs/fmul/prod1 is absorbed into DSP PE[0].PEs/fmul/prod1.
DSP Report: Generating DSP PE[31].PEs/fmul/prod1, operation Mode is: A*B.
DSP Report: operator PE[31].PEs/fmul/prod1 is absorbed into DSP PE[31].PEs/fmul/prod1.
DSP Report: operator PE[31].PEs/fmul/prod1 is absorbed into DSP PE[31].PEs/fmul/prod1.
DSP Report: Generating DSP PE[31].PEs/fmul/prod1, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator PE[31].PEs/fmul/prod1 is absorbed into DSP PE[31].PEs/fmul/prod1.
DSP Report: operator PE[31].PEs/fmul/prod1 is absorbed into DSP PE[31].PEs/fmul/prod1.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 523.785 ; gain = 309.352
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:38 . Memory (MB): peak = 523.785 ; gain = 309.352

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |FC_Layer_ANN__GB0 |           1|     36550|
|2     |FC_Layer_ANN__GB1 |           1|     12184|
|3     |FC_Layer_ANN__GB2 |           1|     16245|
|4     |FC_Layer_ANN__GB3 |           1|     16245|
|5     |FC_Layer_ANN__GB4 |           1|     20306|
|6     |FC_Layer_ANN__GB5 |           1|     28428|
|7     |SingleLayer__GC0  |           1|     19101|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------+------------+---------------+----------------+
|Module Name    | RTL Object | Depth x Width | Implemented As | 
+---------------+------------+---------------+----------------+
|weights_Memory | rom        | 4096x32       | LUT            | 
|weights_Memory | rom__1     | 4096x32       | LUT            | 
|weights_Memory | rom__2     | 4096x32       | LUT            | 
|weights_Memory | rom__3     | 4096x32       | LUT            | 
+---------------+------------+---------------+----------------+


DSP:
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | A*B            | No           | 25     | 18     | 48     | 25     | 48     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|fpMul       | (PCIN>>17)+A*B | No           | 25     | 8      | 31     | 25     | 31     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
+------------+----------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (read_en_MM_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\FC_LAYER_INPUT_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\relu/output_fc_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\relu/output_fc_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\relu/output_fc_reg[95] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\relu/output_fc_reg[127] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (wm/\dataMainMemo_fc_retimed_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (wm/\dataMainMemo_fc_retimed_reg[126] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\test_weights_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\test_weights_reg[126] )
WARNING: [Synth 8-3332] Sequential element (\dataMainMemo_fc_retimed_reg[126] ) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (\dataMainMemo_fc_retimed_reg[125] ) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (\dataMainMemo_fc_retimed_reg[124] ) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (\dataMainMemo_fc_retimed_reg[94] ) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (\dataMainMemo_fc_retimed_reg[93] ) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (\dataMainMemo_fc_retimed_reg[92] ) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (\dataMainMemo_fc_retimed_reg[62] ) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (\dataMainMemo_fc_retimed_reg[61] ) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (\dataMainMemo_fc_retimed_reg[60] ) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (\dataMainMemo_fc_retimed_reg[30] ) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (\dataMainMemo_fc_retimed_reg[29] ) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (\dataMainMemo_fc_retimed_reg[28] ) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_128) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_129) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_130) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_131) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_132) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_133) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_134) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_135) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_136) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_137) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_138) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_139) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_140) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_141) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_142) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_143) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_144) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_145) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_146) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_147) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_148) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_149) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_150) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_151) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_152) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_153) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_154) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_155) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_156) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_157) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_158) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_159) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_160) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_161) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_162) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_163) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_164) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_165) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_166) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_167) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_168) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_169) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_170) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_171) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_172) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_173) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_174) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_175) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_176) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_177) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_178) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_179) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_180) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_181) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_182) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_183) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_184) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_185) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_186) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_187) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_188) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_189) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_190) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_191) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_192) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_193) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_194) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_195) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_196) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_197) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_198) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_199) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_200) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_201) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_202) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_203) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_204) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_205) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_206) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_207) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_208) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_209) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_210) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_211) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_212) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_213) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_214) is unused and will be removed from module weights_Memory.
WARNING: [Synth 8-3332] Sequential element (dataMainMemo_fc_reg__0i_215) is unused and will be removed from module weights_Memory.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 1st driver pin 'relu_flag_reg/Q' [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v:54]
CRITICAL WARNING: [Synth 8-3352] multi-driven net Q with 2nd driver pin 'GND' [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v:54]
CRITICAL WARNING: [Synth 8-5559] multi-driven net Q is connected to constant driver, other driver is ignored [E:/trashCan/Projects/Verilog-CNN/project_1/project_1.srcs/sources_1/new/SingleLayer.v:54]
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 523.785 ; gain = 309.352
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 523.785 ; gain = 309.352

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |FC_Layer_ANN__GB5 |           1|     21778|
|2     |SingleLayer__GC0  |           1|      4225|
+------+------------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 523.785 ; gain = 309.352
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:48 . Memory (MB): peak = 523.785 ; gain = 309.352
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+------------------+------------+----------+
|      |RTL Partition     |Replication |Instances |
+------+------------------+------------+----------+
|1     |FC_Layer_ANN__GB5 |           1|     21778|
|2     |SingleLayer__GC0  |           1|      4225|
+------+------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:54 . Memory (MB): peak = 757.629 ; gain = 543.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 757.629 ; gain = 543.195
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/done with 1st driver pin 'FC/PE[3].PEs/fadd/done_reg/Q' [E:/trashCan/Projects/Verilog-CNN/fp_add.v:85]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/done with 2nd driver pin 'FC/PE[3].PEs/fadd/done_reg__0/Q' [E:/trashCan/Projects/Verilog-CNN/fp_add.v:81]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[26] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[26]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[26] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[26]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[25] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[25]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[25] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[25]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[24] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[24]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[24] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[24]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[23] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[23]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[23] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[23]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[29] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[29]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[29] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[29]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[28] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[28]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[28] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[28]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[27] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[27]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[27] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[27]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[30] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[30]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[30] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[30]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[31] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[31]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[31] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[31]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[0] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[0]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[0] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[0]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[8] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[8]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[8] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[8]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[16] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[16]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[16] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[16]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[1] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[1]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[1] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[1]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[9] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[9]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[9] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[9]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[17] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[17]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[17] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[17]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[2] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[2]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[2] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[2]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[10] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[10]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[10] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[10]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[18] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[18]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[18] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[18]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[3] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[3]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[3] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[3]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[15] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[15]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[15] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[15]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[7] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[7]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[7] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[7]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[11] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[11]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[11] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[11]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[19] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[19]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[19] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[19]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[4] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[4]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[4] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[4]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[12] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[12]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[12] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[12]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[20] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[20]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[20] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[20]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[5] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[5]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[5] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[5]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[13] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[13]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[13] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[13]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[21] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[21]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[21] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[21]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[6] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[6]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[6] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[6]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[14] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[14]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[14] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[14]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[22] with 1st driver pin 'FC/PE[3].PEs/output_fc_reg[22]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net FC/PE[3].PEs/output_fc_reg_n_0_[22] with 2nd driver pin 'FC/PE[3].PEs/output_fc_reg[22]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:19]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[127] with 1st driver pin 'FC/PE[3].PEs/test_multi_reg[31]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[127] with 2nd driver pin 'FC/PE[3].PEs/test_multi_reg[31]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:32]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[126] with 1st driver pin 'FC/PE[3].PEs/test_multi_reg[30]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[126] with 2nd driver pin 'FC/PE[3].PEs/test_multi_reg[30]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:32]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[125] with 1st driver pin 'FC/PE[3].PEs/test_multi_reg[29]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[125] with 2nd driver pin 'FC/PE[3].PEs/test_multi_reg[29]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:32]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[124] with 1st driver pin 'FC/PE[3].PEs/test_multi_reg[28]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[124] with 2nd driver pin 'FC/PE[3].PEs/test_multi_reg[28]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:32]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[123] with 1st driver pin 'FC/PE[3].PEs/test_multi_reg[27]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[123] with 2nd driver pin 'FC/PE[3].PEs/test_multi_reg[27]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:32]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[122] with 1st driver pin 'FC/PE[3].PEs/test_multi_reg[26]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[122] with 2nd driver pin 'FC/PE[3].PEs/test_multi_reg[26]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:32]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[121] with 1st driver pin 'FC/PE[3].PEs/test_multi_reg[25]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[121] with 2nd driver pin 'FC/PE[3].PEs/test_multi_reg[25]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:32]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[120] with 1st driver pin 'FC/PE[3].PEs/test_multi_reg[24]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[120] with 2nd driver pin 'FC/PE[3].PEs/test_multi_reg[24]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:32]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[119] with 1st driver pin 'FC/PE[3].PEs/test_multi_reg[23]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[119] with 2nd driver pin 'FC/PE[3].PEs/test_multi_reg[23]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:32]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[118] with 1st driver pin 'FC/PE[3].PEs/test_multi_reg[22]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[118] with 2nd driver pin 'FC/PE[3].PEs/test_multi_reg[22]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:32]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[117] with 1st driver pin 'FC/PE[3].PEs/test_multi_reg[21]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[117] with 2nd driver pin 'FC/PE[3].PEs/test_multi_reg[21]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:32]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[116] with 1st driver pin 'FC/PE[3].PEs/test_multi_reg[20]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[116] with 2nd driver pin 'FC/PE[3].PEs/test_multi_reg[20]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:32]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[115] with 1st driver pin 'FC/PE[3].PEs/test_multi_reg[19]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[115] with 2nd driver pin 'FC/PE[3].PEs/test_multi_reg[19]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:32]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[114] with 1st driver pin 'FC/PE[3].PEs/test_multi_reg[18]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[114] with 2nd driver pin 'FC/PE[3].PEs/test_multi_reg[18]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:32]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[113] with 1st driver pin 'FC/PE[3].PEs/test_multi_reg[17]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[113] with 2nd driver pin 'FC/PE[3].PEs/test_multi_reg[17]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:32]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[112] with 1st driver pin 'FC/PE[3].PEs/test_multi_reg[16]__0/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:20]
CRITICAL WARNING: [Synth 8-3352] multi-driven net test_multi_OBUF[112] with 2nd driver pin 'FC/PE[3].PEs/test_multi_reg[16]/Q' [E:/trashCan/Projects/Verilog-CNN/PE_FC_ANN.v:32]
INFO: [Common 17-14] Message 'Synth 8-3352' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|      301|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 757.629 ; gain = 543.195
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 757.629 ; gain = 543.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 757.629 ; gain = 543.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:55 . Memory (MB): peak = 757.629 ; gain = 543.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     3|
|2     |CARRY4  |   212|
|3     |DSP48E1 |     8|
|4     |LUT1    |   203|
|5     |LUT2    |   514|
|6     |LUT3    |   473|
|7     |LUT4    |   426|
|8     |LUT5    |   306|
|9     |LUT6    |  3418|
|10    |MUXF7   |   774|
|11    |MUXF8   |   324|
|12    |FDRE    |  1249|
|13    |IBUF    |   314|
|14    |OBUF    |   512|
+------+--------+------+

Report Instance Areas: 
+------+----------------+---------------+------+
|      |Instance        |Module         |Cells |
+------+----------------+---------------+------+
|1     |top             |               |  8736|
|2     |  FC            |FC_Layer_ANN   |  4365|
|3     |    \PE[0].PEs  |PE_FC_ANN      |  1091|
|4     |      fadd      |fp_add_7       |   160|
|5     |      fmul      |fpMul_8        |   802|
|6     |    \PE[1].PEs  |PE_FC_ANN_0    |  1091|
|7     |      fadd      |fp_add_5       |   160|
|8     |      fmul      |fpMul_6        |   802|
|9     |    \PE[2].PEs  |PE_FC_ANN_1    |  1091|
|10    |      fadd      |fp_add_3       |   160|
|11    |      fmul      |fpMul_4        |   802|
|12    |    \PE[3].PEs  |PE_FC_ANN_2    |  1092|
|13    |      fadd      |fp_add         |   160|
|14    |      fmul      |fpMul          |   802|
|15    |  wm            |weights_Memory |  3018|
+------+----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:55 . Memory (MB): peak = 757.629 ; gain = 543.195
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 605 critical warnings and 812 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:54 . Memory (MB): peak = 757.629 ; gain = 521.895
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:56 . Memory (MB): peak = 757.629 ; gain = 543.195
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 534 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 6 inverter(s) to 492 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
39 Infos, 106 Warnings, 101 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:57 . Memory (MB): peak = 757.629 ; gain = 533.832
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.147 . Memory (MB): peak = 757.629 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Apr 20 19:37:36 2020...
