<<<<<<< HEAD
Analysis & Synthesis Status : Successful - Thu Mar 30 14:34:45 2023
=======
Analysis & Synthesis Status : Failed - Thu Mar 30 14:17:46 2023
>>>>>>> Merge-attempt
Quartus Prime Version : 17.0.0 Build 595 04/25/2017 SJ Lite Edition
Revision Name : DE10_LITE_Golden_Top
Top-level Entity Name : ClockProject
Family : MAX 10
<<<<<<< HEAD
Total logic elements : 5,238
    Total combinational functions : 2,973
    Dedicated logic registers : 3,122
Total registers : 3122
Total pins : 185
Total virtual pins : 0
Total memory bits : 1,622,016
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0
UFM blocks : 0
ADC blocks : 0
=======
Total logic elements : N/A until Partition Merge
    Total combinational functions : N/A until Partition Merge
    Dedicated logic registers : N/A until Partition Merge
Total registers : N/A until Partition Merge
Total pins : N/A until Partition Merge
Total virtual pins : N/A until Partition Merge
Total memory bits : N/A until Partition Merge
Embedded Multiplier 9-bit elements : N/A until Partition Merge
Total PLLs : N/A until Partition Merge
UFM blocks : N/A until Partition Merge
ADC blocks : N/A until Partition Merge
>>>>>>> Merge-attempt
