==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Analyzing design file 'gcd_custom.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.191 ; gain = 902.309
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.191 ; gain = 902.309
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.191 ; gain = 902.309
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.191 ; gain = 902.309
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_11_1' (gcd_custom.cpp:2) in function 'gcd_custom' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.191 ; gain = 902.309
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.191 ; gain = 902.309
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gcd_custom' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gcd_custom' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_11_1'.
WARNING: [HLS 200-880] The II Violation in module 'gcd_custom' (Loop: VITIS_LOOP_11_1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'srem' operation ('b', gcd_custom.cpp:13) and 'icmp' operation ('icmp_ln11', gcd_custom.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'gcd_custom' (Loop: VITIS_LOOP_11_1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'srem' operation ('b', gcd_custom.cpp:13) and 'icmp' operation ('icmp_ln11', gcd_custom.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'gcd_custom' (Loop: VITIS_LOOP_11_1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'srem' operation ('b', gcd_custom.cpp:13) and 'icmp' operation ('icmp_ln11', gcd_custom.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'gcd_custom' (Loop: VITIS_LOOP_11_1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'srem' operation ('b', gcd_custom.cpp:13) and 'icmp' operation ('icmp_ln11', gcd_custom.cpp:11).
WARNING: [HLS 200-880] The II Violation in module 'gcd_custom' (Loop: VITIS_LOOP_11_1): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'srem' operation ('b', gcd_custom.cpp:13) and 'icmp' operation ('icmp_ln11', gcd_custom.cpp:11).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 36, Depth = 36.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.403 seconds; current allocated memory: 138.404 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.122 seconds; current allocated memory: 138.675 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gcd_custom' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'gcd_custom/a' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gcd_custom/b' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gcd_custom/gcd' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gcd_custom' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gcd_custom'.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 139.181 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'gcd_custom_srem_32ns_32ns_32_36_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1000.191 ; gain = 902.309
INFO: [VHDL 208-304] Generating VHDL RTL for gcd_custom.
INFO: [VLOG 209-307] Generating Verilog RTL for gcd_custom.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 230.63 MHz
INFO: [HLS 200-112] Total elapsed time: 8.932 seconds; peak allocated memory: 139.181 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'gcd_custom.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.359 ; gain = 902.680
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.359 ; gain = 902.680
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.359 ; gain = 902.680
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.359 ; gain = 902.680
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'gcd' (gcd_custom.cpp:1) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (gcd_custom.cpp:9) in function 'gcd_custom' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.359 ; gain = 902.680
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1000.359 ; gain = 902.680
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gcd_custom' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gcd_custom' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
WARNING: [HLS 200-880] The II Violation in module 'gcd_custom' (Loop: VITIS_LOOP_18_1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'srem' operation ('b', gcd_custom.cpp:20) and 'icmp' operation ('icmp_ln18', gcd_custom.cpp:18).
WARNING: [HLS 200-880] The II Violation in module 'gcd_custom' (Loop: VITIS_LOOP_18_1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'srem' operation ('b', gcd_custom.cpp:20) and 'icmp' operation ('icmp_ln18', gcd_custom.cpp:18).
WARNING: [HLS 200-880] The II Violation in module 'gcd_custom' (Loop: VITIS_LOOP_18_1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'srem' operation ('b', gcd_custom.cpp:20) and 'icmp' operation ('icmp_ln18', gcd_custom.cpp:18).
WARNING: [HLS 200-880] The II Violation in module 'gcd_custom' (Loop: VITIS_LOOP_18_1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'srem' operation ('b', gcd_custom.cpp:20) and 'icmp' operation ('icmp_ln18', gcd_custom.cpp:18).
WARNING: [HLS 200-880] The II Violation in module 'gcd_custom' (Loop: VITIS_LOOP_18_1): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'srem' operation ('b', gcd_custom.cpp:20) and 'icmp' operation ('icmp_ln18', gcd_custom.cpp:18).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 36, Depth = 36.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.458 seconds; current allocated memory: 138.455 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.119 seconds; current allocated memory: 138.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gcd_custom' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'gcd_custom/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gcd_custom/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gcd_custom/gcd' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gcd_custom' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'a', 'b' and 'gcd' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gcd_custom'.
INFO: [HLS 200-111]  Elapsed time: 0.13 seconds; current allocated memory: 139.301 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'gcd_custom_srem_32ns_32ns_32_36_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 1000.359 ; gain = 902.680
INFO: [VHDL 208-304] Generating VHDL RTL for gcd_custom.
INFO: [VLOG 209-307] Generating Verilog RTL for gcd_custom.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 230.63 MHz
INFO: [HLS 200-112] Total elapsed time: 9.105 seconds; peak allocated memory: 139.301 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-10] Analyzing design file 'gcd_custom.cpp' ... 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' target.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.652 ; gain = 901.859
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.652 ; gain = 901.859
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.652 ; gain = 901.859
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.652 ; gain = 901.859
WARNING: [XFORM 203-803] Dropped interface mode 'ap_auto' on 'gcd' (gcd_custom.cpp:1) as it is incompatible with its interface mode 's_axilite'.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_18_1' (gcd_custom.cpp:9) in function 'gcd_custom' automatically.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.652 ; gain = 901.859
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 999.652 ; gain = 901.859
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'gcd_custom' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gcd_custom' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
WARNING: [HLS 200-880] The II Violation in module 'gcd_custom' (Loop: VITIS_LOOP_18_1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'srem' operation ('b', gcd_custom.cpp:20) and 'icmp' operation ('icmp_ln18', gcd_custom.cpp:18).
WARNING: [HLS 200-880] The II Violation in module 'gcd_custom' (Loop: VITIS_LOOP_18_1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'srem' operation ('b', gcd_custom.cpp:20) and 'icmp' operation ('icmp_ln18', gcd_custom.cpp:18).
WARNING: [HLS 200-880] The II Violation in module 'gcd_custom' (Loop: VITIS_LOOP_18_1): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'srem' operation ('b', gcd_custom.cpp:20) and 'icmp' operation ('icmp_ln18', gcd_custom.cpp:18).
WARNING: [HLS 200-880] The II Violation in module 'gcd_custom' (Loop: VITIS_LOOP_18_1): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'srem' operation ('b', gcd_custom.cpp:20) and 'icmp' operation ('icmp_ln18', gcd_custom.cpp:18).
WARNING: [HLS 200-880] The II Violation in module 'gcd_custom' (Loop: VITIS_LOOP_18_1): Unable to enforce a carried dependence constraint (II = 35, distance = 1, offset = 1) between 'srem' operation ('b', gcd_custom.cpp:20) and 'icmp' operation ('icmp_ln18', gcd_custom.cpp:18).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 36, Depth = 36.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 7.469 seconds; current allocated memory: 138.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.118 seconds; current allocated memory: 138.807 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gcd_custom' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'gcd_custom/a' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gcd_custom/b' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'gcd_custom/gcd' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'gcd_custom' to 'ap_ctrl_none'.
INFO: [RTGEN 206-100] Bundling port 'a', 'b' and 'gcd' to AXI-Lite port control.
INFO: [RTGEN 206-100] Generating core module 'srem_32ns_32ns_32_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gcd_custom'.
INFO: [HLS 200-111]  Elapsed time: 0.127 seconds; current allocated memory: 139.330 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'gcd_custom_srem_32ns_32ns_32_36_1_div'
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 999.652 ; gain = 901.859
INFO: [VHDL 208-304] Generating VHDL RTL for gcd_custom.
INFO: [VLOG 209-307] Generating Verilog RTL for gcd_custom.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 230.63 MHz
INFO: [HLS 200-112] Total elapsed time: 9.038 seconds; peak allocated memory: 139.330 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.1.1 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file C:/Xilinx/Vivado/2020.1/ip_repository/gcd_custom.zip
