{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701101920757 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701101920757 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 27 16:18:40 2023 " "Processing started: Mon Nov 27 16:18:40 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701101920757 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701101920757 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ControlSystem -c ControlSystem " "Command: quartus_map --read_settings_files=on --write_settings_files=off ControlSystem -c ControlSystem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701101920757 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701101920881 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701101920881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlSystem.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ControlSystem.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ControlSystem " "Found entity 1: ControlSystem" {  } { { "ControlSystem.bdf" "" { Schematic "/home/joel/Documents/Quartus/ControlSystem/ControlSystem.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701101927511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701101927511 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ControlSystem " "Elaborating entity \"ControlSystem\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701101927551 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst31 " "Block or symbol \"AND2\" of instance \"inst31\" overlaps another block or symbol" {  } { { "ControlSystem.bdf" "" { Schematic "/home/joel/Documents/Quartus/ControlSystem/ControlSystem.bdf" { { 600 944 1008 648 "inst31" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701101927553 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "74163 inst30 " "Block or symbol \"74163\" of instance \"inst30\" overlaps another block or symbol" {  } { { "ControlSystem.bdf" "" { Schematic "/home/joel/Documents/Quartus/ControlSystem/ControlSystem.bdf" { { 704 1224 1344 888 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1701101927553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst30 " "Elaborating entity \"74163\" for hierarchy \"74163:inst30\"" {  } { { "ControlSystem.bdf" "inst30" { Schematic "/home/joel/Documents/Quartus/ControlSystem/ControlSystem.bdf" { { 704 1224 1344 888 "inst30" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701101927562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst30 " "Elaborated megafunction instantiation \"74163:inst30\"" {  } { { "ControlSystem.bdf" "" { Schematic "/home/joel/Documents/Quartus/ControlSystem/ControlSystem.bdf" { { 704 1224 1344 888 "inst30" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701101927566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74163 74163:inst30\|f74163:sub " "Elaborating entity \"f74163\" for hierarchy \"74163:inst30\|f74163:sub\"" {  } { { "74163.tdf" "sub" { Text "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701101927568 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74163:inst30\|f74163:sub 74163:inst30 " "Elaborated megafunction instantiation \"74163:inst30\|f74163:sub\", which is child of megafunction instantiation \"74163:inst30\"" {  } { { "74163.tdf" "" { Text "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/74163.tdf" 33 3 0 } } { "ControlSystem.bdf" "" { Schematic "/home/joel/Documents/Quartus/ControlSystem/ControlSystem.bdf" { { 704 1224 1344 888 "inst30" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701101927569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst29 " "Elaborating entity \"74163\" for hierarchy \"74163:inst29\"" {  } { { "ControlSystem.bdf" "inst29" { Schematic "/home/joel/Documents/Quartus/ControlSystem/ControlSystem.bdf" { { 520 1032 1152 704 "inst29" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701101927569 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst29 " "Elaborated megafunction instantiation \"74163:inst29\"" {  } { { "ControlSystem.bdf" "" { Schematic "/home/joel/Documents/Quartus/ControlSystem/ControlSystem.bdf" { { 520 1032 1152 704 "inst29" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701101927570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74163 74163:inst28 " "Elaborating entity \"74163\" for hierarchy \"74163:inst28\"" {  } { { "ControlSystem.bdf" "inst28" { Schematic "/home/joel/Documents/Quartus/ControlSystem/ControlSystem.bdf" { { 296 816 936 480 "inst28" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701101927570 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74163:inst28 " "Elaborated megafunction instantiation \"74163:inst28\"" {  } { { "ControlSystem.bdf" "" { Schematic "/home/joel/Documents/Quartus/ControlSystem/ControlSystem.bdf" { { 296 816 936 480 "inst28" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701101927570 ""}
{ "Info" "IFTM_CARRY_SINGLE_TO_DOUBLE" "3 " "Converted 3 single input CARRY primitives to CARRY_SUM primitives" {  } {  } 0 18008 "Converted %1!d! single input CARRY primitives to CARRY_SUM primitives" 0 0 "Analysis & Synthesis" 0 -1 1701101927757 ""}
{ "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "5 " "Ignored 5 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "5 " "Ignored 5 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst30\|f74163:sub\|107~0 " "Can't place logic fed by CARRY_SUM primitive \"74163:inst30\|f74163:sub\|107~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst30\|f74163:sub\|117 " "Node \"74163:inst30\|f74163:sub\|117\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 632 304 368 672 "117" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1701101927760 ""} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst30\|f74163:sub\|120 " "Node \"74163:inst30\|f74163:sub\|120\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 560 304 368 600 "120" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1701101927760 ""}  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 440 416 464 472 "107" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1701101927760 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst30\|f74163:sub\|74~0 " "Can't place logic fed by CARRY_SUM primitive \"74163:inst30\|f74163:sub\|74~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst30\|f74163:sub\|109 " "Node \"74163:inst30\|f74163:sub\|109\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 360 304 368 400 "109" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1701101927760 ""} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst30\|f74163:sub\|106 " "Node \"74163:inst30\|f74163:sub\|106\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 432 304 368 472 "106" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1701101927760 ""}  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 240 416 464 272 "74" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1701101927760 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst28\|f74163:sub\|74~0 " "Can't place logic fed by CARRY_SUM primitive \"74163:inst28\|f74163:sub\|74~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst28\|f74163:sub\|106 " "Node \"74163:inst28\|f74163:sub\|106\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 432 304 368 472 "106" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1701101927760 ""} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst28\|f74163:sub\|109 " "Node \"74163:inst28\|f74163:sub\|109\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 360 304 368 400 "109" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1701101927760 ""}  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 240 416 464 272 "74" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1701101927760 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst29\|f74163:sub\|107~0 " "Can't place logic fed by CARRY_SUM primitive \"74163:inst29\|f74163:sub\|107~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst29\|f74163:sub\|117 " "Node \"74163:inst29\|f74163:sub\|117\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 632 304 368 672 "117" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1701101927760 ""} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst29\|f74163:sub\|120 " "Node \"74163:inst29\|f74163:sub\|120\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 560 304 368 600 "120" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1701101927760 ""}  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 440 416 464 472 "107" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1701101927760 ""} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "74163:inst29\|f74163:sub\|74~0 " "Can't place logic fed by CARRY_SUM primitive \"74163:inst29\|f74163:sub\|74~0\" into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst29\|f74163:sub\|106 " "Node \"74163:inst29\|f74163:sub\|106\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 432 304 368 472 "106" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1701101927760 ""} { "Warning" "WFTM_NODE_NAME" "LUT 74163:inst29\|f74163:sub\|109 " "Node \"74163:inst29\|f74163:sub\|109\" of type LUT" {  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 360 304 368 400 "109" "" } } } }  } 0 18042 "Node \"%2!s!\" of type %1!s!" 0 0 "Design Software" 0 -1 1701101927760 ""}  } { { "f74163.bdf" "" { Schematic "/home/joel/intelFPGA_lite/22.1std/quartus/libraries/others/maxplus2/f74163.bdf" { { 240 416 464 272 "74" "" } } } }  } 0 18012 "Can't place logic fed by CARRY_SUM primitive \"%1!s!\" into a single logic cell" 0 0 "Design Software" 0 -1 1701101927760 ""}  } {  } 0 18011 "Ignored %1!d! CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" 0 0 "Design Software" 0 -1 1701101927760 ""}  } {  } 0 18009 "Ignored %1!d! CARRY_SUM primitives" 0 0 "Analysis & Synthesis" 0 -1 1701101927760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701101927766 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701101927766 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1701101927766 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701101927766 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "336 " "Peak virtual memory: 336 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701101927790 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 27 16:18:47 2023 " "Processing ended: Mon Nov 27 16:18:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701101927790 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701101927790 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701101927790 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701101927790 ""}
