
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 0.07

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.07 source latency float_multiplier_pipereg_1to2_mant_product_95[0]$_SDFF_PP0_/CK ^
  -0.07 target latency float_multiplier_pipereg_2to3_leading_zeros_98[3]$_SDFF_PP0_/CK ^
   0.00 CRPR
--------------
  -0.00 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: float_multiplier_pipereg_1to2_exp_sum_94[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_multiplier_pipereg_2to3_unbiased_exp_99[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    5.52    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.93    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
    11   15.59    0.02    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.02    0.00    0.07 ^ float_multiplier_pipereg_1to2_exp_sum_94[0]$_SDFF_PP0_/CK (DFF_X1)
     1    1.11    0.01    0.07    0.14 ^ float_multiplier_pipereg_1to2_exp_sum_94[0]$_SDFF_PP0_/QN (DFF_X1)
                                         tmp3241[0] (net)
                  0.01    0.00    0.14 ^ _368_/A2 (AND2_X1)
     1    1.72    0.01    0.03    0.17 ^ _368_/ZN (AND2_X1)
                                         _037_ (net)
                  0.01    0.00    0.17 ^ float_multiplier_pipereg_2to3_unbiased_exp_99[0]$_SDFF_PP0_/D (DFF_X1)
                                  0.17   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    5.52    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.93    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_2__f_clk/A (CLKBUF_X3)
    11   15.59    0.02    0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
                                         clknet_2_2__leaf_clk (net)
                  0.02    0.00    0.07 ^ float_multiplier_pipereg_2to3_unbiased_exp_99[0]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.07   clock reconvergence pessimism
                          0.01    0.08   library hold time
                                  0.08   data required time
-----------------------------------------------------------------------------
                                  0.08   data required time
                                 -0.17   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: float_multiplier_pipereg_0to1_mantissa_b_92[3]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_multiplier_pipereg_1to2_mant_product_95[7]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    5.52    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.93    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
     9   14.56    0.01    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ float_multiplier_pipereg_0to1_mantissa_b_92[3]$_DFF_P_/CK (DFF_X1)
     2    4.32    0.01    0.10    0.17 ^ float_multiplier_pipereg_0to1_mantissa_b_92[3]$_DFF_P_/Q (DFF_X1)
                                         tmp3004 (net)
                  0.01    0.00    0.17 ^ _267_/A (BUF_X1)
     6    8.62    0.02    0.04    0.21 ^ _267_/Z (BUF_X1)
                                         _067_ (net)
                  0.02    0.00    0.21 ^ _273_/A2 (NAND2_X1)
     1    3.76    0.01    0.02    0.23 v _273_/ZN (NAND2_X1)
                                         _167_ (net)
                  0.01    0.00    0.23 v _390_/A (FA_X1)
     1    3.70    0.02    0.12    0.35 ^ _390_/S (FA_X1)
                                         _171_ (net)
                  0.02    0.00    0.35 ^ _391_/B (FA_X1)
     1    1.72    0.01    0.09    0.44 v _391_/S (FA_X1)
                                         _175_ (net)
                  0.01    0.00    0.44 v _281_/A (INV_X1)
     1    3.47    0.01    0.02    0.46 ^ _281_/ZN (INV_X1)
                                         _228_ (net)
                  0.01    0.00    0.46 ^ _411_/A (HA_X1)
     2    3.73    0.01    0.04    0.50 ^ _411_/CO (HA_X1)
                                         _229_ (net)
                  0.01    0.00    0.50 ^ _277_/A (INV_X1)
     1    2.81    0.01    0.01    0.51 v _277_/ZN (INV_X1)
                                         _182_ (net)
                  0.01    0.00    0.51 v _393_/CI (FA_X1)
     2    4.06    0.02    0.07    0.58 v _393_/CO (FA_X1)
                                         _183_ (net)
                  0.02    0.00    0.58 v _336_/B2 (OAI21_X1)
     1    1.82    0.02    0.04    0.61 ^ _336_/ZN (OAI21_X1)
                                         _096_ (net)
                  0.02    0.00    0.61 ^ _337_/B2 (AOI21_X1)
     1    2.46    0.01    0.02    0.63 v _337_/ZN (AOI21_X1)
                                         _097_ (net)
                  0.01    0.00    0.63 v _338_/B (XOR2_X1)
     1    2.04    0.01    0.06    0.69 v _338_/Z (XOR2_X1)
                                         _098_ (net)
                  0.01    0.00    0.69 v _339_/A2 (NOR2_X1)
     1    1.43    0.01    0.03    0.72 ^ _339_/ZN (NOR2_X1)
                                         _022_ (net)
                  0.01    0.00    0.72 ^ float_multiplier_pipereg_1to2_mant_product_95[7]$_SDFF_PP0_/D (DFF_X1)
                                  0.72   data arrival time

                          0.75    0.75   clock clk (rise edge)
                          0.00    0.75   clock source latency
     1    5.52    0.00    0.00    0.75 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.75 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.93    0.01    0.03    0.78 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.78 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    13   16.17    0.02    0.04    0.82 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.02    0.00    0.82 ^ float_multiplier_pipereg_1to2_mant_product_95[7]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.82   clock reconvergence pessimism
                         -0.03    0.79   library setup time
                                  0.79   data required time
-----------------------------------------------------------------------------
                                  0.79   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: float_multiplier_pipereg_0to1_mantissa_b_92[3]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_multiplier_pipereg_1to2_mant_product_95[7]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1    5.52    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.93    0.01    0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.03 ^ clkbuf_2_1__f_clk/A (CLKBUF_X3)
     9   14.56    0.01    0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
                                         clknet_2_1__leaf_clk (net)
                  0.01    0.00    0.07 ^ float_multiplier_pipereg_0to1_mantissa_b_92[3]$_DFF_P_/CK (DFF_X1)
     2    4.32    0.01    0.10    0.17 ^ float_multiplier_pipereg_0to1_mantissa_b_92[3]$_DFF_P_/Q (DFF_X1)
                                         tmp3004 (net)
                  0.01    0.00    0.17 ^ _267_/A (BUF_X1)
     6    8.62    0.02    0.04    0.21 ^ _267_/Z (BUF_X1)
                                         _067_ (net)
                  0.02    0.00    0.21 ^ _273_/A2 (NAND2_X1)
     1    3.76    0.01    0.02    0.23 v _273_/ZN (NAND2_X1)
                                         _167_ (net)
                  0.01    0.00    0.23 v _390_/A (FA_X1)
     1    3.70    0.02    0.12    0.35 ^ _390_/S (FA_X1)
                                         _171_ (net)
                  0.02    0.00    0.35 ^ _391_/B (FA_X1)
     1    1.72    0.01    0.09    0.44 v _391_/S (FA_X1)
                                         _175_ (net)
                  0.01    0.00    0.44 v _281_/A (INV_X1)
     1    3.47    0.01    0.02    0.46 ^ _281_/ZN (INV_X1)
                                         _228_ (net)
                  0.01    0.00    0.46 ^ _411_/A (HA_X1)
     2    3.73    0.01    0.04    0.50 ^ _411_/CO (HA_X1)
                                         _229_ (net)
                  0.01    0.00    0.50 ^ _277_/A (INV_X1)
     1    2.81    0.01    0.01    0.51 v _277_/ZN (INV_X1)
                                         _182_ (net)
                  0.01    0.00    0.51 v _393_/CI (FA_X1)
     2    4.06    0.02    0.07    0.58 v _393_/CO (FA_X1)
                                         _183_ (net)
                  0.02    0.00    0.58 v _336_/B2 (OAI21_X1)
     1    1.82    0.02    0.04    0.61 ^ _336_/ZN (OAI21_X1)
                                         _096_ (net)
                  0.02    0.00    0.61 ^ _337_/B2 (AOI21_X1)
     1    2.46    0.01    0.02    0.63 v _337_/ZN (AOI21_X1)
                                         _097_ (net)
                  0.01    0.00    0.63 v _338_/B (XOR2_X1)
     1    2.04    0.01    0.06    0.69 v _338_/Z (XOR2_X1)
                                         _098_ (net)
                  0.01    0.00    0.69 v _339_/A2 (NOR2_X1)
     1    1.43    0.01    0.03    0.72 ^ _339_/ZN (NOR2_X1)
                                         _022_ (net)
                  0.01    0.00    0.72 ^ float_multiplier_pipereg_1to2_mant_product_95[7]$_SDFF_PP0_/D (DFF_X1)
                                  0.72   data arrival time

                          0.75    0.75   clock clk (rise edge)
                          0.00    0.75   clock source latency
     1    5.52    0.00    0.00    0.75 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.75 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4    8.93    0.01    0.03    0.78 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.01    0.00    0.78 ^ clkbuf_2_3__f_clk/A (CLKBUF_X3)
    13   16.17    0.02    0.04    0.82 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
                                         clknet_2_3__leaf_clk (net)
                  0.02    0.00    0.82 ^ float_multiplier_pipereg_1to2_mant_product_95[7]$_SDFF_PP0_/CK (DFF_X1)
                          0.00    0.82   clock reconvergence pessimism
                         -0.03    0.79   library setup time
                                  0.79   data required time
-----------------------------------------------------------------------------
                                  0.79   data required time
                                 -0.72   data arrival time
-----------------------------------------------------------------------------
                                  0.07   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.1412665843963623

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7115

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
10.0628662109375

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8764

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: float_multiplier_pipereg_0to1_mantissa_b_92[3]$_DFF_P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_multiplier_pipereg_1to2_mant_product_95[7]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_1__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ float_multiplier_pipereg_0to1_mantissa_b_92[3]$_DFF_P_/CK (DFF_X1)
   0.10    0.17 ^ float_multiplier_pipereg_0to1_mantissa_b_92[3]$_DFF_P_/Q (DFF_X1)
   0.04    0.21 ^ _267_/Z (BUF_X1)
   0.02    0.23 v _273_/ZN (NAND2_X1)
   0.12    0.35 ^ _390_/S (FA_X1)
   0.09    0.44 v _391_/S (FA_X1)
   0.02    0.46 ^ _281_/ZN (INV_X1)
   0.04    0.50 ^ _411_/CO (HA_X1)
   0.01    0.51 v _277_/ZN (INV_X1)
   0.07    0.58 v _393_/CO (FA_X1)
   0.04    0.61 ^ _336_/ZN (OAI21_X1)
   0.02    0.63 v _337_/ZN (AOI21_X1)
   0.06    0.69 v _338_/Z (XOR2_X1)
   0.03    0.72 ^ _339_/ZN (NOR2_X1)
   0.00    0.72 ^ float_multiplier_pipereg_1to2_mant_product_95[7]$_SDFF_PP0_/D (DFF_X1)
           0.72   data arrival time

   0.75    0.75   clock clk (rise edge)
   0.00    0.75   clock source latency
   0.00    0.75 ^ clk (in)
   0.03    0.78 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.82 ^ clkbuf_2_3__f_clk/Z (CLKBUF_X3)
   0.00    0.82 ^ float_multiplier_pipereg_1to2_mant_product_95[7]$_SDFF_PP0_/CK (DFF_X1)
   0.00    0.82   clock reconvergence pessimism
  -0.03    0.79   library setup time
           0.79   data required time
---------------------------------------------------------
           0.79   data required time
          -0.72   data arrival time
---------------------------------------------------------
           0.07   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: float_multiplier_pipereg_1to2_exp_sum_94[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: float_multiplier_pipereg_2to3_unbiased_exp_99[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ float_multiplier_pipereg_1to2_exp_sum_94[0]$_SDFF_PP0_/CK (DFF_X1)
   0.07    0.14 ^ float_multiplier_pipereg_1to2_exp_sum_94[0]$_SDFF_PP0_/QN (DFF_X1)
   0.03    0.17 ^ _368_/ZN (AND2_X1)
   0.00    0.17 ^ float_multiplier_pipereg_2to3_unbiased_exp_99[0]$_SDFF_PP0_/D (DFF_X1)
           0.17   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.03    0.03 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.04    0.07 ^ clkbuf_2_2__f_clk/Z (CLKBUF_X3)
   0.00    0.07 ^ float_multiplier_pipereg_2to3_unbiased_exp_99[0]$_SDFF_PP0_/CK (DFF_X1)
   0.00    0.07   clock reconvergence pessimism
   0.01    0.08   library hold time
           0.08   data required time
---------------------------------------------------------
           0.08   data required time
          -0.17   data arrival time
---------------------------------------------------------
           0.09   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
0.7187

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
0.0733

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
10.198970

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.27e-04   1.65e-05   3.07e-06   3.46e-04  45.5%
Combinational          1.24e-04   9.09e-05   5.94e-06   2.21e-04  29.0%
Clock                  8.32e-05   1.11e-04   2.39e-07   1.94e-04  25.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.34e-04   2.18e-04   9.25e-06   7.62e-04 100.0%
                          70.1%      28.6%       1.2%
