SET_FLAG DEBUG FALSE
SET_FLAG MODE BATCH
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily virtex6
SET_PREFERENCE device xc6vsx475t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ff1759
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Structural
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_pe16/
SET_PREFERENCE workingdirectory /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_pe16/tmp/
SET_PREFERENCE subworkingdirectory /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_pe16/tmp/_cg/
SET_PREFERENCE transientdirectory /mnt/data/cccad3/aa18514/latest_conv_net/full1/final/HW/maxfiles/convolution_MAX3424A_DFE/scratch/CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_pe16/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_PARAMETER Component_Name CGFifo_81_ise13_3_xc6vsx475t_2_FF1759_ES_128_512_forcebram_dualclock_rst_pf496_pe16
SET_PARAMETER Fifo_Implementation Independent_Clocks_Block_RAM
SET_PARAMETER Interface_Type Native
SET_PARAMETER Performance_Options Standard_FIFO
SET_PARAMETER Input_Data_Width 128
SET_PARAMETER Input_Depth 512
SET_PARAMETER Output_Data_Width 128
SET_PARAMETER Output_Depth 512
SET_PARAMETER Enable_ECC false
SET_PARAMETER Use_Embedded_Registers false
SET_PARAMETER Reset_Pin true
SET_PARAMETER Reset_Type Asynchronous_Reset
SET_PARAMETER Dout_Reset_Value 0
SET_PARAMETER Almost_Full_Flag false
SET_PARAMETER Almost_Empty_Flag false
SET_PARAMETER Valid_Flag false
SET_PARAMETER Valid_Sense Active_High
SET_PARAMETER Underflow_Flag false
SET_PARAMETER Underflow_Sense Active_High
SET_PARAMETER Write_Acknowledge_Flag false
SET_PARAMETER Write_Acknowledge_Sense Active_High
SET_PARAMETER Overflow_Flag false
SET_PARAMETER Overflow_Sense Active_High
SET_PARAMETER Use_Extra_Logic false
SET_PARAMETER Data_Count false
SET_PARAMETER Data_Count_Width 9
SET_PARAMETER Write_Data_Count false
SET_PARAMETER Write_Data_Count_Width 9
SET_PARAMETER Read_Data_Count false
SET_PARAMETER Read_Data_Count_Width 9
SET_PARAMETER Read_Clock_Frequency 1
SET_PARAMETER Write_Clock_Frequency 1
SET_PARAMETER Programmable_Full_Type Single_Programmable_Full_Threshold_Constant
SET_PARAMETER Full_Threshold_Assert_Value 496
SET_PARAMETER Full_Threshold_Negate_Value 495
SET_PARAMETER Programmable_Empty_Type Single_Programmable_Empty_Threshold_Constant
SET_PARAMETER Empty_Threshold_Assert_Value 16
SET_PARAMETER Empty_Threshold_Negate_Value 17
SET_CORE_NAME Fifo Generator
SET_CORE_VERSION 8.1
SET_CORE_VLNV xilinx.com:ip:fifo_generator:8.1
SET_CORE_CLASS com.xilinx.ip.fifo_generator_v8_1.fifo_generator_v8_1
SET_CORE_PATH /vol/cc/opt/Xilinx/13.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v8_1
SET_CORE_GUIPATH /vol/cc/opt/Xilinx/13.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v8_1/gui/fifo_generator_v8_1.tcl
SET_CORE_DATASHEET /vol/cc/opt/Xilinx/13.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v8_1/doc/fifo_generator_ds317.pdf
ADD_CORE_DOCUMENT </vol/cc/opt/Xilinx/13.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v8_1/doc/fifo_generator_ug175.pdf><fifo_generator_ug175.pdf>
ADD_CORE_DOCUMENT </vol/cc/opt/Xilinx/13.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v8_1/doc/xapp992.pdf><xapp992.pdf>
ADD_CORE_DOCUMENT </vol/cc/opt/Xilinx/13.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v8_1/doc/fifo_generator_ds317.pdf><fifo_generator_ds317.pdf>
ADD_CORE_DOCUMENT </vol/cc/opt/Xilinx/13.3/ISE_DS/ISE/coregen/ip/xilinx/primary/com/xilinx/ip/fifo_generator_v8_1/doc/fifo_generator_v8_1_vinfo.html><fifo_generator_v8_1_vinfo.html>
