
//=======================================================
//  This code is generated by Terasic System Builder
//=======================================================

module mux21(

//=======================================================
//INPUT/OUTPUT declaration 
//=======================================================

	input signed [18:0] in1, 
	input signed [18:0] in2, 
	input signed s,
	input clk,
	output reg signed [18:0] out

	);



//=======================================================
//  REG/WIRE declarations
//=======================================================
	always @(posedge clk)
	begin
		out = s ? (in2):(in1); // in1 = 1'b0, in2 = 1'b1
	end 

//=======================================================
//  Structural coding
//=======================================================



endmodule
