

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Nov 14 17:14:57 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 5.116 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      117|      117| 0.599 us | 0.599 us |  117|  117|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "call fastcc void @"multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>"(i1280* %input_1_V, i1280* %input_2_V, i33* %layer3_out_0_V, i33* %layer3_out_1_V, i33* %layer3_out_2_V, i33* %layer3_out_3_V, i33* %layer3_out_4_V, i33* %layer3_out_5_V, i33* %layer3_out_6_V, i33* %layer3_out_7_V, i33* %layer3_out_8_V, i33* %layer3_out_9_V, i33* %layer3_out_10_V, i33* %layer3_out_11_V, i33* %layer3_out_12_V, i33* %layer3_out_13_V, i33* %layer3_out_14_V, i33* %layer3_out_15_V, i33* %layer3_out_16_V, i33* %layer3_out_17_V, i33* %layer3_out_18_V, i33* %layer3_out_19_V, i33* %layer3_out_20_V, i33* %layer3_out_21_V, i33* %layer3_out_22_V, i33* %layer3_out_23_V, i33* %layer3_out_24_V, i33* %layer3_out_25_V, i33* %layer3_out_26_V, i33* %layer3_out_27_V, i33* %layer3_out_28_V, i33* %layer3_out_29_V, i33* %layer3_out_30_V, i33* %layer3_out_31_V, i33* %layer3_out_32_V, i33* %layer3_out_33_V, i33* %layer3_out_34_V, i33* %layer3_out_35_V, i33* %layer3_out_36_V, i33* %layer3_out_37_V, i33* %layer3_out_38_V, i33* %layer3_out_39_V, i33* %layer3_out_40_V, i33* %layer3_out_41_V, i33* %layer3_out_42_V, i33* %layer3_out_43_V, i33* %layer3_out_44_V, i33* %layer3_out_45_V, i33* %layer3_out_46_V, i33* %layer3_out_47_V, i33* %layer3_out_48_V, i33* %layer3_out_49_V, i33* %layer3_out_50_V, i33* %layer3_out_51_V, i33* %layer3_out_52_V, i33* %layer3_out_53_V, i33* %layer3_out_54_V, i33* %layer3_out_55_V, i33* %layer3_out_56_V, i33* %layer3_out_57_V, i33* %layer3_out_58_V, i33* %layer3_out_59_V, i33* %layer3_out_60_V, i33* %layer3_out_61_V, i33* %layer3_out_62_V, i33* %layer3_out_63_V, i33* %layer3_out_64_V, i33* %layer3_out_65_V, i33* %layer3_out_66_V, i33* %layer3_out_67_V, i33* %layer3_out_68_V, i33* %layer3_out_69_V, i33* %layer3_out_70_V, i33* %layer3_out_71_V, i33* %layer3_out_72_V, i33* %layer3_out_73_V, i33* %layer3_out_74_V, i33* %layer3_out_75_V, i33* %layer3_out_76_V, i33* %layer3_out_77_V, i33* %layer3_out_78_V, i33* %layer3_out_79_V)"   --->   Operation 3 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_79_V), !map !184"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_78_V), !map !190"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_77_V), !map !196"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_76_V), !map !202"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_75_V), !map !208"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_74_V), !map !214"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_73_V), !map !220"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_72_V), !map !226"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_71_V), !map !232"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_70_V), !map !238"   --->   Operation 13 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_69_V), !map !244"   --->   Operation 14 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_68_V), !map !250"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_67_V), !map !256"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_66_V), !map !262"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_65_V), !map !268"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_64_V), !map !274"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_63_V), !map !280"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_62_V), !map !286"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_61_V), !map !292"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_60_V), !map !298"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_59_V), !map !304"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_58_V), !map !310"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_57_V), !map !316"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_56_V), !map !322"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_55_V), !map !328"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_54_V), !map !334"   --->   Operation 29 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_53_V), !map !340"   --->   Operation 30 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_52_V), !map !346"   --->   Operation 31 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_51_V), !map !352"   --->   Operation 32 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_50_V), !map !358"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_49_V), !map !364"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_48_V), !map !370"   --->   Operation 35 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_47_V), !map !376"   --->   Operation 36 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_46_V), !map !382"   --->   Operation 37 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_45_V), !map !388"   --->   Operation 38 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_44_V), !map !394"   --->   Operation 39 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_43_V), !map !400"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_42_V), !map !406"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_41_V), !map !412"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_40_V), !map !418"   --->   Operation 43 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_39_V), !map !424"   --->   Operation 44 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_38_V), !map !430"   --->   Operation 45 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_37_V), !map !436"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_36_V), !map !442"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_35_V), !map !448"   --->   Operation 48 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_34_V), !map !454"   --->   Operation 49 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_33_V), !map !460"   --->   Operation 50 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_32_V), !map !466"   --->   Operation 51 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_31_V), !map !472"   --->   Operation 52 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_30_V), !map !478"   --->   Operation 53 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_29_V), !map !484"   --->   Operation 54 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_28_V), !map !490"   --->   Operation 55 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_27_V), !map !496"   --->   Operation 56 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_26_V), !map !502"   --->   Operation 57 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_25_V), !map !508"   --->   Operation 58 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_24_V), !map !514"   --->   Operation 59 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_23_V), !map !520"   --->   Operation 60 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_22_V), !map !526"   --->   Operation 61 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_21_V), !map !532"   --->   Operation 62 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_20_V), !map !538"   --->   Operation 63 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_19_V), !map !544"   --->   Operation 64 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_18_V), !map !550"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_17_V), !map !556"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_16_V), !map !562"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_15_V), !map !568"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_14_V), !map !574"   --->   Operation 69 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_13_V), !map !580"   --->   Operation 70 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_12_V), !map !586"   --->   Operation 71 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_11_V), !map !592"   --->   Operation 72 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_10_V), !map !598"   --->   Operation 73 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_9_V), !map !604"   --->   Operation 74 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_8_V), !map !610"   --->   Operation 75 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_7_V), !map !616"   --->   Operation 76 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_6_V), !map !622"   --->   Operation 77 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_5_V), !map !628"   --->   Operation 78 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_4_V), !map !634"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_3_V), !map !640"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_2_V), !map !646"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_1_V), !map !652"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i33* %layer3_out_0_V), !map !658"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1280* %input_2_V), !map !664"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1280* %input_1_V), !map !905"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind"   --->   Operation 86 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1280* %input_1_V, [7 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1280* %input_2_V, [7 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i33* %layer3_out_0_V, i33* %layer3_out_1_V, i33* %layer3_out_2_V, i33* %layer3_out_3_V, i33* %layer3_out_4_V, i33* %layer3_out_5_V, i33* %layer3_out_6_V, i33* %layer3_out_7_V, i33* %layer3_out_8_V, i33* %layer3_out_9_V, i33* %layer3_out_10_V, i33* %layer3_out_11_V, i33* %layer3_out_12_V, i33* %layer3_out_13_V, i33* %layer3_out_14_V, i33* %layer3_out_15_V, i33* %layer3_out_16_V, i33* %layer3_out_17_V, i33* %layer3_out_18_V, i33* %layer3_out_19_V, i33* %layer3_out_20_V, i33* %layer3_out_21_V, i33* %layer3_out_22_V, i33* %layer3_out_23_V, i33* %layer3_out_24_V, i33* %layer3_out_25_V, i33* %layer3_out_26_V, i33* %layer3_out_27_V, i33* %layer3_out_28_V, i33* %layer3_out_29_V, i33* %layer3_out_30_V, i33* %layer3_out_31_V, i33* %layer3_out_32_V, i33* %layer3_out_33_V, i33* %layer3_out_34_V, i33* %layer3_out_35_V, i33* %layer3_out_36_V, i33* %layer3_out_37_V, i33* %layer3_out_38_V, i33* %layer3_out_39_V, i33* %layer3_out_40_V, i33* %layer3_out_41_V, i33* %layer3_out_42_V, i33* %layer3_out_43_V, i33* %layer3_out_44_V, i33* %layer3_out_45_V, i33* %layer3_out_46_V, i33* %layer3_out_47_V, i33* %layer3_out_48_V, i33* %layer3_out_49_V, i33* %layer3_out_50_V, i33* %layer3_out_51_V, i33* %layer3_out_52_V, i33* %layer3_out_53_V, i33* %layer3_out_54_V, i33* %layer3_out_55_V, i33* %layer3_out_56_V, i33* %layer3_out_57_V, i33* %layer3_out_58_V, i33* %layer3_out_59_V, i33* %layer3_out_60_V, i33* %layer3_out_61_V, i33* %layer3_out_62_V, i33* %layer3_out_63_V, i33* %layer3_out_64_V, i33* %layer3_out_65_V, i33* %layer3_out_66_V, i33* %layer3_out_67_V, i33* %layer3_out_68_V, i33* %layer3_out_69_V, i33* %layer3_out_70_V, i33* %layer3_out_71_V, i33* %layer3_out_72_V, i33* %layer3_out_73_V, i33* %layer3_out_74_V, i33* %layer3_out_75_V, i33* %layer3_out_76_V, i33* %layer3_out_77_V, i33* %layer3_out_78_V, i33* %layer3_out_79_V, [7 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind" [firmware/myproject.cpp:16]   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/2] (0.00ns)   --->   "call fastcc void @"multiheadattention<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<33, 13, 5, 3, 0>, config3>"(i1280* %input_1_V, i1280* %input_2_V, i33* %layer3_out_0_V, i33* %layer3_out_1_V, i33* %layer3_out_2_V, i33* %layer3_out_3_V, i33* %layer3_out_4_V, i33* %layer3_out_5_V, i33* %layer3_out_6_V, i33* %layer3_out_7_V, i33* %layer3_out_8_V, i33* %layer3_out_9_V, i33* %layer3_out_10_V, i33* %layer3_out_11_V, i33* %layer3_out_12_V, i33* %layer3_out_13_V, i33* %layer3_out_14_V, i33* %layer3_out_15_V, i33* %layer3_out_16_V, i33* %layer3_out_17_V, i33* %layer3_out_18_V, i33* %layer3_out_19_V, i33* %layer3_out_20_V, i33* %layer3_out_21_V, i33* %layer3_out_22_V, i33* %layer3_out_23_V, i33* %layer3_out_24_V, i33* %layer3_out_25_V, i33* %layer3_out_26_V, i33* %layer3_out_27_V, i33* %layer3_out_28_V, i33* %layer3_out_29_V, i33* %layer3_out_30_V, i33* %layer3_out_31_V, i33* %layer3_out_32_V, i33* %layer3_out_33_V, i33* %layer3_out_34_V, i33* %layer3_out_35_V, i33* %layer3_out_36_V, i33* %layer3_out_37_V, i33* %layer3_out_38_V, i33* %layer3_out_39_V, i33* %layer3_out_40_V, i33* %layer3_out_41_V, i33* %layer3_out_42_V, i33* %layer3_out_43_V, i33* %layer3_out_44_V, i33* %layer3_out_45_V, i33* %layer3_out_46_V, i33* %layer3_out_47_V, i33* %layer3_out_48_V, i33* %layer3_out_49_V, i33* %layer3_out_50_V, i33* %layer3_out_51_V, i33* %layer3_out_52_V, i33* %layer3_out_53_V, i33* %layer3_out_54_V, i33* %layer3_out_55_V, i33* %layer3_out_56_V, i33* %layer3_out_57_V, i33* %layer3_out_58_V, i33* %layer3_out_59_V, i33* %layer3_out_60_V, i33* %layer3_out_61_V, i33* %layer3_out_62_V, i33* %layer3_out_63_V, i33* %layer3_out_64_V, i33* %layer3_out_65_V, i33* %layer3_out_66_V, i33* %layer3_out_67_V, i33* %layer3_out_68_V, i33* %layer3_out_69_V, i33* %layer3_out_70_V, i33* %layer3_out_71_V, i33* %layer3_out_72_V, i33* %layer3_out_73_V, i33* %layer3_out_74_V, i33* %layer3_out_75_V, i33* %layer3_out_76_V, i33* %layer3_out_77_V, i33* %layer3_out_78_V, i33* %layer3_out_79_V)"   --->   Operation 90 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "ret void" [firmware/myproject.cpp:42]   --->   Operation 91 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0ns
The critical path consists of the following:

 <State 2>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
