// Seed: 3055609278
module module_0 #(
    parameter id_1  = 32'd55,
    parameter id_11 = 32'd38
) ();
  logic _id_1, id_2 = 1;
  wire id_3;
  wire id_4;
  logic id_5;
  supply0 id_6;
  parameter id_7 = 1;
  reg id_8, id_9;
  initial id_8 = id_6 - id_1;
  generate
    assign id_6 = 1;
    wire [id_1 : -1 'h0] id_10;
  endgenerate
  logic _id_11;
  ;
  wire id_12;
  localparam id_13 = 1;
  wire id_14[(  id_11  )  +  -1 : -1];
endmodule
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    output logic id_2,
    input supply0 module_1
);
  always id_2 <= id_1 ^ id_0;
  parameter id_5 = 1;
  module_0 modCall_1 ();
endmodule
