# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab_line_drawer.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:21 on Nov 09,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# ** Error: ./line_drawer.sv(41): (vlog-2730) Undefined variable: 'd_done'.
# ** Error: (vlog-13069) ./line_drawer.sv(75): near "else": syntax error, unexpected else.
# -- Compiling module line_drawer_tb
# End time: 16:36:22 on Nov 09,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_line_drawer.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./line_drawer.sv""
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:34 on Nov 09,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# ** Error: (vlog-13069) ./line_drawer.sv(75): near "else": syntax error, unexpected else.
# -- Compiling module line_drawer_tb
# End time: 16:36:34 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_line_drawer.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./line_drawer.sv""
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:57 on Nov 09,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# ** Error: (vlog-13069) ./line_drawer.sv(76): near "else": syntax error, unexpected else.
# -- Compiling module line_drawer_tb
# End time: 16:36:57 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_line_drawer.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./line_drawer.sv""
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:08 on Nov 09,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# ** Error: (vlog-13069) ./line_drawer.sv(76): near "else": syntax error, unexpected else.
# ** Error (suppressible): ./line_drawer.sv(84): (vlog-2388) 'clk' already declared in this scope (line_drawer).
# ** Error (suppressible): ./line_drawer.sv(84): (vlog-2388) 'reset' already declared in this scope (line_drawer).
# ** Error (suppressible): ./line_drawer.sv(84): (vlog-2388) 'done' already declared in this scope (line_drawer).
# ** Error (suppressible): ./line_drawer.sv(85): (vlog-2388) 'x0' already declared in this scope (line_drawer).
# ** Error (suppressible): ./line_drawer.sv(85): (vlog-2388) 'y0' already declared in this scope (line_drawer).
# ** Error (suppressible): ./line_drawer.sv(85): (vlog-2388) 'x1' already declared in this scope (line_drawer).
# ** Error (suppressible): ./line_drawer.sv(85): (vlog-2388) 'y1' already declared in this scope (line_drawer).
# ** Error (suppressible): ./line_drawer.sv(85): (vlog-2388) 'x' already declared in this scope (line_drawer).
# ** Error (suppressible): ./line_drawer.sv(85): (vlog-2388) 'y' already declared in this scope (line_drawer).
# End time: 16:37:08 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 10, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_line_drawer.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./line_drawer.sv""
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:37:51 on Nov 09,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:37:51 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:37:52 on Nov 09,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# WARNING: No extended dataflow license exists
# ** Error: Cannot open macro file: wave_line_drawer
# Error in macro ./runlab_line_drawer.do line 33
# Cannot open macro file: wave_line_drawer
#     while executing
# "do wave_line_drawer"
add wave -position end  sim:/line_drawer_tb/clk
add wave -position end  sim:/line_drawer_tb/reset
add wave -position end  sim:/line_drawer_tb/done
add wave -position end  sim:/line_drawer_tb/x0
add wave -position end  sim:/line_drawer_tb/y0
add wave -position end  sim:/line_drawer_tb/x1
add wave -position end  sim:/line_drawer_tb/y1
add wave -position end  sim:/line_drawer_tb/x
add wave -position end  sim:/line_drawer_tb/y
add wave -position end  sim:/line_drawer_tb/i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer}
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:27 on Nov 09,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:38:27 on Nov 09,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:38:30 on Nov 09,2023, Elapsed time: 0:00:38
# Errors: 3, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:38:30 on Nov 09,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# WARNING: No extended dataflow license exists
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(104)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 104
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:15 on Nov 09,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:39:16 on Nov 09,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:39:24 on Nov 09,2023, Elapsed time: 0:00:54
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:39:24 on Nov 09,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(104)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 104
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer}
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:48:13 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:48:13 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:48:20 on Nov 10,2023, Elapsed time: 24:08:56
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:48:20 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(118)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 118
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:48:50 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:48:50 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:48:55 on Nov 10,2023, Elapsed time: 0:00:35
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:48:55 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(118)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 118
add wave -position end  sim:/line_drawer_tb/dut/delta_x
add wave -position end  sim:/line_drawer_tb/dut/delta_y
add wave -position end  sim:/line_drawer_tb/dut/y_step
add wave -position end  sim:/line_drawer_tb/dut/error
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer}
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:49:59 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:49:59 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:50:01 on Nov 10,2023, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:50:01 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(118)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 118
add wave -position 10  sim:/line_drawer_tb/dut/my_x0
add wave -position 11  sim:/line_drawer_tb/dut/my_x1
add wave -position 12  sim:/line_drawer_tb/dut/my_y0
add wave -position 13  sim:/line_drawer_tb/dut/my_y1
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer}
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:54:55 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:54:55 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:54:57 on Nov 10,2023, Elapsed time: 0:04:56
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:54:58 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(118)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 118
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer}
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:56:12 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:56:12 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:56:14 on Nov 10,2023, Elapsed time: 0:01:16
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:56:14 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(118)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 118
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:07:12 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:07:12 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:07:15 on Nov 10,2023, Elapsed time: 0:11:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:07:15 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(118)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 118
add wave -position end  sim:/line_drawer_tb/dut/ps
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer}
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:18 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:09:18 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:09:20 on Nov 10,2023, Elapsed time: 0:02:05
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:09:20 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(118)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 118
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:11:42 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:11:42 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:11:45 on Nov 10,2023, Elapsed time: 0:02:25
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:11:45 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(122)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 122
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:28 on Nov 10,2023
# vlog -reportprogress 300 ./detectorFSM.sv 
# ** Error: (vlog-7) Failed to open design unit file "./detectorFSM.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 17:17:28 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./detectorFSM.sv""
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:33 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:17:33 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:17:36 on Nov 10,2023, Elapsed time: 0:05:51
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:17:36 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(117)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 117
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:38 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:19:38 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:19:47 on Nov 10,2023, Elapsed time: 0:02:11
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:19:47 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(119)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 119
add wave -position 17  sim:/line_drawer_tb/dut/error_tracker
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer}
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:20:14 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:20:14 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:20:16 on Nov 10,2023, Elapsed time: 0:00:29
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:20:16 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(119)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 119
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:21:48 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:21:48 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:21:52 on Nov 10,2023, Elapsed time: 0:01:36
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:21:52 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(121)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 121
add wave -position 18  sim:/line_drawer_tb/dut/error_tracker
add wave -position 18  sim:/line_drawer_tb/dut/error_bool
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer}
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:18 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:22:18 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:22:20 on Nov 10,2023, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:22:20 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(121)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 121
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:27:18 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:27:19 on Nov 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:27:20 on Nov 10,2023, Elapsed time: 0:05:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:27:20 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(121)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 121
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:29:30 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:29:30 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:29:32 on Nov 10,2023, Elapsed time: 0:02:12
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:29:32 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(125)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 125
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:35 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:32:35 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:32:37 on Nov 10,2023, Elapsed time: 0:03:05
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:32:37 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(125)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 125
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:37:42 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:37:42 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:37:56 on Nov 10,2023, Elapsed time: 0:05:19
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:37:57 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(125)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 125
# WARNING: No extended dataflow license exists
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:26 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:42:27 on Nov 10,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:42:34 on Nov 10,2023, Elapsed time: 0:04:37
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:42:34 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(126)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 126
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:42:59 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:42:59 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:43:14 on Nov 10,2023, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:43:14 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(125)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 125
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:43:59 on Nov 10,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:43:59 on Nov 10,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:44:13 on Nov 10,2023, Elapsed time: 0:00:59
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:44:14 on Nov 10,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(125)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 125
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:35:49 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 12:35:49 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:35:54 on Nov 11,2023, Elapsed time: 18:51:40
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 12:35:54 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(141)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 141
add wave -position 19  sim:/line_drawer_tb/dut/is_steep
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer}
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:36:27 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 12:36:27 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:36:28 on Nov 11,2023, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 12:36:28 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(141)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 141
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:41:27 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 12:41:27 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:41:28 on Nov 11,2023, Elapsed time: 0:05:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 12:41:28 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(141)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 141
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:41:57 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 12:41:57 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:41:58 on Nov 11,2023, Elapsed time: 0:00:30
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 12:41:59 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(141)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 141
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:45:27 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 12:45:27 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:45:28 on Nov 11,2023, Elapsed time: 0:03:29
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 12:45:28 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(141)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 141
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:57:46 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 15:57:46 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:57:46 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 15:57:46 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:57:46 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 15:57:46 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 15:57:48 on Nov 11,2023, Elapsed time: 3:12:20
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 15:57:49 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# ** Error: (vsim-3033) ./DE1_SoC.sv(48): Instantiation of 'VGA_framebuffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut File: ./DE1_SoC.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/work
# Loading work.line_drawer
# Loading work.line_data_rom
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'DE1_SoC_tb' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut/my_rom File: ./line_data_rom.v
# Loading altera_mf_ver.altsyncram
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_DE1_SoC.do PAUSED at line 29
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:13 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 15:58:13 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:13 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 15:58:13 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:13 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 15:58:13 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 15:57:49 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# ** Error: (vsim-3033) ./DE1_SoC.sv(48): Instantiation of 'VGA_framebuffer' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut File: ./DE1_SoC.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/work
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_DE1_SoC.do PAUSED at line 29
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:46 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 15:58:46 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:46 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_frambuffer.sv 
# ** Error: (vlog-7) Failed to open design unit file "./VGA_frambuffer.sv" in read mode.
# No such file or directory. (errno = ENOENT)
# End time: 15:58:46 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_DE1_SoC.do line 19
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./VGA_frambuffer.sv""
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:58:58 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 15:58:58 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 15:57:49 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(141)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 141
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:03 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 15:59:03 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:03 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 15:59:03 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:03 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 15:59:03 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:59:03 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 15:59:04 on Nov 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 15:59:05 on Nov 11,2023, Elapsed time: 0:01:16
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 15:59:05 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: Cannot open macro file: wave_DE1_SoC
# Error in macro ./runlab_DE1_SoC.do line 36
# Cannot open macro file: wave_DE1_SoC
#     while executing
# "do wave_DE1_SoC"
add wave -position end  sim:/DE1_SoC_tb/dut/x0
add wave -position end  sim:/DE1_SoC_tb/dut/y0
add wave -position end  sim:/DE1_SoC_tb/dut/x1
add wave -position end  sim:/DE1_SoC_tb/dut/y1
add wave -position end  sim:/DE1_SoC_tb/dut/x
add wave -position end  sim:/DE1_SoC_tb/dut/y
add wave -position end  sim:/DE1_SoC_tb/dut/done
add wave -position end  sim:/DE1_SoC_tb/dut/hard_reset
add wave -position end  sim:/DE1_SoC_tb/dut/line_drawer_reset
add wave -position end  sim:/DE1_SoC_tb/dut/read_addr
add wave -position end  sim:/DE1_SoC_tb/dut/rom_out
add wave -position end  sim:/DE1_SoC_tb/dut/line_color
add wave -position 0  sim:/DE1_SoC_tb/dut/SW[0]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_DE1_SoC}
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:09 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:00:09 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:09 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:00:09 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:09 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:00:09 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:09 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:00:09 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:00:10 on Nov 11,2023, Elapsed time: 0:01:05
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:00:10 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(138)
#    Time: 1050 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 138
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_DE1_SoC}
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:54 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:01:54 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:54 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:01:54 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:54 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:01:54 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:01:54 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# ** Error: ./DE1_SoC.sv(76): (vlog-2730) Undefined variable: 'clk'.
# -- Compiling module DE1_SoC_tb
# End time: 16:01:54 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_DE1_SoC.do line 21
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./DE1_SoC.sv""
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:04 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:02:04 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:04 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:02:05 on Nov 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:05 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:02:05 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:02:05 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:02:05 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:02:09 on Nov 11,2023, Elapsed time: 0:01:59
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:02:09 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(138)
#    Time: 1050 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 138
add wave -position 0  sim:/DE1_SoC_tb/CLOCK_50
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_DE1_SoC}
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:21 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:19:21 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:21 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:19:21 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:21 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:19:21 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:21 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# ** Error: ./DE1_SoC.sv(128): (vlog-2730) Undefined variable: 'done'.
# -- Compiling module DE1_SoC_tb
# End time: 16:19:21 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_DE1_SoC.do line 21
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./DE1_SoC.sv""
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:33 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:19:33 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:33 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:19:33 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:33 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:19:33 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:19:33 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:19:33 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:19:38 on Nov 11,2023, Elapsed time: 0:17:29
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:19:39 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/done'.
# Executing ONERROR command at macro ./wave_DE1_SoC line 11
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(170)
#    Time: 1050 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 170
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:27 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:20:27 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:27 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:20:27 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:27 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:20:27 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:27 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:20:28 on Nov 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:20:32 on Nov 11,2023, Elapsed time: 0:00:53
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:20:32 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Error: (vish-4014) No objects found matching '/DE1_SoC_tb/dut/done'.
# Executing ONERROR command at macro ./wave_DE1_SoC line 11
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(172)
#    Time: 1250 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 172
add wave -position end  sim:/DE1_SoC_tb/dut/line_done
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_DE1_SoC}
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:06 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:21:06 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:06 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:21:06 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:06 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:21:06 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:06 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:21:06 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:21:09 on Nov 11,2023, Elapsed time: 0:00:37
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:21:09 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(173)
#    Time: 1350 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 173
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:39 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:21:39 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:39 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:21:39 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:39 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:21:39 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:21:39 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:21:39 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:21:43 on Nov 11,2023, Elapsed time: 0:00:34
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:21:43 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(174)
#    Time: 1350 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 174
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:30 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:22:30 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:30 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:22:30 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:30 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:22:30 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:30 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# ** Error (suppressible): ./DE1_SoC.sv(68): (vlog-2388) 'line_drawer_reset' already declared in this scope (DE1_SoC).
# -- Compiling module DE1_SoC_tb
# End time: 16:22:30 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_DE1_SoC.do line 21
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./DE1_SoC.sv""
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:50 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:22:50 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:50 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:22:50 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:50 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:22:50 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:22:50 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:22:50 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:22:54 on Nov 11,2023, Elapsed time: 0:01:11
# Errors: 3, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:22:54 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(173)
#    Time: 1350 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 173
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:29 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:23:29 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:29 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:23:29 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:29 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:23:29 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:29 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:23:29 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:23:33 on Nov 11,2023, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:23:33 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(172)
#    Time: 1250 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 172
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:27 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:24:27 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:27 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:24:27 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:27 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:24:27 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:27 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:24:27 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:24:31 on Nov 11,2023, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:24:31 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(172)
#    Time: 10350 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 172
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:51 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:24:51 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:51 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:24:51 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:51 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:24:51 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:51 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:24:51 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:24:55 on Nov 11,2023, Elapsed time: 0:00:24
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:24:55 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(172)
#    Time: 20350 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 172
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:26:06 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# ** Error: ./line_drawer.sv(54): Illegal assignment expression in continuous assignment.
# ** Error: (vlog-13069) ./line_drawer.sv(103): near "end": syntax error, unexpected end.
# -- Compiling module line_drawer_tb
# End time: 16:26:06 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_DE1_SoC.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./line_drawer.sv""
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:13 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# ** Error (suppressible): (vlog-12003) ./line_drawer.sv(93): Variable 'done' written by continuous and procedural assignments. See ./line_drawer.sv(54). 
# -- Compiling module line_drawer_tb
# End time: 16:29:13 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_DE1_SoC.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./line_drawer.sv""
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:32 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:29:32 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:32 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:29:32 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:33 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:29:33 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:33 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:29:33 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:29:43 on Nov 11,2023, Elapsed time: 0:04:48
# Errors: 8, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:29:44 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(172)
#    Time: 20350 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 172
add wave -position end  sim:/DE1_SoC_tb/dut/lines/ps
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_DE1_SoC}
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:57 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:30:57 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:57 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:30:58 on Nov 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:58 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:30:58 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:58 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:30:58 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:30:59 on Nov 11,2023, Elapsed time: 0:01:15
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:30:59 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(172)
#    Time: 20350 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 172
add wave -position end  sim:/DE1_SoC_tb/dut/lines/reset
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_DE1_SoC}
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:55 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:32:55 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:55 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:32:55 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:55 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:32:55 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:32:55 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:32:55 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:32:57 on Nov 11,2023, Elapsed time: 0:01:58
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:32:57 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(172)
#    Time: 20350 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 172
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:33:49 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# ** Warning: ./line_drawer.sv(44): (vlog-2182) 'ps' might be read before written in always_comb or always @* block.
# ** Error (suppressible): (vlog-7033) ./line_drawer.sv(115): Variable 'ps' driven in a combinational block, may not be driven by any other process. See ./line_drawer.sv(52).
# ** Error (suppressible): (vlog-7033) ./line_drawer.sv(119): Variable 'ps' driven in a combinational block, may not be driven by any other process. See ./line_drawer.sv(52).
# -- Compiling module line_drawer_tb
# End time: 16:33:49 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 1
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_DE1_SoC.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./line_drawer.sv""
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:11 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:34:11 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:11 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:34:11 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:11 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:34:11 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:34:11 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:34:11 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:34:16 on Nov 11,2023, Elapsed time: 0:01:19
# Errors: 3, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:34:16 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(172)
#    Time: 20350 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 172
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:04 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:36:04 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:04 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:36:04 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:04 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:36:04 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:04 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:36:04 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:36:10 on Nov 11,2023, Elapsed time: 0:01:54
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:36:10 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(171)
#    Time: 20250 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 171
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_DE1_SoC}
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:01 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:39:01 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:01 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:39:02 on Nov 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:02 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:39:02 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:02 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:39:02 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:39:06 on Nov 11,2023, Elapsed time: 0:02:56
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:39:06 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(171)
#    Time: 20250 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 171
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:45 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:57:45 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:46 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:57:46 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:46 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 16:57:46 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:46 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:57:46 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:57:50 on Nov 11,2023, Elapsed time: 0:18:44
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:57:51 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(205)
#    Time: 20250 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 205
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:01:15 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:01:15 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:01:19 on Nov 11,2023, Elapsed time: 0:03:28
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:01:19 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(143)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 143
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:27 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:03:28 on Nov 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:28 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 17:03:28 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:28 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 17:03:28 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:28 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 17:03:28 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:03:31 on Nov 11,2023, Elapsed time: 0:02:12
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 17:03:32 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(205)
#    Time: 20250 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 205
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:47 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:03:47 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:03:49 on Nov 11,2023, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:03:49 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(143)
#    Time: 850 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 143
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:05:05 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:05:05 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:05:09 on Nov 11,2023, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:05:09 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(143)
#    Time: 1750 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 143
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:09:18 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:09:18 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:09:23 on Nov 11,2023, Elapsed time: 0:04:14
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:09:23 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(143)
#    Time: 30150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 143
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:37 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# ** Error: ./line_drawer.sv(37): (vlog-2730) Undefined variable: 'is_steep'.
# ** Error: (vlog-13069) ./line_drawer.sv(38): near "(": syntax error, unexpected '('.
# ** Error: (vlog-13069) ./line_drawer.sv(40): near "(": syntax error, unexpected '('.
# ** Error (suppressible): ./line_drawer.sv(43): (vlog-2388) 'is_steep' already declared in this scope (line_drawer).
# -- Compiling module line_drawer_tb
# End time: 17:14:37 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_line_drawer.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./line_drawer.sv""
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:14:58 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# ** Error: (vlog-13069) ./line_drawer.sv(43): near "(": syntax error, unexpected '('.
# ** Error: (vlog-13069) ./line_drawer.sv(45): near "(": syntax error, unexpected '('.
# -- Compiling module line_drawer_tb
# End time: 17:14:58 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_line_drawer.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./line_drawer.sv""
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:19 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# ** Error: (vlog-13069) ./line_drawer.sv(43): near "=": syntax error, unexpected '='.
# ** Error: ./line_drawer.sv(43): (vlog-13205) Syntax error found in the scope following 'y_step'. Is there a missing '::'?
# End time: 17:15:20 on Nov 11,2023, Elapsed time: 0:00:01
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_line_drawer.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./line_drawer.sv""
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:40 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# ** Error: ./line_drawer.sv(43): The generate if condition must be a constant expression.
# -- Compiling module line_drawer_tb
# End time: 17:15:40 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab_line_drawer.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./line_drawer.sv""
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:16:57 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:16:57 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:17:01 on Nov 11,2023, Elapsed time: 0:07:38
# Errors: 20, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:17:02 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(153)
#    Time: 28150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 153
# WARNING: No extended dataflow license exists
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:32 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:17:32 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:32 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 17:17:32 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:32 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 17:17:32 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:17:32 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 17:17:32 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:17:34 on Nov 11,2023, Elapsed time: 0:00:32
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 17:17:34 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(205)
#    Time: 20250 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 205
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:13 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:18:13 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:13 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 17:18:13 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:13 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 17:18:13 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:18:13 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 17:18:14 on Nov 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:18:17 on Nov 11,2023, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 17:18:17 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(205)
#    Time: 50250 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 205
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:36 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:19:36 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:36 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 17:19:36 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:36 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 17:19:36 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:19:36 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 17:19:36 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:19:37 on Nov 11,2023, Elapsed time: 0:01:20
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 17:19:37 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(205)
#    Time: 50250 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 205
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:20:16 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:20:16 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:20:16 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 17:20:16 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:20:16 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 17:20:16 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:20:16 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 17:20:16 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:20:20 on Nov 11,2023, Elapsed time: 0:00:43
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 17:20:20 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(205)
#    Time: 50250 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 205
add wave -position end  sim:/DE1_SoC_tb/LEDR[9]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_DE1_SoC}
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:20:43 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:20:43 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:20:43 on Nov 11,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 17:20:43 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:20:43 on Nov 11,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 17:20:43 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:20:43 on Nov 11,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 17:20:43 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:20:45 on Nov 11,2023, Elapsed time: 0:00:25
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 17:20:45 on Nov 11,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.line_data_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(205)
#    Time: 50250 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 205
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:46:23 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:46:23 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:46:33 on Nov 11,2023, Elapsed time: 0:25:48
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:46:34 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(144)
#    Time: 28150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 144
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:47:49 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:47:49 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:47:53 on Nov 11,2023, Elapsed time: 0:01:19
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:47:53 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(148)
#    Time: 28150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 148
add wave -position 20  sim:/line_drawer_tb/dut/y0vsy1
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer}
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:49:12 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:49:12 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:49:14 on Nov 11,2023, Elapsed time: 0:01:21
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:49:14 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(148)
#    Time: 28150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 148
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:50:22 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 17:50:22 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:50:24 on Nov 11,2023, Elapsed time: 0:01:10
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 17:50:24 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(148)
#    Time: 28150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 148
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:26:14 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 18:26:14 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:26:18 on Nov 11,2023, Elapsed time: 0:35:54
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 18:26:19 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(148)
#    Time: 28150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 148
# WARNING: No extended dataflow license exists
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:40 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 21:44:40 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:44:42 on Nov 11,2023, Elapsed time: 3:18:23
# Errors: 0, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 21:44:43 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(148)
#    Time: 28150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 148
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:26 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 21:46:26 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:46:30 on Nov 11,2023, Elapsed time: 0:01:47
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 21:46:30 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(148)
#    Time: 28150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 148
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:29 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 21:48:29 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:48:33 on Nov 11,2023, Elapsed time: 0:02:03
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 21:48:33 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(148)
#    Time: 28150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 148
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:48:49 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 21:48:50 on Nov 11,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 21:48:55 on Nov 11,2023, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 21:48:55 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(148)
#    Time: 28150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 148
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:38 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 21:49:38 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:49:43 on Nov 11,2023, Elapsed time: 0:00:48
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 21:49:43 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(148)
#    Time: 28150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 148
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:21:11 on Nov 11,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 22:21:11 on Nov 11,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:21:19 on Nov 11,2023, Elapsed time: 0:31:36
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 22:21:20 on Nov 11,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(148)
#    Time: 28150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 148
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:29:59 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 00:29:59 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:30:01 on Nov 12,2023, Elapsed time: 2:08:41
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 00:30:02 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(148)
#    Time: 28150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 148
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:30:40 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 00:30:40 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 00:30:42 on Nov 12,2023, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 00:30:43 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(148)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 148
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:56 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 13:58:56 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:56 on Nov 12,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 13:58:56 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:56 on Nov 12,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 13:58:56 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:58:56 on Nov 12,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 13:58:57 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:58:59 on Nov 12,2023, Elapsed time: 13:28:16
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 13:58:59 on Nov 12,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# ** Error: (vsim-3033) ./DE1_SoC.sv(49): Instantiation of 'clock_divider' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut File: ./DE1_SoC.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/work
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# ** Error: (vsim-3033) ./DE1_SoC.sv(125): Instantiation of 'lines_rom' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut File: ./DE1_SoC.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_DE1_SoC.do PAUSED at line 30
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:55 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 13:59:55 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:55 on Nov 12,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 13:59:55 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:55 on Nov 12,2023
# vlog -reportprogress 300 ./line_data_rom.v 
# -- Compiling module line_data_rom
# 
# Top level modules:
# 	line_data_rom
# End time: 13:59:55 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:59:55 on Nov 12,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 13:59:55 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 13:58:59 on Nov 12,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# ** Error: (vsim-3033) ./DE1_SoC.sv(50): Instantiation of 'clock_divider' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut File: ./DE1_SoC.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/work
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# ** Error: (vsim-3033) ./DE1_SoC.sv(144): Instantiation of 'lines_rom' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut File: ./DE1_SoC.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_DE1_SoC.do PAUSED at line 30
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:00:20 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:00:20 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 13:58:59 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(148)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 148
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:55 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:02:55 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:55 on Nov 12,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 14:02:56 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:56 on Nov 12,2023
# vlog -reportprogress 300 ./lines_rom.v 
# -- Compiling module lines_rom
# 
# Top level modules:
# 	lines_rom
# End time: 14:02:56 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:02:56 on Nov 12,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 14:02:56 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:02:57 on Nov 12,2023, Elapsed time: 0:03:58
# Errors: 4, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 14:02:57 on Nov 12,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# ** Error: (vsim-3033) ./DE1_SoC.sv(50): Instantiation of 'clock_divider' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /DE1_SoC_tb/dut File: ./DE1_SoC.sv
#         Searched libraries:
#             C:/intelFPGA_lite/17.0/modelsim_ase/altera/verilog/altera_mf
#             C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/work
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.lines_rom
# Loading altera_mf_ver.altsyncram
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab_DE1_SoC.do PAUSED at line 30
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:42 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:03:42 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 14:02:57 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(148)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 148
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:51 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:03:52 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:52 on Nov 12,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 14:03:52 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:52 on Nov 12,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 14:03:52 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:52 on Nov 12,2023
# vlog -reportprogress 300 ./lines_rom.v 
# -- Compiling module lines_rom
# 
# Top level modules:
# 	lines_rom
# End time: 14:03:52 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:03:52 on Nov 12,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 14:03:52 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:03:53 on Nov 12,2023, Elapsed time: 0:00:56
# Errors: 1, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 14:03:53 on Nov 12,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.lines_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(189)
#    Time: 50250 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 189
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:05:05 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:05:05 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:05:05 on Nov 12,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 14:05:05 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:05:05 on Nov 12,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 14:05:05 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:05:05 on Nov 12,2023
# vlog -reportprogress 300 ./lines_rom.v 
# -- Compiling module lines_rom
# 
# Top level modules:
# 	lines_rom
# End time: 14:05:05 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:05:05 on Nov 12,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 14:05:05 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:05:10 on Nov 12,2023, Elapsed time: 0:01:17
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 14:05:11 on Nov 12,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.lines_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(191)
#    Time: 50450 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 191
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:16 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:07:16 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:16 on Nov 12,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 14:07:16 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:16 on Nov 12,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 14:07:16 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:16 on Nov 12,2023
# vlog -reportprogress 300 ./lines_rom.v 
# -- Compiling module lines_rom
# 
# Top level modules:
# 	lines_rom
# End time: 14:07:16 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:07:16 on Nov 12,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 14:07:16 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:07:17 on Nov 12,2023, Elapsed time: 0:02:06
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 14:07:17 on Nov 12,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.lines_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(176)
#    Time: 1000450 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 176
add wave -position 1  sim:/DE1_SoC_tb/dut/divided_clocks[13]
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_DE1_SoC}
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:09 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:09:09 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:09 on Nov 12,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 14:09:09 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:09 on Nov 12,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 14:09:09 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:09 on Nov 12,2023
# vlog -reportprogress 300 ./lines_rom.v 
# -- Compiling module lines_rom
# 
# Top level modules:
# 	lines_rom
# End time: 14:09:09 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:09:09 on Nov 12,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 14:09:09 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:09:10 on Nov 12,2023, Elapsed time: 0:01:53
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 14:09:10 on Nov 12,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.lines_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(176)
#    Time: 1000450 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 176
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:43 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:10:43 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:43 on Nov 12,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 14:10:43 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:43 on Nov 12,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 14:10:43 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:43 on Nov 12,2023
# vlog -reportprogress 300 ./lines_rom.v 
# -- Compiling module lines_rom
# 
# Top level modules:
# 	lines_rom
# End time: 14:10:43 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:10:43 on Nov 12,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 14:10:43 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:10:45 on Nov 12,2023, Elapsed time: 0:01:35
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 14:10:45 on Nov 12,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.lines_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(176)
#    Time: 950 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 176
add wave -position end  sim:/DE1_SoC_tb/i
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_DE1_SoC}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_DE1_SoC}
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:48 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:11:48 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:48 on Nov 12,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 14:11:48 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:48 on Nov 12,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 14:11:48 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:48 on Nov 12,2023
# vlog -reportprogress 300 ./lines_rom.v 
# -- Compiling module lines_rom
# 
# Top level modules:
# 	lines_rom
# End time: 14:11:48 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:11:49 on Nov 12,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 14:11:49 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:11:51 on Nov 12,2023, Elapsed time: 0:01:06
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 14:11:51 on Nov 12,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.lines_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(176)
#    Time: 950 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 176
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:27 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:12:28 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:28 on Nov 12,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 14:12:28 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:28 on Nov 12,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 14:12:28 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:28 on Nov 12,2023
# vlog -reportprogress 300 ./lines_rom.v 
# -- Compiling module lines_rom
# 
# Top level modules:
# 	lines_rom
# End time: 14:12:28 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:12:28 on Nov 12,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 14:12:28 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:12:32 on Nov 12,2023, Elapsed time: 0:00:41
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 14:12:32 on Nov 12,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.lines_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(176)
#    Time: 8192450 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 176
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:18 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:13:18 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:18 on Nov 12,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 14:13:18 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:18 on Nov 12,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 14:13:18 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:18 on Nov 12,2023
# vlog -reportprogress 300 ./lines_rom.v 
# -- Compiling module lines_rom
# 
# Top level modules:
# 	lines_rom
# End time: 14:13:19 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:13:19 on Nov 12,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 14:13:19 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:13:22 on Nov 12,2023, Elapsed time: 0:00:50
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 14:13:23 on Nov 12,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.lines_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(176)
#    Time: 81920450 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 176
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:35 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:17:35 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:35 on Nov 12,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 14:17:35 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:35 on Nov 12,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 14:17:35 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:35 on Nov 12,2023
# vlog -reportprogress 300 ./lines_rom.v 
# -- Compiling module lines_rom
# 
# Top level modules:
# 	lines_rom
# End time: 14:17:35 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:17:35 on Nov 12,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 14:17:35 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:17:38 on Nov 12,2023, Elapsed time: 0:04:15
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 14:17:39 on Nov 12,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.lines_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(176)
#    Time: 81920450 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 176
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:51 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:19:51 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:19:53 on Nov 12,2023, Elapsed time: 0:02:14
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 14:19:53 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(148)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 148
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:21:00 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:21:00 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:21:02 on Nov 12,2023, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 14:21:03 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(148)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 148
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:33:09 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:33:09 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:33:11 on Nov 12,2023, Elapsed time: 0:12:08
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 14:33:11 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(148)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 148
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:35:58 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:35:58 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:36:00 on Nov 12,2023, Elapsed time: 0:02:49
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 14:36:01 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(148)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 148
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:39:52 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:39:52 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:39:53 on Nov 12,2023, Elapsed time: 0:03:52
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 14:39:53 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(153)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 153
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:35 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:41:36 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:41:40 on Nov 12,2023, Elapsed time: 0:01:47
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 14:41:40 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(153)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 153
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:42:47 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:42:47 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:42:49 on Nov 12,2023, Elapsed time: 0:01:09
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 14:42:49 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(153)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 153
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:43:34 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:43:34 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:43:35 on Nov 12,2023, Elapsed time: 0:00:46
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 14:43:35 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(153)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 153
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:58 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:46:58 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:58 on Nov 12,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 14:46:58 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:58 on Nov 12,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 14:46:59 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:59 on Nov 12,2023
# vlog -reportprogress 300 ./lines_rom.v 
# -- Compiling module lines_rom
# 
# Top level modules:
# 	lines_rom
# End time: 14:46:59 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:46:59 on Nov 12,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 14:46:59 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:47:00 on Nov 12,2023, Elapsed time: 0:03:25
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 14:47:01 on Nov 12,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.lines_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(176)
#    Time: 81920450 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 176
add wave -position 4  sim:/DE1_SoC_tb/dut/line_color
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:29 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 14:52:29 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:29 on Nov 12,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 14:52:29 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:29 on Nov 12,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 14:52:29 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:29 on Nov 12,2023
# vlog -reportprogress 300 ./lines_rom.v 
# -- Compiling module lines_rom
# 
# Top level modules:
# 	lines_rom
# End time: 14:52:29 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:52:29 on Nov 12,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 14:52:29 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:52:32 on Nov 12,2023, Elapsed time: 0:05:31
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 14:52:33 on Nov 12,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.lines_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(176)
#    Time: 163840450 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 176
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:45 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:11:45 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:45 on Nov 12,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:11:45 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:45 on Nov 12,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 16:11:45 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:45 on Nov 12,2023
# vlog -reportprogress 300 ./lines_rom.v 
# -- Compiling module lines_rom
# 
# Top level modules:
# 	lines_rom
# End time: 16:11:45 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:11:45 on Nov 12,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:11:45 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:11:48 on Nov 12,2023, Elapsed time: 1:19:15
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:11:48 on Nov 12,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.lines_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(176)
#    Time: 163840450 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 176
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:59 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:15:59 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:59 on Nov 12,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 16:15:59 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:59 on Nov 12,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 16:15:59 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:59 on Nov 12,2023
# vlog -reportprogress 300 ./lines_rom.v 
# -- Compiling module lines_rom
# 
# Top level modules:
# 	lines_rom
# End time: 16:15:59 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:15:59 on Nov 12,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 16:15:59 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:16:03 on Nov 12,2023, Elapsed time: 0:04:15
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 16:16:03 on Nov 12,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.lines_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(176)
#    Time: 163840450 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 176
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:14 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:17:15 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:17:16 on Nov 12,2023, Elapsed time: 0:01:13
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:17:16 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(154)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 154
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:47 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:17:47 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:17:49 on Nov 12,2023, Elapsed time: 0:00:33
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:17:49 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(153)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 153
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:07 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:18:07 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:18:08 on Nov 12,2023, Elapsed time: 0:00:19
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:18:08 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(153)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 153
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:24 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:18:24 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:18:25 on Nov 12,2023, Elapsed time: 0:00:17
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:18:25 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(153)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 153
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:18:59 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:18:59 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:19:09 on Nov 12,2023, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:19:09 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(153)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 153
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:10 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:20:10 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:20:14 on Nov 12,2023, Elapsed time: 0:01:05
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:20:14 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(155)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 155
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:29:14 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:29:14 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:29:19 on Nov 12,2023, Elapsed time: 0:09:05
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:29:19 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(158)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 158
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:30:14 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:30:14 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:30:20 on Nov 12,2023, Elapsed time: 0:01:01
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:30:20 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(158)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 158
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:36:00 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:36:00 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:36:02 on Nov 12,2023, Elapsed time: 0:05:42
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:36:03 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(163)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 163
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:40:12 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:40:12 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:40:13 on Nov 12,2023, Elapsed time: 0:04:10
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:40:13 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(163)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 163
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:01 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:41:01 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:41:04 on Nov 12,2023, Elapsed time: 0:00:51
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:41:04 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(163)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 163
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:41:42 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:41:42 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:41:43 on Nov 12,2023, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:41:43 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(163)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 163
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:15 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:43:15 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:43:16 on Nov 12,2023, Elapsed time: 0:01:33
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:43:16 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(167)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 167
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:43:59 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 16:43:59 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:44:00 on Nov 12,2023, Elapsed time: 0:00:44
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 16:44:00 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(167)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 167
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 18:39:11 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 18:39:11 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 18:39:13 on Nov 12,2023, Elapsed time: 1:55:13
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 18:39:15 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(167)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 167
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:17 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 19:06:18 on Nov 12,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:18 on Nov 12,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 19:06:18 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:18 on Nov 12,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 19:06:18 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:18 on Nov 12,2023
# vlog -reportprogress 300 ./lines_rom.v 
# -- Compiling module lines_rom
# 
# Top level modules:
# 	lines_rom
# End time: 19:06:18 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:06:18 on Nov 12,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 19:06:18 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 19:06:20 on Nov 12,2023, Elapsed time: 0:27:05
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 19:06:20 on Nov 12,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.lines_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(176)
#    Time: 163840450 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 176
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:40:10 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 22:40:10 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:40:12 on Nov 12,2023, Elapsed time: 3:33:52
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 22:40:13 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(167)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 167
do runlab_DE1_SoC.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:48 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 22:42:48 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:48 on Nov 12,2023
# vlog -reportprogress 300 ./VGA_framebuffer.sv 
# -- Compiling module VGA_framebuffer
# 
# Top level modules:
# 	VGA_framebuffer
# End time: 22:42:48 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:48 on Nov 12,2023
# vlog -reportprogress 300 ./clock_divider.sv 
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# End time: 22:42:48 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:48 on Nov 12,2023
# vlog -reportprogress 300 ./lines_rom.v 
# -- Compiling module lines_rom
# 
# Top level modules:
# 	lines_rom
# End time: 22:42:48 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:42:49 on Nov 12,2023
# vlog -reportprogress 300 ./DE1_SoC.sv 
# -- Compiling module DE1_SoC
# -- Compiling module DE1_SoC_tb
# 
# Top level modules:
# 	DE1_SoC_tb
# End time: 22:42:49 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:42:50 on Nov 12,2023, Elapsed time: 0:02:37
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work DE1_SoC_tb -Lf altera_mf_ver 
# Start time: 22:42:50 on Nov 12,2023
# Loading sv_std.std
# Loading work.DE1_SoC_tb
# Loading work.DE1_SoC
# Loading work.clock_divider
# Loading work.VGA_framebuffer
# Loading work.line_drawer
# Loading work.lines_rom
# Loading altera_mf_ver.altsyncram
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./DE1_SoC.sv(176)
#    Time: 163840450 ps  Iteration: 1  Instance: /DE1_SoC_tb
# Break in Module DE1_SoC_tb at ./DE1_SoC.sv line 176
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:59:27 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 22:59:27 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 22:59:29 on Nov 12,2023, Elapsed time: 0:16:39
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 22:59:30 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(167)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 167
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:03:54 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 23:03:54 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:03:56 on Nov 12,2023, Elapsed time: 0:04:26
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 23:03:56 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(168)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 168
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_DE1_SoC}
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/donov/OneDrive - donovan.clay/OneDrive/1) School/2023-24 UW/1) Fall/CSE 371/lab5/wave_line_drawer}
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:05:35 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 23:05:35 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:05:36 on Nov 12,2023, Elapsed time: 0:01:40
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 23:05:36 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(168)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 168
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:06:53 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 23:06:53 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 23:06:54 on Nov 12,2023, Elapsed time: 0:01:18
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work line_drawer_tb 
# Start time: 23:06:54 on Nov 12,2023
# Loading sv_std.std
# Loading work.line_drawer_tb
# Loading work.line_drawer
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# ** Note: $stop    : ./line_drawer.sv(169)
#    Time: 40150 ps  Iteration: 1  Instance: /line_drawer_tb
# Break in Module line_drawer_tb at ./line_drawer.sv line 169
do runlab_line_drawer.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:08:17 on Nov 12,2023
# vlog -reportprogress 300 ./line_drawer.sv 
# -- Compiling module line_drawer
# -- Compiling module line_drawer_tb
# 
# Top level modules:
# 	line_drawer_tb
# End time: 23:08:17 on Nov 12,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
