Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Sun May 26 00:18:21 2024
| Host         : node running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 16 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/slow_clk_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: TubDisplay_inst/tub_sel_reg[7]/Q (HIGH)

 There are 1916 register/latch pins with no clock driven by root clock pin: clk_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/ALUOp_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/ALUOp_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct3_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct3_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct3_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: exe_inst/funct7_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: u_but/slow_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5396 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 38 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.825        0.000                      0                   62        0.252        0.000                      0                   62        0.000        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
sys_clk             {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz  {0.000 100.000}      200.000         5.000           
  clk_out2_clk_wiz  {0.000 4.990}        9.979           100.208         
  clkfbout_clk_wiz  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz      197.152        0.000                      0                   24        0.252        0.000                      0                   24       13.360        0.000                       0                    26  
  clk_out2_clk_wiz        5.825        0.000                      0                   38        0.261        0.000                      0                   38        4.490        0.000                       0                    96  
  clkfbout_clk_wiz                                                                                                                                                    0.000        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack      197.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       13.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             197.152ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 1.920ns (79.984%)  route 0.480ns (20.016%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.558    -0.933    clk_5
    SLICE_X29Y33         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     0.004    cnt_reg_n_0_[1]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.678 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.678    cnt_reg[0]_i_1__0_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.792 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.792    cnt_reg[4]_i_1__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.906 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.906    cnt_reg[8]_i_1__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.020 r  cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.020    cnt_reg[12]_i_1__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.134 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.134    cnt_reg[16]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.468 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.468    cnt_reg[20]_i_1_n_6
    SLICE_X29Y38         FDRE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.444   198.471    clk_5
    SLICE_X29Y38         FDRE                                         r  cnt_reg[21]/C
                         clock pessimism              0.577   199.047    
                         clock uncertainty           -0.489   198.558    
    SLICE_X29Y38         FDRE (Setup_fdre_C_D)        0.062   198.620    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                        198.620    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                197.152    

Slack (MET) :             197.247ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.305ns  (logic 1.825ns (79.159%)  route 0.480ns (20.841%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.558    -0.933    clk_5
    SLICE_X29Y33         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     0.004    cnt_reg_n_0_[1]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.678 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.678    cnt_reg[0]_i_1__0_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.792 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.792    cnt_reg[4]_i_1__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.906 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.906    cnt_reg[8]_i_1__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.020 r  cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.020    cnt_reg[12]_i_1__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.134 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.134    cnt_reg[16]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.373 r  cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.373    cnt_reg[20]_i_1_n_5
    SLICE_X29Y38         FDRE                                         r  cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.444   198.471    clk_5
    SLICE_X29Y38         FDRE                                         r  cnt_reg[22]/C
                         clock pessimism              0.577   199.047    
                         clock uncertainty           -0.489   198.558    
    SLICE_X29Y38         FDRE (Setup_fdre_C_D)        0.062   198.620    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                        198.620    
                         arrival time                          -1.373    
  -------------------------------------------------------------------
                         slack                                197.247    

Slack (MET) :             197.263ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.289ns  (logic 1.809ns (79.013%)  route 0.480ns (20.987%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.529ns = ( 198.471 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.558    -0.933    clk_5
    SLICE_X29Y33         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     0.004    cnt_reg_n_0_[1]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.678 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.678    cnt_reg[0]_i_1__0_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.792 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.792    cnt_reg[4]_i_1__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.906 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.906    cnt_reg[8]_i_1__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.020 r  cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.020    cnt_reg[12]_i_1__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.134 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.134    cnt_reg[16]_i_1_n_0
    SLICE_X29Y38         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.357 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.357    cnt_reg[20]_i_1_n_7
    SLICE_X29Y38         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.444   198.471    clk_5
    SLICE_X29Y38         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.577   199.047    
                         clock uncertainty           -0.489   198.558    
    SLICE_X29Y38         FDRE (Setup_fdre_C_D)        0.062   198.620    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                        198.620    
                         arrival time                          -1.357    
  -------------------------------------------------------------------
                         slack                                197.263    

Slack (MET) :             197.265ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.286ns  (logic 1.806ns (78.986%)  route 0.480ns (21.014%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 198.470 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.558    -0.933    clk_5
    SLICE_X29Y33         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     0.004    cnt_reg_n_0_[1]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.678 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.678    cnt_reg[0]_i_1__0_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.792 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.792    cnt_reg[4]_i_1__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.906 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.906    cnt_reg[8]_i_1__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.020 r  cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.020    cnt_reg[12]_i_1__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.354 r  cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.354    cnt_reg[16]_i_1_n_6
    SLICE_X29Y37         FDRE                                         r  cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.443   198.470    clk_5
    SLICE_X29Y37         FDRE                                         r  cnt_reg[17]/C
                         clock pessimism              0.577   199.046    
                         clock uncertainty           -0.489   198.557    
    SLICE_X29Y37         FDRE (Setup_fdre_C_D)        0.062   198.619    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                        198.619    
                         arrival time                          -1.354    
  -------------------------------------------------------------------
                         slack                                197.265    

Slack (MET) :             197.286ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.265ns  (logic 1.785ns (78.791%)  route 0.480ns (21.209%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 198.470 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.558    -0.933    clk_5
    SLICE_X29Y33         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     0.004    cnt_reg_n_0_[1]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.678 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.678    cnt_reg[0]_i_1__0_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.792 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.792    cnt_reg[4]_i_1__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.906 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.906    cnt_reg[8]_i_1__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.020 r  cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.020    cnt_reg[12]_i_1__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.333 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.333    cnt_reg[16]_i_1_n_4
    SLICE_X29Y37         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.443   198.470    clk_5
    SLICE_X29Y37         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.577   199.046    
                         clock uncertainty           -0.489   198.557    
    SLICE_X29Y37         FDRE (Setup_fdre_C_D)        0.062   198.619    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                        198.619    
                         arrival time                          -1.333    
  -------------------------------------------------------------------
                         slack                                197.286    

Slack (MET) :             197.360ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.191ns  (logic 1.711ns (78.075%)  route 0.480ns (21.925%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 198.470 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.558    -0.933    clk_5
    SLICE_X29Y33         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     0.004    cnt_reg_n_0_[1]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.678 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.678    cnt_reg[0]_i_1__0_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.792 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.792    cnt_reg[4]_i_1__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.906 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.906    cnt_reg[8]_i_1__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.020 r  cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.020    cnt_reg[12]_i_1__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.259 r  cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.259    cnt_reg[16]_i_1_n_5
    SLICE_X29Y37         FDRE                                         r  cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.443   198.470    clk_5
    SLICE_X29Y37         FDRE                                         r  cnt_reg[18]/C
                         clock pessimism              0.577   199.046    
                         clock uncertainty           -0.489   198.557    
    SLICE_X29Y37         FDRE (Setup_fdre_C_D)        0.062   198.619    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                        198.619    
                         arrival time                          -1.259    
  -------------------------------------------------------------------
                         slack                                197.360    

Slack (MET) :             197.376ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.175ns  (logic 1.695ns (77.914%)  route 0.480ns (22.086%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 198.470 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.558    -0.933    clk_5
    SLICE_X29Y33         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     0.004    cnt_reg_n_0_[1]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.678 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.678    cnt_reg[0]_i_1__0_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.792 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.792    cnt_reg[4]_i_1__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.906 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.906    cnt_reg[8]_i_1__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.020 r  cnt_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.020    cnt_reg[12]_i_1__0_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     1.243 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.243    cnt_reg[16]_i_1_n_7
    SLICE_X29Y37         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.443   198.470    clk_5
    SLICE_X29Y37         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.577   199.046    
                         clock uncertainty           -0.489   198.557    
    SLICE_X29Y37         FDRE (Setup_fdre_C_D)        0.062   198.619    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                        198.619    
                         arrival time                          -1.243    
  -------------------------------------------------------------------
                         slack                                197.376    

Slack (MET) :             197.378ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.172ns  (logic 1.692ns (77.883%)  route 0.480ns (22.117%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 198.469 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.558    -0.933    clk_5
    SLICE_X29Y33         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     0.004    cnt_reg_n_0_[1]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.678 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.678    cnt_reg[0]_i_1__0_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.792 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.792    cnt_reg[4]_i_1__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.906 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.906    cnt_reg[8]_i_1__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.240 r  cnt_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.240    cnt_reg[12]_i_1__0_n_6
    SLICE_X29Y36         FDRE                                         r  cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.442   198.469    clk_5
    SLICE_X29Y36         FDRE                                         r  cnt_reg[13]/C
                         clock pessimism              0.577   199.045    
                         clock uncertainty           -0.489   198.556    
    SLICE_X29Y36         FDRE (Setup_fdre_C_D)        0.062   198.618    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                        198.618    
                         arrival time                          -1.240    
  -------------------------------------------------------------------
                         slack                                197.378    

Slack (MET) :             197.399ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.671ns (77.667%)  route 0.480ns (22.333%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 198.469 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.558    -0.933    clk_5
    SLICE_X29Y33         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     0.004    cnt_reg_n_0_[1]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.678 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.678    cnt_reg[0]_i_1__0_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.792 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.792    cnt_reg[4]_i_1__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.906 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.906    cnt_reg[8]_i_1__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     1.219 r  cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.219    cnt_reg[12]_i_1__0_n_4
    SLICE_X29Y36         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.442   198.469    clk_5
    SLICE_X29Y36         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.577   199.045    
                         clock uncertainty           -0.489   198.556    
    SLICE_X29Y36         FDRE (Setup_fdre_C_D)        0.062   198.618    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                        198.618    
                         arrival time                          -1.219    
  -------------------------------------------------------------------
                         slack                                197.399    

Slack (MET) :             197.473ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            200.000ns  (clk_out1_clk_wiz rise@200.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 1.597ns (76.872%)  route 0.480ns (23.128%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.531ns = ( 198.469 - 200.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.489ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.976ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.558    -0.933    clk_5
    SLICE_X29Y33         FDRE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  cnt_reg[1]/Q
                         net (fo=1, routed)           0.480     0.004    cnt_reg_n_0_[1]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     0.678 r  cnt_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.678    cnt_reg[0]_i_1__0_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.792 r  cnt_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.792    cnt_reg[4]_i_1__0_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.906 r  cnt_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     0.906    cnt_reg[8]_i_1__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.145 r  cnt_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.145    cnt_reg[12]_i_1__0_n_5
    SLICE_X29Y36         FDRE                                         r  cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                    200.000   200.000 r  
    P17                                               0.000   200.000 r  sys_clk (IN)
                         net (fo=0)                   0.000   200.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408   201.408 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   202.570    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221   195.348 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587   196.935    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091   197.026 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          1.442   198.469    clk_5
    SLICE_X29Y36         FDRE                                         r  cnt_reg[14]/C
                         clock pessimism              0.577   199.045    
                         clock uncertainty           -0.489   198.556    
    SLICE_X29Y36         FDRE (Setup_fdre_C_D)        0.062   198.618    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                        198.618    
                         arrival time                          -1.145    
  -------------------------------------------------------------------
                         slack                                197.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.559    -0.603    clk_5
    SLICE_X29Y35         FDRE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[11]/Q
                         net (fo=1, routed)           0.108    -0.353    cnt_reg_n_0_[11]
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.245 r  cnt_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.245    cnt_reg[8]_i_1__0_n_4
    SLICE_X29Y35         FDRE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.828    -0.841    clk_5
    SLICE_X29Y35         FDRE                                         r  cnt_reg[11]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.559    -0.603    clk_5
    SLICE_X29Y36         FDRE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[15]/Q
                         net (fo=1, routed)           0.108    -0.353    cnt_reg_n_0_[15]
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.245 r  cnt_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.245    cnt_reg[12]_i_1__0_n_4
    SLICE_X29Y36         FDRE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.828    -0.841    clk_5
    SLICE_X29Y36         FDRE                                         r  cnt_reg[15]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.558    -0.604    clk_5
    SLICE_X29Y33         FDRE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.463 r  cnt_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.354    cnt_reg_n_0_[3]
    SLICE_X29Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.246 r  cnt_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.246    cnt_reg[0]_i_1__0_n_4
    SLICE_X29Y33         FDRE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.826    -0.843    clk_5
    SLICE_X29Y33         FDRE                                         r  cnt_reg[3]/C
                         clock pessimism              0.239    -0.604    
    SLICE_X29Y33         FDRE (Hold_fdre_C_D)         0.105    -0.499    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.559    -0.603    clk_5
    SLICE_X29Y34         FDRE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[7]/Q
                         net (fo=1, routed)           0.108    -0.353    cnt_reg_n_0_[7]
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.245 r  cnt_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    -0.245    cnt_reg[4]_i_1__0_n_4
    SLICE_X29Y34         FDRE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.827    -0.842    clk_5
    SLICE_X29Y34         FDRE                                         r  cnt_reg[7]/C
                         clock pessimism              0.239    -0.603    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.560    -0.602    clk_5
    SLICE_X29Y37         FDRE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  cnt_reg[19]/Q
                         net (fo=1, routed)           0.108    -0.352    cnt_reg_n_0_[19]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.244 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.244    cnt_reg[16]_i_1_n_4
    SLICE_X29Y37         FDRE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.829    -0.840    clk_5
    SLICE_X29Y37         FDRE                                         r  cnt_reg[19]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.105    -0.497    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.559    -0.603    clk_5
    SLICE_X29Y36         FDRE                                         r  cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[12]/Q
                         net (fo=1, routed)           0.105    -0.356    cnt_reg_n_0_[12]
    SLICE_X29Y36         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.241 r  cnt_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.241    cnt_reg[12]_i_1__0_n_7
    SLICE_X29Y36         FDRE                                         r  cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.828    -0.841    clk_5
    SLICE_X29Y36         FDRE                                         r  cnt_reg[12]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X29Y36         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.561    -0.601    clk_5
    SLICE_X29Y38         FDRE                                         r  cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  cnt_reg[20]/Q
                         net (fo=1, routed)           0.105    -0.354    cnt_reg_n_0_[20]
    SLICE_X29Y38         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.239 r  cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.239    cnt_reg[20]_i_1_n_7
    SLICE_X29Y38         FDRE                                         r  cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.831    -0.838    clk_5
    SLICE_X29Y38         FDRE                                         r  cnt_reg[20]/C
                         clock pessimism              0.237    -0.601    
    SLICE_X29Y38         FDRE (Hold_fdre_C_D)         0.105    -0.496    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.559    -0.603    clk_5
    SLICE_X29Y34         FDRE                                         r  cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.356    cnt_reg_n_0_[4]
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.241 r  cnt_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.241    cnt_reg[4]_i_1__0_n_7
    SLICE_X29Y34         FDRE                                         r  cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.827    -0.842    clk_5
    SLICE_X29Y34         FDRE                                         r  cnt_reg[4]/C
                         clock pessimism              0.239    -0.603    
    SLICE_X29Y34         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.559    -0.603    clk_5
    SLICE_X29Y35         FDRE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.462 r  cnt_reg[8]/Q
                         net (fo=1, routed)           0.105    -0.356    cnt_reg_n_0_[8]
    SLICE_X29Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.241 r  cnt_reg[8]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    -0.241    cnt_reg[8]_i_1__0_n_7
    SLICE_X29Y35         FDRE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.828    -0.841    clk_5
    SLICE_X29Y35         FDRE                                         r  cnt_reg[8]/C
                         clock pessimism              0.238    -0.603    
    SLICE_X29Y35         FDRE (Hold_fdre_C_D)         0.105    -0.498    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Destination:            cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@100.000ns period=200.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.560    -0.602    clk_5
    SLICE_X29Y37         FDRE                                         r  cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  cnt_reg[16]/Q
                         net (fo=1, routed)           0.105    -0.355    cnt_reg_n_0_[16]
    SLICE_X29Y37         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.240 r  cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.240    cnt_reg[16]_i_1_n_7
    SLICE_X29Y37         FDRE                                         r  cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout1_buf/O
                         net (fo=24, routed)          0.829    -0.840    clk_5
    SLICE_X29Y37         FDRE                                         r  cnt_reg[16]/C
                         clock pessimism              0.238    -0.602    
    SLICE_X29Y37         FDRE (Hold_fdre_C_D)         0.105    -0.497    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.240    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 100.000 }
Period(ns):         200.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         200.000     197.845    BUFGCTRL_X0Y2    clk_wiz_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         200.000     198.751    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X28Y46     clk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X29Y33     cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X29Y35     cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X29Y35     cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X29Y36     cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X29Y36     cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X29Y36     cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         200.000     199.000    SLICE_X29Y36     cnt_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       200.000     13.360     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y33     cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y33     cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y35     cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y35     cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y36     cnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y36     cnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y36     cnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y36     cnt_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y33     cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y33     cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y46     clk_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X28Y46     clk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y33     cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y33     cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y35     cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y35     cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y36     cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y36     cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y36     cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         100.000     99.500     SLICE_X29Y36     cnt_reg[15]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz
  To Clock:  clk_out2_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        5.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.490ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.825ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 1.989ns (51.799%)  route 1.851ns (48.201%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.442 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.555    -0.936    u_but/clk_out2
    SLICE_X47Y19         FDCE                                         r  u_but/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.419    -0.517 r  u_but/cnt_reg[3]/Q
                         net (fo=2, routed)           0.740     0.223    u_but/cnt_reg_n_0_[3]
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.679     0.902 r  u_but/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.902    u_but/cnt_reg[4]_i_2_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.019 r  u_but/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.019    u_but/cnt_reg[8]_i_2_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.136 r  u_but/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.136    u_but/cnt_reg[12]_i_2_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.253 r  u_but/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.253    u_but/cnt_reg[16]_i_2_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.492 r  u_but/cnt_reg[19]_i_4/O[2]
                         net (fo=1, routed)           1.111     2.603    u_but/data0[19]
    SLICE_X47Y21         LUT2 (Prop_lut2_I1_O)        0.301     2.904 r  u_but/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     2.904    u_but/cnt[19]
    SLICE_X47Y21         FDCE                                         r  u_but/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.436     8.442    u_but/clk_out2
    SLICE_X47Y21         FDCE                                         r  u_but/cnt_reg[19]/C
                         clock pessimism              0.577     9.019    
                         clock uncertainty           -0.320     8.698    
    SLICE_X47Y21         FDCE (Setup_fdce_C_D)        0.031     8.729    u_but/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          8.729    
                         arrival time                          -2.904    
  -------------------------------------------------------------------
                         slack                                  5.825    

Slack (MET) :             5.850ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.813ns  (logic 0.952ns (24.964%)  route 2.861ns (75.036%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.439 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.553    -0.938    u_but/clk_out2
    SLICE_X47Y21         FDCE                                         r  u_but/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.482 f  u_but/cnt_reg[16]/Q
                         net (fo=2, routed)           0.952     0.471    u_but/cnt_reg_n_0_[16]
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.595 r  u_but/cnt[19]_i_7/O
                         net (fo=1, routed)           0.263     0.858    u_but/cnt[19]_i_7_n_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I4_O)        0.124     0.982 r  u_but/cnt[19]_i_5/O
                         net (fo=1, routed)           0.572     1.553    u_but/cnt[19]_i_5_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.677 r  u_but/cnt[19]_i_3/O
                         net (fo=20, routed)          1.074     2.752    u_but/cnt[19]_i_3_n_0
    SLICE_X47Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.876 r  u_but/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     2.876    u_but/cnt[14]
    SLICE_X47Y23         FDCE                                         r  u_but/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.433     8.439    u_but/clk_out2
    SLICE_X47Y23         FDCE                                         r  u_but/cnt_reg[14]/C
                         clock pessimism              0.577     9.016    
                         clock uncertainty           -0.320     8.695    
    SLICE_X47Y23         FDCE (Setup_fdce_C_D)        0.031     8.726    u_but/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          8.726    
                         arrival time                          -2.876    
  -------------------------------------------------------------------
                         slack                                  5.850    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.855ns  (logic 1.991ns (51.647%)  route 1.864ns (48.353%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.439 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.555    -0.936    u_but/clk_out2
    SLICE_X47Y19         FDCE                                         r  u_but/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.419    -0.517 r  u_but/cnt_reg[3]/Q
                         net (fo=2, routed)           0.740     0.223    u_but/cnt_reg_n_0_[3]
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.679     0.902 r  u_but/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.902    u_but/cnt_reg[4]_i_2_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.019 r  u_but/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.019    u_but/cnt_reg[8]_i_2_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.136 r  u_but/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.136    u_but/cnt_reg[12]_i_2_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.253 r  u_but/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.253    u_but/cnt_reg[16]_i_2_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.472 r  u_but/cnt_reg[19]_i_4/O[0]
                         net (fo=1, routed)           1.124     2.596    u_but/data0[17]
    SLICE_X47Y23         LUT2 (Prop_lut2_I1_O)        0.323     2.919 r  u_but/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.919    u_but/cnt[17]
    SLICE_X47Y23         FDCE                                         r  u_but/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.433     8.439    u_but/clk_out2
    SLICE_X47Y23         FDCE                                         r  u_but/cnt_reg[17]/C
                         clock pessimism              0.577     9.016    
                         clock uncertainty           -0.320     8.695    
    SLICE_X47Y23         FDCE (Setup_fdce_C_D)        0.075     8.770    u_but/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          8.770    
                         arrival time                          -2.919    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 0.952ns (24.997%)  route 2.856ns (75.003%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.439 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.553    -0.938    u_but/clk_out2
    SLICE_X47Y21         FDCE                                         r  u_but/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.482 f  u_but/cnt_reg[16]/Q
                         net (fo=2, routed)           0.952     0.471    u_but/cnt_reg_n_0_[16]
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.595 r  u_but/cnt[19]_i_7/O
                         net (fo=1, routed)           0.263     0.858    u_but/cnt[19]_i_7_n_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I4_O)        0.124     0.982 r  u_but/cnt[19]_i_5/O
                         net (fo=1, routed)           0.572     1.553    u_but/cnt[19]_i_5_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.677 r  u_but/cnt[19]_i_3/O
                         net (fo=20, routed)          1.069     2.747    u_but/cnt[19]_i_3_n_0
    SLICE_X47Y23         LUT2 (Prop_lut2_I0_O)        0.124     2.871 r  u_but/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     2.871    u_but/cnt[13]
    SLICE_X47Y23         FDCE                                         r  u_but/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.433     8.439    u_but/clk_out2
    SLICE_X47Y23         FDCE                                         r  u_but/cnt_reg[13]/C
                         clock pessimism              0.577     9.016    
                         clock uncertainty           -0.320     8.695    
    SLICE_X47Y23         FDCE (Setup_fdce_C_D)        0.029     8.724    u_but/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          8.724    
                         arrival time                          -2.871    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.864ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.802ns  (logic 0.952ns (25.040%)  route 2.850ns (74.960%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.443 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.553    -0.938    u_but/clk_out2
    SLICE_X47Y21         FDCE                                         r  u_but/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.482 f  u_but/cnt_reg[16]/Q
                         net (fo=2, routed)           0.952     0.471    u_but/cnt_reg_n_0_[16]
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.595 r  u_but/cnt[19]_i_7/O
                         net (fo=1, routed)           0.263     0.858    u_but/cnt[19]_i_7_n_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I4_O)        0.124     0.982 r  u_but/cnt[19]_i_5/O
                         net (fo=1, routed)           0.572     1.553    u_but/cnt[19]_i_5_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.677 r  u_but/cnt[19]_i_3/O
                         net (fo=20, routed)          1.063     2.740    u_but/cnt[19]_i_3_n_0
    SLICE_X47Y19         LUT2 (Prop_lut2_I0_O)        0.124     2.864 r  u_but/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     2.864    u_but/cnt[2]
    SLICE_X47Y19         FDCE                                         r  u_but/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.437     8.443    u_but/clk_out2
    SLICE_X47Y19         FDCE                                         r  u_but/cnt_reg[2]/C
                         clock pessimism              0.577     9.020    
                         clock uncertainty           -0.320     8.699    
    SLICE_X47Y19         FDCE (Setup_fdce_C_D)        0.029     8.728    u_but/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          8.728    
                         arrival time                          -2.864    
  -------------------------------------------------------------------
                         slack                                  5.864    

Slack (MET) :             5.873ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/slow_clk_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.978ns (25.506%)  route 2.856ns (74.494%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.439 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.553    -0.938    u_but/clk_out2
    SLICE_X47Y21         FDCE                                         r  u_but/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.482 f  u_but/cnt_reg[16]/Q
                         net (fo=2, routed)           0.952     0.471    u_but/cnt_reg_n_0_[16]
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.595 r  u_but/cnt[19]_i_7/O
                         net (fo=1, routed)           0.263     0.858    u_but/cnt[19]_i_7_n_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I4_O)        0.124     0.982 r  u_but/cnt[19]_i_5/O
                         net (fo=1, routed)           0.572     1.553    u_but/cnt[19]_i_5_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.677 r  u_but/cnt[19]_i_3/O
                         net (fo=20, routed)          1.069     2.747    u_but/cnt[19]_i_3_n_0
    SLICE_X47Y23         LUT2 (Prop_lut2_I0_O)        0.150     2.897 r  u_but/slow_clk_i_1__0/O
                         net (fo=1, routed)           0.000     2.897    u_but/slow_clk_i_1__0_n_0
    SLICE_X47Y23         FDCE                                         r  u_but/slow_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.433     8.439    u_but/clk_out2
    SLICE_X47Y23         FDCE                                         r  u_but/slow_clk_reg/C
                         clock pessimism              0.577     9.016    
                         clock uncertainty           -0.320     8.695    
    SLICE_X47Y23         FDCE (Setup_fdce_C_D)        0.075     8.770    u_but/slow_clk_reg
  -------------------------------------------------------------------
                         required time                          8.770    
                         arrival time                          -2.897    
  -------------------------------------------------------------------
                         slack                                  5.873    

Slack (MET) :             5.879ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.784ns  (logic 2.078ns (54.912%)  route 1.706ns (45.088%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.440 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.936ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.555    -0.936    u_but/clk_out2
    SLICE_X47Y19         FDCE                                         r  u_but/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.419    -0.517 r  u_but/cnt_reg[3]/Q
                         net (fo=2, routed)           0.740     0.223    u_but/cnt_reg_n_0_[3]
    SLICE_X46Y20         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.679     0.902 r  u_but/cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     0.902    u_but/cnt_reg[4]_i_2_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.019 r  u_but/cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.019    u_but/cnt_reg[8]_i_2_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.136 r  u_but/cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.136    u_but/cnt_reg[12]_i_2_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.253 r  u_but/cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.253    u_but/cnt_reg[16]_i_2_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.576 r  u_but/cnt_reg[19]_i_4/O[1]
                         net (fo=1, routed)           0.967     2.543    u_but/data0[18]
    SLICE_X47Y22         LUT2 (Prop_lut2_I1_O)        0.306     2.849 r  u_but/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.849    u_but/cnt[18]
    SLICE_X47Y22         FDCE                                         r  u_but/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.434     8.440    u_but/clk_out2
    SLICE_X47Y22         FDCE                                         r  u_but/cnt_reg[18]/C
                         clock pessimism              0.577     9.017    
                         clock uncertainty           -0.320     8.696    
    SLICE_X47Y22         FDCE (Setup_fdce_C_D)        0.031     8.727    u_but/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          8.727    
                         arrival time                          -2.849    
  -------------------------------------------------------------------
                         slack                                  5.879    

Slack (MET) :             5.882ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 0.980ns (25.588%)  route 2.850ns (74.412%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.536ns = ( 8.443 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.553    -0.938    u_but/clk_out2
    SLICE_X47Y21         FDCE                                         r  u_but/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.482 f  u_but/cnt_reg[16]/Q
                         net (fo=2, routed)           0.952     0.471    u_but/cnt_reg_n_0_[16]
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.595 r  u_but/cnt[19]_i_7/O
                         net (fo=1, routed)           0.263     0.858    u_but/cnt[19]_i_7_n_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I4_O)        0.124     0.982 r  u_but/cnt[19]_i_5/O
                         net (fo=1, routed)           0.572     1.553    u_but/cnt[19]_i_5_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.677 r  u_but/cnt[19]_i_3/O
                         net (fo=20, routed)          1.063     2.740    u_but/cnt[19]_i_3_n_0
    SLICE_X47Y19         LUT2 (Prop_lut2_I0_O)        0.152     2.892 r  u_but/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     2.892    u_but/cnt[3]
    SLICE_X47Y19         FDCE                                         r  u_but/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.437     8.443    u_but/clk_out2
    SLICE_X47Y19         FDCE                                         r  u_but/cnt_reg[3]/C
                         clock pessimism              0.577     9.020    
                         clock uncertainty           -0.320     8.699    
    SLICE_X47Y19         FDCE (Setup_fdce_C_D)        0.075     8.774    u_but/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          8.774    
                         arrival time                          -2.892    
  -------------------------------------------------------------------
                         slack                                  5.882    

Slack (MET) :             6.004ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.658ns  (logic 0.952ns (26.023%)  route 2.706ns (73.977%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.440 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.553    -0.938    u_but/clk_out2
    SLICE_X47Y21         FDCE                                         r  u_but/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.482 f  u_but/cnt_reg[16]/Q
                         net (fo=2, routed)           0.952     0.471    u_but/cnt_reg_n_0_[16]
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.595 r  u_but/cnt[19]_i_7/O
                         net (fo=1, routed)           0.263     0.858    u_but/cnt[19]_i_7_n_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I4_O)        0.124     0.982 r  u_but/cnt[19]_i_5/O
                         net (fo=1, routed)           0.572     1.553    u_but/cnt[19]_i_5_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.677 r  u_but/cnt[19]_i_3/O
                         net (fo=20, routed)          0.919     2.597    u_but/cnt[19]_i_3_n_0
    SLICE_X47Y22         LUT2 (Prop_lut2_I0_O)        0.124     2.721 r  u_but/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     2.721    u_but/cnt[12]
    SLICE_X47Y22         FDCE                                         r  u_but/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.434     8.440    u_but/clk_out2
    SLICE_X47Y22         FDCE                                         r  u_but/cnt_reg[12]/C
                         clock pessimism              0.577     9.017    
                         clock uncertainty           -0.320     8.696    
    SLICE_X47Y22         FDCE (Setup_fdce_C_D)        0.029     8.725    u_but/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          8.725    
                         arrival time                          -2.721    
  -------------------------------------------------------------------
                         slack                                  6.004    

Slack (MET) :             6.017ns  (required time - arrival time)
  Source:                 u_but/cnt_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            u_but/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            9.979ns  (clk_out2_clk_wiz rise@9.979ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        3.691ns  (logic 0.980ns (26.549%)  route 2.711ns (73.451%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 8.440 - 9.979 ) 
    Source Clock Delay      (SCD):    -0.938ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.320ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.637ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.711    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.965    -4.253 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.666    -2.587    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.491 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.553    -0.938    u_but/clk_out2
    SLICE_X47Y21         FDCE                                         r  u_but/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y21         FDCE (Prop_fdce_C_Q)         0.456    -0.482 f  u_but/cnt_reg[16]/Q
                         net (fo=2, routed)           0.952     0.471    u_but/cnt_reg_n_0_[16]
    SLICE_X47Y22         LUT4 (Prop_lut4_I1_O)        0.124     0.595 r  u_but/cnt[19]_i_7/O
                         net (fo=1, routed)           0.263     0.858    u_but/cnt[19]_i_7_n_0
    SLICE_X47Y22         LUT5 (Prop_lut5_I4_O)        0.124     0.982 r  u_but/cnt[19]_i_5/O
                         net (fo=1, routed)           0.572     1.553    u_but/cnt[19]_i_5_n_0
    SLICE_X47Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.677 r  u_but/cnt[19]_i_3/O
                         net (fo=20, routed)          0.924     2.602    u_but/cnt[19]_i_3_n_0
    SLICE_X47Y22         LUT2 (Prop_lut2_I0_O)        0.152     2.754 r  u_but/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     2.754    u_but/cnt[7]
    SLICE_X47Y22         FDCE                                         r  u_but/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      9.979     9.979 r  
    P17                                               0.000     9.979 r  sys_clk (IN)
                         net (fo=0)                   0.000     9.979    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    11.387 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.221     5.327 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.587     6.915    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     7.006 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          1.434     8.440    u_but/clk_out2
    SLICE_X47Y22         FDCE                                         r  u_but/cnt_reg[7]/C
                         clock pessimism              0.577     9.017    
                         clock uncertainty           -0.320     8.696    
    SLICE_X47Y22         FDCE (Setup_fdce_C_D)        0.075     8.771    u_but/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          8.771    
                         arrival time                          -2.754    
  -------------------------------------------------------------------
                         slack                                  6.017    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.591    -0.570    TubDisplay_inst/clk_out2
    SLICE_X63Y61         FDRE                                         r  TubDisplay_inst/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  TubDisplay_inst/cnt_reg[15]/Q
                         net (fo=2, routed)           0.117    -0.312    TubDisplay_inst/cnt_reg[15]
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.204 r  TubDisplay_inst/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.204    TubDisplay_inst/cnt_reg[12]_i_1_n_4
    SLICE_X63Y61         FDRE                                         r  TubDisplay_inst/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.861    -0.807    TubDisplay_inst/clk_out2
    SLICE_X63Y61         FDRE                                         r  TubDisplay_inst/cnt_reg[15]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.105    -0.465    TubDisplay_inst/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.204    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.592    -0.569    TubDisplay_inst/clk_out2
    SLICE_X63Y59         FDRE                                         r  TubDisplay_inst/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  TubDisplay_inst/cnt_reg[7]/Q
                         net (fo=2, routed)           0.117    -0.311    TubDisplay_inst/cnt_reg[7]
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.203 r  TubDisplay_inst/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.203    TubDisplay_inst/cnt_reg[4]_i_1_n_4
    SLICE_X63Y59         FDRE                                         r  TubDisplay_inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.862    -0.806    TubDisplay_inst/clk_out2
    SLICE_X63Y59         FDRE                                         r  TubDisplay_inst/cnt_reg[7]/C
                         clock pessimism              0.236    -0.569    
    SLICE_X63Y59         FDRE (Hold_fdre_C_D)         0.105    -0.464    TubDisplay_inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.592    -0.569    TubDisplay_inst/clk_out2
    SLICE_X63Y58         FDRE                                         r  TubDisplay_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  TubDisplay_inst/cnt_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.309    TubDisplay_inst/cnt_reg[3]
    SLICE_X63Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  TubDisplay_inst/cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.201    TubDisplay_inst/cnt_reg[0]_i_1_n_4
    SLICE_X63Y58         FDRE                                         r  TubDisplay_inst/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.862    -0.806    TubDisplay_inst/clk_out2
    SLICE_X63Y58         FDRE                                         r  TubDisplay_inst/cnt_reg[3]/C
                         clock pessimism              0.236    -0.569    
    SLICE_X63Y58         FDRE (Hold_fdre_C_D)         0.105    -0.464    TubDisplay_inst/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.591    -0.570    TubDisplay_inst/clk_out2
    SLICE_X63Y60         FDRE                                         r  TubDisplay_inst/cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  TubDisplay_inst/cnt_reg[11]/Q
                         net (fo=2, routed)           0.120    -0.309    TubDisplay_inst/cnt_reg[11]
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.201 r  TubDisplay_inst/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.201    TubDisplay_inst/cnt_reg[8]_i_1_n_4
    SLICE_X63Y60         FDRE                                         r  TubDisplay_inst/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.861    -0.807    TubDisplay_inst/clk_out2
    SLICE_X63Y60         FDRE                                         r  TubDisplay_inst/cnt_reg[11]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X63Y60         FDRE (Hold_fdre_C_D)         0.105    -0.465    TubDisplay_inst/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.201    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.591    -0.570    TubDisplay_inst/clk_out2
    SLICE_X63Y61         FDRE                                         r  TubDisplay_inst/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  TubDisplay_inst/cnt_reg[12]/Q
                         net (fo=2, routed)           0.116    -0.313    TubDisplay_inst/cnt_reg[12]
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.198 r  TubDisplay_inst/cnt_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.198    TubDisplay_inst/cnt_reg[12]_i_1_n_7
    SLICE_X63Y61         FDRE                                         r  TubDisplay_inst/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.861    -0.807    TubDisplay_inst/clk_out2
    SLICE_X63Y61         FDRE                                         r  TubDisplay_inst/cnt_reg[12]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.105    -0.465    TubDisplay_inst/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.592    -0.569    TubDisplay_inst/clk_out2
    SLICE_X63Y59         FDRE                                         r  TubDisplay_inst/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  TubDisplay_inst/cnt_reg[4]/Q
                         net (fo=2, routed)           0.116    -0.312    TubDisplay_inst/cnt_reg[4]
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  TubDisplay_inst/cnt_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.197    TubDisplay_inst/cnt_reg[4]_i_1_n_7
    SLICE_X63Y59         FDRE                                         r  TubDisplay_inst/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.862    -0.806    TubDisplay_inst/clk_out2
    SLICE_X63Y59         FDRE                                         r  TubDisplay_inst/cnt_reg[4]/C
                         clock pessimism              0.236    -0.569    
    SLICE_X63Y59         FDRE (Hold_fdre_C_D)         0.105    -0.464    TubDisplay_inst/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.591    -0.570    TubDisplay_inst/clk_out2
    SLICE_X63Y61         FDRE                                         r  TubDisplay_inst/cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  TubDisplay_inst/cnt_reg[14]/Q
                         net (fo=2, routed)           0.120    -0.309    TubDisplay_inst/cnt_reg[14]
    SLICE_X63Y61         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.198 r  TubDisplay_inst/cnt_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.198    TubDisplay_inst/cnt_reg[12]_i_1_n_5
    SLICE_X63Y61         FDRE                                         r  TubDisplay_inst/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.861    -0.807    TubDisplay_inst/clk_out2
    SLICE_X63Y61         FDRE                                         r  TubDisplay_inst/cnt_reg[14]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X63Y61         FDRE (Hold_fdre_C_D)         0.105    -0.465    TubDisplay_inst/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.592    -0.569    TubDisplay_inst/clk_out2
    SLICE_X63Y58         FDRE                                         r  TubDisplay_inst/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  TubDisplay_inst/cnt_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.308    TubDisplay_inst/cnt_reg[2]
    SLICE_X63Y58         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  TubDisplay_inst/cnt_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    TubDisplay_inst/cnt_reg[0]_i_1_n_5
    SLICE_X63Y58         FDRE                                         r  TubDisplay_inst/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.862    -0.806    TubDisplay_inst/clk_out2
    SLICE_X63Y58         FDRE                                         r  TubDisplay_inst/cnt_reg[2]/C
                         clock pessimism              0.236    -0.569    
    SLICE_X63Y58         FDRE (Hold_fdre_C_D)         0.105    -0.464    TubDisplay_inst/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.592    -0.569    TubDisplay_inst/clk_out2
    SLICE_X63Y59         FDRE                                         r  TubDisplay_inst/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.428 r  TubDisplay_inst/cnt_reg[6]/Q
                         net (fo=2, routed)           0.120    -0.308    TubDisplay_inst/cnt_reg[6]
    SLICE_X63Y59         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.197 r  TubDisplay_inst/cnt_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.197    TubDisplay_inst/cnt_reg[4]_i_1_n_5
    SLICE_X63Y59         FDRE                                         r  TubDisplay_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.862    -0.806    TubDisplay_inst/clk_out2
    SLICE_X63Y59         FDRE                                         r  TubDisplay_inst/cnt_reg[6]/C
                         clock pessimism              0.236    -0.569    
    SLICE_X63Y59         FDRE (Hold_fdre_C_D)         0.105    -0.464    TubDisplay_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 TubDisplay_inst/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Destination:            TubDisplay_inst/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz  {rise@0.000ns fall@4.990ns period=9.979ns})
  Path Group:             clk_out2_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz rise@0.000ns - clk_out2_clk_wiz rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.676 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.187    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.161 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.591    -0.570    TubDisplay_inst/clk_out2
    SLICE_X63Y60         FDRE                                         r  TubDisplay_inst/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y60         FDRE (Prop_fdre_C_Q)         0.141    -0.429 r  TubDisplay_inst/cnt_reg[8]/Q
                         net (fo=2, routed)           0.117    -0.312    TubDisplay_inst/cnt_reg[8]
    SLICE_X63Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.197 r  TubDisplay_inst/cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.197    TubDisplay_inst/cnt_reg[8]_i_1_n_7
    SLICE_X63Y60         FDRE                                         r  TubDisplay_inst/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_inst/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.914    clk_wiz_inst/inst/clk_in1_clk_wiz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.231 r  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.697    clk_wiz_inst/inst/clk_out2_clk_wiz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.668 r  clk_wiz_inst/inst/clkout2_buf/O
                         net (fo=94, routed)          0.861    -0.807    TubDisplay_inst/clk_out2
    SLICE_X63Y60         FDRE                                         r  TubDisplay_inst/cnt_reg[8]/C
                         clock pessimism              0.236    -0.570    
    SLICE_X63Y60         FDRE (Hold_fdre_C_D)         0.105    -0.465    TubDisplay_inst/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz
Waveform(ns):       { 0.000 4.990 }
Period(ns):         9.979
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         9.979       7.824      BUFGCTRL_X0Y1    clk_wiz_inst/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         9.979       8.730      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X63Y58     TubDisplay_inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X63Y60     TubDisplay_inst/cnt_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X63Y60     TubDisplay_inst/cnt_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X63Y61     TubDisplay_inst/cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X63Y61     TubDisplay_inst/cnt_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X63Y61     TubDisplay_inst/cnt_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X63Y61     TubDisplay_inst/cnt_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         9.979       8.979      SLICE_X63Y58     TubDisplay_inst/cnt_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       9.979       203.381    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y58     TubDisplay_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y60     TubDisplay_inst/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y60     TubDisplay_inst/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y61     TubDisplay_inst/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y61     TubDisplay_inst/cnt_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y61     TubDisplay_inst/cnt_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y61     TubDisplay_inst/cnt_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y58     TubDisplay_inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y58     TubDisplay_inst/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.990       4.490      SLICE_X63Y58     TubDisplay_inst/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X47Y22     u_but/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X47Y22     u_but/cnt_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X47Y22     u_but/cnt_reg[7]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X47Y22     u_but/cnt_reg[9]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X49Y48     TubDisplay_inst/tub_in4_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X49Y48     TubDisplay_inst/tub_in4_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X48Y46     TubDisplay_inst/tub_in4_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X48Y46     TubDisplay_inst/tub_in4_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X49Y48     TubDisplay_inst/tub_in4_reg[5]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.990       4.490      SLICE_X49Y48     TubDisplay_inst/tub_in4_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         100.000     97.845     BUFGCTRL_X0Y3    clk_wiz_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       100.000     0.000      MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  clk_wiz_inst/inst/mmcm_adv_inst/CLKFBOUT



