# Loading project fifo
# reading E:/Programs/Iscc/diamond/3.13/modeltech/win32loem/../modelsim.ini
# Loading project cpu
# Errors: 9, Warnings: 0
# Errors: 3, Warnings: 0
# Errors: 0, Warnings: 0
# Compile of ex08_riscv_rom.vhd was successful.
# Errors: 3, Warnings: 0
# Errors: 0, Warnings: 0
# Compile of riscv_alu.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of riscv_register_file.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of ex03_clkdiv.vhd was successful.
# Errors: 4, Warnings: 0
# Errors: 0, Warnings: 0
# Compile of ex08_riscv_cpu_tb.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of ex08_top.vhd was successful.
# Errors: 4, Warnings: 0
# Errors: 4, Warnings: 0
# Compile of ex08_riscv_cpu.vhd failed.
# Errors: 0, Warnings: 0
# Compile of ex08_riscv_rom.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of riscv_alu.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of riscv_register_file.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of ex03_clkdiv.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of ex08_riscv_cpu_tb.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of ex08_top.vhd was successful.
# Errors: 4, Warnings: 0
# Errors: 3, Warnings: 0
# Errors: 4, Warnings: 0
# Errors: 3, Warnings: 0
# Errors: 4, Warnings: 0
# Compile of ex08_riscv_cpu.vhd failed.
# Errors: 3, Warnings: 0
# Compile of riscv_instruction_decoder.vhd failed.
# Errors: 0, Warnings: 0
# Compile of ex08_riscv_rom.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of riscv_alu.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of riscv_register_file.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of ex03_clkdiv.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of ex08_riscv_cpu_tb.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of ex08_top.vhd was successful.
# Errors: 4, Warnings: 0
# Errors: 3, Warnings: 0
# Errors: 0, Warnings: 0
# Compile of rv32i_pkg.vhd was successful.
# Errors: 4, Warnings: 0
# Errors: 0, Warnings: 0
# Compile of riscv_instruction_decoder.vhd was successful.
# Errors: 1, Warnings: 0
# Errors: 1, Warnings: 0
# Compile of ex08_riscv_cpu.vhd failed.
# Errors: 0, Warnings: 0
# Compile of ex08_riscv_rom.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of riscv_alu.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of riscv_register_file.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of ex03_clkdiv.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of ex08_riscv_cpu_tb.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of ex08_top.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of rv32i_pkg.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of riscv_instruction_decoder.vhd was successful.
# Errors: 0, Warnings: 0
# Compile of ex08_riscv_cpu.vhd was successful.
vsim work.ex08_riscv_cpu_tb
# vsim work.ex08_riscv_cpu_tb 
# Start time: 16:17:03 on Jul 07,2024
# //  ModelSim - Lattice FPGA Edition 2023.3 Jul 18 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Lattice FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading std.standard
# ** Error: (vsim-13) Recompile work.ex08_riscv_cpu_tb(arch) because work.ex08_riscv_cpu has changed.
# Error loading design
# Compile of ex08_riscv_rom.vhd was successful.
# Compile of riscv_alu.vhd was successful.
# Compile of riscv_register_file.vhd was successful.
# Compile of ex03_clkdiv.vhd was successful.
# Compile of ex08_riscv_cpu_tb.vhd was successful.
# Compile of ex08_top.vhd was successful.
# Compile of rv32i_pkg.vhd was successful.
# Compile of riscv_instruction_decoder.vhd was successful.
# Compile of ex08_riscv_cpu.vhd was successful.
# 9 compiles, 0 failed with no errors.
vsim work.ex08_riscv_cpu_tb
# vsim work.ex08_riscv_cpu_tb 
# Start time: 16:17:03 on Jul 07,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.ex08_riscv_cpu_tb(arch)
# Loading work.ex08_riscv_rom(arch)
# Loading work.rv32i_pkg
# Loading work.ex08_riscv_cpu(rtl)
# Loading work.riscv_instruction_decoder(rtl)
# Loading work.riscv_register_file(rtl)
# Loading work.riscv_alu(rtl)
add wave -position insertpoint sim:/ex08_riscv_cpu_tb/*
run
# ** Error: E [tb@cycle=2] rf_wdata /= test_rf_wdata(cycle)
#    Time: 100 ns  Iteration: 0  Instance: /ex08_riscv_cpu_tb
# ** Error: E [tb@cycle=3] rf_wdata /= test_rf_wdata(cycle)
#    Time: 140 ns  Iteration: 0  Instance: /ex08_riscv_cpu_tb
# ** Error: E [tb@cycle=4] rf_wdata /= test_rf_wdata(cycle)
#    Time: 180 ns  Iteration: 0  Instance: /ex08_riscv_cpu_tb
# ** Error: E [tb@cycle=5] rf_wdata /= test_rf_wdata(cycle)
#    Time: 220 ns  Iteration: 0  Instance: /ex08_riscv_cpu_tb
# ** Error: E [tb@cycle=6] rf_wdata /= test_rf_wdata(cycle)
#    Time: 260 ns  Iteration: 0  Instance: /ex08_riscv_cpu_tb
# ** Error: E [tb@cycle=7] rf_wdata /= test_rf_wdata(cycle)
#    Time: 300 ns  Iteration: 0  Instance: /ex08_riscv_cpu_tb
# ** Error: E [tb@cycle=8] rf_wdata /= test_rf_wdata(cycle)
#    Time: 340 ns  Iteration: 0  Instance: /ex08_riscv_cpu_tb
# ** Error: E [tb@cycle=9] rf_wdata /= test_rf_wdata(cycle)
#    Time: 380 ns  Iteration: 0  Instance: /ex08_riscv_cpu_tb
# ** Error: E [tb@cycle=10] rf_wdata /= test_rf_wdata(cycle)
#    Time: 420 ns  Iteration: 0  Instance: /ex08_riscv_cpu_tb
# ** Error: E [tb@cycle=11] rf_wdata /= test_rf_wdata(cycle)
#    Time: 460 ns  Iteration: 0  Instance: /ex08_riscv_cpu_tb
# ** Error: E [tb@cycle=12] rf_wdata /= test_rf_wdata(cycle)
#    Time: 500 ns  Iteration: 0  Instance: /ex08_riscv_cpu_tb
# ** Error: E [tb@cycle=13] rf_wdata /= test_rf_wdata(cycle)
#    Time: 540 ns  Iteration: 0  Instance: /ex08_riscv_cpu_tb
# ** Error: E [tb@cycle=14] rf_wdata /= test_rf_wdata(cycle)
#    Time: 580 ns  Iteration: 0  Instance: /ex08_riscv_cpu_tb
# ** Error: E [tb@cycle=15] rf_wdata /= test_rf_wdata(cycle)
#    Time: 620 ns  Iteration: 0  Instance: /ex08_riscv_cpu_tb
