$date
	Sun Nov 21 00:44:17 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testb_dff $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ clr $end
$var reg 1 % enable $end
$var reg 1 & j $end
$var reg 1 ' k $end
$scope module ff1 $end
$var wire 1 # clk $end
$var wire 1 $ clr $end
$var wire 1 % enable $end
$var wire 1 & j $end
$var wire 1 ' k $end
$var reg 1 " q $end
$var reg 1 ! qbar $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
1%
0$
0#
x"
x!
$end
#1
1#
#2
0#
#3
1#
#4
0#
#5
1!
0"
1#
1'
0&
#6
0#
#7
1#
#8
0#
0'
#9
1#
#10
0#
#11
1#
#12
0#
#13
1#
#14
0#
#15
1#
#16
0#
#17
1#
#18
0!
1"
0#
1&
#19
1#
#20
0#
#21
1#
#22
0#
#23
1#
#24
0#
#25
1#
#26
0#
#27
1#
#28
1!
0"
0#
1'
#29
0!
1"
1#
#30
0#
#31
1!
0"
1#
#32
0#
#33
0!
1"
1#
#34
0#
#35
1!
0"
1#
#36
0#
#37
0!
1"
1#
#38
0#
#39
1!
0"
1#
#40
0#
#41
0!
1"
1#
#42
0#
#43
1!
0"
1#
#44
0#
#45
0!
1"
1#
#46
0#
#47
1!
0"
1#
#48
0#
#49
0!
1"
1#
#50
0#
