// Seed: 3826891103
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  reg id_7, id_8 = id_2;
  wire id_9;
  always_latch id_8 <= 1;
  assign id_6 = 1;
endmodule
module module_1 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  reg id_3;
  supply0 id_4;
  module_0(
      id_4, id_3, id_4, id_4, id_4, id_4
  );
  assign id_4 = 1;
  always id_3 = (id_4 - 1'd0);
  assign id_4 = id_4;
  assign id_4 = 1;
  wire id_5;
  reg  id_6;
  always_ff id_6 <= id_3;
  wire id_7;
endmodule
