Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sat Sep 13 19:13:25 2025
| Host         : f4bjh-minipc running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file oscillator2_timing_summary_routed.rpt -pb oscillator2_timing_summary_routed.pb -rpx oscillator2_timing_summary_routed.rpx -warn_on_violation
| Design       : oscillator2
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                       Violations  
---------  --------  ----------------------------------------------------------------  ----------  
CKLD-2     Warning   Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
TIMING-18  Warning   Missing input or output delay                                     3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (2)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (2)
-------------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     78.761        0.000                      0                   35        0.420        0.000                      0                   35       41.166        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 41.666}     83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            78.761        0.000                      0                   35        0.420        0.000                      0                   35       41.166        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       78.761ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.420ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.761ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            counter_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk rise@83.333ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.120ns  (logic 0.828ns (20.097%)  route 3.292ns (79.903%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 86.080 - 83.333 ) 
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.668     3.144    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     3.600 f  counter_reg[6]/Q
                         net (fo=2, routed)           0.857     4.456    counter[6]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     4.580 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.816     5.396    counter[15]_i_8_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I3_O)        0.124     5.520 r  counter[15]_i_3/O
                         net (fo=19, routed)          0.837     6.357    clk_sig_d
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.481 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.783     7.264    counter_d
    SLICE_X1Y46          FDCE                                         r  counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   83.333    83.333 r  
    L17                                               0.000    83.333 r  clock12M (IN)
                         net (fo=0)                   0.000    83.333    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.342    86.080    clock12M_IBUF
    SLICE_X1Y46          FDCE                                         r  counter_reg[0]/C
                         clock pessimism              0.185    86.265    
                         clock uncertainty           -0.035    86.229    
    SLICE_X1Y46          FDCE (Setup_fdce_C_CE)      -0.205    86.024    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         86.024    
                         arrival time                          -7.264    
  -------------------------------------------------------------------
                         slack                                 78.761    

Slack (MET) :             79.059ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            counter_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk rise@83.333ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.828ns (21.608%)  route 3.004ns (78.392%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 86.091 - 83.333 ) 
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.668     3.144    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     3.600 f  counter_reg[6]/Q
                         net (fo=2, routed)           0.857     4.456    counter[6]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     4.580 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.816     5.396    counter[15]_i_8_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I3_O)        0.124     5.520 r  counter[15]_i_3/O
                         net (fo=19, routed)          0.837     6.357    clk_sig_d
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.481 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.495     6.976    counter_d
    SLICE_X3Y46          FDCE                                         r  counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   83.333    83.333 r  
    L17                                               0.000    83.333 r  clock12M (IN)
                         net (fo=0)                   0.000    83.333    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.352    86.091    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[10]/C
                         clock pessimism              0.185    86.275    
                         clock uncertainty           -0.035    86.240    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205    86.035    counter_reg[10]
  -------------------------------------------------------------------
                         required time                         86.035    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                 79.059    

Slack (MET) :             79.059ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            counter_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk rise@83.333ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.828ns (21.608%)  route 3.004ns (78.392%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 86.091 - 83.333 ) 
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.668     3.144    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     3.600 f  counter_reg[6]/Q
                         net (fo=2, routed)           0.857     4.456    counter[6]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     4.580 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.816     5.396    counter[15]_i_8_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I3_O)        0.124     5.520 r  counter[15]_i_3/O
                         net (fo=19, routed)          0.837     6.357    clk_sig_d
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.481 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.495     6.976    counter_d
    SLICE_X3Y46          FDCE                                         r  counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   83.333    83.333 r  
    L17                                               0.000    83.333 r  clock12M (IN)
                         net (fo=0)                   0.000    83.333    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.352    86.091    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[11]/C
                         clock pessimism              0.185    86.275    
                         clock uncertainty           -0.035    86.240    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205    86.035    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         86.035    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                 79.059    

Slack (MET) :             79.059ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            counter_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk rise@83.333ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.828ns (21.608%)  route 3.004ns (78.392%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 86.091 - 83.333 ) 
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.668     3.144    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     3.600 f  counter_reg[6]/Q
                         net (fo=2, routed)           0.857     4.456    counter[6]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     4.580 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.816     5.396    counter[15]_i_8_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I3_O)        0.124     5.520 r  counter[15]_i_3/O
                         net (fo=19, routed)          0.837     6.357    clk_sig_d
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.481 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.495     6.976    counter_d
    SLICE_X3Y46          FDCE                                         r  counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   83.333    83.333 r  
    L17                                               0.000    83.333 r  clock12M (IN)
                         net (fo=0)                   0.000    83.333    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.352    86.091    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[12]/C
                         clock pessimism              0.185    86.275    
                         clock uncertainty           -0.035    86.240    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205    86.035    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         86.035    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                 79.059    

Slack (MET) :             79.059ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            counter_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk rise@83.333ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.828ns (21.608%)  route 3.004ns (78.392%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 86.091 - 83.333 ) 
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.668     3.144    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     3.600 f  counter_reg[6]/Q
                         net (fo=2, routed)           0.857     4.456    counter[6]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     4.580 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.816     5.396    counter[15]_i_8_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I3_O)        0.124     5.520 r  counter[15]_i_3/O
                         net (fo=19, routed)          0.837     6.357    clk_sig_d
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.481 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.495     6.976    counter_d
    SLICE_X3Y46          FDCE                                         r  counter_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   83.333    83.333 r  
    L17                                               0.000    83.333 r  clock12M (IN)
                         net (fo=0)                   0.000    83.333    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.352    86.091    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[13]/C
                         clock pessimism              0.185    86.275    
                         clock uncertainty           -0.035    86.240    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205    86.035    counter_reg[13]
  -------------------------------------------------------------------
                         required time                         86.035    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                 79.059    

Slack (MET) :             79.059ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            counter_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk rise@83.333ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.828ns (21.608%)  route 3.004ns (78.392%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 86.091 - 83.333 ) 
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.668     3.144    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     3.600 f  counter_reg[6]/Q
                         net (fo=2, routed)           0.857     4.456    counter[6]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     4.580 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.816     5.396    counter[15]_i_8_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I3_O)        0.124     5.520 r  counter[15]_i_3/O
                         net (fo=19, routed)          0.837     6.357    clk_sig_d
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.481 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.495     6.976    counter_d
    SLICE_X3Y46          FDCE                                         r  counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   83.333    83.333 r  
    L17                                               0.000    83.333 r  clock12M (IN)
                         net (fo=0)                   0.000    83.333    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.352    86.091    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[14]/C
                         clock pessimism              0.185    86.275    
                         clock uncertainty           -0.035    86.240    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205    86.035    counter_reg[14]
  -------------------------------------------------------------------
                         required time                         86.035    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                 79.059    

Slack (MET) :             79.059ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            counter_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk rise@83.333ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.832ns  (logic 0.828ns (21.608%)  route 3.004ns (78.392%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.201ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns = ( 86.091 - 83.333 ) 
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.668     3.144    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     3.600 f  counter_reg[6]/Q
                         net (fo=2, routed)           0.857     4.456    counter[6]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     4.580 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.816     5.396    counter[15]_i_8_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I3_O)        0.124     5.520 r  counter[15]_i_3/O
                         net (fo=19, routed)          0.837     6.357    clk_sig_d
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.481 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.495     6.976    counter_d
    SLICE_X3Y46          FDCE                                         r  counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   83.333    83.333 r  
    L17                                               0.000    83.333 r  clock12M (IN)
                         net (fo=0)                   0.000    83.333    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.352    86.091    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[15]/C
                         clock pessimism              0.185    86.275    
                         clock uncertainty           -0.035    86.240    
    SLICE_X3Y46          FDCE (Setup_fdce_C_CE)      -0.205    86.035    counter_reg[15]
  -------------------------------------------------------------------
                         required time                         86.035    
                         arrival time                          -6.976    
  -------------------------------------------------------------------
                         slack                                 79.059    

Slack (MET) :             79.077ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            counter_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk rise@83.333ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.828ns (21.669%)  route 2.993ns (78.331%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 86.066 - 83.333 ) 
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.668     3.144    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     3.600 f  counter_reg[6]/Q
                         net (fo=2, routed)           0.857     4.456    counter[6]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     4.580 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.816     5.396    counter[15]_i_8_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I3_O)        0.124     5.520 r  counter[15]_i_3/O
                         net (fo=19, routed)          0.837     6.357    clk_sig_d
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.481 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.484     6.965    counter_d
    SLICE_X3Y44          FDCE                                         r  counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   83.333    83.333 r  
    L17                                               0.000    83.333 r  clock12M (IN)
                         net (fo=0)                   0.000    83.333    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.328    86.066    clock12M_IBUF
    SLICE_X3Y44          FDCE                                         r  counter_reg[1]/C
                         clock pessimism              0.216    86.282    
                         clock uncertainty           -0.035    86.246    
    SLICE_X3Y44          FDCE (Setup_fdce_C_CE)      -0.205    86.041    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         86.041    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                 79.077    

Slack (MET) :             79.077ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            counter_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk rise@83.333ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.828ns (21.669%)  route 2.993ns (78.331%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 86.066 - 83.333 ) 
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.668     3.144    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     3.600 f  counter_reg[6]/Q
                         net (fo=2, routed)           0.857     4.456    counter[6]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     4.580 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.816     5.396    counter[15]_i_8_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I3_O)        0.124     5.520 r  counter[15]_i_3/O
                         net (fo=19, routed)          0.837     6.357    clk_sig_d
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.481 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.484     6.965    counter_d
    SLICE_X3Y44          FDCE                                         r  counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   83.333    83.333 r  
    L17                                               0.000    83.333 r  clock12M (IN)
                         net (fo=0)                   0.000    83.333    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.328    86.066    clock12M_IBUF
    SLICE_X3Y44          FDCE                                         r  counter_reg[2]/C
                         clock pessimism              0.216    86.282    
                         clock uncertainty           -0.035    86.246    
    SLICE_X3Y44          FDCE (Setup_fdce_C_CE)      -0.205    86.041    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         86.041    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                 79.077    

Slack (MET) :             79.077ns  (required time - arrival time)
  Source:                 counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            counter_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.333ns  (sys_clk rise@83.333ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.821ns  (logic 0.828ns (21.669%)  route 2.993ns (78.331%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.733ns = ( 86.066 - 83.333 ) 
    Source Clock Delay      (SCD):    3.144ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.668     3.144    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.456     3.600 f  counter_reg[6]/Q
                         net (fo=2, routed)           0.857     4.456    counter[6]
    SLICE_X3Y45          LUT4 (Prop_lut4_I1_O)        0.124     4.580 f  counter[15]_i_8/O
                         net (fo=2, routed)           0.816     5.396    counter[15]_i_8_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I3_O)        0.124     5.520 r  counter[15]_i_3/O
                         net (fo=19, routed)          0.837     6.357    clk_sig_d
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.124     6.481 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.484     6.965    counter_d
    SLICE_X3Y44          FDCE                                         r  counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   83.333    83.333 r  
    L17                                               0.000    83.333 r  clock12M (IN)
                         net (fo=0)                   0.000    83.333    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.739 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.328    86.066    clock12M_IBUF
    SLICE_X3Y44          FDCE                                         r  counter_reg[3]/C
                         clock pessimism              0.216    86.282    
                         clock uncertainty           -0.035    86.246    
    SLICE_X3Y44          FDCE (Setup_fdce_C_CE)      -0.205    86.041    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         86.041    
                         arrival time                          -6.965    
  -------------------------------------------------------------------
                         slack                                 79.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            clk_sig_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.620ns  (logic 0.276ns (44.530%)  route 0.344ns (55.470%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.674     0.918    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141     1.059 f  counter_reg[14]/Q
                         net (fo=3, routed)           0.117     1.177    counter[14]
    SLICE_X1Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.222 f  counter[15]_i_6/O
                         net (fo=1, routed)           0.082     1.304    counter[15]_i_6_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I1_O)        0.045     1.349 r  counter[15]_i_3/O
                         net (fo=19, routed)          0.145     1.493    clk_sig_d
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.045     1.538 r  clk_sig_i_1/O
                         net (fo=1, routed)           0.000     1.538    clk_sig_i_1_n_0
    SLICE_X1Y45          FDCE                                         r  clk_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.842     1.274    clock12M_IBUF
    SLICE_X1Y45          FDCE                                         r  clk_sig_reg/C
                         clock pessimism             -0.247     1.027    
    SLICE_X1Y45          FDCE (Hold_fdce_C_D)         0.091     1.118    clk_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.118    
                         arrival time                           1.538    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.437ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.231ns (40.793%)  route 0.335ns (59.206%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.674     0.918    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141     1.059 r  counter_reg[14]/Q
                         net (fo=3, routed)           0.200     1.260    counter[14]
    SLICE_X1Y46          LUT6 (Prop_lut6_I3_O)        0.045     1.305 r  counter[0]_i_2/O
                         net (fo=1, routed)           0.135     1.439    counter[0]_i_2_n_0
    SLICE_X1Y46          LUT2 (Prop_lut2_I0_O)        0.045     1.484 r  counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.484    counter[0]_i_1_n_0
    SLICE_X1Y46          FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.772     1.204    clock12M_IBUF
    SLICE_X1Y46          FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.247     0.957    
    SLICE_X1Y46          FDCE (Hold_fdce_C_D)         0.091     1.048    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.484    
  -------------------------------------------------------------------
                         slack                                  0.437    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            interlock_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.646ns  (logic 0.231ns (35.762%)  route 0.415ns (64.238%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.109ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.674     0.918    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141     1.059 f  counter_reg[14]/Q
                         net (fo=3, routed)           0.117     1.177    counter[14]
    SLICE_X1Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.222 f  counter[15]_i_6/O
                         net (fo=1, routed)           0.082     1.304    counter[15]_i_6_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I1_O)        0.045     1.349 r  counter[15]_i_3/O
                         net (fo=19, routed)          0.216     1.564    clk_sig_d
    SLICE_X0Y45          FDCE                                         r  interlock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.842     1.274    clock12M_IBUF
    SLICE_X0Y45          FDCE                                         r  interlock_reg/C
                         clock pessimism             -0.247     1.027    
    SLICE_X0Y45          FDCE (Hold_fdce_C_D)         0.070     1.097    interlock_reg
  -------------------------------------------------------------------
                         required time                         -1.097    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.467    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.674     0.918    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141     1.059 r  counter_reg[11]/Q
                         net (fo=2, routed)           0.065     1.124    counter[11]
    SLICE_X2Y46          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.234 r  counter_reg[12]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.395    data0[11]
    SLICE_X3Y46          LUT2 (Prop_lut2_I1_O)        0.108     1.503 r  counter[11]_i_1/O
                         net (fo=1, routed)           0.000     1.503    counter[11]_i_1_n_0
    SLICE_X3Y46          FDCE                                         r  counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.782     1.214    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[11]/C
                         clock pessimism             -0.296     0.918    
    SLICE_X3Y46          FDCE (Hold_fdce_C_D)         0.092     1.010    counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.010    
                         arrival time                           1.503    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.359ns (61.340%)  route 0.226ns (38.660%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.303ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.712     0.955    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y45          FDCE (Prop_fdce_C_Q)         0.141     1.096 r  counter_reg[7]/Q
                         net (fo=2, routed)           0.065     1.161    counter[7]
    SLICE_X2Y45          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.271 r  counter_reg[8]_i_2/O[2]
                         net (fo=1, routed)           0.161     1.433    data0[7]
    SLICE_X3Y45          LUT2 (Prop_lut2_I1_O)        0.108     1.541 r  counter[7]_i_1/O
                         net (fo=1, routed)           0.000     1.541    counter[7]_i_1_n_0
    SLICE_X3Y45          FDCE                                         r  counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.827     1.258    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[7]/C
                         clock pessimism             -0.303     0.955    
    SLICE_X3Y45          FDCE (Hold_fdce_C_D)         0.092     1.047    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 clkn_sig_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            clkn_sig_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.227ns (39.397%)  route 0.349ns (60.603%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.729     0.973    clock12M_IBUF
    SLICE_X1Y45          FDPE                                         r  clkn_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.101 r  clkn_sig_reg/Q
                         net (fo=2, routed)           0.233     1.334    clkn_sig
    SLICE_X1Y45          LUT3 (Prop_lut3_I2_O)        0.099     1.433 r  clkn_sig_i_1/O
                         net (fo=1, routed)           0.116     1.549    clkn_sig_i_1_n_0
    SLICE_X1Y45          FDPE                                         r  clkn_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.842     1.274    clock12M_IBUF
    SLICE_X1Y45          FDPE                                         r  clkn_sig_reg/C
                         clock pessimism             -0.301     0.973    
    SLICE_X1Y45          FDPE (Hold_fdpe_C_D)         0.075     1.048    clkn_sig_reg
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.549    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.541ns  (arrival time - required time)
  Source:                 counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.280ns (43.211%)  route 0.368ns (56.789%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.674     0.918    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y46          FDCE (Prop_fdce_C_Q)         0.141     1.059 r  counter_reg[14]/Q
                         net (fo=3, routed)           0.117     1.177    counter[14]
    SLICE_X1Y46          LUT3 (Prop_lut3_I1_O)        0.045     1.222 r  counter[15]_i_6/O
                         net (fo=1, routed)           0.082     1.304    counter[15]_i_6_n_0
    SLICE_X1Y46          LUT5 (Prop_lut5_I1_O)        0.045     1.349 f  counter[15]_i_3/O
                         net (fo=19, routed)          0.169     1.517    clk_sig_d
    SLICE_X3Y46          LUT2 (Prop_lut2_I0_O)        0.049     1.566 r  counter[12]_i_1/O
                         net (fo=1, routed)           0.000     1.566    counter[12]_i_1_n_0
    SLICE_X3Y46          FDCE                                         r  counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.782     1.214    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[12]/C
                         clock pessimism             -0.296     0.918    
    SLICE_X3Y46          FDCE (Hold_fdce_C_D)         0.107     1.025    counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.566    
  -------------------------------------------------------------------
                         slack                                  0.541    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 interlock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            counter_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.206%)  route 0.358ns (65.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.729     0.973    clock12M_IBUF
    SLICE_X0Y45          FDCE                                         r  interlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.141     1.114 f  interlock_reg/Q
                         net (fo=3, routed)           0.237     1.351    interlock
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.045     1.396 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.121     1.517    counter_d
    SLICE_X3Y45          FDCE                                         r  counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.827     1.258    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[6]/C
                         clock pessimism             -0.261     0.997    
    SLICE_X3Y45          FDCE (Hold_fdce_C_CE)       -0.039     0.958    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 interlock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            counter_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.206%)  route 0.358ns (65.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.729     0.973    clock12M_IBUF
    SLICE_X0Y45          FDCE                                         r  interlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.141     1.114 f  interlock_reg/Q
                         net (fo=3, routed)           0.237     1.351    interlock
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.045     1.396 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.121     1.517    counter_d
    SLICE_X3Y45          FDCE                                         r  counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.827     1.258    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[7]/C
                         clock pessimism             -0.261     0.997    
    SLICE_X3Y45          FDCE (Hold_fdce_C_CE)       -0.039     0.958    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 interlock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            counter_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.186ns (34.206%)  route 0.358ns (65.794%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.729     0.973    clock12M_IBUF
    SLICE_X0Y45          FDCE                                         r  interlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.141     1.114 f  interlock_reg/Q
                         net (fo=3, routed)           0.237     1.351    interlock
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.045     1.396 r  counter[15]_i_1/O
                         net (fo=16, routed)          0.121     1.517    counter_d
    SLICE_X3Y45          FDCE                                         r  counter_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.827     1.258    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[8]/C
                         clock pessimism             -0.261     0.997    
    SLICE_X3Y45          FDCE (Hold_fdce_C_CE)       -0.039     0.958    counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.559    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 41.666 }
Period(ns):         83.333
Sources:            { clock12M }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X1Y45  clk_sig_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         83.333      82.333     SLICE_X1Y45  clkn_sig_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X1Y46  counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X3Y46  counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X3Y46  counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X3Y46  counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X3Y46  counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X3Y46  counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X3Y46  counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         83.333      82.333     SLICE_X3Y44  counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.667      41.167     SLICE_X1Y45  clk_sig_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.667      41.167     SLICE_X1Y45  clk_sig_reg/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         41.667      41.167     SLICE_X1Y45  clkn_sig_reg/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         41.667      41.167     SLICE_X1Y45  clkn_sig_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.667      41.167     SLICE_X1Y46  counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.667      41.167     SLICE_X1Y46  counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.667      41.167     SLICE_X3Y46  counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.667      41.167     SLICE_X3Y46  counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         41.667      41.167     SLICE_X3Y46  counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         41.667      41.167     SLICE_X3Y46  counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.666      41.166     SLICE_X1Y45  clk_sig_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.666      41.166     SLICE_X1Y45  clk_sig_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         41.666      41.166     SLICE_X1Y45  clkn_sig_reg/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         41.666      41.166     SLICE_X1Y45  clkn_sig_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.666      41.166     SLICE_X1Y46  counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.666      41.166     SLICE_X1Y46  counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.666      41.166     SLICE_X3Y46  counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.666      41.166     SLICE_X3Y46  counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         41.666      41.166     SLICE_X3Y46  counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         41.666      41.166     SLICE_X3Y46  counter_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_sig_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.248ns  (logic 4.343ns (59.917%)  route 2.905ns (40.083%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.701     3.177    clock12M_IBUF
    SLICE_X1Y45          FDCE                                         r  clk_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDCE (Prop_fdce_C_Q)         0.456     3.633 r  clk_sig_reg/Q
                         net (fo=3, routed)           1.025     4.659    clk_sig
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.150     4.809 r  clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.880     6.689    clk_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.737    10.426 r  clk_OBUF_inst/O
                         net (fo=0)                   0.000    10.426    clk
    G17                                                               r  clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 interlock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            clkn
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.888ns  (logic 4.337ns (62.961%)  route 2.551ns (37.039%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.701     3.177    clock12M_IBUF
    SLICE_X0Y45          FDCE                                         r  interlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.456     3.633 f  interlock_reg/Q
                         net (fo=3, routed)           0.681     4.314    interlock
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.154     4.468 r  clkn_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.870     6.339    clkn_OBUF
    G19                  OBUF (Prop_obuf_I_O)         3.727    10.065 r  clkn_OBUF_inst/O
                         net (fo=0)                   0.000    10.065    clkn
    G19                                                               r  clkn (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 interlock_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.487ns (73.808%)  route 0.528ns (26.192%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.729     0.973    clock12M_IBUF
    SLICE_X0Y45          FDCE                                         r  interlock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDCE (Prop_fdce_C_Q)         0.141     1.114 f  interlock_reg/Q
                         net (fo=3, routed)           0.098     1.212    interlock
    SLICE_X1Y45          LUT2 (Prop_lut2_I1_O)        0.049     1.261 r  clk_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.430     1.691    clk_OBUF
    G17                  OBUF (Prop_obuf_I_O)         1.297     2.988 r  clk_OBUF_inst/O
                         net (fo=0)                   0.000     2.988    clk
    G17                                                               r  clk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clkn_sig_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Destination:            clkn
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.517ns (72.836%)  route 0.566ns (27.164%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.729     0.973    clock12M_IBUF
    SLICE_X1Y45          FDPE                                         r  clkn_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45          FDPE (Prop_fdpe_C_Q)         0.128     1.101 r  clkn_sig_reg/Q
                         net (fo=2, routed)           0.155     1.256    clkn_sig
    SLICE_X1Y45          LUT2 (Prop_lut2_I0_O)        0.099     1.355 r  clkn_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.410     1.766    clkn_OBUF
    G19                  OBUF (Prop_obuf_I_O)         1.290     3.056 r  clkn_OBUF_inst/O
                         net (fo=0)                   0.000     3.056    clkn
    G19                                                               r  clkn (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay            19 Endpoints
Min Delay            19 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.184ns  (logic 1.564ns (37.392%)  route 2.619ns (62.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.455     2.895    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     3.019 f  u_clk_i_1/O
                         net (fo=19, routed)          1.165     4.184    reset
    SLICE_X3Y46          FDCE                                         f  counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.352     2.758    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[10]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.184ns  (logic 1.564ns (37.392%)  route 2.619ns (62.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.455     2.895    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     3.019 f  u_clk_i_1/O
                         net (fo=19, routed)          1.165     4.184    reset
    SLICE_X3Y46          FDCE                                         f  counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.352     2.758    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[11]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.184ns  (logic 1.564ns (37.392%)  route 2.619ns (62.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.455     2.895    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     3.019 f  u_clk_i_1/O
                         net (fo=19, routed)          1.165     4.184    reset
    SLICE_X3Y46          FDCE                                         f  counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.352     2.758    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[12]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.184ns  (logic 1.564ns (37.392%)  route 2.619ns (62.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.455     2.895    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     3.019 f  u_clk_i_1/O
                         net (fo=19, routed)          1.165     4.184    reset
    SLICE_X3Y46          FDCE                                         f  counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.352     2.758    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[13]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.184ns  (logic 1.564ns (37.392%)  route 2.619ns (62.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.455     2.895    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     3.019 f  u_clk_i_1/O
                         net (fo=19, routed)          1.165     4.184    reset
    SLICE_X3Y46          FDCE                                         f  counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.352     2.758    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[14]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.184ns  (logic 1.564ns (37.392%)  route 2.619ns (62.608%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.758ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.455     2.895    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     3.019 f  u_clk_i_1/O
                         net (fo=19, routed)          1.165     4.184    reset
    SLICE_X3Y46          FDCE                                         f  counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.352     2.758    clock12M_IBUF
    SLICE_X3Y46          FDCE                                         r  counter_reg[15]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.893ns  (logic 1.564ns (40.182%)  route 2.329ns (59.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.455     2.895    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     3.019 f  u_clk_i_1/O
                         net (fo=19, routed)          0.874     3.893    reset
    SLICE_X3Y45          FDCE                                         f  counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.433     2.838    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[6]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.893ns  (logic 1.564ns (40.182%)  route 2.329ns (59.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.455     2.895    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     3.019 f  u_clk_i_1/O
                         net (fo=19, routed)          0.874     3.893    reset
    SLICE_X3Y45          FDCE                                         f  counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.433     2.838    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[7]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.893ns  (logic 1.564ns (40.182%)  route 2.329ns (59.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.455     2.895    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     3.019 f  u_clk_i_1/O
                         net (fo=19, routed)          0.874     3.893    reset
    SLICE_X3Y45          FDCE                                         f  counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.433     2.838    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[8]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.893ns  (logic 1.564ns (40.182%)  route 2.329ns (59.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.455     2.895    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.124     3.019 f  u_clk_i_1/O
                         net (fo=19, routed)          0.874     3.893    reset
    SLICE_X3Y45          FDCE                                         f  counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          1.433     2.838    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            clk_sig_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.254ns (24.193%)  route 0.795ns (75.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.780    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.045     0.825 f  u_clk_i_1/O
                         net (fo=19, routed)          0.223     1.049    reset
    SLICE_X1Y45          FDCE                                         f  clk_sig_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.842     1.274    clock12M_IBUF
    SLICE_X1Y45          FDCE                                         r  clk_sig_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            clkn_sig_reg/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.254ns (24.193%)  route 0.795ns (75.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.780    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.045     0.825 f  u_clk_i_1/O
                         net (fo=19, routed)          0.223     1.049    reset
    SLICE_X1Y45          FDPE                                         f  clkn_sig_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.842     1.274    clock12M_IBUF
    SLICE_X1Y45          FDPE                                         r  clkn_sig_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            interlock_reg/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.254ns (24.093%)  route 0.799ns (75.907%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.780    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.045     0.825 f  u_clk_i_1/O
                         net (fo=19, routed)          0.228     1.053    reset
    SLICE_X0Y45          FDCE                                         f  interlock_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.842     1.274    clock12M_IBUF
    SLICE_X0Y45          FDCE                                         r  interlock_reg/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.254ns (23.375%)  route 0.832ns (76.625%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.780    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.045     0.825 f  u_clk_i_1/O
                         net (fo=19, routed)          0.260     1.085    reset
    SLICE_X3Y44          FDCE                                         f  counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.775     1.206    clock12M_IBUF
    SLICE_X3Y44          FDCE                                         r  counter_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.254ns (23.375%)  route 0.832ns (76.625%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.780    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.045     0.825 f  u_clk_i_1/O
                         net (fo=19, routed)          0.260     1.085    reset
    SLICE_X3Y44          FDCE                                         f  counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.775     1.206    clock12M_IBUF
    SLICE_X3Y44          FDCE                                         r  counter_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.254ns (23.375%)  route 0.832ns (76.625%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.780    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.045     0.825 f  u_clk_i_1/O
                         net (fo=19, routed)          0.260     1.085    reset
    SLICE_X3Y44          FDCE                                         f  counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.775     1.206    clock12M_IBUF
    SLICE_X3Y44          FDCE                                         r  counter_reg[3]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.254ns (23.375%)  route 0.832ns (76.625%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.780    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.045     0.825 f  u_clk_i_1/O
                         net (fo=19, routed)          0.260     1.085    reset
    SLICE_X3Y44          FDCE                                         f  counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.775     1.206    clock12M_IBUF
    SLICE_X3Y44          FDCE                                         r  counter_reg[4]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.085ns  (logic 0.254ns (23.375%)  route 0.832ns (76.625%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.206ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.780    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.045     0.825 f  u_clk_i_1/O
                         net (fo=19, routed)          0.260     1.085    reset
    SLICE_X3Y44          FDCE                                         f  counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.775     1.206    clock12M_IBUF
    SLICE_X3Y44          FDCE                                         r  counter_reg[5]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.102ns  (logic 0.254ns (23.020%)  route 0.848ns (76.980%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.780    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.045     0.825 f  u_clk_i_1/O
                         net (fo=19, routed)          0.277     1.102    reset
    SLICE_X1Y46          FDCE                                         f  counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.772     1.204    clock12M_IBUF
    SLICE_X1Y46          FDCE                                         r  counter_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            counter_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@41.666ns period=83.333ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.149ns  (logic 0.254ns (22.087%)  route 0.895ns (77.913%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N18                                               0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    N18                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           0.572     0.780    reset_n_IBUF
    SLICE_X0Y44          LUT1 (Prop_lut1_I0_O)        0.045     0.825 f  u_clk_i_1/O
                         net (fo=19, routed)          0.323     1.149    reset
    SLICE_X3Y45          FDCE                                         f  counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    L17                                               0.000     0.000 r  clock12M (IN)
                         net (fo=0)                   0.000     0.000    clock12M
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clock12M_IBUF_inst/O
                         net (fo=19, routed)          0.827     1.258    clock12M_IBUF
    SLICE_X3Y45          FDCE                                         r  counter_reg[6]/C





