

================================================================
== Vitis HLS Report for 'scheduler_hls'
================================================================
* Date:           Tue Nov 25 19:09:24 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        scheduler_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.939 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.93>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%spectopmodule_ln10 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:10]   --->   Operation 2 'spectopmodule' 'spectopmodule_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_start"   --->   Operation 3 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_reset_n"   --->   Operation 5 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_reset_n, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %cntrl_layer_idx"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cntrl_layer_idx, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_busy"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_busy, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %cntrl_start_out"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %cntrl_start_out, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_valid"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_valid, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_last"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_last, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %axis_in_ready"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %axis_in_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wl_ready"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wl_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %wl_start"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %wl_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_addr_sel"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_addr_sel, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_layer"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_layer, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_head"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_head, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %wl_tile"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %wl_tile, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %dma_done"   --->   Operation 31 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %dma_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_ready"   --->   Operation 33 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_done"   --->   Operation 35 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_ready"   --->   Operation 37 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_done"   --->   Operation 39 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %compute_start"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %compute_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %compute_op"   --->   Operation 43 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %compute_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %requant_start"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %requant_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %requant_op"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %requant_op, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_ready"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_ready, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_start"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_start, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %stream_done"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %stream_done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %done"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %done, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %STATE"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %STATE, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%stream_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %stream_done" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 59 'read' 'stream_done_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%stream_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %stream_ready" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 60 'read' 'stream_ready_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%compute_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_done" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 61 'read' 'compute_done_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%compute_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %compute_ready" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 62 'read' 'compute_ready_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%dma_done_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %dma_done" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 63 'read' 'dma_done_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%wl_ready_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %wl_ready" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 64 'read' 'wl_ready_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%axis_in_last_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axis_in_last" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 65 'read' 'axis_in_last_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%axis_in_valid_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %axis_in_valid" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 66 'read' 'axis_in_valid_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%cntrl_reset_n_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cntrl_reset_n" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 67 'read' 'cntrl_reset_n_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%cntrl_start_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cntrl_start" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 68 'read' 'cntrl_start_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specreset_ln74 = specreset void @_ssdm_op_SpecReset, i4 %st, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:74]   --->   Operation 69 'specreset' 'specreset_ln74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specreset_ln76 = specreset void @_ssdm_op_SpecReset, i32 %layer_idx, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:76]   --->   Operation 70 'specreset' 'specreset_ln76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specreset_ln80 = specreset void @_ssdm_op_SpecReset, i1 %attn_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:80]   --->   Operation 71 'specreset' 'specreset_ln80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specreset_ln88 = specreset void @_ssdm_op_SpecReset, i1 %concat_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:88]   --->   Operation 72 'specreset' 'specreset_ln88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specreset_ln92 = specreset void @_ssdm_op_SpecReset, i1 %outproj_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:92]   --->   Operation 73 'specreset' 'specreset_ln92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specreset_ln94 = specreset void @_ssdm_op_SpecReset, i32 %wo_tile, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:94]   --->   Operation 74 'specreset' 'specreset_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specreset_ln96 = specreset void @_ssdm_op_SpecReset, i1 %wo_dma_busy, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:96]   --->   Operation 75 'specreset' 'specreset_ln96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specreset_ln98 = specreset void @_ssdm_op_SpecReset, i1 %wo_comp_busy, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:98]   --->   Operation 76 'specreset' 'specreset_ln98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specreset_ln102 = specreset void @_ssdm_op_SpecReset, i1 %resid0_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:102]   --->   Operation 77 'specreset' 'specreset_ln102' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specreset_ln106 = specreset void @_ssdm_op_SpecReset, i1 %ln0_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:106]   --->   Operation 78 'specreset' 'specreset_ln106' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specreset_ln111 = specreset void @_ssdm_op_SpecReset, i2 %ffn_stage, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:111]   --->   Operation 79 'specreset' 'specreset_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specreset_ln113 = specreset void @_ssdm_op_SpecReset, i1 %ffn_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:113]   --->   Operation 80 'specreset' 'specreset_ln113' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specreset_ln117 = specreset void @_ssdm_op_SpecReset, i1 %resid1_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:117]   --->   Operation 81 'specreset' 'specreset_ln117' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specreset_ln121 = specreset void @_ssdm_op_SpecReset, i1 %ln1_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:121]   --->   Operation 82 'specreset' 'specreset_ln121' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specreset_ln125 = specreset void @_ssdm_op_SpecReset, i1 %stream_started, i64 1, void @empty_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:125]   --->   Operation 83 'specreset' 'specreset_ln125' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln158 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %requant_start, i1 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:158]   --->   Operation 84 'write' 'write_ln158' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln159 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %requant_op, i32 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:159]   --->   Operation 85 'write' 'write_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%ffn_started_load = load i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:300]   --->   Operation 86 'load' 'ffn_started_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln128 = br i1 %cntrl_reset_n_read, void %if.end.thread, void %if.end3" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:128]   --->   Operation 87 'br' 'br_ln128' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.66ns)   --->   "%store_ln129 = store i4 0, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:129]   --->   Operation 88 'store' 'store_ln129' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.66>
ST_1 : Operation 89 [1/1] (0.42ns)   --->   "%store_ln130 = store i32 0, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:130]   --->   Operation 89 'store' 'store_ln130' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 90 [1/1] (0.42ns)   --->   "%store_ln131 = store i1 0, i1 %attn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:131]   --->   Operation 90 'store' 'store_ln131' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 91 [1/1] (0.42ns)   --->   "%store_ln134 = store i1 0, i1 %concat_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:134]   --->   Operation 91 'store' 'store_ln134' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 92 [1/1] (0.42ns)   --->   "%store_ln135 = store i1 0, i1 %outproj_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:135]   --->   Operation 92 'store' 'store_ln135' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 93 [1/1] (0.42ns)   --->   "%store_ln136 = store i32 0, i32 %wo_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:136]   --->   Operation 93 'store' 'store_ln136' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 94 [1/1] (0.42ns)   --->   "%store_ln137 = store i1 0, i1 %wo_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:137]   --->   Operation 94 'store' 'store_ln137' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln138 = store i1 0, i1 %wo_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:138]   --->   Operation 95 'store' 'store_ln138' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.42ns)   --->   "%store_ln139 = store i1 0, i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:139]   --->   Operation 96 'store' 'store_ln139' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 97 [1/1] (0.42ns)   --->   "%store_ln140 = store i1 0, i1 %ln0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:140]   --->   Operation 97 'store' 'store_ln140' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 98 [1/1] (0.47ns)   --->   "%store_ln141 = store i2 0, i2 %ffn_stage" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:141]   --->   Operation 98 'store' 'store_ln141' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.47>
ST_1 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln142 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:142]   --->   Operation 99 'store' 'store_ln142' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 100 [1/1] (0.42ns)   --->   "%store_ln143 = store i1 0, i1 %resid1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:143]   --->   Operation 100 'store' 'store_ln143' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 101 [1/1] (0.42ns)   --->   "%store_ln144 = store i1 0, i1 %ln1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:144]   --->   Operation 101 'store' 'store_ln144' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 102 [1/1] (0.42ns)   --->   "%store_ln145 = store i1 0, i1 %stream_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:145]   --->   Operation 102 'store' 'store_ln145' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.42>
ST_1 : Operation 103 [1/1] (0.73ns)   --->   "%br_ln166 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:166]   --->   Operation 103 'br' 'br_ln166' <Predicate = (!cntrl_reset_n_read)> <Delay = 0.73>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%layer_idx_load = load i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:149]   --->   Operation 104 'load' 'layer_idx_load' <Predicate = (cntrl_reset_n_read)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%st_load = load i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:162]   --->   Operation 105 'load' 'st_load' <Predicate = (cntrl_reset_n_read)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.79ns)   --->   "%switch_ln171 = switch i4 %st_load, void %sw.bb, i4 12, void %sw.bb111, i4 1, void %sw.bb6, i4 2, void %sw.bb9, i4 3, void %sw.bb10, i4 4, void %sw.bb17, i4 5, void %sw.bb25, i4 6, void %sw.bb48, i4 7, void %sw.bb56, i4 8, void %sw.bb64, i4 9, void %sw.bb89, i4 10, void %sw.bb97, i4 11, void %sw.bb105" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:171]   --->   Operation 106 'switch' 'switch_ln171' <Predicate = (cntrl_reset_n_read)> <Delay = 0.79>
ST_1 : Operation 107 [1/1] (1.01ns)   --->   "%add_ln356 = add i32 %layer_idx_load, i32 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:356]   --->   Operation 107 'add' 'add_ln356' <Predicate = (cntrl_reset_n_read & st_load == 11)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i31 @_ssdm_op_PartSelect.i31.i32.i32.i32, i32 %add_ln356, i32 1, i32 31" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:356]   --->   Operation 108 'partselect' 'tmp_1' <Predicate = (cntrl_reset_n_read & st_load == 11)> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (1.00ns)   --->   "%icmp_ln356 = icmp_slt  i31 %tmp_1, i31 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:356]   --->   Operation 109 'icmp' 'icmp_ln356' <Predicate = (cntrl_reset_n_read & st_load == 11)> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln356 = br i1 %icmp_ln356, void %if.else109, void %if.then107" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:356]   --->   Operation 110 'br' 'br_ln356' <Predicate = (cntrl_reset_n_read & st_load == 11)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.66ns)   --->   "%store_ln360 = store i4 12, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:360]   --->   Operation 111 'store' 'store_ln360' <Predicate = (cntrl_reset_n_read & st_load == 11 & !icmp_ln356)> <Delay = 0.66>
ST_1 : Operation 112 [1/1] (0.42ns)   --->   "%store_ln361 = store i1 0, i1 %stream_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:361]   --->   Operation 112 'store' 'store_ln361' <Predicate = (cntrl_reset_n_read & st_load == 11 & !icmp_ln356)> <Delay = 0.42>
ST_1 : Operation 113 [1/1] (0.73ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 113 'br' 'br_ln0' <Predicate = (cntrl_reset_n_read & st_load == 11 & !icmp_ln356)> <Delay = 0.73>
ST_1 : Operation 114 [1/1] (0.42ns)   --->   "%store_ln357 = store i32 %add_ln356, i32 %layer_idx" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:357]   --->   Operation 114 'store' 'store_ln357' <Predicate = (cntrl_reset_n_read & st_load == 11 & icmp_ln356)> <Delay = 0.42>
ST_1 : Operation 115 [1/1] (0.66ns)   --->   "%store_ln358 = store i4 2, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:358]   --->   Operation 115 'store' 'store_ln358' <Predicate = (cntrl_reset_n_read & st_load == 11 & icmp_ln356)> <Delay = 0.66>
ST_1 : Operation 116 [1/1] (0.73ns)   --->   "%br_ln359 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:359]   --->   Operation 116 'br' 'br_ln359' <Predicate = (cntrl_reset_n_read & st_load == 11 & icmp_ln356)> <Delay = 0.73>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%ln1_started_load = load i1 %ln1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:345]   --->   Operation 117 'load' 'ln1_started_load' <Predicate = (cntrl_reset_n_read & st_load == 10)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node or_ln345)   --->   "%xor_ln345 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:345]   --->   Operation 118 'xor' 'xor_ln345' <Predicate = (cntrl_reset_n_read & st_load == 10)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln345 = or i1 %ln1_started_load, i1 %xor_ln345" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:345]   --->   Operation 119 'or' 'or_ln345' <Predicate = (cntrl_reset_n_read & st_load == 10)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln345 = br i1 %or_ln345, void %if.then99, void %if.else100" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:345]   --->   Operation 120 'br' 'br_ln345' <Predicate = (cntrl_reset_n_read & st_load == 10)> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.42ns)   --->   "%store_ln348 = store i1 1, i1 %ln1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:348]   --->   Operation 121 'store' 'store_ln348' <Predicate = (cntrl_reset_n_read & st_load == 10 & !or_ln345)> <Delay = 0.42>
ST_1 : Operation 122 [1/1] (0.73ns)   --->   "%br_ln349 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:349]   --->   Operation 122 'br' 'br_ln349' <Predicate = (cntrl_reset_n_read & st_load == 10 & !or_ln345)> <Delay = 0.73>
ST_1 : Operation 123 [1/1] (0.28ns)   --->   "%and_ln349 = and i1 %ln1_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:349]   --->   Operation 123 'and' 'and_ln349' <Predicate = (cntrl_reset_n_read & st_load == 10 & or_ln345)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 124 [1/1] (0.73ns)   --->   "%br_ln349 = br i1 %and_ln349, void %cleanup, void %if.then102" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:349]   --->   Operation 124 'br' 'br_ln349' <Predicate = (cntrl_reset_n_read & st_load == 10 & or_ln345)> <Delay = 0.73>
ST_1 : Operation 125 [1/1] (0.42ns)   --->   "%store_ln350 = store i1 0, i1 %ln1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:350]   --->   Operation 125 'store' 'store_ln350' <Predicate = (cntrl_reset_n_read & st_load == 10 & or_ln345 & and_ln349)> <Delay = 0.42>
ST_1 : Operation 126 [1/1] (0.66ns)   --->   "%store_ln351 = store i4 11, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:351]   --->   Operation 126 'store' 'store_ln351' <Predicate = (cntrl_reset_n_read & st_load == 10 & or_ln345 & and_ln349)> <Delay = 0.66>
ST_1 : Operation 127 [1/1] (0.73ns)   --->   "%br_ln352 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:352]   --->   Operation 127 'br' 'br_ln352' <Predicate = (cntrl_reset_n_read & st_load == 10 & or_ln345 & and_ln349)> <Delay = 0.73>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%resid1_started_load = load i1 %resid1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:334]   --->   Operation 128 'load' 'resid1_started_load' <Predicate = (cntrl_reset_n_read & st_load == 9)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node or_ln334)   --->   "%xor_ln334 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:334]   --->   Operation 129 'xor' 'xor_ln334' <Predicate = (cntrl_reset_n_read & st_load == 9)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln334 = or i1 %resid1_started_load, i1 %xor_ln334" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:334]   --->   Operation 130 'or' 'or_ln334' <Predicate = (cntrl_reset_n_read & st_load == 9)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln334 = br i1 %or_ln334, void %if.then91, void %if.else92" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:334]   --->   Operation 131 'br' 'br_ln334' <Predicate = (cntrl_reset_n_read & st_load == 9)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.42ns)   --->   "%store_ln337 = store i1 1, i1 %resid1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:337]   --->   Operation 132 'store' 'store_ln337' <Predicate = (cntrl_reset_n_read & st_load == 9 & !or_ln334)> <Delay = 0.42>
ST_1 : Operation 133 [1/1] (0.73ns)   --->   "%br_ln338 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:338]   --->   Operation 133 'br' 'br_ln338' <Predicate = (cntrl_reset_n_read & st_load == 9 & !or_ln334)> <Delay = 0.73>
ST_1 : Operation 134 [1/1] (0.28ns)   --->   "%and_ln338 = and i1 %resid1_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:338]   --->   Operation 134 'and' 'and_ln338' <Predicate = (cntrl_reset_n_read & st_load == 9 & or_ln334)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.73ns)   --->   "%br_ln338 = br i1 %and_ln338, void %cleanup, void %if.then94" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:338]   --->   Operation 135 'br' 'br_ln338' <Predicate = (cntrl_reset_n_read & st_load == 9 & or_ln334)> <Delay = 0.73>
ST_1 : Operation 136 [1/1] (0.42ns)   --->   "%store_ln339 = store i1 0, i1 %resid1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:339]   --->   Operation 136 'store' 'store_ln339' <Predicate = (cntrl_reset_n_read & st_load == 9 & or_ln334 & and_ln338)> <Delay = 0.42>
ST_1 : Operation 137 [1/1] (0.66ns)   --->   "%store_ln340 = store i4 10, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:340]   --->   Operation 137 'store' 'store_ln340' <Predicate = (cntrl_reset_n_read & st_load == 9 & or_ln334 & and_ln338)> <Delay = 0.66>
ST_1 : Operation 138 [1/1] (0.73ns)   --->   "%br_ln341 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:341]   --->   Operation 138 'br' 'br_ln341' <Predicate = (cntrl_reset_n_read & st_load == 9 & or_ln334 & and_ln338)> <Delay = 0.73>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%ffn_stage_load = load i2 %ffn_stage" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:298]   --->   Operation 139 'load' 'ffn_stage_load' <Predicate = (cntrl_reset_n_read & st_load == 8)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.54ns)   --->   "%switch_ln298 = switch i2 %ffn_stage_load, void %sw.bb65, i2 2, void %sw.bb81, i2 1, void %sw.bb73" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:298]   --->   Operation 140 'switch' 'switch_ln298' <Predicate = (cntrl_reset_n_read & st_load == 8)> <Delay = 0.54>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln310)   --->   "%xor_ln310 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:310]   --->   Operation 141 'xor' 'xor_ln310' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln310 = or i1 %ffn_started_load, i1 %xor_ln310" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:310]   --->   Operation 142 'or' 'or_ln310' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln310 = br i1 %or_ln310, void %if.then75, void %if.else76" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:310]   --->   Operation 143 'br' 'br_ln310' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.42ns)   --->   "%store_ln313 = store i1 1, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:313]   --->   Operation 144 'store' 'store_ln313' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & !or_ln310)> <Delay = 0.42>
ST_1 : Operation 145 [1/1] (0.73ns)   --->   "%br_ln314 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:314]   --->   Operation 145 'br' 'br_ln314' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & !or_ln310)> <Delay = 0.73>
ST_1 : Operation 146 [1/1] (0.28ns)   --->   "%and_ln314 = and i1 %ffn_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:314]   --->   Operation 146 'and' 'and_ln314' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & or_ln310)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln314 = br i1 %and_ln314, void %if.end79, void %if.then78" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:314]   --->   Operation 147 'br' 'br_ln314' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & or_ln310)> <Delay = 0.00>
ST_1 : Operation 148 [1/1] (0.42ns)   --->   "%store_ln315 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:315]   --->   Operation 148 'store' 'store_ln315' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & or_ln310 & and_ln314)> <Delay = 0.42>
ST_1 : Operation 149 [1/1] (0.47ns)   --->   "%store_ln316 = store i2 2, i2 %ffn_stage" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:316]   --->   Operation 149 'store' 'store_ln316' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & or_ln310 & and_ln314)> <Delay = 0.47>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln317 = br void %if.end79" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:317]   --->   Operation 150 'br' 'br_ln317' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & or_ln310 & and_ln314)> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.73ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 151 'br' 'br_ln0' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 1 & or_ln310)> <Delay = 0.73>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln320)   --->   "%xor_ln320 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:320]   --->   Operation 152 'xor' 'xor_ln320' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln320 = or i1 %ffn_started_load, i1 %xor_ln320" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:320]   --->   Operation 153 'or' 'or_ln320' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%br_ln320 = br i1 %or_ln320, void %if.then83, void %if.else84" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:320]   --->   Operation 154 'br' 'br_ln320' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2)> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.42ns)   --->   "%store_ln323 = store i1 1, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:323]   --->   Operation 155 'store' 'store_ln323' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & !or_ln320)> <Delay = 0.42>
ST_1 : Operation 156 [1/1] (0.73ns)   --->   "%br_ln324 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:324]   --->   Operation 156 'br' 'br_ln324' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & !or_ln320)> <Delay = 0.73>
ST_1 : Operation 157 [1/1] (0.28ns)   --->   "%and_ln324 = and i1 %ffn_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:324]   --->   Operation 157 'and' 'and_ln324' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & or_ln320)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.73ns)   --->   "%br_ln324 = br i1 %and_ln324, void %cleanup, void %if.then86" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:324]   --->   Operation 158 'br' 'br_ln324' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & or_ln320)> <Delay = 0.73>
ST_1 : Operation 159 [1/1] (0.42ns)   --->   "%store_ln325 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:325]   --->   Operation 159 'store' 'store_ln325' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & or_ln320 & and_ln324)> <Delay = 0.42>
ST_1 : Operation 160 [1/1] (0.47ns)   --->   "%store_ln326 = store i2 0, i2 %ffn_stage" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:326]   --->   Operation 160 'store' 'store_ln326' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & or_ln320 & and_ln324)> <Delay = 0.47>
ST_1 : Operation 161 [1/1] (0.66ns)   --->   "%store_ln327 = store i4 9, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:327]   --->   Operation 161 'store' 'store_ln327' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & or_ln320 & and_ln324)> <Delay = 0.66>
ST_1 : Operation 162 [1/1] (0.73ns)   --->   "%br_ln328 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:328]   --->   Operation 162 'br' 'br_ln328' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load == 2 & or_ln320 & and_ln324)> <Delay = 0.73>
ST_1 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node or_ln300)   --->   "%xor_ln300 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:300]   --->   Operation 163 'xor' 'xor_ln300' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 164 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln300 = or i1 %ffn_started_load, i1 %xor_ln300" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:300]   --->   Operation 164 'or' 'or_ln300' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns)   --->   "%br_ln300 = br i1 %or_ln300, void %if.then67, void %if.else68" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:300]   --->   Operation 165 'br' 'br_ln300' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1)> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.42ns)   --->   "%store_ln303 = store i1 1, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:303]   --->   Operation 166 'store' 'store_ln303' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & !or_ln300)> <Delay = 0.42>
ST_1 : Operation 167 [1/1] (0.73ns)   --->   "%br_ln304 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:304]   --->   Operation 167 'br' 'br_ln304' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & !or_ln300)> <Delay = 0.73>
ST_1 : Operation 168 [1/1] (0.28ns)   --->   "%and_ln304 = and i1 %ffn_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:304]   --->   Operation 168 'and' 'and_ln304' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & or_ln300)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln304 = br i1 %and_ln304, void %if.end71, void %if.then70" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:304]   --->   Operation 169 'br' 'br_ln304' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & or_ln300)> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.42ns)   --->   "%store_ln305 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:305]   --->   Operation 170 'store' 'store_ln305' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & or_ln300 & and_ln304)> <Delay = 0.42>
ST_1 : Operation 171 [1/1] (0.47ns)   --->   "%store_ln306 = store i2 1, i2 %ffn_stage" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:306]   --->   Operation 171 'store' 'store_ln306' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & or_ln300 & and_ln304)> <Delay = 0.47>
ST_1 : Operation 172 [1/1] (0.00ns)   --->   "%br_ln307 = br void %if.end71" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:307]   --->   Operation 172 'br' 'br_ln307' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & or_ln300 & and_ln304)> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.73ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 173 'br' 'br_ln0' <Predicate = (cntrl_reset_n_read & st_load == 8 & ffn_stage_load != 2 & ffn_stage_load != 1 & or_ln300)> <Delay = 0.73>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%ln0_started_load = load i1 %ln0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:286]   --->   Operation 174 'load' 'ln0_started_load' <Predicate = (cntrl_reset_n_read & st_load == 7)> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node or_ln286)   --->   "%xor_ln286 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:286]   --->   Operation 175 'xor' 'xor_ln286' <Predicate = (cntrl_reset_n_read & st_load == 7)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln286 = or i1 %ln0_started_load, i1 %xor_ln286" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:286]   --->   Operation 176 'or' 'or_ln286' <Predicate = (cntrl_reset_n_read & st_load == 7)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%br_ln286 = br i1 %or_ln286, void %if.then58, void %if.else59" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:286]   --->   Operation 177 'br' 'br_ln286' <Predicate = (cntrl_reset_n_read & st_load == 7)> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.42ns)   --->   "%store_ln289 = store i1 1, i1 %ln0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:289]   --->   Operation 178 'store' 'store_ln289' <Predicate = (cntrl_reset_n_read & st_load == 7 & !or_ln286)> <Delay = 0.42>
ST_1 : Operation 179 [1/1] (0.73ns)   --->   "%br_ln290 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:290]   --->   Operation 179 'br' 'br_ln290' <Predicate = (cntrl_reset_n_read & st_load == 7 & !or_ln286)> <Delay = 0.73>
ST_1 : Operation 180 [1/1] (0.28ns)   --->   "%and_ln290 = and i1 %ln0_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:290]   --->   Operation 180 'and' 'and_ln290' <Predicate = (cntrl_reset_n_read & st_load == 7 & or_ln286)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.73ns)   --->   "%br_ln290 = br i1 %and_ln290, void %cleanup, void %if.then61" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:290]   --->   Operation 181 'br' 'br_ln290' <Predicate = (cntrl_reset_n_read & st_load == 7 & or_ln286)> <Delay = 0.73>
ST_1 : Operation 182 [1/1] (0.42ns)   --->   "%store_ln291 = store i1 0, i1 %ln0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:291]   --->   Operation 182 'store' 'store_ln291' <Predicate = (cntrl_reset_n_read & st_load == 7 & or_ln286 & and_ln290)> <Delay = 0.42>
ST_1 : Operation 183 [1/1] (0.66ns)   --->   "%store_ln292 = store i4 8, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:292]   --->   Operation 183 'store' 'store_ln292' <Predicate = (cntrl_reset_n_read & st_load == 7 & or_ln286 & and_ln290)> <Delay = 0.66>
ST_1 : Operation 184 [1/1] (0.73ns)   --->   "%br_ln293 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:293]   --->   Operation 184 'br' 'br_ln293' <Predicate = (cntrl_reset_n_read & st_load == 7 & or_ln286 & and_ln290)> <Delay = 0.73>
ST_1 : Operation 185 [1/1] (0.00ns)   --->   "%resid0_started_load = load i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:275]   --->   Operation 185 'load' 'resid0_started_load' <Predicate = (cntrl_reset_n_read & st_load == 6)> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node or_ln275)   --->   "%xor_ln275 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:275]   --->   Operation 186 'xor' 'xor_ln275' <Predicate = (cntrl_reset_n_read & st_load == 6)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 187 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln275 = or i1 %resid0_started_load, i1 %xor_ln275" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:275]   --->   Operation 187 'or' 'or_ln275' <Predicate = (cntrl_reset_n_read & st_load == 6)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln275 = br i1 %or_ln275, void %if.then50, void %if.else51" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:275]   --->   Operation 188 'br' 'br_ln275' <Predicate = (cntrl_reset_n_read & st_load == 6)> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.42ns)   --->   "%store_ln278 = store i1 1, i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:278]   --->   Operation 189 'store' 'store_ln278' <Predicate = (cntrl_reset_n_read & st_load == 6 & !or_ln275)> <Delay = 0.42>
ST_1 : Operation 190 [1/1] (0.73ns)   --->   "%br_ln279 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:279]   --->   Operation 190 'br' 'br_ln279' <Predicate = (cntrl_reset_n_read & st_load == 6 & !or_ln275)> <Delay = 0.73>
ST_1 : Operation 191 [1/1] (0.28ns)   --->   "%and_ln279 = and i1 %resid0_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:279]   --->   Operation 191 'and' 'and_ln279' <Predicate = (cntrl_reset_n_read & st_load == 6 & or_ln275)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.73ns)   --->   "%br_ln279 = br i1 %and_ln279, void %cleanup, void %if.then53" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:279]   --->   Operation 192 'br' 'br_ln279' <Predicate = (cntrl_reset_n_read & st_load == 6 & or_ln275)> <Delay = 0.73>
ST_1 : Operation 193 [1/1] (0.42ns)   --->   "%store_ln280 = store i1 0, i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:280]   --->   Operation 193 'store' 'store_ln280' <Predicate = (cntrl_reset_n_read & st_load == 6 & or_ln275 & and_ln279)> <Delay = 0.42>
ST_1 : Operation 194 [1/1] (0.66ns)   --->   "%store_ln281 = store i4 7, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:281]   --->   Operation 194 'store' 'store_ln281' <Predicate = (cntrl_reset_n_read & st_load == 6 & or_ln275 & and_ln279)> <Delay = 0.66>
ST_1 : Operation 195 [1/1] (0.73ns)   --->   "%br_ln282 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:282]   --->   Operation 195 'br' 'br_ln282' <Predicate = (cntrl_reset_n_read & st_load == 6 & or_ln275 & and_ln279)> <Delay = 0.73>
ST_1 : Operation 196 [1/1] (0.00ns)   --->   "%wo_tile_load = load i32 %wo_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:241]   --->   Operation 196 'load' 'wo_tile_load' <Predicate = (cntrl_reset_n_read & st_load == 5)> <Delay = 0.00>
ST_1 : Operation 197 [1/1] (0.00ns)   --->   "%tmp = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %wo_tile_load, i32 2, i32 31" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:241]   --->   Operation 197 'partselect' 'tmp' <Predicate = (cntrl_reset_n_read & st_load == 5)> <Delay = 0.00>
ST_1 : Operation 198 [1/1] (0.99ns)   --->   "%icmp_ln241 = icmp_sgt  i30 %tmp, i30 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:241]   --->   Operation 198 'icmp' 'icmp_ln241' <Predicate = (cntrl_reset_n_read & st_load == 5)> <Delay = 0.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 199 [1/1] (0.00ns)   --->   "%br_ln241 = br i1 %icmp_ln241, void %if.end28, void %if.then27" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:241]   --->   Operation 199 'br' 'br_ln241' <Predicate = (cntrl_reset_n_read & st_load == 5)> <Delay = 0.00>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%outproj_started_load = load i1 %outproj_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:248]   --->   Operation 200 'load' 'outproj_started_load' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node or_ln248)   --->   "%xor_ln248 = xor i1 %wl_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:248]   --->   Operation 201 'xor' 'xor_ln248' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln248 = or i1 %outproj_started_load, i1 %xor_ln248" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:248]   --->   Operation 202 'or' 'or_ln248' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%br_ln248 = br i1 %or_ln248, void %if.then30, void %if.else31" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:248]   --->   Operation 203 'br' 'br_ln248' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241)> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (0.42ns)   --->   "%store_ln253 = store i1 1, i1 %wo_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:253]   --->   Operation 204 'store' 'store_ln253' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & !or_ln248)> <Delay = 0.42>
ST_1 : Operation 205 [1/1] (0.42ns)   --->   "%store_ln254 = store i1 1, i1 %outproj_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:254]   --->   Operation 205 'store' 'store_ln254' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & !or_ln248)> <Delay = 0.42>
ST_1 : Operation 206 [1/1] (0.73ns)   --->   "%br_ln255 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:255]   --->   Operation 206 'br' 'br_ln255' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & !or_ln248)> <Delay = 0.73>
ST_1 : Operation 207 [1/1] (0.00ns)   --->   "%br_ln257 = br i1 %outproj_started_load, void %if.end44, void %land.lhs.true32" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:257]   --->   Operation 207 'br' 'br_ln257' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248)> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns)   --->   "%wo_dma_busy_load = load i1 %wo_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:257]   --->   Operation 208 'load' 'wo_dma_busy_load' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load)> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.28ns)   --->   "%and_ln257 = and i1 %wo_dma_busy_load, i1 %dma_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:257]   --->   Operation 209 'and' 'and_ln257' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln257 = br i1 %and_ln257, void %land.lhs.true36, void %if.then34" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:257]   --->   Operation 210 'br' 'br_ln257' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load)> <Delay = 0.00>
ST_1 : Operation 211 [1/1] (0.00ns)   --->   "%wo_comp_busy_load = load i1 %wo_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:262]   --->   Operation 211 'load' 'wo_comp_busy_load' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load & !and_ln257)> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.28ns)   --->   "%and_ln262 = and i1 %wo_comp_busy_load, i1 %compute_ready_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:262]   --->   Operation 212 'and' 'and_ln262' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load & !and_ln257)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns)   --->   "%br_ln262 = br i1 %and_ln262, void %land.lhs.true40, void %if.then38" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:262]   --->   Operation 213 'br' 'br_ln262' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load & !and_ln257)> <Delay = 0.00>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node or_ln268_1)   --->   "%xor_ln268 = xor i1 %compute_done_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:268]   --->   Operation 214 'xor' 'xor_ln268' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load & !and_ln257 & !and_ln262)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node or_ln268_1)   --->   "%or_ln268 = or i1 %wo_comp_busy_load, i1 %xor_ln268" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:268]   --->   Operation 215 'or' 'or_ln268' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load & !and_ln257 & !and_ln262)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln268_1 = or i1 %or_ln268, i1 %wo_dma_busy_load" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:268]   --->   Operation 216 'or' 'or_ln268_1' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load & !and_ln257 & !and_ln262)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 217 [1/1] (0.00ns)   --->   "%br_ln268 = br i1 %or_ln268_1, void %if.then43, void %if.end44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:268]   --->   Operation 217 'br' 'br_ln268' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load & !and_ln257 & !and_ln262)> <Delay = 0.00>
ST_1 : Operation 218 [1/1] (0.42ns)   --->   "%store_ln269 = store i1 0, i1 %outproj_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:269]   --->   Operation 218 'store' 'store_ln269' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load & !and_ln257 & !and_ln262 & !or_ln268_1)> <Delay = 0.42>
ST_1 : Operation 219 [1/1] (1.01ns)   --->   "%add_ln270 = add i32 %wo_tile_load, i32 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:270]   --->   Operation 219 'add' 'add_ln270' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load & !and_ln257 & !and_ln262 & !or_ln268_1)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 220 [1/1] (0.42ns)   --->   "%store_ln270 = store i32 %add_ln270, i32 %wo_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:270]   --->   Operation 220 'store' 'store_ln270' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load & !and_ln257 & !and_ln262 & !or_ln268_1)> <Delay = 0.42>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%br_ln271 = br void %if.end44" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:271]   --->   Operation 221 'br' 'br_ln271' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load & !and_ln257 & !and_ln262 & !or_ln268_1)> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.73ns)   --->   "%br_ln0 = br void %cleanup"   --->   Operation 222 'br' 'br_ln0' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & !and_ln257 & !and_ln262) | (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & !outproj_started_load)> <Delay = 0.73>
ST_1 : Operation 223 [1/1] (0.42ns)   --->   "%store_ln265 = store i1 0, i1 %wo_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:265]   --->   Operation 223 'store' 'store_ln265' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load & !and_ln257 & and_ln262)> <Delay = 0.42>
ST_1 : Operation 224 [1/1] (0.73ns)   --->   "%br_ln266 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:266]   --->   Operation 224 'br' 'br_ln266' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load & !and_ln257 & and_ln262)> <Delay = 0.73>
ST_1 : Operation 225 [1/1] (0.42ns)   --->   "%store_ln258 = store i1 0, i1 %wo_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:258]   --->   Operation 225 'store' 'store_ln258' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load & and_ln257)> <Delay = 0.42>
ST_1 : Operation 226 [1/1] (0.42ns)   --->   "%store_ln259 = store i1 1, i1 %wo_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:259]   --->   Operation 226 'store' 'store_ln259' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load & and_ln257)> <Delay = 0.42>
ST_1 : Operation 227 [1/1] (0.73ns)   --->   "%br_ln260 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:260]   --->   Operation 227 'br' 'br_ln260' <Predicate = (cntrl_reset_n_read & st_load == 5 & !icmp_ln241 & or_ln248 & outproj_started_load & and_ln257)> <Delay = 0.73>
ST_1 : Operation 228 [1/1] (0.42ns)   --->   "%store_ln242 = store i1 0, i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:242]   --->   Operation 228 'store' 'store_ln242' <Predicate = (cntrl_reset_n_read & st_load == 5 & icmp_ln241)> <Delay = 0.42>
ST_1 : Operation 229 [1/1] (0.66ns)   --->   "%store_ln243 = store i4 6, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:243]   --->   Operation 229 'store' 'store_ln243' <Predicate = (cntrl_reset_n_read & st_load == 5 & icmp_ln241)> <Delay = 0.66>
ST_1 : Operation 230 [1/1] (0.73ns)   --->   "%br_ln244 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:244]   --->   Operation 230 'br' 'br_ln244' <Predicate = (cntrl_reset_n_read & st_load == 5 & icmp_ln241)> <Delay = 0.73>
ST_1 : Operation 231 [1/1] (0.00ns)   --->   "%concat_started_load = load i1 %concat_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:230]   --->   Operation 231 'load' 'concat_started_load' <Predicate = (cntrl_reset_n_read & st_load == 4)> <Delay = 0.00>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node or_ln230)   --->   "%xor_ln230 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:230]   --->   Operation 232 'xor' 'xor_ln230' <Predicate = (cntrl_reset_n_read & st_load == 4)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 233 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln230 = or i1 %concat_started_load, i1 %xor_ln230" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:230]   --->   Operation 233 'or' 'or_ln230' <Predicate = (cntrl_reset_n_read & st_load == 4)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln230 = br i1 %or_ln230, void %if.then19, void %if.else20" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:230]   --->   Operation 234 'br' 'br_ln230' <Predicate = (cntrl_reset_n_read & st_load == 4)> <Delay = 0.00>
ST_1 : Operation 235 [1/1] (0.42ns)   --->   "%store_ln233 = store i1 1, i1 %concat_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:233]   --->   Operation 235 'store' 'store_ln233' <Predicate = (cntrl_reset_n_read & st_load == 4 & !or_ln230)> <Delay = 0.42>
ST_1 : Operation 236 [1/1] (0.73ns)   --->   "%br_ln234 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:234]   --->   Operation 236 'br' 'br_ln234' <Predicate = (cntrl_reset_n_read & st_load == 4 & !or_ln230)> <Delay = 0.73>
ST_1 : Operation 237 [1/1] (0.28ns)   --->   "%and_ln234 = and i1 %concat_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:234]   --->   Operation 237 'and' 'and_ln234' <Predicate = (cntrl_reset_n_read & st_load == 4 & or_ln230)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 238 [1/1] (0.73ns)   --->   "%br_ln234 = br i1 %and_ln234, void %cleanup, void %if.then22" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:234]   --->   Operation 238 'br' 'br_ln234' <Predicate = (cntrl_reset_n_read & st_load == 4 & or_ln230)> <Delay = 0.73>
ST_1 : Operation 239 [1/1] (0.42ns)   --->   "%store_ln235 = store i1 0, i1 %concat_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:235]   --->   Operation 239 'store' 'store_ln235' <Predicate = (cntrl_reset_n_read & st_load == 4 & or_ln230 & and_ln234)> <Delay = 0.42>
ST_1 : Operation 240 [1/1] (0.66ns)   --->   "%store_ln236 = store i4 5, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:236]   --->   Operation 240 'store' 'store_ln236' <Predicate = (cntrl_reset_n_read & st_load == 4 & or_ln230 & and_ln234)> <Delay = 0.66>
ST_1 : Operation 241 [1/1] (0.73ns)   --->   "%br_ln237 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:237]   --->   Operation 241 'br' 'br_ln237' <Predicate = (cntrl_reset_n_read & st_load == 4 & or_ln230 & and_ln234)> <Delay = 0.73>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%attn_started_load = load i1 %attn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:219]   --->   Operation 242 'load' 'attn_started_load' <Predicate = (cntrl_reset_n_read & st_load == 3)> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node or_ln219)   --->   "%xor_ln219 = xor i1 %compute_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:219]   --->   Operation 243 'xor' 'xor_ln219' <Predicate = (cntrl_reset_n_read & st_load == 3)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln219 = or i1 %attn_started_load, i1 %xor_ln219" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:219]   --->   Operation 244 'or' 'or_ln219' <Predicate = (cntrl_reset_n_read & st_load == 3)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%br_ln219 = br i1 %or_ln219, void %if.then12, void %if.else" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:219]   --->   Operation 245 'br' 'br_ln219' <Predicate = (cntrl_reset_n_read & st_load == 3)> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (0.42ns)   --->   "%store_ln222 = store i1 1, i1 %attn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:222]   --->   Operation 246 'store' 'store_ln222' <Predicate = (cntrl_reset_n_read & st_load == 3 & !or_ln219)> <Delay = 0.42>
ST_1 : Operation 247 [1/1] (0.73ns)   --->   "%br_ln223 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:223]   --->   Operation 247 'br' 'br_ln223' <Predicate = (cntrl_reset_n_read & st_load == 3 & !or_ln219)> <Delay = 0.73>
ST_1 : Operation 248 [1/1] (0.28ns)   --->   "%and_ln223 = and i1 %attn_started_load, i1 %compute_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:223]   --->   Operation 248 'and' 'and_ln223' <Predicate = (cntrl_reset_n_read & st_load == 3 & or_ln219)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 249 [1/1] (0.73ns)   --->   "%br_ln223 = br i1 %and_ln223, void %cleanup, void %if.then14" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:223]   --->   Operation 249 'br' 'br_ln223' <Predicate = (cntrl_reset_n_read & st_load == 3 & or_ln219)> <Delay = 0.73>
ST_1 : Operation 250 [1/1] (0.42ns)   --->   "%store_ln224 = store i1 0, i1 %attn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:224]   --->   Operation 250 'store' 'store_ln224' <Predicate = (cntrl_reset_n_read & st_load == 3 & or_ln219 & and_ln223)> <Delay = 0.42>
ST_1 : Operation 251 [1/1] (0.66ns)   --->   "%store_ln225 = store i4 4, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:225]   --->   Operation 251 'store' 'store_ln225' <Predicate = (cntrl_reset_n_read & st_load == 3 & or_ln219 & and_ln223)> <Delay = 0.66>
ST_1 : Operation 252 [1/1] (0.73ns)   --->   "%br_ln226 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:226]   --->   Operation 252 'br' 'br_ln226' <Predicate = (cntrl_reset_n_read & st_load == 3 & or_ln219 & and_ln223)> <Delay = 0.73>
ST_1 : Operation 253 [1/1] (0.42ns)   --->   "%store_ln199 = store i1 0, i1 %attn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:199]   --->   Operation 253 'store' 'store_ln199' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 254 [1/1] (0.42ns)   --->   "%store_ln202 = store i1 0, i1 %concat_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:202]   --->   Operation 254 'store' 'store_ln202' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 255 [1/1] (0.42ns)   --->   "%store_ln203 = store i1 0, i1 %outproj_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:203]   --->   Operation 255 'store' 'store_ln203' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 256 [1/1] (0.42ns)   --->   "%store_ln204 = store i32 0, i32 %wo_tile" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:204]   --->   Operation 256 'store' 'store_ln204' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 257 [1/1] (0.42ns)   --->   "%store_ln205 = store i1 0, i1 %wo_dma_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:205]   --->   Operation 257 'store' 'store_ln205' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 258 [1/1] (0.42ns)   --->   "%store_ln206 = store i1 0, i1 %wo_comp_busy" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:206]   --->   Operation 258 'store' 'store_ln206' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 259 [1/1] (0.42ns)   --->   "%store_ln207 = store i1 0, i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:207]   --->   Operation 259 'store' 'store_ln207' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 260 [1/1] (0.42ns)   --->   "%store_ln208 = store i1 0, i1 %ln0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:208]   --->   Operation 260 'store' 'store_ln208' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 261 [1/1] (0.47ns)   --->   "%store_ln209 = store i2 0, i2 %ffn_stage" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:209]   --->   Operation 261 'store' 'store_ln209' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.47>
ST_1 : Operation 262 [1/1] (0.42ns)   --->   "%store_ln210 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:210]   --->   Operation 262 'store' 'store_ln210' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 263 [1/1] (0.42ns)   --->   "%store_ln211 = store i1 0, i1 %resid1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:211]   --->   Operation 263 'store' 'store_ln211' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 264 [1/1] (0.42ns)   --->   "%store_ln212 = store i1 0, i1 %ln1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:212]   --->   Operation 264 'store' 'store_ln212' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.42>
ST_1 : Operation 265 [1/1] (0.66ns)   --->   "%store_ln213 = store i4 3, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:213]   --->   Operation 265 'store' 'store_ln213' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.66>
ST_1 : Operation 266 [1/1] (0.73ns)   --->   "%br_ln215 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:215]   --->   Operation 266 'br' 'br_ln215' <Predicate = (cntrl_reset_n_read & st_load == 2)> <Delay = 0.73>
ST_1 : Operation 267 [1/1] (0.28ns)   --->   "%and_ln192 = and i1 %axis_in_valid_read, i1 %axis_in_last_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:192]   --->   Operation 267 'and' 'and_ln192' <Predicate = (cntrl_reset_n_read & st_load == 1)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.73ns)   --->   "%br_ln192 = br i1 %and_ln192, void %cleanup, void %if.then7" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:192]   --->   Operation 268 'br' 'br_ln192' <Predicate = (cntrl_reset_n_read & st_load == 1)> <Delay = 0.73>
ST_1 : Operation 269 [1/1] (0.66ns)   --->   "%store_ln193 = store i4 2, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:193]   --->   Operation 269 'store' 'store_ln193' <Predicate = (cntrl_reset_n_read & st_load == 1 & and_ln192)> <Delay = 0.66>
ST_1 : Operation 270 [1/1] (0.73ns)   --->   "%br_ln194 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:194]   --->   Operation 270 'br' 'br_ln194' <Predicate = (cntrl_reset_n_read & st_load == 1 & and_ln192)> <Delay = 0.73>
ST_1 : Operation 271 [1/1] (0.00ns)   --->   "%stream_started_load = load i1 %stream_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:366]   --->   Operation 271 'load' 'stream_started_load' <Predicate = (cntrl_reset_n_read & st_load == 12)> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node or_ln366)   --->   "%xor_ln366 = xor i1 %stream_ready_read, i1 1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:366]   --->   Operation 272 'xor' 'xor_ln366' <Predicate = (cntrl_reset_n_read & st_load == 12)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 273 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln366 = or i1 %stream_started_load, i1 %xor_ln366" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:366]   --->   Operation 273 'or' 'or_ln366' <Predicate = (cntrl_reset_n_read & st_load == 12)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns)   --->   "%br_ln366 = br i1 %or_ln366, void %if.then113, void %if.else114" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:366]   --->   Operation 274 'br' 'br_ln366' <Predicate = (cntrl_reset_n_read & st_load == 12)> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.42ns)   --->   "%store_ln368 = store i1 1, i1 %stream_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:368]   --->   Operation 275 'store' 'store_ln368' <Predicate = (cntrl_reset_n_read & st_load == 12 & !or_ln366)> <Delay = 0.42>
ST_1 : Operation 276 [1/1] (0.73ns)   --->   "%br_ln369 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:369]   --->   Operation 276 'br' 'br_ln369' <Predicate = (cntrl_reset_n_read & st_load == 12 & !or_ln366)> <Delay = 0.73>
ST_1 : Operation 277 [1/1] (0.28ns)   --->   "%and_ln369 = and i1 %stream_started_load, i1 %stream_done_read" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:369]   --->   Operation 277 'and' 'and_ln369' <Predicate = (cntrl_reset_n_read & st_load == 12 & or_ln366)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 278 [1/1] (0.73ns)   --->   "%br_ln369 = br i1 %and_ln369, void %cleanup, void %if.then116" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:369]   --->   Operation 278 'br' 'br_ln369' <Predicate = (cntrl_reset_n_read & st_load == 12 & or_ln366)> <Delay = 0.73>
ST_1 : Operation 279 [1/1] (0.42ns)   --->   "%store_ln370 = store i1 0, i1 %stream_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:370]   --->   Operation 279 'store' 'store_ln370' <Predicate = (cntrl_reset_n_read & st_load == 12 & or_ln366 & and_ln369)> <Delay = 0.42>
ST_1 : Operation 280 [1/1] (0.66ns)   --->   "%store_ln372 = store i4 0, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:372]   --->   Operation 280 'store' 'store_ln372' <Predicate = (cntrl_reset_n_read & st_load == 12 & or_ln366 & and_ln369)> <Delay = 0.66>
ST_1 : Operation 281 [1/1] (0.73ns)   --->   "%br_ln373 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:373]   --->   Operation 281 'br' 'br_ln373' <Predicate = (cntrl_reset_n_read & st_load == 12 & or_ln366 & and_ln369)> <Delay = 0.73>
ST_1 : Operation 282 [1/1] (0.73ns)   --->   "%br_ln173 = br i1 %cntrl_start_read, void %cleanup, void %if.then4" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:173]   --->   Operation 282 'br' 'br_ln173' <Predicate = (cntrl_reset_n_read & st_load == 15) | (cntrl_reset_n_read & st_load == 14) | (cntrl_reset_n_read & st_load == 13) | (cntrl_reset_n_read & st_load == 0)> <Delay = 0.73>
ST_1 : Operation 283 [1/1] (0.66ns)   --->   "%store_ln174 = store i4 1, i4 %st" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:174]   --->   Operation 283 'store' 'store_ln174' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.66>
ST_1 : Operation 284 [1/1] (0.42ns)   --->   "%store_ln175 = store i1 0, i1 %attn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:175]   --->   Operation 284 'store' 'store_ln175' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 285 [1/1] (0.42ns)   --->   "%store_ln178 = store i1 0, i1 %concat_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:178]   --->   Operation 285 'store' 'store_ln178' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 286 [1/1] (0.42ns)   --->   "%store_ln179 = store i1 0, i1 %outproj_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:179]   --->   Operation 286 'store' 'store_ln179' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 287 [1/1] (0.42ns)   --->   "%store_ln180 = store i1 0, i1 %resid0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:180]   --->   Operation 287 'store' 'store_ln180' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 288 [1/1] (0.42ns)   --->   "%store_ln181 = store i1 0, i1 %ln0_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:181]   --->   Operation 288 'store' 'store_ln181' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 289 [1/1] (0.42ns)   --->   "%store_ln182 = store i1 0, i1 %ffn_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:182]   --->   Operation 289 'store' 'store_ln182' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 290 [1/1] (0.42ns)   --->   "%store_ln183 = store i1 0, i1 %resid1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:183]   --->   Operation 290 'store' 'store_ln183' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 291 [1/1] (0.42ns)   --->   "%store_ln184 = store i1 0, i1 %ln1_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:184]   --->   Operation 291 'store' 'store_ln184' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 292 [1/1] (0.42ns)   --->   "%store_ln185 = store i1 0, i1 %stream_started" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:185]   --->   Operation 292 'store' 'store_ln185' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.42>
ST_1 : Operation 293 [1/1] (0.73ns)   --->   "%br_ln186 = br void %cleanup" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:186]   --->   Operation 293 'br' 'br_ln186' <Predicate = (cntrl_reset_n_read & st_load == 15 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 14 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 13 & cntrl_start_read) | (cntrl_reset_n_read & st_load == 0 & cntrl_start_read)> <Delay = 0.73>
ST_1 : Operation 294 [1/1] (0.00ns)   --->   "%axis_in_ready_new_0 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then107, i1 0, void %if.else109, i1 0, void %if.then102, i1 0, void %if.else100, i1 0, void %if.then99, i1 0, void %if.then94, i1 0, void %if.else92, i1 0, void %if.then91, i1 0, void %if.then86, i1 0, void %if.else84, i1 0, void %if.then83, i1 0, void %if.then61, i1 0, void %if.else59, i1 0, void %if.then58, i1 0, void %if.then53, i1 0, void %if.else51, i1 0, void %if.then50, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 1, void %if.then7, i1 1, void %sw.bb6, i1 0, void %if.then116, i1 0, void %if.else114, i1 0, void %if.then113, i1 0, void %if.end.thread, i1 0, void %if.then34, i1 0, void %if.end44, i1 0, void %if.then38, i1 0, void %if.then30, i1 0, void %if.end71, i1 0, void %if.then67, i1 0, void %if.end79, i1 0, void %if.then75"   --->   Operation 294 'phi' 'axis_in_ready_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%wl_start_new_1 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then107, i1 0, void %if.else109, i1 0, void %if.then102, i1 0, void %if.else100, i1 0, void %if.then99, i1 0, void %if.then94, i1 0, void %if.else92, i1 0, void %if.then91, i1 0, void %if.then86, i1 0, void %if.else84, i1 0, void %if.then83, i1 0, void %if.then61, i1 0, void %if.else59, i1 0, void %if.then58, i1 0, void %if.then53, i1 0, void %if.else51, i1 0, void %if.then50, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 0, void %if.then116, i1 0, void %if.else114, i1 0, void %if.then113, i1 0, void %if.end.thread, i1 0, void %if.then34, i1 0, void %if.end44, i1 0, void %if.then38, i1 1, void %if.then30, i1 0, void %if.end71, i1 0, void %if.then67, i1 0, void %if.end79, i1 0, void %if.then75"   --->   Operation 295 'phi' 'wl_start_new_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.00ns)   --->   "%phi_ln149 = phi i32 0, void %if.then4, i32 0, void %sw.bb, i32 0, void %if.then107, i32 0, void %if.else109, i32 0, void %if.then102, i32 0, void %if.else100, i32 0, void %if.then99, i32 0, void %if.then94, i32 0, void %if.else92, i32 0, void %if.then91, i32 0, void %if.then86, i32 0, void %if.else84, i32 0, void %if.then83, i32 0, void %if.then61, i32 0, void %if.else59, i32 0, void %if.then58, i32 0, void %if.then53, i32 0, void %if.else51, i32 0, void %if.then50, i32 0, void %if.then27, i32 0, void %if.then22, i32 0, void %if.else20, i32 0, void %if.then19, i32 0, void %if.then14, i32 0, void %if.else, i32 0, void %if.then12, i32 0, void %sw.bb9, i32 0, void %if.then7, i32 0, void %sw.bb6, i32 0, void %if.then116, i32 0, void %if.else114, i32 0, void %if.then113, i32 0, void %if.end.thread, i32 0, void %if.then34, i32 0, void %if.end44, i32 0, void %if.then38, i32 7, void %if.then30, i32 0, void %if.end71, i32 0, void %if.then67, i32 0, void %if.end79, i32 0, void %if.then75" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:149]   --->   Operation 296 'phi' 'phi_ln149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 297 [1/1] (0.00ns)   --->   "%wl_tile_new_1 = phi i32 0, void %if.then4, i32 0, void %sw.bb, i32 0, void %if.then107, i32 0, void %if.else109, i32 0, void %if.then102, i32 0, void %if.else100, i32 0, void %if.then99, i32 0, void %if.then94, i32 0, void %if.else92, i32 0, void %if.then91, i32 0, void %if.then86, i32 0, void %if.else84, i32 0, void %if.then83, i32 0, void %if.then61, i32 0, void %if.else59, i32 0, void %if.then58, i32 0, void %if.then53, i32 0, void %if.else51, i32 0, void %if.then50, i32 0, void %if.then27, i32 0, void %if.then22, i32 0, void %if.else20, i32 0, void %if.then19, i32 0, void %if.then14, i32 0, void %if.else, i32 0, void %if.then12, i32 0, void %sw.bb9, i32 0, void %if.then7, i32 0, void %sw.bb6, i32 0, void %if.then116, i32 0, void %if.else114, i32 0, void %if.then113, i32 0, void %if.end.thread, i32 0, void %if.then34, i32 0, void %if.end44, i32 0, void %if.then38, i32 %wo_tile_load, void %if.then30, i32 0, void %if.end71, i32 0, void %if.then67, i32 0, void %if.end79, i32 0, void %if.then75" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:241]   --->   Operation 297 'phi' 'wl_tile_new_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns)   --->   "%compute_start_new_5 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then107, i1 0, void %if.else109, i1 0, void %if.then102, i1 0, void %if.else100, i1 1, void %if.then99, i1 0, void %if.then94, i1 0, void %if.else92, i1 1, void %if.then91, i1 0, void %if.then86, i1 0, void %if.else84, i1 1, void %if.then83, i1 0, void %if.then61, i1 0, void %if.else59, i1 1, void %if.then58, i1 0, void %if.then53, i1 0, void %if.else51, i1 1, void %if.then50, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 1, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 1, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 0, void %if.then116, i1 0, void %if.else114, i1 0, void %if.then113, i1 0, void %if.end.thread, i1 0, void %if.then34, i1 0, void %if.end44, i1 1, void %if.then38, i1 0, void %if.then30, i1 0, void %if.end71, i1 1, void %if.then67, i1 0, void %if.end79, i1 1, void %if.then75"   --->   Operation 298 'phi' 'compute_start_new_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 299 [1/1] (0.00ns)   --->   "%compute_op_new_5 = phi i5 0, void %if.then4, i5 0, void %sw.bb, i5 0, void %if.then107, i5 0, void %if.else109, i5 0, void %if.then102, i5 0, void %if.else100, i5 17, void %if.then99, i5 0, void %if.then94, i5 0, void %if.else92, i5 16, void %if.then91, i5 0, void %if.then86, i5 0, void %if.else84, i5 15, void %if.then83, i5 0, void %if.then61, i5 0, void %if.else59, i5 12, void %if.then58, i5 0, void %if.then53, i5 0, void %if.else51, i5 11, void %if.then50, i5 0, void %if.then27, i5 0, void %if.then22, i5 0, void %if.else20, i5 9, void %if.then19, i5 0, void %if.then14, i5 0, void %if.else, i5 4, void %if.then12, i5 0, void %sw.bb9, i5 0, void %if.then7, i5 0, void %sw.bb6, i5 0, void %if.then116, i5 0, void %if.else114, i5 0, void %if.then113, i5 0, void %if.end.thread, i5 0, void %if.then34, i5 0, void %if.end44, i5 10, void %if.then38, i5 0, void %if.then30, i5 0, void %if.end71, i5 13, void %if.then67, i5 0, void %if.end79, i5 14, void %if.then75"   --->   Operation 299 'phi' 'compute_op_new_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 300 [1/1] (0.00ns)   --->   "%stream_start_new_0 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then107, i1 0, void %if.else109, i1 0, void %if.then102, i1 0, void %if.else100, i1 0, void %if.then99, i1 0, void %if.then94, i1 0, void %if.else92, i1 0, void %if.then91, i1 0, void %if.then86, i1 0, void %if.else84, i1 0, void %if.then83, i1 0, void %if.then61, i1 0, void %if.else59, i1 0, void %if.then58, i1 0, void %if.then53, i1 0, void %if.else51, i1 0, void %if.then50, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 0, void %if.then116, i1 0, void %if.else114, i1 1, void %if.then113, i1 0, void %if.end.thread, i1 0, void %if.then34, i1 0, void %if.end44, i1 0, void %if.then38, i1 0, void %if.then30, i1 0, void %if.end71, i1 0, void %if.then67, i1 0, void %if.end79, i1 0, void %if.then75"   --->   Operation 300 'phi' 'stream_start_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.00ns)   --->   "%done_new_0 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then107, i1 0, void %if.else109, i1 0, void %if.then102, i1 0, void %if.else100, i1 0, void %if.then99, i1 0, void %if.then94, i1 0, void %if.else92, i1 0, void %if.then91, i1 0, void %if.then86, i1 0, void %if.else84, i1 0, void %if.then83, i1 0, void %if.then61, i1 0, void %if.else59, i1 0, void %if.then58, i1 0, void %if.then53, i1 0, void %if.else51, i1 0, void %if.then50, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 1, void %if.then116, i1 0, void %if.else114, i1 0, void %if.then113, i1 0, void %if.end.thread, i1 0, void %if.then34, i1 0, void %if.end44, i1 0, void %if.then38, i1 0, void %if.then30, i1 0, void %if.end71, i1 0, void %if.then67, i1 0, void %if.end79, i1 0, void %if.then75"   --->   Operation 301 'phi' 'done_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%storemerge55 = phi i4 1, void %if.then4, i4 0, void %sw.bb, i4 2, void %if.then107, i4 12, void %if.else109, i4 11, void %if.then102, i4 10, void %if.else100, i4 10, void %if.then99, i4 10, void %if.then94, i4 9, void %if.else92, i4 9, void %if.then91, i4 9, void %if.then86, i4 8, void %if.else84, i4 8, void %if.then83, i4 8, void %if.then61, i4 7, void %if.else59, i4 7, void %if.then58, i4 7, void %if.then53, i4 6, void %if.else51, i4 6, void %if.then50, i4 6, void %if.then27, i4 5, void %if.then22, i4 4, void %if.else20, i4 4, void %if.then19, i4 4, void %if.then14, i4 3, void %if.else, i4 3, void %if.then12, i4 3, void %sw.bb9, i4 2, void %if.then7, i4 1, void %sw.bb6, i4 0, void %if.then116, i4 12, void %if.else114, i4 12, void %if.then113, i4 0, void %if.end.thread, i4 5, void %if.then34, i4 5, void %if.end44, i4 5, void %if.then38, i4 5, void %if.then30, i4 8, void %if.end71, i4 8, void %if.then67, i4 8, void %if.end79, i4 8, void %if.then75"   --->   Operation 302 'phi' 'storemerge55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns)   --->   "%empty = phi i32 %layer_idx_load, void %if.then4, i32 %layer_idx_load, void %sw.bb, i32 %layer_idx_load, void %if.then107, i32 %layer_idx_load, void %if.else109, i32 %layer_idx_load, void %if.then102, i32 %layer_idx_load, void %if.else100, i32 %layer_idx_load, void %if.then99, i32 %layer_idx_load, void %if.then94, i32 %layer_idx_load, void %if.else92, i32 %layer_idx_load, void %if.then91, i32 %layer_idx_load, void %if.then86, i32 %layer_idx_load, void %if.else84, i32 %layer_idx_load, void %if.then83, i32 %layer_idx_load, void %if.then61, i32 %layer_idx_load, void %if.else59, i32 %layer_idx_load, void %if.then58, i32 %layer_idx_load, void %if.then53, i32 %layer_idx_load, void %if.else51, i32 %layer_idx_load, void %if.then50, i32 %layer_idx_load, void %if.then27, i32 %layer_idx_load, void %if.then22, i32 %layer_idx_load, void %if.else20, i32 %layer_idx_load, void %if.then19, i32 %layer_idx_load, void %if.then14, i32 %layer_idx_load, void %if.else, i32 %layer_idx_load, void %if.then12, i32 %layer_idx_load, void %sw.bb9, i32 %layer_idx_load, void %if.then7, i32 %layer_idx_load, void %sw.bb6, i32 %layer_idx_load, void %if.then116, i32 %layer_idx_load, void %if.else114, i32 %layer_idx_load, void %if.then113, i32 0, void %if.end.thread, i32 %layer_idx_load, void %if.then34, i32 %layer_idx_load, void %if.end44, i32 %layer_idx_load, void %if.then38, i32 %layer_idx_load, void %if.then30, i32 %layer_idx_load, void %if.end71, i32 %layer_idx_load, void %if.then67, i32 %layer_idx_load, void %if.end79, i32 %layer_idx_load, void %if.then75" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:149]   --->   Operation 303 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 304 [1/1] (0.00ns)   --->   "%phi_ln162 = phi i1 0, void %if.then4, i1 0, void %sw.bb, i1 1, void %if.then107, i1 1, void %if.else109, i1 1, void %if.then102, i1 1, void %if.else100, i1 1, void %if.then99, i1 1, void %if.then94, i1 1, void %if.else92, i1 1, void %if.then91, i1 1, void %if.then86, i1 1, void %if.else84, i1 1, void %if.then83, i1 1, void %if.then61, i1 1, void %if.else59, i1 1, void %if.then58, i1 1, void %if.then53, i1 1, void %if.else51, i1 1, void %if.then50, i1 1, void %if.then27, i1 1, void %if.then22, i1 1, void %if.else20, i1 1, void %if.then19, i1 1, void %if.then14, i1 1, void %if.else, i1 1, void %if.then12, i1 1, void %sw.bb9, i1 1, void %if.then7, i1 1, void %sw.bb6, i1 1, void %if.then116, i1 1, void %if.else114, i1 1, void %if.then113, i1 0, void %if.end.thread, i1 1, void %if.then34, i1 1, void %if.end44, i1 1, void %if.then38, i1 1, void %if.then30, i1 1, void %if.end71, i1 1, void %if.then67, i1 1, void %if.end79, i1 1, void %if.then75" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:162]   --->   Operation 304 'phi' 'phi_ln162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%empty_6 = phi i1 1, void %if.then4, i1 0, void %sw.bb, i1 0, void %if.then107, i1 0, void %if.else109, i1 0, void %if.then102, i1 0, void %if.else100, i1 0, void %if.then99, i1 0, void %if.then94, i1 0, void %if.else92, i1 0, void %if.then91, i1 0, void %if.then86, i1 0, void %if.else84, i1 0, void %if.then83, i1 0, void %if.then61, i1 0, void %if.else59, i1 0, void %if.then58, i1 0, void %if.then53, i1 0, void %if.else51, i1 0, void %if.then50, i1 0, void %if.then27, i1 0, void %if.then22, i1 0, void %if.else20, i1 0, void %if.then19, i1 0, void %if.then14, i1 0, void %if.else, i1 0, void %if.then12, i1 0, void %sw.bb9, i1 0, void %if.then7, i1 0, void %sw.bb6, i1 0, void %if.then116, i1 0, void %if.else114, i1 0, void %if.then113, i1 %cntrl_start_read, void %if.end.thread, i1 0, void %if.then34, i1 0, void %if.end44, i1 0, void %if.then38, i1 0, void %if.then30, i1 0, void %if.end71, i1 0, void %if.then67, i1 0, void %if.end79, i1 0, void %if.then75" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:14]   --->   Operation 305 'phi' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln149 = zext i4 %storemerge55" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:149]   --->   Operation 306 'zext' 'zext_ln149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%zext_ln149_1 = zext i5 %compute_op_new_5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:149]   --->   Operation 307 'zext' 'zext_ln149_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.17ns)   --->   "%select_ln149 = select i1 %wl_start_new_1, i32 4294967295, i32 0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:149]   --->   Operation 308 'select' 'select_ln149' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.00ns)   --->   "%write_ln149 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %cntrl_layer_idx, i32 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:149]   --->   Operation 309 'write' 'write_ln149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%write_ln153 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_layer, i32 %empty" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:153]   --->   Operation 310 'write' 'write_ln153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (0.00ns)   --->   "%write_ln162 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %cntrl_busy, i1 %phi_ln162" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:162]   --->   Operation 311 'write' 'write_ln162' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%write_ln164 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %cntrl_start_out, i1 %empty_6" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:164]   --->   Operation 312 'write' 'write_ln164' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns)   --->   "%write_ln149 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %STATE, i32 %zext_ln149" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:149]   --->   Operation 313 'write' 'write_ln149' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns)   --->   "%write_ln161 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %done, i1 %done_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:161]   --->   Operation 314 'write' 'write_ln161' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns)   --->   "%write_ln160 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %stream_start, i1 %stream_start_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:160]   --->   Operation 315 'write' 'write_ln160' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%write_ln157 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %compute_op, i32 %zext_ln149_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:157]   --->   Operation 316 'write' 'write_ln157' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.00ns)   --->   "%write_ln156 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %compute_start, i1 %compute_start_new_5" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:156]   --->   Operation 317 'write' 'write_ln156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 318 [1/1] (0.00ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_tile, i32 %wl_tile_new_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:155]   --->   Operation 318 'write' 'write_ln155' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns)   --->   "%write_ln154 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_head, i32 %select_ln149" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:154]   --->   Operation 319 'write' 'write_ln154' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 320 [1/1] (0.00ns)   --->   "%write_ln152 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %wl_addr_sel, i32 %phi_ln149" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:152]   --->   Operation 320 'write' 'write_ln152' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 321 [1/1] (0.00ns)   --->   "%write_ln151 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %wl_start, i1 %wl_start_new_1" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:151]   --->   Operation 321 'write' 'write_ln151' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.00ns)   --->   "%write_ln150 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %axis_in_ready, i1 %axis_in_ready_new_0" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:150]   --->   Operation 322 'write' 'write_ln150' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%ret_ln378 = ret" [/home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:378]   --->   Operation 323 'ret' 'ret_ln378' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.939ns
The critical path consists of the following:
	'load' operation 32 bit ('layer_idx_load', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:149) on static variable 'layer_idx' [148]  (0.000 ns)
	'add' operation 32 bit ('add_ln356', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:356) [152]  (1.016 ns)
	'icmp' operation 1 bit ('icmp_ln356', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:356) [154]  (1.006 ns)
	multiplexor before 'phi' operation 1 bit ('wl_start_new_1') [403]  (0.739 ns)
	'phi' operation 1 bit ('wl_start_new_1') [403]  (0.000 ns)
	'select' operation 32 bit ('select_ln149', /home/luka/Scripting/ELEC_498-Capstone-LiteLM/HLS-Verilog/Scheduler_FSM/Experiments/simple_parallel_headed/Simple_Scheduler_FSM.cpp:149) [416]  (0.179 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
