Running: F:\ISE\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib secureip -o F:/Me'mariLab/AZ6/tb_main_isim_beh.exe -prj F:/Me'mariLab/AZ6/tb_main_beh.prj work.tb_main 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "F:/Me'mariLab/AZ6/shift_register.vhd" into library work
Parsing VHDL file "F:/Me'mariLab/AZ6/seven_seg.vhd" into library work
Parsing VHDL file "F:/Me'mariLab/AZ6/delay.vhd" into library work
Parsing VHDL file "F:/Me'mariLab/AZ6/main.vhd" into library work
Parsing VHDL file "F:/Me'mariLab/AZ6/tb_main.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity delay [\delay(64,1)\]
Compiling architecture behavioral of entity shift_register [shift_register_default]
Compiling architecture behavioral of entity seven_seg [seven_seg_default]
Compiling architecture behavioral of entity main [main_default]
Compiling architecture behavior of entity tb_main
Time Resolution for simulation is 1ps.
Compiled 11 VHDL Units
Built simulation executable F:/Me'mariLab/AZ6/tb_main_isim_beh.exe
Fuse Memory Usage: 31008 KB
Fuse CPU Usage: 499 ms
