module Shiftreg
#(
    WIDTH = 8,
    DIRECTION = 0   // 1-Right 0-Left
)
(
    input  clk,
    input  en,
    input  load,
    input  [(WIDTH-1):0]data,
    input  shiftin,
    input  sclr,
    
    output [(WIDTH-1):0]q,
    output shiftout
);

logic [(WIDTH-1):0]q_s;


always_ff @(posedge clk)
begin
    if ()
end

endmodule:Shiftreg