// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="operator_float_div10,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=1,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7k160tfbg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=21.443000,HLS_SYN_LAT=1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=61,HLS_SYN_LUT=10355,HLS_VERSION=2018_2}" *)

module operator_float_div10 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_r,
        ap_return
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_state2 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] in_r;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [0:0] p_Repl2_2_reg_584;
wire   [22:0] new_mant_V_fu_202_p1;
wire   [0:0] tmp_1_fu_234_p2;
reg   [0:0] tmp_1_reg_594;
wire   [7:0] p_Repl2_1_fu_266_p3;
reg   [7:0] p_Repl2_1_reg_598;
reg   [2:0] q_chunk_V_ret2_2_i_i_reg_603;
reg   [2:0] r_V_ret3_2_i_i_reg_608;
reg   [2:0] p_Result_22_3_i_i_reg_613;
reg   [2:0] p_Result_22_4_i_i_reg_618;
reg   [2:0] p_Result_22_5_i_i_reg_623;
reg   [2:0] p_Result_22_6_i_i_reg_628;
reg   [2:0] p_Result_22_7_i_i_reg_633;
wire   [2:0] tmp_15_fu_524_p1;
reg   [2:0] tmp_15_reg_638;
wire   [1:0] tmp_16_fu_528_p1;
reg   [1:0] tmp_16_reg_643;
wire    grp_lut_div5_chunk_fu_115_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_115_d_V;
reg   [2:0] grp_lut_div5_chunk_fu_115_r_in_V;
wire   [2:0] grp_lut_div5_chunk_fu_115_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_115_ap_return_1;
wire    grp_lut_div5_chunk_fu_122_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_122_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_122_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_122_ap_return_1;
wire    grp_lut_div5_chunk_fu_128_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_128_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_128_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_128_ap_return_1;
wire    grp_lut_div5_chunk_fu_134_ap_ready;
reg   [2:0] grp_lut_div5_chunk_fu_134_d_V;
wire   [2:0] grp_lut_div5_chunk_fu_134_ap_return_0;
wire   [2:0] grp_lut_div5_chunk_fu_134_ap_return_1;
wire    call_ret4_7_i_i_lut_div5_chunk_fu_140_ap_ready;
wire   [2:0] call_ret4_7_i_i_lut_div5_chunk_fu_140_ap_return_0;
wire   [2:0] call_ret4_7_i_i_lut_div5_chunk_fu_140_ap_return_1;
wire    call_ret4_8_i_i_lut_div5_chunk_fu_146_ap_ready;
wire   [2:0] call_ret4_8_i_i_lut_div5_chunk_fu_146_ap_return_0;
wire   [2:0] call_ret4_8_i_i_lut_div5_chunk_fu_146_ap_return_1;
wire   [22:0] new_mant_V_1_fu_553_p9;
reg   [22:0] ap_phi_mux_p_Repl2_s_phi_fu_109_p4;
reg   [22:0] p_Repl2_s_reg_106;
wire    ap_CS_fsm_state2;
wire   [2:0] d_chunk_V_fu_436_p1;
wire   [31:0] p_Val2_s_fu_180_p1;
wire   [1:0] tmp_fu_210_p4;
wire   [0:0] icmp_fu_220_p2;
wire   [7:0] new_exp_V_fu_192_p4;
wire   [7:0] p_cast_cast_fu_226_p3;
wire   [0:0] tmp_2_fu_240_p2;
wire   [0:0] tmp_9_fu_260_p2;
wire   [7:0] p_new_exp_V_1_fu_252_p3;
wire   [7:0] new_exp_V_1_fu_246_p2;
wire   [0:0] tmp_4_fu_274_p2;
wire   [0:0] tmp_5_fu_280_p2;
wire   [0:0] sel_tmp_fu_312_p2;
wire   [0:0] sel_tmp2_fu_318_p2;
wire   [7:0] shift_V_cast_cast_fu_286_p3;
wire   [7:0] shift_V_1_fu_306_p2;
wire   [0:0] sel_tmp6_demorgan_fu_332_p2;
wire   [0:0] tmp_7_fu_294_p2;
wire   [0:0] sel_tmp6_fu_338_p2;
wire   [0:0] sel_tmp7_fu_344_p2;
wire   [7:0] shift_V_fu_300_p2;
wire   [7:0] shift_V_2_fu_324_p3;
wire   [7:0] shift_V_3_fu_350_p3;
wire   [23:0] xf_V_3_cast_fu_206_p1;
wire   [23:0] tmp_s_fu_366_p3;
wire   [23:0] xf_V_1_fu_374_p3;
wire   [7:0] shift_V_4_fu_358_p3;
wire   [23:0] tmp_6_cast_fu_390_p1;
wire   [31:0] tmp_3_fu_382_p1;
wire   [31:0] tmp_6_fu_386_p1;
wire   [23:0] tmp_8_fu_394_p2;
wire   [31:0] tmp_10_fu_400_p2;
wire   [27:0] tmp_11_fu_406_p1;
wire   [27:0] tmp_13_fu_410_p1;
wire   [27:0] xf_V_2_fu_414_p3;
wire   [27:0] xf_V_fu_422_p2;
wire   [0:0] tmp_14_fu_428_p3;
wire   [31:0] p_Result_s_fu_572_p4;
reg   [1:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
end

lut_div5_chunk grp_lut_div5_chunk_fu_115(
    .ap_ready(grp_lut_div5_chunk_fu_115_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_115_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_115_r_in_V),
    .ap_return_0(grp_lut_div5_chunk_fu_115_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_115_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_122(
    .ap_ready(grp_lut_div5_chunk_fu_122_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_122_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_115_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_122_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_122_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_128(
    .ap_ready(grp_lut_div5_chunk_fu_128_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_128_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_122_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_128_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_128_ap_return_1)
);

lut_div5_chunk grp_lut_div5_chunk_fu_134(
    .ap_ready(grp_lut_div5_chunk_fu_134_ap_ready),
    .d_V(grp_lut_div5_chunk_fu_134_d_V),
    .r_in_V(grp_lut_div5_chunk_fu_128_ap_return_1),
    .ap_return_0(grp_lut_div5_chunk_fu_134_ap_return_0),
    .ap_return_1(grp_lut_div5_chunk_fu_134_ap_return_1)
);

lut_div5_chunk call_ret4_7_i_i_lut_div5_chunk_fu_140(
    .ap_ready(call_ret4_7_i_i_lut_div5_chunk_fu_140_ap_ready),
    .d_V(p_Result_22_7_i_i_reg_633),
    .r_in_V(grp_lut_div5_chunk_fu_134_ap_return_1),
    .ap_return_0(call_ret4_7_i_i_lut_div5_chunk_fu_140_ap_return_0),
    .ap_return_1(call_ret4_7_i_i_lut_div5_chunk_fu_140_ap_return_1)
);

lut_div5_chunk call_ret4_8_i_i_lut_div5_chunk_fu_146(
    .ap_ready(call_ret4_8_i_i_lut_div5_chunk_fu_146_ap_ready),
    .d_V(tmp_15_reg_638),
    .r_in_V(call_ret4_7_i_i_lut_div5_chunk_fu_140_ap_return_1),
    .ap_return_0(call_ret4_8_i_i_lut_div5_chunk_fu_146_ap_return_0),
    .ap_return_1(call_ret4_8_i_i_lut_div5_chunk_fu_146_ap_return_1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (tmp_1_fu_234_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Repl2_s_reg_106 <= new_mant_V_fu_202_p1;
    end else if (((tmp_1_reg_594 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        p_Repl2_s_reg_106 <= new_mant_V_1_fu_553_p9;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Repl2_1_reg_598 <= p_Repl2_1_fu_266_p3;
        p_Repl2_2_reg_584 <= p_Val2_s_fu_180_p1[32'd31];
        tmp_1_reg_594 <= tmp_1_fu_234_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (tmp_1_fu_234_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        p_Result_22_3_i_i_reg_613 <= {{xf_V_fu_422_p2[17:15]}};
        p_Result_22_4_i_i_reg_618 <= {{xf_V_fu_422_p2[14:12]}};
        p_Result_22_5_i_i_reg_623 <= {{xf_V_fu_422_p2[11:9]}};
        p_Result_22_6_i_i_reg_628 <= {{xf_V_fu_422_p2[8:6]}};
        p_Result_22_7_i_i_reg_633 <= {{xf_V_fu_422_p2[5:3]}};
        q_chunk_V_ret2_2_i_i_reg_603 <= grp_lut_div5_chunk_fu_134_ap_return_0;
        r_V_ret3_2_i_i_reg_608 <= grp_lut_div5_chunk_fu_134_ap_return_1;
        tmp_15_reg_638 <= tmp_15_fu_524_p1;
        tmp_16_reg_643 <= tmp_16_fu_528_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_594 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        ap_phi_mux_p_Repl2_s_phi_fu_109_p4 = new_mant_V_1_fu_553_p9;
    end else begin
        ap_phi_mux_p_Repl2_s_phi_fu_109_p4 = p_Repl2_s_reg_106;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_1_reg_594 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div5_chunk_fu_115_d_V = p_Result_22_3_i_i_reg_613;
    end else if (((tmp_1_fu_234_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div5_chunk_fu_115_d_V = d_chunk_V_fu_436_p1;
    end else begin
        grp_lut_div5_chunk_fu_115_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_594 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div5_chunk_fu_115_r_in_V = r_V_ret3_2_i_i_reg_608;
    end else if (((tmp_1_fu_234_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div5_chunk_fu_115_r_in_V = 3'd0;
    end else begin
        grp_lut_div5_chunk_fu_115_r_in_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_594 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div5_chunk_fu_122_d_V = p_Result_22_4_i_i_reg_618;
    end else if (((tmp_1_fu_234_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div5_chunk_fu_122_d_V = {{xf_V_fu_422_p2[26:24]}};
    end else begin
        grp_lut_div5_chunk_fu_122_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_594 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div5_chunk_fu_128_d_V = p_Result_22_5_i_i_reg_623;
    end else if (((tmp_1_fu_234_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div5_chunk_fu_128_d_V = {{xf_V_fu_422_p2[23:21]}};
    end else begin
        grp_lut_div5_chunk_fu_128_d_V = 'bx;
    end
end

always @ (*) begin
    if (((tmp_1_reg_594 == 1'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        grp_lut_div5_chunk_fu_134_d_V = p_Result_22_6_i_i_reg_628;
    end else if (((tmp_1_fu_234_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state1))) begin
        grp_lut_div5_chunk_fu_134_d_V = {{xf_V_fu_422_p2[20:18]}};
    end else begin
        grp_lut_div5_chunk_fu_134_d_V = 'bx;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_return = p_Result_s_fu_572_p4;

assign d_chunk_V_fu_436_p1 = tmp_14_fu_428_p3;

assign icmp_fu_220_p2 = ((tmp_fu_210_p4 == 2'd0) ? 1'b1 : 1'b0);

assign new_exp_V_1_fu_246_p2 = (new_exp_V_fu_192_p4 - p_cast_cast_fu_226_p3);

assign new_exp_V_fu_192_p4 = {{p_Val2_s_fu_180_p1[30:23]}};

assign new_mant_V_1_fu_553_p9 = {{{{{{{{tmp_16_reg_643}, {q_chunk_V_ret2_2_i_i_reg_603}}, {grp_lut_div5_chunk_fu_115_ap_return_0}}, {grp_lut_div5_chunk_fu_122_ap_return_0}}, {grp_lut_div5_chunk_fu_128_ap_return_0}}, {grp_lut_div5_chunk_fu_134_ap_return_0}}, {call_ret4_7_i_i_lut_div5_chunk_fu_140_ap_return_0}}, {call_ret4_8_i_i_lut_div5_chunk_fu_146_ap_return_0}};

assign new_mant_V_fu_202_p1 = p_Val2_s_fu_180_p1[22:0];

assign p_Repl2_1_fu_266_p3 = ((tmp_9_fu_260_p2[0:0] === 1'b1) ? p_new_exp_V_1_fu_252_p3 : new_exp_V_1_fu_246_p2);

assign p_Result_s_fu_572_p4 = {{{p_Repl2_2_reg_584}, {p_Repl2_1_reg_598}}, {ap_phi_mux_p_Repl2_s_phi_fu_109_p4}};

assign p_Val2_s_fu_180_p1 = in_r;

assign p_cast_cast_fu_226_p3 = ((icmp_fu_220_p2[0:0] === 1'b1) ? 8'd4 : 8'd3);

assign p_new_exp_V_1_fu_252_p3 = ((tmp_1_fu_234_p2[0:0] === 1'b1) ? 8'd255 : 8'd0);

assign sel_tmp2_fu_318_p2 = (tmp_5_fu_280_p2 & sel_tmp_fu_312_p2);

assign sel_tmp6_demorgan_fu_332_p2 = (tmp_5_fu_280_p2 | tmp_4_fu_274_p2);

assign sel_tmp6_fu_338_p2 = (sel_tmp6_demorgan_fu_332_p2 ^ 1'd1);

assign sel_tmp7_fu_344_p2 = (tmp_7_fu_294_p2 & sel_tmp6_fu_338_p2);

assign sel_tmp_fu_312_p2 = (tmp_4_fu_274_p2 ^ 1'd1);

assign shift_V_1_fu_306_p2 = ($signed(8'd254) + $signed(new_exp_V_fu_192_p4));

assign shift_V_2_fu_324_p3 = ((sel_tmp2_fu_318_p2[0:0] === 1'b1) ? shift_V_cast_cast_fu_286_p3 : shift_V_1_fu_306_p2);

assign shift_V_3_fu_350_p3 = ((sel_tmp7_fu_344_p2[0:0] === 1'b1) ? shift_V_fu_300_p2 : shift_V_2_fu_324_p3);

assign shift_V_4_fu_358_p3 = ((tmp_4_fu_274_p2[0:0] === 1'b1) ? 8'd1 : shift_V_3_fu_350_p3);

assign shift_V_cast_cast_fu_286_p3 = ((icmp_fu_220_p2[0:0] === 1'b1) ? 8'd3 : 8'd2);

assign shift_V_fu_300_p2 = (8'd2 - new_exp_V_fu_192_p4);

assign tmp_10_fu_400_p2 = tmp_3_fu_382_p1 << tmp_6_fu_386_p1;

assign tmp_11_fu_406_p1 = tmp_8_fu_394_p2;

assign tmp_13_fu_410_p1 = tmp_10_fu_400_p2[27:0];

assign tmp_14_fu_428_p3 = xf_V_fu_422_p2[32'd27];

assign tmp_15_fu_524_p1 = xf_V_fu_422_p2[2:0];

assign tmp_16_fu_528_p1 = grp_lut_div5_chunk_fu_128_ap_return_0[1:0];

assign tmp_1_fu_234_p2 = ((new_exp_V_fu_192_p4 == 8'd255) ? 1'b1 : 1'b0);

assign tmp_2_fu_240_p2 = ((p_cast_cast_fu_226_p3 > new_exp_V_fu_192_p4) ? 1'b1 : 1'b0);

assign tmp_3_fu_382_p1 = xf_V_1_fu_374_p3;

assign tmp_4_fu_274_p2 = ((new_exp_V_fu_192_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_5_fu_280_p2 = ((p_cast_cast_fu_226_p3 < new_exp_V_fu_192_p4) ? 1'b1 : 1'b0);

assign tmp_6_cast_fu_390_p1 = shift_V_4_fu_358_p3;

assign tmp_6_fu_386_p1 = shift_V_4_fu_358_p3;

assign tmp_7_fu_294_p2 = ((new_exp_V_fu_192_p4 < 8'd3) ? 1'b1 : 1'b0);

assign tmp_8_fu_394_p2 = xf_V_1_fu_374_p3 >> tmp_6_cast_fu_390_p1;

assign tmp_9_fu_260_p2 = (tmp_2_fu_240_p2 | tmp_1_fu_234_p2);

assign tmp_fu_210_p4 = {{p_Val2_s_fu_180_p1[22:21]}};

assign tmp_s_fu_366_p3 = {{1'd1}, {new_mant_V_fu_202_p1}};

assign xf_V_1_fu_374_p3 = ((tmp_4_fu_274_p2[0:0] === 1'b1) ? xf_V_3_cast_fu_206_p1 : tmp_s_fu_366_p3);

assign xf_V_2_fu_414_p3 = ((tmp_7_fu_294_p2[0:0] === 1'b1) ? tmp_11_fu_406_p1 : tmp_13_fu_410_p1);

assign xf_V_3_cast_fu_206_p1 = new_mant_V_fu_202_p1;

assign xf_V_fu_422_p2 = (28'd2 + xf_V_2_fu_414_p3);

endmodule //operator_float_div10
