{
  "module_name": "pinctrl-sdx75.c",
  "hash_id": "4f9c52b253aaa108a32947fa3108215a0f8590f8a1b845bdc07d1f89517a25a2",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-sdx75.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n#include \"pinctrl-msm.h\"\n\n#define REG_BASE\t0x100000\n#define REG_SIZE\t0x1000\n\n#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9, f10)\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\"#id, gpio##id##_pins,\t\\\n\t\t\t(unsigned int)ARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.ctl_reg = REG_BASE + REG_SIZE * id,\t\t\t\\\n\t\t.io_reg = REG_BASE + 0x4 + REG_SIZE * id,\t\t\\\n\t\t.intr_cfg_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\t\\\n\t\t.intr_status_reg = REG_BASE + 0xc + REG_SIZE * id,\t\\\n\t\t.intr_target_reg = REG_BASE + 0x8 + REG_SIZE * id,\t\\\n\t\t.mux_bit = 2,\t\t\t\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\t\t\t\\\n\t\t.egpio_enable = 12,\t\t\t\t\t\\\n\t\t.egpio_present = 11,\t\t\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\t\t\t\\\n\t\t.intr_status_bit = 0,\t\t\t\t\t\\\n\t\t.intr_target_bit = 5,\t\t\t\t\t\\\n\t\t.intr_target_kpss_val = 3,\t\t\t\t\\\n\t\t.intr_raw_status_bit = 4,\t\t\t\t\\\n\t\t.intr_polarity_bit = 1,\t\t\t\t\t\\\n\t\t.intr_detection_bit = 2,\t\t\t\t\\\n\t\t.intr_detection_width = 2,\t\t\t\t\\\n\t\t.funcs = (int[]){\t\t\t\t\t\\\n\t\t\tmsm_mux_gpio,  \t\t\t\\\n\t\t\tmsm_mux_##f1,\t\t\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\t\t\\\n\t\t\tmsm_mux_##f8,\t\t\t\t\t\\\n\t\t\tmsm_mux_##f9,\t\t\t\t\t\\\n\t\t\tmsm_mux_##f10\t\t\t\t\t\\\n\t\t},\t\t\t\t\t\t\t\\\n\t\t.nfuncs = 11,\t\t\t\t\t\t\\\n\t}\n\n#define SDC_QDSD_PINGROUP(pg_name, ctl, pull, drv)\t\t\t\\\n\t{\t\t\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, pg_name##_pins,\t\\\n\t\t\t(unsigned int)ARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = ctl,\t\t\t\t\t\t\\\n\t\t.io_reg = 0,\t\t\t\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\t\t\\\n\t\t.pull_bit = pull,\t\t\t\t\t\\\n\t\t.drv_bit = drv,\t\t\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\t\t\\\n\t\t.out_bit = -1,\t\t\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\t\t\\\n\t\t.intr_detection_width = -1,\t\t\t\t\\\n\t}\n\nstatic const struct pinctrl_pin_desc sdx75_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"GPIO_80\"),\n\tPINCTRL_PIN(81, \"GPIO_81\"),\n\tPINCTRL_PIN(82, \"GPIO_82\"),\n\tPINCTRL_PIN(83, \"GPIO_83\"),\n\tPINCTRL_PIN(84, \"GPIO_84\"),\n\tPINCTRL_PIN(85, \"GPIO_85\"),\n\tPINCTRL_PIN(86, \"GPIO_86\"),\n\tPINCTRL_PIN(87, \"GPIO_87\"),\n\tPINCTRL_PIN(88, \"GPIO_88\"),\n\tPINCTRL_PIN(89, \"GPIO_89\"),\n\tPINCTRL_PIN(90, \"GPIO_90\"),\n\tPINCTRL_PIN(91, \"GPIO_91\"),\n\tPINCTRL_PIN(92, \"GPIO_92\"),\n\tPINCTRL_PIN(93, \"GPIO_93\"),\n\tPINCTRL_PIN(94, \"GPIO_94\"),\n\tPINCTRL_PIN(95, \"GPIO_95\"),\n\tPINCTRL_PIN(96, \"GPIO_96\"),\n\tPINCTRL_PIN(97, \"GPIO_97\"),\n\tPINCTRL_PIN(98, \"GPIO_98\"),\n\tPINCTRL_PIN(99, \"GPIO_99\"),\n\tPINCTRL_PIN(100, \"GPIO_100\"),\n\tPINCTRL_PIN(101, \"GPIO_101\"),\n\tPINCTRL_PIN(102, \"GPIO_102\"),\n\tPINCTRL_PIN(103, \"GPIO_103\"),\n\tPINCTRL_PIN(104, \"GPIO_104\"),\n\tPINCTRL_PIN(105, \"GPIO_105\"),\n\tPINCTRL_PIN(106, \"GPIO_106\"),\n\tPINCTRL_PIN(107, \"GPIO_107\"),\n\tPINCTRL_PIN(108, \"GPIO_108\"),\n\tPINCTRL_PIN(109, \"GPIO_109\"),\n\tPINCTRL_PIN(110, \"GPIO_110\"),\n\tPINCTRL_PIN(111, \"GPIO_111\"),\n\tPINCTRL_PIN(112, \"GPIO_112\"),\n\tPINCTRL_PIN(113, \"GPIO_113\"),\n\tPINCTRL_PIN(114, \"GPIO_114\"),\n\tPINCTRL_PIN(115, \"GPIO_115\"),\n\tPINCTRL_PIN(116, \"GPIO_116\"),\n\tPINCTRL_PIN(117, \"GPIO_117\"),\n\tPINCTRL_PIN(118, \"GPIO_118\"),\n\tPINCTRL_PIN(119, \"GPIO_119\"),\n\tPINCTRL_PIN(120, \"GPIO_120\"),\n\tPINCTRL_PIN(121, \"GPIO_121\"),\n\tPINCTRL_PIN(122, \"GPIO_122\"),\n\tPINCTRL_PIN(123, \"GPIO_123\"),\n\tPINCTRL_PIN(124, \"GPIO_124\"),\n\tPINCTRL_PIN(125, \"GPIO_125\"),\n\tPINCTRL_PIN(126, \"GPIO_126\"),\n\tPINCTRL_PIN(127, \"GPIO_127\"),\n\tPINCTRL_PIN(128, \"GPIO_128\"),\n\tPINCTRL_PIN(129, \"GPIO_129\"),\n\tPINCTRL_PIN(130, \"GPIO_130\"),\n\tPINCTRL_PIN(131, \"GPIO_131\"),\n\tPINCTRL_PIN(132, \"GPIO_132\"),\n\tPINCTRL_PIN(133, \"SDC1_RCLK\"),\n\tPINCTRL_PIN(134, \"SDC1_CLK\"),\n\tPINCTRL_PIN(135, \"SDC1_CMD\"),\n\tPINCTRL_PIN(136, \"SDC1_DATA\"),\n\tPINCTRL_PIN(137, \"SDC2_CLK\"),\n\tPINCTRL_PIN(138, \"SDC2_CMD\"),\n\tPINCTRL_PIN(139, \"SDC2_DATA\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin)\t\t\t \\\n\tstatic const unsigned int gpio##pin##_pins[] = {pin}\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\nDECLARE_MSM_GPIO_PINS(47);\nDECLARE_MSM_GPIO_PINS(48);\nDECLARE_MSM_GPIO_PINS(49);\nDECLARE_MSM_GPIO_PINS(50);\nDECLARE_MSM_GPIO_PINS(51);\nDECLARE_MSM_GPIO_PINS(52);\nDECLARE_MSM_GPIO_PINS(53);\nDECLARE_MSM_GPIO_PINS(54);\nDECLARE_MSM_GPIO_PINS(55);\nDECLARE_MSM_GPIO_PINS(56);\nDECLARE_MSM_GPIO_PINS(57);\nDECLARE_MSM_GPIO_PINS(58);\nDECLARE_MSM_GPIO_PINS(59);\nDECLARE_MSM_GPIO_PINS(60);\nDECLARE_MSM_GPIO_PINS(61);\nDECLARE_MSM_GPIO_PINS(62);\nDECLARE_MSM_GPIO_PINS(63);\nDECLARE_MSM_GPIO_PINS(64);\nDECLARE_MSM_GPIO_PINS(65);\nDECLARE_MSM_GPIO_PINS(66);\nDECLARE_MSM_GPIO_PINS(67);\nDECLARE_MSM_GPIO_PINS(68);\nDECLARE_MSM_GPIO_PINS(69);\nDECLARE_MSM_GPIO_PINS(70);\nDECLARE_MSM_GPIO_PINS(71);\nDECLARE_MSM_GPIO_PINS(72);\nDECLARE_MSM_GPIO_PINS(73);\nDECLARE_MSM_GPIO_PINS(74);\nDECLARE_MSM_GPIO_PINS(75);\nDECLARE_MSM_GPIO_PINS(76);\nDECLARE_MSM_GPIO_PINS(77);\nDECLARE_MSM_GPIO_PINS(78);\nDECLARE_MSM_GPIO_PINS(79);\nDECLARE_MSM_GPIO_PINS(80);\nDECLARE_MSM_GPIO_PINS(81);\nDECLARE_MSM_GPIO_PINS(82);\nDECLARE_MSM_GPIO_PINS(83);\nDECLARE_MSM_GPIO_PINS(84);\nDECLARE_MSM_GPIO_PINS(85);\nDECLARE_MSM_GPIO_PINS(86);\nDECLARE_MSM_GPIO_PINS(87);\nDECLARE_MSM_GPIO_PINS(88);\nDECLARE_MSM_GPIO_PINS(89);\nDECLARE_MSM_GPIO_PINS(90);\nDECLARE_MSM_GPIO_PINS(91);\nDECLARE_MSM_GPIO_PINS(92);\nDECLARE_MSM_GPIO_PINS(93);\nDECLARE_MSM_GPIO_PINS(94);\nDECLARE_MSM_GPIO_PINS(95);\nDECLARE_MSM_GPIO_PINS(96);\nDECLARE_MSM_GPIO_PINS(97);\nDECLARE_MSM_GPIO_PINS(98);\nDECLARE_MSM_GPIO_PINS(99);\nDECLARE_MSM_GPIO_PINS(100);\nDECLARE_MSM_GPIO_PINS(101);\nDECLARE_MSM_GPIO_PINS(102);\nDECLARE_MSM_GPIO_PINS(103);\nDECLARE_MSM_GPIO_PINS(104);\nDECLARE_MSM_GPIO_PINS(105);\nDECLARE_MSM_GPIO_PINS(106);\nDECLARE_MSM_GPIO_PINS(107);\nDECLARE_MSM_GPIO_PINS(108);\nDECLARE_MSM_GPIO_PINS(109);\nDECLARE_MSM_GPIO_PINS(110);\nDECLARE_MSM_GPIO_PINS(111);\nDECLARE_MSM_GPIO_PINS(112);\nDECLARE_MSM_GPIO_PINS(113);\nDECLARE_MSM_GPIO_PINS(114);\nDECLARE_MSM_GPIO_PINS(115);\nDECLARE_MSM_GPIO_PINS(116);\nDECLARE_MSM_GPIO_PINS(117);\nDECLARE_MSM_GPIO_PINS(118);\nDECLARE_MSM_GPIO_PINS(119);\nDECLARE_MSM_GPIO_PINS(120);\nDECLARE_MSM_GPIO_PINS(121);\nDECLARE_MSM_GPIO_PINS(122);\nDECLARE_MSM_GPIO_PINS(123);\nDECLARE_MSM_GPIO_PINS(124);\nDECLARE_MSM_GPIO_PINS(125);\nDECLARE_MSM_GPIO_PINS(126);\nDECLARE_MSM_GPIO_PINS(127);\nDECLARE_MSM_GPIO_PINS(128);\nDECLARE_MSM_GPIO_PINS(129);\nDECLARE_MSM_GPIO_PINS(130);\nDECLARE_MSM_GPIO_PINS(131);\nDECLARE_MSM_GPIO_PINS(132);\n\nstatic const unsigned int sdc1_rclk_pins[] = {133};\nstatic const unsigned int sdc1_clk_pins[] = {134};\nstatic const unsigned int sdc1_cmd_pins[] = {135};\nstatic const unsigned int sdc1_data_pins[] = {136};\nstatic const unsigned int sdc2_clk_pins[] = {137};\nstatic const unsigned int sdc2_cmd_pins[] = {138};\nstatic const unsigned int sdc2_data_pins[] = {139};\n\nenum sdx75_functions {\n\tmsm_mux_adsp_ext,\n\tmsm_mux_atest_char,\n\tmsm_mux_audio_ref_clk,\n\tmsm_mux_bimc_dte,\n\tmsm_mux_char_exec,\n\tmsm_mux_coex_uart2,\n\tmsm_mux_coex_uart,\n\tmsm_mux_cri_trng,\n\tmsm_mux_cri_trng0,\n\tmsm_mux_cri_trng1,\n\tmsm_mux_dbg_out_clk,\n\tmsm_mux_ddr_bist,\n\tmsm_mux_ddr_pxi0,\n\tmsm_mux_ebi0_wrcdc,\n\tmsm_mux_ebi2_a,\n\tmsm_mux_ebi2_lcd,\n\tmsm_mux_ebi2_lcd_te,\n\tmsm_mux_emac0_mcg,\n\tmsm_mux_emac0_ptp,\n\tmsm_mux_emac1_mcg,\n\tmsm_mux_emac1_ptp,\n\tmsm_mux_emac_cdc,\n\tmsm_mux_emac_pps_in,\n\tmsm_mux_eth0_mdc,\n\tmsm_mux_eth0_mdio,\n\tmsm_mux_eth1_mdc,\n\tmsm_mux_eth1_mdio,\n\tmsm_mux_ext_dbg,\n\tmsm_mux_gcc_125_clk,\n\tmsm_mux_gcc_gp1_clk,\n\tmsm_mux_gcc_gp2_clk,\n\tmsm_mux_gcc_gp3_clk,\n\tmsm_mux_gcc_plltest,\n\tmsm_mux_gpio,\n\tmsm_mux_i2s_mclk,\n\tmsm_mux_jitter_bist,\n\tmsm_mux_ldo_en,\n\tmsm_mux_ldo_update,\n\tmsm_mux_m_voc,\n\tmsm_mux_mgpi_clk,\n\tmsm_mux_native_char,\n\tmsm_mux_native_tsens,\n\tmsm_mux_native_tsense,\n\tmsm_mux_nav_dr_sync,\n\tmsm_mux_nav_gpio,\n\tmsm_mux_pa_indicator,\n\tmsm_mux_pci_e,\n\tmsm_mux_pcie0_clkreq_n,\n\tmsm_mux_pcie1_clkreq_n,\n\tmsm_mux_pcie2_clkreq_n,\n\tmsm_mux_pll_bist_sync,\n\tmsm_mux_pll_clk_aux,\n\tmsm_mux_pll_ref_clk,\n\tmsm_mux_pri_mi2s,\n\tmsm_mux_prng_rosc,\n\tmsm_mux_qdss_cti,\n\tmsm_mux_qdss_gpio,\n\tmsm_mux_qlink0_b_en,\n\tmsm_mux_qlink0_b_req,\n\tmsm_mux_qlink0_l_en,\n\tmsm_mux_qlink0_l_req,\n\tmsm_mux_qlink0_wmss,\n\tmsm_mux_qlink1_l_en,\n\tmsm_mux_qlink1_l_req,\n\tmsm_mux_qlink1_wmss,\n\tmsm_mux_qup_se0,\n\tmsm_mux_qup_se1_l2_mira,\n\tmsm_mux_qup_se1_l2_mirb,\n\tmsm_mux_qup_se1_l3_mira,\n\tmsm_mux_qup_se1_l3_mirb,\n\tmsm_mux_qup_se2,\n\tmsm_mux_qup_se3,\n\tmsm_mux_qup_se4,\n\tmsm_mux_qup_se5,\n\tmsm_mux_qup_se6,\n\tmsm_mux_qup_se7,\n\tmsm_mux_qup_se8,\n\tmsm_mux_rgmii_rx_ctl,\n\tmsm_mux_rgmii_rxc,\n\tmsm_mux_rgmii_rxd,\n\tmsm_mux_rgmii_tx_ctl,\n\tmsm_mux_rgmii_txc,\n\tmsm_mux_rgmii_txd,\n\tmsm_mux_sd_card,\n\tmsm_mux_sdc1_tb,\n\tmsm_mux_sdc2_tb_trig,\n\tmsm_mux_sec_mi2s,\n\tmsm_mux_sgmii_phy_intr0_n,\n\tmsm_mux_sgmii_phy_intr1_n,\n\tmsm_mux_spmi_coex,\n\tmsm_mux_spmi_vgi,\n\tmsm_mux_tgu_ch0_trigout,\n\tmsm_mux_tmess_prng0,\n\tmsm_mux_tmess_prng1,\n\tmsm_mux_tmess_prng2,\n\tmsm_mux_tmess_prng3,\n\tmsm_mux_tri_mi2s,\n\tmsm_mux_uim1_clk,\n\tmsm_mux_uim1_data,\n\tmsm_mux_uim1_present,\n\tmsm_mux_uim1_reset,\n\tmsm_mux_uim2_clk,\n\tmsm_mux_uim2_data,\n\tmsm_mux_uim2_present,\n\tmsm_mux_uim2_reset,\n\tmsm_mux_usb2phy_ac_en,\n\tmsm_mux_vsense_trigger_mirnat,\n\tmsm_mux__,\n};\n\nstatic const char *const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\",\n\t\"gpio7\", \"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\",\n\t\"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\",\n\t\"gpio21\", \"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\",\n\t\"gpio28\", \"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\",\n\t\"gpio35\", \"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\",\n\t\"gpio42\", \"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\",\n\t\"gpio49\", \"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\",\n\t\"gpio56\", \"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\",\n\t\"gpio63\", \"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\",\n\t\"gpio70\", \"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\",\n\t\"gpio77\", \"gpio78\", \"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\",\n\t\"gpio84\", \"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\",\n\t\"gpio91\", \"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\",\n\t\"gpio98\", \"gpio99\", \"gpio100\", \"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\",\n\t\"gpio105\", \"gpio106\", \"gpio107\", \"gpio108\", \"gpio109\", \"gpio110\", \"gpio111\",\n\t\"gpio112\", \"gpio113\", \"gpio114\", \"gpio115\", \"gpio116\", \"gpio117\", \"gpio118\",\n\t\"gpio119\", \"gpio120\", \"gpio121\", \"gpio122\", \"gpio123\", \"gpio124\", \"gpio125\",\n\t\"gpio126\", \"gpio127\", \"gpio128\", \"gpio129\", \"gpio130\", \"gpio131\", \"gpio132\",\n};\nstatic const char *const adsp_ext_groups[] = {\n\t\"gpio59\", \"gpio68\",\n};\nstatic const char *const atest_char_groups[] = {\n\t\"gpio24\", \"gpio25\", \"gpio26\", \"gpio41\", \"gpio63\",\n};\nstatic const char *const audio_ref_clk_groups[] = {\n\t\"gpio126\",\n};\nstatic const char *const bimc_dte_groups[] = {\n\t\"gpio14\", \"gpio15\", \"gpio61\", \"gpio59\",\n};\nstatic const char *const char_exec_groups[] = {\n\t\"gpio6\", \"gpio7\",\n};\nstatic const char *const coex_uart2_groups[] = {\n\t\"gpio48\", \"gpio49\", \"gpio90\", \"gpio91\",\n};\nstatic const char *const coex_uart_groups[] = {\n\t\"gpio46\", \"gpio47\",\n};\nstatic const char *const cri_trng_groups[] = {\n\t\"gpio36\",\n};\nstatic const char *const cri_trng0_groups[] = {\n\t\"gpio31\",\n};\nstatic const char *const cri_trng1_groups[] = {\n\t\"gpio32\",\n};\nstatic const char *const dbg_out_clk_groups[] = {\n\t\"gpio26\",\n};\nstatic const char *const ddr_bist_groups[] = {\n\t\"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n};\nstatic const char *const ddr_pxi0_groups[] = {\n\t\"gpio45\", \"gpio46\",\n};\nstatic const char *const ebi0_wrcdc_groups[] = {\n\t\"gpio0\", \"gpio2\",\n};\nstatic const char *const ebi2_a_groups[] = {\n\t\"gpio100\",\n};\nstatic const char *const ebi2_lcd_groups[] = {\n\t\"gpio99\", \"gpio101\",\n};\nstatic const char *const ebi2_lcd_te_groups[] = {\n\t\"gpio98\",\n};\nstatic const char *const emac0_mcg_groups[] = {\n\t\"gpio83\", \"gpio84\", \"gpio85\", \"gpio89\",\n};\nstatic const char *const emac0_ptp_groups[] = {\n\t\"gpio35\", \"gpio83\", \"gpio84\", \"gpio85\", \"gpio89\", \"gpio119\", \"gpio123\",\n};\nstatic const char *const emac1_mcg_groups[] = {\n\t\"gpio90\", \"gpio92\", \"gpio93\", \"gpio122\",\n};\nstatic const char *const emac1_ptp_groups[] = {\n\t\"gpio112\", \"gpio113\", \"gpio114\", \"gpio115\",\n};\nstatic const char *const emac_cdc_groups[] = {\n\t\"gpio38\", \"gpio39\",\n};\nstatic const char *const emac_pps_in_groups[] = {\n\t\"gpio127\",\n};\nstatic const char *const eth0_mdc_groups[] = {\n\t\"gpio94\",\n};\nstatic const char *const eth0_mdio_groups[] = {\n\t\"gpio95\",\n};\nstatic const char *const eth1_mdc_groups[] = {\n\t\"gpio106\",\n};\nstatic const char *const eth1_mdio_groups[] = {\n\t\"gpio107\",\n};\nstatic const char *const ext_dbg_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio14\", \"gpio15\",\n};\nstatic const char *const gcc_125_clk_groups[] = {\n\t\"gpio25\",\n};\nstatic const char *const gcc_gp1_clk_groups[] = {\n\t\"gpio39\",\n};\nstatic const char *const gcc_gp2_clk_groups[] = {\n\t\"gpio40\",\n};\nstatic const char *const gcc_gp3_clk_groups[] = {\n\t\"gpio41\",\n};\nstatic const char *const gcc_plltest_groups[] = {\n\t\"gpio81\", \"gpio82\",\n};\nstatic const char *const i2s_mclk_groups[] = {\n\t\"gpio74\",\n};\nstatic const char *const jitter_bist_groups[] = {\n\t\"gpio41\",\n};\nstatic const char *const ldo_en_groups[] = {\n\t\"gpio8\",\n};\nstatic const char *const ldo_update_groups[] = {\n\t\"gpio62\",\n};\nstatic const char *const m_voc_groups[] = {\n\t\"gpio62\", \"gpio63\", \"gpio64\", \"gpio65\", \"gpio71\",\n};\nstatic const char *const mgpi_clk_groups[] = {\n\t\"gpio39\", \"gpio40\",\n};\nstatic const char *const native_char_groups[] = {\n\t\"gpio29\", \"gpio33\", \"gpio57\", \"gpio66\", \"gpio67\",\n};\nstatic const char *const native_tsens_groups[] = {\n\t\"gpio38\",\n};\nstatic const char *const native_tsense_groups[] = {\n\t\"gpio64\", \"gpio76\",\n};\nstatic const char *const nav_dr_sync_groups[] = {\n\t\"gpio36\",\n};\nstatic const char *const nav_gpio_groups[] = {\n\t\"gpio35\", \"gpio36\", \"gpio104\",\n};\nstatic const char *const pa_indicator_groups[] = {\n\t\"gpio58\",\n};\nstatic const char *const pci_e_groups[] = {\n\t\"gpio42\",\n};\nstatic const char *const pcie0_clkreq_n_groups[] = {\n\t\"gpio43\",\n};\nstatic const char *const pcie1_clkreq_n_groups[] = {\n\t\"gpio124\",\n};\nstatic const char *const pcie2_clkreq_n_groups[] = {\n\t\"gpio121\",\n};\nstatic const char *const pll_bist_sync_groups[] = {\n\t\"gpio38\",\n};\nstatic const char *const pll_clk_aux_groups[] = {\n\t\"gpio40\",\n};\nstatic const char *const pll_ref_clk_groups[] = {\n\t\"gpio37\",\n};\nstatic const char *const pri_mi2s_groups[] = {\n\t\"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\",\n};\nstatic const char *const prng_rosc_groups[] = {\n\t\"gpio27\", \"gpio36\", \"gpio37\", \"gpio38\",\n};\nstatic const char *const qdss_cti_groups[] = {\n\t\"gpio16\", \"gpio17\", \"gpio52\", \"gpio53\", \"gpio56\",\n\t\"gpio57\", \"gpio59\", \"gpio60\", \"gpio78\", \"gpio79\",\n};\nstatic const char *const qdss_gpio_groups[] = {\n\t\"gpio82\", \"gpio83\", \"gpio84\", \"gpio85\", \"gpio94\",\n\t\"gpio95\", \"gpio96\", \"gpio97\", \"gpio110\", \"gpio111\",\n\t\"gpio112\", \"gpio113\", \"gpio114\", \"gpio115\", \"gpio116\",\n\t\"gpio117\", \"gpio118\", \"gpio119\",\n};\nstatic const char *const qlink0_b_en_groups[] = {\n\t\"gpio40\",\n};\nstatic const char *const qlink0_b_req_groups[] = {\n\t\"gpio41\",\n};\nstatic const char *const qlink0_l_en_groups[] = {\n\t\"gpio37\",\n};\nstatic const char *const qlink0_l_req_groups[] = {\n\t\"gpio38\",\n};\nstatic const char *const qlink0_wmss_groups[] = {\n\t\"gpio39\",\n};\nstatic const char *const qlink1_l_en_groups[] = {\n\t\"gpio26\",\n};\nstatic const char *const qlink1_l_req_groups[] = {\n\t\"gpio27\",\n};\nstatic const char *const qlink1_wmss_groups[] = {\n\t\"gpio28\",\n};\nstatic const char *const qup_se0_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\",\n};\nstatic const char *const qup_se1_l2_mira_groups[] = {\n\t\"gpio12\",\n};\nstatic const char *const qup_se1_l2_mirb_groups[] = {\n\t\"gpio16\",\n};\nstatic const char *const qup_se1_l3_mira_groups[] = {\n\t\"gpio13\",\n};\nstatic const char *const qup_se1_l3_mirb_groups[] = {\n\t\"gpio17\",\n};\nstatic const char *const qup_se2_groups[] = {\n\t\"gpio14\", \"gpio15\", \"gpio16\", \"gpio17\",\n};\nstatic const char *const qup_se3_groups[] = {\n\t\"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\",\n};\nstatic const char *const qup_se4_groups[] = {\n\t\"gpio64\", \"gpio65\",\n};\nstatic const char *const qup_se5_groups[] = {\n\t\"gpio110\", \"gpio111\",\n};\nstatic const char *const qup_se6_groups[] = {\n\t\"gpio112\", \"gpio113\", \"gpio114\", \"gpio115\",\n};\nstatic const char *const qup_se7_groups[] = {\n\t\"gpio116\", \"gpio117\", \"gpio118\", \"gpio119\",\n};\nstatic const char *const qup_se8_groups[] = {\n\t\"gpio124\", \"gpio125\",\n};\nstatic const char *const rgmii_rx_ctl_groups[] = {\n\t\"gpio93\",\n};\nstatic const char *const rgmii_rxc_groups[] = {\n\t\"gpio88\",\n};\nstatic const char *const rgmii_rxd_groups[] = {\n\t\"gpio89\", \"gpio90\", \"gpio91\", \"gpio92\",\n};\nstatic const char *const rgmii_tx_ctl_groups[] = {\n\t\"gpio87\",\n};\nstatic const char *const rgmii_txc_groups[] = {\n\t\"gpio82\",\n};\nstatic const char *const rgmii_txd_groups[] = {\n\t\"gpio83\", \"gpio84\", \"gpio85\", \"gpio86\",\n};\nstatic const char *const sd_card_groups[] = {\n\t\"gpio105\",\n};\nstatic const char *const sdc1_tb_groups[] = {\n\t\"gpio84\", \"gpio130\",\n};\nstatic const char *const sdc2_tb_trig_groups[] = {\n\t\"gpio129\",\n};\nstatic const char *const sec_mi2s_groups[] = {\n\t\"gpio20\", \"gpio21\", \"gpio22\", \"gpio23\",\n};\nstatic const char *const sgmii_phy_intr0_n_groups[] = {\n\t\"gpio97\",\n};\nstatic const char *const sgmii_phy_intr1_n_groups[] = {\n\t\"gpio109\",\n};\nstatic const char *const spmi_coex_groups[] = {\n\t\"gpio48\", \"gpio49\",\n};\nstatic const char *const spmi_vgi_groups[] = {\n\t\"gpio50\", \"gpio51\",\n};\nstatic const char *const tgu_ch0_trigout_groups[] = {\n\t\"gpio55\",\n};\nstatic const char *const tmess_prng0_groups[] = {\n\t\"gpio28\",\n};\nstatic const char *const tmess_prng1_groups[] = {\n\t\"gpio29\",\n};\nstatic const char *const tmess_prng2_groups[] = {\n\t\"gpio30\",\n};\nstatic const char *const tmess_prng3_groups[] = {\n\t\"gpio31\",\n};\nstatic const char *const tri_mi2s_groups[] = {\n\t\"gpio98\", \"gpio99\", \"gpio100\", \"gpio101\",\n};\nstatic const char *const uim1_clk_groups[] = {\n\t\"gpio7\",\n};\nstatic const char *const uim1_data_groups[] = {\n\t\"gpio4\",\n};\nstatic const char *const uim1_present_groups[] = {\n\t\"gpio5\",\n};\nstatic const char *const uim1_reset_groups[] = {\n\t\"gpio6\",\n};\nstatic const char *const uim2_clk_groups[] = {\n\t\"gpio3\",\n};\nstatic const char *const uim2_data_groups[] = {\n\t\"gpio0\",\n};\nstatic const char *const uim2_present_groups[] = {\n\t\"gpio1\",\n};\nstatic const char *const uim2_reset_groups[] = {\n\t\"gpio2\",\n};\nstatic const char *const usb2phy_ac_en_groups[] = {\n\t\"gpio80\",\n};\nstatic const char *const vsense_trigger_mirnat_groups[] = {\n\t\"gpio37\",\n};\n\nstatic const struct pinfunction sdx75_functions[] = {\n\tMSM_PIN_FUNCTION(adsp_ext),\n\tMSM_PIN_FUNCTION(atest_char),\n\tMSM_PIN_FUNCTION(audio_ref_clk),\n\tMSM_PIN_FUNCTION(bimc_dte),\n\tMSM_PIN_FUNCTION(char_exec),\n\tMSM_PIN_FUNCTION(coex_uart2),\n\tMSM_PIN_FUNCTION(coex_uart),\n\tMSM_PIN_FUNCTION(cri_trng),\n\tMSM_PIN_FUNCTION(cri_trng0),\n\tMSM_PIN_FUNCTION(cri_trng1),\n\tMSM_PIN_FUNCTION(dbg_out_clk),\n\tMSM_PIN_FUNCTION(ddr_bist),\n\tMSM_PIN_FUNCTION(ddr_pxi0),\n\tMSM_PIN_FUNCTION(ebi0_wrcdc),\n\tMSM_PIN_FUNCTION(ebi2_a),\n\tMSM_PIN_FUNCTION(ebi2_lcd),\n\tMSM_PIN_FUNCTION(ebi2_lcd_te),\n\tMSM_PIN_FUNCTION(emac0_mcg),\n\tMSM_PIN_FUNCTION(emac0_ptp),\n\tMSM_PIN_FUNCTION(emac1_mcg),\n\tMSM_PIN_FUNCTION(emac1_ptp),\n\tMSM_PIN_FUNCTION(emac_cdc),\n\tMSM_PIN_FUNCTION(emac_pps_in),\n\tMSM_PIN_FUNCTION(eth0_mdc),\n\tMSM_PIN_FUNCTION(eth0_mdio),\n\tMSM_PIN_FUNCTION(eth1_mdc),\n\tMSM_PIN_FUNCTION(eth1_mdio),\n\tMSM_PIN_FUNCTION(ext_dbg),\n\tMSM_PIN_FUNCTION(gcc_125_clk),\n\tMSM_PIN_FUNCTION(gcc_gp1_clk),\n\tMSM_PIN_FUNCTION(gcc_gp2_clk),\n\tMSM_PIN_FUNCTION(gcc_gp3_clk),\n\tMSM_PIN_FUNCTION(gcc_plltest),\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(i2s_mclk),\n\tMSM_PIN_FUNCTION(jitter_bist),\n\tMSM_PIN_FUNCTION(ldo_en),\n\tMSM_PIN_FUNCTION(ldo_update),\n\tMSM_PIN_FUNCTION(m_voc),\n\tMSM_PIN_FUNCTION(mgpi_clk),\n\tMSM_PIN_FUNCTION(native_char),\n\tMSM_PIN_FUNCTION(native_tsens),\n\tMSM_PIN_FUNCTION(native_tsense),\n\tMSM_PIN_FUNCTION(nav_dr_sync),\n\tMSM_PIN_FUNCTION(nav_gpio),\n\tMSM_PIN_FUNCTION(pa_indicator),\n\tMSM_PIN_FUNCTION(pci_e),\n\tMSM_PIN_FUNCTION(pcie0_clkreq_n),\n\tMSM_PIN_FUNCTION(pcie1_clkreq_n),\n\tMSM_PIN_FUNCTION(pcie2_clkreq_n),\n\tMSM_PIN_FUNCTION(pll_bist_sync),\n\tMSM_PIN_FUNCTION(pll_clk_aux),\n\tMSM_PIN_FUNCTION(pll_ref_clk),\n\tMSM_PIN_FUNCTION(pri_mi2s),\n\tMSM_PIN_FUNCTION(prng_rosc),\n\tMSM_PIN_FUNCTION(qdss_cti),\n\tMSM_PIN_FUNCTION(qdss_gpio),\n\tMSM_PIN_FUNCTION(qlink0_b_en),\n\tMSM_PIN_FUNCTION(qlink0_b_req),\n\tMSM_PIN_FUNCTION(qlink0_l_en),\n\tMSM_PIN_FUNCTION(qlink0_l_req),\n\tMSM_PIN_FUNCTION(qlink1_l_en),\n\tMSM_PIN_FUNCTION(qlink1_l_req),\n\tMSM_PIN_FUNCTION(qlink0_wmss),\n\tMSM_PIN_FUNCTION(qlink1_wmss),\n\tMSM_PIN_FUNCTION(qup_se0),\n\tMSM_PIN_FUNCTION(qup_se1_l2_mira),\n\tMSM_PIN_FUNCTION(qup_se1_l2_mirb),\n\tMSM_PIN_FUNCTION(qup_se1_l3_mira),\n\tMSM_PIN_FUNCTION(qup_se1_l3_mirb),\n\tMSM_PIN_FUNCTION(qup_se2),\n\tMSM_PIN_FUNCTION(qup_se3),\n\tMSM_PIN_FUNCTION(qup_se4),\n\tMSM_PIN_FUNCTION(qup_se5),\n\tMSM_PIN_FUNCTION(qup_se6),\n\tMSM_PIN_FUNCTION(qup_se7),\n\tMSM_PIN_FUNCTION(qup_se8),\n\tMSM_PIN_FUNCTION(rgmii_rx_ctl),\n\tMSM_PIN_FUNCTION(rgmii_rxc),\n\tMSM_PIN_FUNCTION(rgmii_rxd),\n\tMSM_PIN_FUNCTION(rgmii_tx_ctl),\n\tMSM_PIN_FUNCTION(rgmii_txc),\n\tMSM_PIN_FUNCTION(rgmii_txd),\n\tMSM_PIN_FUNCTION(sd_card),\n\tMSM_PIN_FUNCTION(sdc1_tb),\n\tMSM_PIN_FUNCTION(sdc2_tb_trig),\n\tMSM_PIN_FUNCTION(sec_mi2s),\n\tMSM_PIN_FUNCTION(sgmii_phy_intr0_n),\n\tMSM_PIN_FUNCTION(sgmii_phy_intr1_n),\n\tMSM_PIN_FUNCTION(spmi_coex),\n\tMSM_PIN_FUNCTION(spmi_vgi),\n\tMSM_PIN_FUNCTION(tgu_ch0_trigout),\n\tMSM_PIN_FUNCTION(tmess_prng0),\n\tMSM_PIN_FUNCTION(tmess_prng1),\n\tMSM_PIN_FUNCTION(tmess_prng2),\n\tMSM_PIN_FUNCTION(tmess_prng3),\n\tMSM_PIN_FUNCTION(tri_mi2s),\n\tMSM_PIN_FUNCTION(uim1_clk),\n\tMSM_PIN_FUNCTION(uim1_data),\n\tMSM_PIN_FUNCTION(uim1_present),\n\tMSM_PIN_FUNCTION(uim1_reset),\n\tMSM_PIN_FUNCTION(uim2_clk),\n\tMSM_PIN_FUNCTION(uim2_data),\n\tMSM_PIN_FUNCTION(uim2_present),\n\tMSM_PIN_FUNCTION(uim2_reset),\n\tMSM_PIN_FUNCTION(usb2phy_ac_en),\n\tMSM_PIN_FUNCTION(vsense_trigger_mirnat),\n};\n\nstatic const struct msm_pingroup sdx75_groups[] = {\n\t[0] = PINGROUP(0, uim2_data, ebi0_wrcdc, _, _, _, _, _, _, _, _),\n\t[1] = PINGROUP(1, uim2_present, _, _, _, _, _, _, _, _, _),\n\t[2] = PINGROUP(2, uim2_reset, ebi0_wrcdc, _, _, _, _, _, _, _, _),\n\t[3] = PINGROUP(3, uim2_clk, _, _, _, _, _, _, _, _, _),\n\t[4] = PINGROUP(4, uim1_data, _, _, _, _, _, _, _, _, _),\n\t[5] = PINGROUP(5, uim1_present, _, _, _, _, _, _, _, _, _),\n\t[6] = PINGROUP(6, uim1_reset, char_exec, _, _, _, _, _, _, _, _),\n\t[7] = PINGROUP(7, uim1_clk, char_exec, _, _, _, _, _, _, _, _),\n\t[8] = PINGROUP(8, qup_se0, ldo_en, _, _, _, _, _, _, _, _),\n\t[9] = PINGROUP(9, qup_se0, _, _, _, _, _, _, _, _, _),\n\t[10] = PINGROUP(10, qup_se0, _, _, _, _, _, _, _, _, _),\n\t[11] = PINGROUP(11, qup_se0, _, _, _, _, _, _, _, _, _),\n\t[12] = PINGROUP(12, qup_se1_l2_mira, ext_dbg, _, _, _, _, _, _, _, _),\n\t[13] = PINGROUP(13, qup_se1_l3_mira, ext_dbg, _, _, _, _, _, _,\t_, _),\n\t[14] = PINGROUP(14, qup_se2, ext_dbg, bimc_dte, _, _, _, _, _, _, _),\n\t[15] = PINGROUP(15, qup_se2, ext_dbg, bimc_dte, _, _, _, _, _, _, _),\n\t[16] = PINGROUP(16, pri_mi2s, qup_se2, qup_se1_l2_mirb, qdss_cti, qdss_cti, _, _, _, _, _),\n\t[17] = PINGROUP(17, pri_mi2s, qup_se2, qup_se1_l3_mirb, qdss_cti, qdss_cti, _, _, _, _, _),\n\t[18] = PINGROUP(18, pri_mi2s, _, _, _, _, _, _, _, _, _),\n\t[19] = PINGROUP(19, pri_mi2s, _, _, _, _, _, _, _, _, _),\n\t[20] = PINGROUP(20, sec_mi2s, _, _, _, _, _, _, _, _, _),\n\t[21] = PINGROUP(21, sec_mi2s, _, _, _, _, _, _, _, _, _),\n\t[22] = PINGROUP(22, sec_mi2s, _, _, _, _, _, _, _, _, _),\n\t[23] = PINGROUP(23, sec_mi2s, _, _, _, _, _, _, _, _, _),\n\t[24] = PINGROUP(24, _, atest_char, _, _, _, _, _, _, _, _),\n\t[25] = PINGROUP(25, gcc_125_clk, _, atest_char, _, _, _, _, _,\t_, _),\n\t[26] = PINGROUP(26, _, _, qlink1_l_en, dbg_out_clk, atest_char, _, _, _, _, _),\n\t[27] = PINGROUP(27, _, _, qlink1_l_req, prng_rosc, _, _, _, _,\t_, _),\n\t[28] = PINGROUP(28, _, qlink1_wmss, tmess_prng0, _, _, _, _, _,\t_, _),\n\t[29] = PINGROUP(29, _, _, _, native_char, tmess_prng1, _, _, _, _, _),\n\t[30] = PINGROUP(30, _, _, _, tmess_prng2, _, _, _, _, _, _),\n\t[31] = PINGROUP(31, _, _, cri_trng0, _, tmess_prng3, _, _, _, _, _),\n\t[32] = PINGROUP(32, _, _, cri_trng1, _, _, _, _, _, _, _),\n\t[33] = PINGROUP(33, _, _, native_char, _, _, _, _, _, _, _),\n\t[34] = PINGROUP(34, _, _, _, _, _, _, _, _, _, _),\n\t[35] = PINGROUP(35, nav_gpio, emac0_ptp, emac0_ptp, _, _, _, _, _, _, _),\n\t[36] = PINGROUP(36, nav_gpio, nav_dr_sync, nav_gpio, cri_trng, prng_rosc, _, _, _, _, _),\n\t[37] = PINGROUP(37, qlink0_l_en, _, pll_ref_clk, prng_rosc, vsense_trigger_mirnat, _, _, _, _, _),\n\t[38] = PINGROUP(38, qlink0_l_req, _, pll_bist_sync, prng_rosc, _, emac_cdc, _, native_tsens, _, _),\n\t[39] = PINGROUP(39, qlink0_wmss, _, mgpi_clk, gcc_gp1_clk, _, emac_cdc, _, _, _, _),\n\t[40] = PINGROUP(40, qlink0_b_en, _, mgpi_clk, pll_clk_aux, gcc_gp2_clk, _, _, _, _, _),\n\t[41] = PINGROUP(41, qlink0_b_req, _, jitter_bist, gcc_gp3_clk, _, _, atest_char, _, _, _),\n\t[42] = PINGROUP(42, pci_e, _, _, _, _, _, _, _, _, _),\n\t[43] = PINGROUP(43, pcie0_clkreq_n, _, _, _, _, _, _, _, _, _),\n\t[44] = PINGROUP(44, _, _, _, _, _, _, _, _, _, _),\n\t[45] = PINGROUP(45, ddr_pxi0, _, _, _, _, _, _, _, _, _),\n\t[46] = PINGROUP(46, coex_uart, ddr_bist, ddr_pxi0, _, _, _, _, _, _, _),\n\t[47] = PINGROUP(47, coex_uart, ddr_bist, _, _, _, _, _, _, _, _),\n\t[48] = PINGROUP(48, coex_uart2, spmi_coex, ddr_bist, _, _, _, _, _, _, _),\n\t[49] = PINGROUP(49, coex_uart2, spmi_coex, ddr_bist, _, _, _, _, _, _, _),\n\t[50] = PINGROUP(50, spmi_vgi, _, _, _, _, _, _, _, _, _),\n\t[51] = PINGROUP(51, spmi_vgi, _, _, _, _, _, _, _, _, _),\n\t[52] = PINGROUP(52, qup_se3, qdss_cti, qdss_cti, _, _, _, _, _, _, _),\n\t[53] = PINGROUP(53, qup_se3, qdss_cti, qdss_cti, _, _, _, _, _, _, _),\n\t[54] = PINGROUP(54, qup_se3, _, _, _, _, _, _, _, _, _),\n\t[55] = PINGROUP(55, qup_se3, tgu_ch0_trigout, _, _, _, _, _, _, _, _),\n\t[56] = PINGROUP(56, qdss_cti, qdss_cti, _, _, _, _, _, _, _, _),\n\t[57] = PINGROUP(57, qdss_cti, qdss_cti, _, native_char, _, _, _, _, _, _),\n\t[58] = PINGROUP(58, _, pa_indicator, _, _, _, _, _, _, _, _),\n\t[59] = PINGROUP(59, adsp_ext, qdss_cti, _, bimc_dte, _, _, _, _, _, _),\n\t[60] = PINGROUP(60, qdss_cti, _, _, _, _, _, _, _, _, _),\n\t[61] = PINGROUP(61, _, bimc_dte, _, _, _, _, _, _, _, _),\n\t[62] = PINGROUP(62, m_voc, ldo_update, _, _, _, _, _, _, _, _),\n\t[63] = PINGROUP(63, m_voc, _, atest_char, _, _, _, _, _, _, _),\n\t[64] = PINGROUP(64, qup_se4, m_voc, _, native_tsense, _, _, _, _, _, _),\n\t[65] = PINGROUP(65, qup_se4, m_voc, _, _, _, _, _, _, _, _),\n\t[66] = PINGROUP(66, _, native_char, _, _, _, _, _, _, _, _),\n\t[67] = PINGROUP(67, _, native_char, _, _, _, _, _, _, _, _),\n\t[68] = PINGROUP(68, adsp_ext, _, _, _, _, _, _, _, _, _),\n\t[69] = PINGROUP(69, _, _, _, _, _, _, _, _, _, _),\n\t[70] = PINGROUP(70, _, _, _, _, _, _, _, _, _, _),\n\t[71] = PINGROUP(71, m_voc, _, _, _, _, _, _, _, _, _),\n\t[72] = PINGROUP(72, _, _, _, _, _, _, _, _, _, _),\n\t[73] = PINGROUP(73, _, _, _, _, _, _, _, _, _, _),\n\t[74] = PINGROUP(74, i2s_mclk, _, _, _, _, _, _, _, _, _),\n\t[75] = PINGROUP(75, _, _, _, _, _, _, _, _, _, _),\n\t[76] = PINGROUP(76, native_tsense, _, _, _, _, _, _, _, _, _),\n\t[77] = PINGROUP(77, _, _, _, _, _, _, _, _, _, _),\n\t[78] = PINGROUP(78, qdss_cti, qdss_cti, _, _, _, _, _, _, _, _),\n\t[79] = PINGROUP(79, qdss_cti, qdss_cti, _, _, _, _, _, _, _, _),\n\t[80] = PINGROUP(80, usb2phy_ac_en, _, _, _, _, _, _, _, _, _),\n\t[81] = PINGROUP(81, gcc_plltest, _, _, _, _, _, _, _, _, _),\n\t[82] = PINGROUP(82, rgmii_txc, gcc_plltest, qdss_gpio, _, _, _, _, _, _, _),\n\t[83] = PINGROUP(83, rgmii_txd, emac0_ptp, emac0_ptp, emac0_mcg, qdss_gpio, _, _, _, _, _),\n\t[84] = PINGROUP(84, rgmii_txd, emac0_ptp, emac0_mcg, qdss_gpio, _, sdc1_tb, _, _, _, _),\n\t[85] = PINGROUP(85, rgmii_txd, emac0_ptp, emac0_mcg, qdss_gpio, _, _, _, _, _, _),\n\t[86] = PINGROUP(86, rgmii_txd, _, _, _, _, _, _, _, _, _),\n\t[87] = PINGROUP(87, rgmii_tx_ctl, _, _, _, _, _, _, _, _, _),\n\t[88] = PINGROUP(88, rgmii_rxc, _, _, _, _, _, _, _, _, _),\n\t[89] = PINGROUP(89, rgmii_rxd, emac0_ptp, emac0_ptp, emac0_mcg, _, _, _, _, _, _),\n\t[90] = PINGROUP(90, rgmii_rxd, coex_uart2, emac1_mcg, _, _, _, _, _, _, _),\n\t[91] = PINGROUP(91, rgmii_rxd, coex_uart2, _, _, _, _, _, _, _, _),\n\t[92] = PINGROUP(92, rgmii_rxd, emac1_mcg, _, _, _, _, _, _, _, _),\n\t[93] = PINGROUP(93, rgmii_rx_ctl, emac1_mcg, _, _, _, _, _, _, _, _),\n\t[94] = PINGROUP(94, eth0_mdc, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[95] = PINGROUP(95, eth0_mdio, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[96] = PINGROUP(96, qdss_gpio, _, _, _, _, _, _, _, _, _),\n\t[97] = PINGROUP(97, sgmii_phy_intr0_n, _, qdss_gpio, _, _, _, _, _, _, _),\n\t[98] = PINGROUP(98, tri_mi2s, ebi2_lcd_te, _, _, _, _, _, _, _, _),\n\t[99] = PINGROUP(99, tri_mi2s, ebi2_lcd, _, _, _, _, _, _, _, _),\n\t[100] = PINGROUP(100, tri_mi2s, ebi2_a, _, _, _, _, _, _, _, _),\n\t[101] = PINGROUP(101, tri_mi2s, ebi2_lcd, _, _, _, _, _, _, _, _),\n\t[102] = PINGROUP(102, _, _, _, _, _, _, _, _, _, _),\n\t[103] =\tPINGROUP(103, _, _, _, _, _, _, _, _, _, _),\n\t[104] = PINGROUP(104, nav_gpio, _, _, _, _, _, _, _, _, _),\n\t[105] = PINGROUP(105, sd_card, _, _, _, _, _, _, _, _, _),\n\t[106] = PINGROUP(106, eth1_mdc, _, _, _, _, _, _, _, _, _),\n\t[107] = PINGROUP(107, eth1_mdio, _, _, _, _, _, _, _, _, _),\n\t[108] =\tPINGROUP(108, _, _, _, _, _, _, _, _, _, _),\n\t[109] = PINGROUP(109, sgmii_phy_intr1_n, _, _, _, _, _, _, _, _, _),\n\t[110] = PINGROUP(110, qup_se5, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[111] = PINGROUP(111, qup_se5, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[112] = PINGROUP(112, qup_se6, emac1_ptp, emac1_ptp, qdss_gpio, _, _, _, _, _, _),\n\t[113] = PINGROUP(113, qup_se6, emac1_ptp, emac1_ptp, qdss_gpio, _, _, _, _, _, _),\n\t[114] = PINGROUP(114, qup_se6, emac1_ptp, emac1_ptp, qdss_gpio, _, _, _, _, _, _),\n\t[115] = PINGROUP(115, qup_se6, emac1_ptp, emac1_ptp, qdss_gpio, _, _, _, _, _, _),\n\t[116] = PINGROUP(116, qup_se7, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[117] = PINGROUP(117, qup_se7, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[118] = PINGROUP(118, qup_se7, qdss_gpio, _, _, _, _, _, _, _, _),\n\t[119] = PINGROUP(119, qup_se7, emac0_ptp, qdss_gpio, _, _, _, _, _, _, _),\n\t[120] = PINGROUP(120, _, _, _, _, _, _, _, _, _, _),\n\t[121] = PINGROUP(121, pcie2_clkreq_n, _, _, _, _, _, _, _, _, _),\n\t[122] = PINGROUP(122, emac1_mcg, _, _, _, _, _, _, _, _, _),\n\t[123] = PINGROUP(123, emac0_ptp, emac0_ptp, emac0_ptp, emac0_ptp, _, _, _, _, _, _),\n\t[124] = PINGROUP(124, pcie1_clkreq_n, qup_se8, _, _, _, _, _, _, _, _),\n\t[125] = PINGROUP(125, qup_se8, _, _, _, _, _, _, _, _, _),\n\t[126] = PINGROUP(126, audio_ref_clk, _, _, _, _, _, _, _, _, _),\n\t[127] = PINGROUP(127, emac_pps_in, _, _, _, _, _, _, _, _, _),\n\t[128] =\tPINGROUP(128, _, _, _, _, _, _, _, _, _, _),\n\t[129] = PINGROUP(129, sdc2_tb_trig, _, _, _, _, _, _, _, _, _),\n\t[130] = PINGROUP(130, sdc1_tb, _, _, _, _, _, _, _, _, _),\n\t[131] = PINGROUP(131, _, _, _, _, _, _, _, _, _, _),\n\t[132] =\tPINGROUP(132, _, _, _, _, _, _, _, _, _, _),\n\t[133] = SDC_QDSD_PINGROUP(sdc1_rclk, 0x19a000, 16, 0),\n\t[134] = SDC_QDSD_PINGROUP(sdc1_clk, 0x19a000, 14, 6),\n\t[135] = SDC_QDSD_PINGROUP(sdc1_cmd, 0x19a000, 11, 3),\n\t[136] = SDC_QDSD_PINGROUP(sdc1_data, 0x19a000, 9, 0),\n\t[137] = SDC_QDSD_PINGROUP(sdc2_clk, 0x19b000, 14, 6),\n\t[138] = SDC_QDSD_PINGROUP(sdc2_cmd, 0x19b000, 11, 3),\n\t[139] = SDC_QDSD_PINGROUP(sdc2_data, 0x19b000, 9, 0),\n};\n\nstatic const struct msm_gpio_wakeirq_map sdx75_pdc_map[] = {\n\t{ 1, 57 }, { 2, 91 }, {5, 52 }, { 6, 109 }, { 9, 129 }, { 11, 62 },\n\t{ 13, 84 }, { 15, 87 }, { 17, 88 }, { 18, 89 }, { 19, 90 }, { 20, 92 },\n\t{ 21, 93 }, { 22, 94 }, { 23, 95 }, { 25, 96 }, { 27, 97 }, { 35, 58 },\n\t{ 36, 53 }, { 38, 98 }, { 39, 99 }, { 40, 100 }, { 41, 101 }, { 42, 54 },\n\t{ 43, 56 }, { 44, 71 }, { 46, 60 }, { 47, 61 }, { 49, 47 }, { 50, 126 },\n\t{ 51, 55 }, { 52, 102 }, { 53, 141 }, { 54, 104 }, { 55, 105 }, { 56, 106 },\n\t{ 57, 107 }, { 59, 108 }, { 60, 110 }, { 62, 111 }, { 63, 112 }, { 64, 113 },\n\t{ 65, 114 }, { 67, 115 }, { 68, 116 }, { 69, 117 }, { 70, 118 }, { 71, 119 },\n\t{ 72, 120 }, { 75, 121 }, { 76, 122 }, { 78, 123 }, { 79, 124 }, { 80, 125 },\n\t{ 81, 50 }, { 85, 127 }, { 87, 128 }, { 91, 130 }, { 92, 131 }, { 93, 132 },\n\t{ 94, 133 }, { 95, 134 }, { 97, 135 }, { 98, 136 }, { 101, 64 }, { 103, 51 },\n\t{ 105, 65 }, { 106, 66 }, { 107, 67 }, { 108, 68 }, { 109, 69 }, { 111, 70 },\n\t{ 113, 59 }, { 115, 72 }, { 116, 73 }, { 117, 74 }, { 118, 75 }, { 119, 76 },\n\t{ 120, 77 }, { 121, 78 }, { 123, 79 }, { 124, 80 }, { 125, 63 }, { 127, 81 },\n\t{ 128, 82 }, { 129, 83 }, { 130, 85 }, { 132, 86 },\n};\n\nstatic const struct msm_pinctrl_soc_data sdx75_pinctrl = {\n\t.pins = sdx75_pins,\n\t.npins = ARRAY_SIZE(sdx75_pins),\n\t.functions = sdx75_functions,\n\t.nfunctions = ARRAY_SIZE(sdx75_functions),\n\t.groups = sdx75_groups,\n\t.ngroups = ARRAY_SIZE(sdx75_groups),\n\t.ngpios = 133,\n\t.wakeirq_map = sdx75_pdc_map,\n\t.nwakeirq_map = ARRAY_SIZE(sdx75_pdc_map),\n};\n\nstatic const struct of_device_id sdx75_pinctrl_of_match[] = {\n\t{ .compatible = \"qcom,sdx75-tlmm\", .data = &sdx75_pinctrl },\n\t{ }\n};\nMODULE_DEVICE_TABLE(of, sdx75_pinctrl_of_match);\n\nstatic int sdx75_pinctrl_probe(struct platform_device *pdev)\n{\n\tconst struct msm_pinctrl_soc_data *pinctrl_data;\n\n\tpinctrl_data = of_device_get_match_data(&pdev->dev);\n\tif (!pinctrl_data)\n\t\treturn -EINVAL;\n\n\treturn msm_pinctrl_probe(pdev, pinctrl_data);\n}\n\nstatic struct platform_driver sdx75_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"sdx75-tlmm\",\n\t\t.of_match_table = sdx75_pinctrl_of_match,\n\t},\n\t.probe = sdx75_pinctrl_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init sdx75_pinctrl_init(void)\n{\n\treturn platform_driver_register(&sdx75_pinctrl_driver);\n}\narch_initcall(sdx75_pinctrl_init);\n\nstatic void __exit sdx75_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&sdx75_pinctrl_driver);\n}\nmodule_exit(sdx75_pinctrl_exit);\n\nMODULE_DESCRIPTION(\"QTI sdx75 pinctrl driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}