// Seed: 1100845859
module module_0 (
    output tri  id_0,
    output wor  id_1,
    output tri1 id_2
    , id_4
);
  id_5(
      .id_0(), .id_1(1), .id_2(id_1), .id_3(id_4 - id_0 == 1), .id_4(1 + id_1)
  );
  assign id_5 = id_5;
  assign module_1.type_1 = 0;
endmodule
macromodule module_1 (
    input  wand  id_0,
    output tri   id_1,
    input  wand  id_2,
    output tri1  id_3,
    input  wand  id_4
    , id_14,
    input  tri0  id_5,
    input  tri0  id_6,
    input  wire  id_7,
    input  uwire id_8,
    output logic id_9,
    input  wor   id_10,
    input  uwire id_11,
    input  tri0  id_12
);
  assign id_14 = 1;
  module_0 modCall_1 (
      id_3,
      id_14,
      id_1
  );
  assign id_14 = id_4;
  initial begin : LABEL_0
    id_9 <= id_6 !=? id_2;
    #id_15;
  end
endmodule
