<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog/>
      <simLog>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 665 ns  Iteration: 13  Process: /apatb_test_HDR_IP1_top/AESL_inst_test_HDR_IP1/test_HDR_IP1_faddbkb_U1/test_HDR_IP1_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/nightly/2017_01_23_1756540/data/vhdl/src/unisims/primitive/DSP48E1.vhd&#xD;&#xA;Note: simulation done!&#xD;&#xA;Time: 560385 ns  Iteration: 1  Process: /apatb_test_HDR_IP1_top/generate_sim_done_proc  File: D:/work/vivado_2016.4/HLS_workspace/HLS_HDR_alg/IP_for_genesys2/HDR_IP/test_HDR_IP1/solution1/sim/vhdl/test_HDR_IP1.autotb.vhd&#xD;&#xA;Failure: NORMAL EXIT (note: failure is to force the simulator to stop)&#xD;&#xA;Time: 560385 ns  Iteration: 1  Process: /apatb_test_HDR_IP1_top/generate_sim_done_proc  File: D:/work/vivado_2016.4/HLS_workspace/HLS_HDR_alg/IP_for_genesys2/HDR_IP/test_HDR_IP1/solution1/sim/vhdl/test_HDR_IP1.autotb.vhd&#xD;&#xA;$finish called at time : 560385 ns&#xD;&#xA;run: Time (s): cpu = 00:00:01 ; elapsed = 00:08:36 . Memory (MB): peak = 208.199 ; gain = 0.000&#xD;&#xA;## quit" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:46:14.625+0900" type="Warning"/>
        <logs message="Warning: OPMODE Input Warning : The OPMODE 0110X0X with CARRYINSEL  000 to DSP48E1 instance is invalid.&#xD;&#xA;Time: 665 ns  Iteration: 13  Process: /apatb_test_HDR_IP1_top/AESL_inst_test_HDR_IP1/test_HDR_IP1_faddbkb_U0/test_HDR_IP1_ap_fadd_2_full_dsp_32_u/U0/i_synth/addsub_op/ADDSUB/speed_op/dsp/OP/dsp48e1_body/ALIGN_ADD/DSP2/DSP/prcs_opmode_drc  File: /wrk/2016.4/nightly/2017_01_23_1756540/data/vhdl/src/unisims/primitive/DSP48E1.vhd" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:34.886+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TLAST_read_file_proc/token_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.834+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TLAST_read_file_proc/token_line_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.825+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TLAST_read_file_proc/fstatus_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.817+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TLAST_read_file_proc/fp_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.810+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TLAST_read_file_proc/token_int was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.802+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TLAST_read_file_proc/token_len was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.794+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TLAST_read_file_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.786+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TLAST_read_file_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.779+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TLAST_read_file_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.771+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TLAST_read_file_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.764+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TLAST_in_size/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.756+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TLAST_in_size/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.748+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TLAST_in_size/i was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.741+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TLAST_in_size/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.733+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TLAST_in_size/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.726+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TUSER_read_file_proc/image_in_TUSER_mem_var was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.718+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TUSER_read_file_proc/image_in_TUSER_mInPtr_var was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.709+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TUSER_read_file_proc/transaction_idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.702+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TUSER_read_file_proc/ingress_status_var was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.693+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TUSER_read_file_proc/token_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.686+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TUSER_read_file_proc/token_line_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.678+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TUSER_read_file_proc/fstatus_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.670+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TUSER_read_file_proc/fp_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.663+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TUSER_read_file_proc/token_int was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.654+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TUSER_read_file_proc/token_len was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.647+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TUSER_read_file_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.641+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TUSER_read_file_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.633+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TUSER_read_file_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.625+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TUSER_read_file_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.617+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TUSER_in_size/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.609+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TUSER_in_size/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.599+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TUSER_in_size/i was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.591+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TUSER_in_size/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.582+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TUSER_in_size/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.574+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TSTRB_read_file_proc/image_in_TSTRB_mem_var was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.567+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TSTRB_read_file_proc/image_in_TSTRB_mInPtr_var was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.559+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TSTRB_read_file_proc/transaction_idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.552+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TSTRB_read_file_proc/ingress_status_var was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.546+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TSTRB_read_file_proc/token_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.538+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TSTRB_read_file_proc/token_line_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.530+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TSTRB_read_file_proc/fstatus_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.523+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TSTRB_read_file_proc/fp_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.514+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TSTRB_read_file_proc/token_int was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.507+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TSTRB_read_file_proc/token_len was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.499+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TSTRB_read_file_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.489+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TSTRB_read_file_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.478+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TSTRB_read_file_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.455+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TSTRB_read_file_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.445+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TSTRB_in_size/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.436+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TSTRB_in_size/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.427+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TSTRB_in_size/i was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.419+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TSTRB_in_size/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.411+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TSTRB_in_size/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.405+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TKEEP_read_file_proc/image_in_TKEEP_mem_var was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.398+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TKEEP_read_file_proc/image_in_TKEEP_mInPtr_var was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.391+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TKEEP_read_file_proc/transaction_idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.385+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TKEEP_read_file_proc/ingress_status_var was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.376+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TKEEP_read_file_proc/token_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.366+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TKEEP_read_file_proc/token_line_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.358+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TKEEP_read_file_proc/fstatus_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.351+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TKEEP_read_file_proc/fp_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.345+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TKEEP_read_file_proc/token_int was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.338+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TKEEP_read_file_proc/token_len was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.332+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TKEEP_read_file_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.325+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TKEEP_read_file_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.318+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TKEEP_read_file_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.311+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TKEEP_read_file_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.303+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TKEEP_in_size/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.296+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TKEEP_in_size/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.289+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TKEEP_in_size/i was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.281+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TKEEP_in_size/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.274+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TKEEP_in_size/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.266+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TDATA_read_file_proc/image_in_TDATA_mem_var was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.259+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TDATA_read_file_proc/image_in_TDATA_mInPtr_var was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.251+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TDATA_read_file_proc/transaction_idx was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.243+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TDATA_read_file_proc/ingress_status_var was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.235+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TDATA_read_file_proc/token_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.227+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TDATA_read_file_proc/token_line_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.217+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TDATA_read_file_proc/fstatus_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.209+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TDATA_read_file_proc/fp_ingress_status was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.199+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TDATA_read_file_proc/token_int was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.189+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TDATA_read_file_proc/token_len was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.181+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TDATA_read_file_proc/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.174+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TDATA_read_file_proc/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.166+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TDATA_read_file_proc/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.155+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/image_in_TDATA_read_file_proc/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.143+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TDATA_in_size/token was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.132+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TDATA_in_size/token_line was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.123+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TDATA_in_size/i was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.112+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TDATA_in_size/fstatus was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.102+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_axi_s_inst_image_in/proc_gen_image_in_TDATA_in_size/fp was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.093+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_REG_AvgLhf_V was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.084+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_REG_cols_V was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.074+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_REG_rows_V was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.065+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/reported_stuck_cnt was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.054+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_clk_counter was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.043+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_mLatCnterOut_addr was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.033+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_mLatCnterIn_addr was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.022+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_mLatCnterOut was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.012+0900" type="Warning"/>
        <logs message="WARNING: [Simtcl 6-142] log_wave skipped an HDL object or scope because of this problem: WARNING: Simulation object /apatb_test_HDR_IP1_top/AESL_mLatCnterIn was not traceable in the design for the following reason:&#xD;&#xA;Vivado Simulator does not yet support tracing of VHDL variables.&#xD;&#xA;" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:33.004+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/xcohdnobkup4/fengc/exp/HEAD/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]&#xD;&#xA;Completed static elaboration&#xD;&#xA;Starting simulation data flow analysis&#xD;&#xA;Completed simulation data flow analysis&#xD;&#xA;Time Resolution for simulation is 1ps&#xD;&#xA;Compiling package std.standard&#xD;&#xA;Compiling package std.textio&#xD;&#xA;Compiling package ieee.std_logic_1164&#xD;&#xA;Compiling package ieee.std_logic_arith&#xD;&#xA;Compiling package ieee.std_logic_unsigned&#xD;&#xA;Compiling package ieee.numeric_std&#xD;&#xA;Compiling package ieee.std_logic_textio&#xD;&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_viv_comp&#xD;&#xA;Compiling package xbip_utils_v3_0_7.xbip_utils_v3_0_7_pkg&#xD;&#xA;Compiling package axi_utils_v2_0_3.axi_utils_v2_0_3_pkg&#xD;&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_consts&#xD;&#xA;Compiling package ieee.math_real&#xD;&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_exp_table_...&#xD;&#xA;Compiling package mult_gen_v12_0_12.mult_gen_v12_0_12_pkg&#xD;&#xA;Compiling package ieee.std_logic_signed&#xD;&#xA;Compiling package floating_point_v7_1_3.floating_point_v7_1_3_pkg&#xD;&#xA;Compiling package floating_point_v7_1_3.flt_utils&#xD;&#xA;Compiling package xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv_comp&#xD;&#xA;Compiling package unisim.vcomponents&#xD;&#xA;Compiling package ieee.vital_timing&#xD;&#xA;Compiling package ieee.vital_primitives&#xD;&#xA;Compiling package unisim.vpkg&#xD;&#xA;Compiling package floating_point_v7_1_3.vt2mutils&#xD;&#xA;Compiling package floating_point_v7_1_3.vt2mcomps&#xD;&#xA;Compiling architecture behave of entity xil_defaultlib.test_HDR_IP1_CNTRL_BUS_s_axi [test_hdr_ip1_cntrl_bus_s_axi_def...]&#xD;&#xA;Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=7,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0,fast_in...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=48,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=24,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=13,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27,length=0)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_3.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]&#xD;&#xA;Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]&#xD;&#xA;Compiling architecture fde_v of entity unisim.FDE [fde_default]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000001111...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00000000000000000000...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=27)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [delay_default]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=5,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3)\]&#xD;&#xA;Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init=&quot;11111110010101001011...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;00010001010111110000...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11101110101000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;10011001100110011001...]&#xD;&#xA;Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init=&quot;11111111000000001111...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(fast_input=true)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(a_fw=24)(1,7)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_gt [\compare_gt(c_xdevicefamily=&quot;kin...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare [\compare(c_xdevicefamily=&quot;kintex...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=9)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,fast_input=true)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=0,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=2,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23)\]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;kin...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add_dsp [\flt_add_dsp(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_add [\flt_add(c_xdevicefamily=&quot;kintex...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=32,length=0)\]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xD;&#xA;Compiling architecture test_hdr_ip1_ap_fadd_2_full_dsp_32_arch of entity xil_defaultlib.test_HDR_IP1_ap_fadd_2_full_dsp_32 [test_hdr_ip1_ap_fadd_2_full_dsp_...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.test_HDR_IP1_faddbkb [\test_HDR_IP1_faddbkb(id=1)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=17,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.fix_mult [\fix_mult(c_xdevicefamily=&quot;kinte...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=0,fast_inp...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_3.compare_eq_im [\compare_eq_im(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(a_fw=24,op_delay...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=14,length=0)\]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_exp [\flt_mult_exp(c_xdevicefamily=&quot;k...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=30,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=18,length=0)\]&#xD;&#xA;Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_mult [\flt_mult(c_xdevicefamily=&quot;kinte...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xD;&#xA;Compiling architecture test_hdr_ip1_ap_fmul_0_max_dsp_32_arch of entity xil_defaultlib.test_HDR_IP1_ap_fmul_0_max_dsp_32 [test_hdr_ip1_ap_fmul_0_max_dsp_3...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.test_HDR_IP1_fmulcud [\test_HDR_IP1_fmulcud(id=1)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=23,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=26,length=0)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=25,fast_input=true)...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_div_mant_addsub [\flt_div_mant_addsub(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=26)\]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_3.flt_div_mant [\flt_div_mant(c_xdevicefamily=&quot;k...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=10,length=0,fast_in...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.special_detect [\special_detect(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(length=5,fast_input=true)...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=8,length=5)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=5,fast_inp...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=4,length=5,fast_inp...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_div_exp [\flt_div_exp(c_xdevicefamily=&quot;no...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=12,length=0,fast_in...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=3,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.flt_round_bit [\flt_round_bit(c_xdevicefamily=&quot;...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]&#xD;&#xA;Compiling architecture virtex of entity floating_point_v7_1_3.flt_div [\flt_div(c_xdevicefamily=&quot;kintex...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_latency=...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xD;&#xA;Compiling architecture test_hdr_ip1_ap_fdiv_6_no_dsp_32_arch of entity xil_defaultlib.test_HDR_IP1_ap_fdiv_6_no_dsp_32 [test_hdr_ip1_ap_fdiv_6_no_dsp_32...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.test_HDR_IP1_fdivdEe [\test_HDR_IP1_fdivdEe(id=1)\]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=64,length=0)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture synth of entity xbip_pipe_v3_0_3.xbip_pipe_v3_0_3_viv [\xbip_pipe_v3_0_3_viv(c_has_ce=1...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.delay [\delay(width=16,length=0,fast_in...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_zero_det [\norm_zero_det(data_width=39,nor...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.mux4 [\mux4(c_xdevicefamily=&quot;kintex7&quot;,...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.mux4 [\mux4(c_xdevicefamily=&quot;kintex7&quot;,...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.mux4 [\mux4(c_xdevicefamily=&quot;kintex7&quot;,...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.mux4 [\mux4(c_xdevicefamily=&quot;kintex7&quot;,...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.shift_msb_first [\shift_msb_first(a_width=64,resu...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_3.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_3.flt_dec_op [\flt_dec_op(c_xdevicefamily=&quot;kin...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xD;&#xA;Compiling architecture test_hdr_ip1_ap_uitofp_1_no_dsp_32_arch of entity xil_defaultlib.test_HDR_IP1_ap_uitofp_1_no_dsp_32 [test_hdr_ip1_ap_uitofp_1_no_dsp_...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.test_HDR_IP1_uitoeOg [\test_HDR_IP1_uitoeOg(id=1)\]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.carry_chain [\carry_chain(c_xdevicefamily=&quot;ki...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.norm_zero_det [\norm_zero_det(data_width=7,norm...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.shift_msb_first [\shift_msb_first(a_width=32,resu...]&#xD;&#xA;Compiling architecture rtl of entity floating_point_v7_1_3.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]&#xD;&#xA;Compiling architecture synth of entity floating_point_v7_1_3.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]&#xD;&#xA;Compiling architecture struct of entity floating_point_v7_1_3.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3_viv [\floating_point_v7_1_3_viv(c_xde...]&#xD;&#xA;Compiling architecture xilinx of entity floating_point_v7_1_3.floating_point_v7_1_3 [\floating_point_v7_1_3(c_xdevice...]&#xD;&#xA;Compiling architecture test_hdr_ip1_ap_sitofp_1_no_dsp_32_arch of entity xil_defaultlib.test_HDR_IP1_ap_sitofp_1_no_dsp_32 [test_hdr_ip1_ap_sitofp_1_no_dsp_...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.test_HDR_IP1_sitofYi [\test_HDR_IP1_sitofYi(id=1)\]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.test_HDR_IP1_mac_g8j_DSP48_0 [test_hdr_ip1_mac_g8j_dsp48_0_def...]&#xD;&#xA;Compiling architecture arch of entity xil_defaultlib.test_HDR_IP1_mac_g8j [\test_HDR_IP1_mac_g8j(id=1,num_s...]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.test_HDR_IP1 [test_hdr_ip1_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_image_in [aesl_axi_s_image_in_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_s_image_out [aesl_axi_s_image_out_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.AESL_axi_slave_CNTRL_BUS [aesl_axi_slave_cntrl_bus_default]&#xD;&#xA;Compiling architecture behav of entity xil_defaultlib.apatb_test_hdr_ip1_top&#xD;&#xA;Built simulation snapshot test_HDR_IP1&#xD;&#xA;&#xD;&#xA;****** Webtalk v2016.4 (64-bit)&#xD;&#xA;  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017&#xD;&#xA;  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017&#xD;&#xA;    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.&#xD;&#xA;&#xD;&#xA;source D:/work/vivado_2016.4/HLS_workspace/HLS_HDR_alg/IP_for_genesys2/HDR_IP/test_HDR_IP1/solution1/sim/vhdl/xsim.dir/test_HDR_IP1/webtalk/xsim_webtalk.tcl -notrace" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:29.226+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/test_HDR_IP1_ap_sitofp_1_no_dsp_32.vhd:185]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:09.822+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:09.799+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:09.792+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:09.779+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/test_HDR_IP1_ap_uitofp_1_no_dsp_32.vhd:185]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:09.758+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:09.496+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:30530]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:09.489+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:09.467+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/test_HDR_IP1_ap_fdiv_6_no_dsp_32.vhd:189]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:09.420+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:09.085+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:09.076+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:09.064+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:09.054+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:09.002+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:08.986+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/test_HDR_IP1_ap_fmul_0_max_dsp_32.vhd:185]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:08.943+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:08.664+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:08.652+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:08.586+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:08.574+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:08.563+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:08.552+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:08.543+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:08.535+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:08.526+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:08.517+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:08.508+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-982] library name floating_point_v7_1_3 of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/test_HDR_IP1_ap_fadd_2_full_dsp_32.vhd:189]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:08.220+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:13629]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:07.521+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:07.513+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:07.360+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:07.350+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:07.340+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:07.331+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:07.315+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:07.305+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:07.281+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:07.249+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:07.189+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:07.179+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:07.170+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:07.127+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:07.005+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:06.998+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90362]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:06.936+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2240]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:06.762+0900" type="Warning"/>
        <logs message="WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2016.4/nightly/2017_01_23_1756540/packages/customer/vivado/data/ip/xilinx/mult_gen_v12_0/hdl/mult_gen_v12_0_vh_rfs.vhd:2255]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T13:37:06.169+0900" type="Warning"/>
      </simLog>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Synth 8-3332] Sequential element (test_HDR_IP1_fmulcud_U5/din1_buf1_reg[31]) is unused and will be removed from module test_HDR_IP1." projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:02:18.599+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (test_HDR_IP1_fmulcud_U5/din1_buf1_reg[30]) is unused and will be removed from module test_HDR_IP1." projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:02:18.584+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (test_HDR_IP1_CNTRL_BUS_s_axi_U/rdata_data_reg[31]) is unused and will be removed from module test_HDR_IP1." projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:02:18.570+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3332] Sequential element (test_HDR_IP1_CNTRL_BUS_s_axi_U/wstate_reg[2]) is unused and will be removed from module test_HDR_IP1." projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:02:18.553+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized743 has unconnected port SINIT" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.366+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized743 has unconnected port SSET" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.358+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized743 has unconnected port SCLR" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.350+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized743 has unconnected port CE" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.340+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized743 has unconnected port CLK" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.326+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design carry_chain__parameterized26 has unconnected port B[11]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.315+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized745 has unconnected port SINIT" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.303+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized745 has unconnected port SSET" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.293+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized745 has unconnected port SCLR" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.283+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized745 has unconnected port CE" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.270+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized745 has unconnected port CLK" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.258+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[0]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.246+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[1]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.232+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[2]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.223+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[3]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.213+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[4]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.204+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[5]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.194+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[6]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.183+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[7]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.173+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[8]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.162+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[9]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.151+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[10]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.142+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[11]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.134+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[12]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.126+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[13]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.117+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[14]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.109+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[15]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.099+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[16]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.089+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[17]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.079+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[18]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.071+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[19]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.061+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[20]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.050+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[21]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.040+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[22]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.030+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[23]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.022+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[24]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.014+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[25]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:49.006+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[26]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.998+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[27]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.987+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[28]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.979+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[29]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.970+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design fix_to_flt_conv_exp__parameterized0 has unconnected port A[30]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.961+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized749 has unconnected port SINIT" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.952+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized749 has unconnected port SSET" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.944+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized749 has unconnected port SCLR" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.936+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized749 has unconnected port CE" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.927+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized749 has unconnected port CLK" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.918+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized751 has unconnected port SINIT" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.909+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized751 has unconnected port SSET" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.886+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized751 has unconnected port SCLR" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.876+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized751 has unconnected port CE" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.868+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized751 has unconnected port CLK" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.859+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized747 has unconnected port SINIT" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.850+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized747 has unconnected port SSET" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.842+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized747 has unconnected port SCLR" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.834+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized747 has unconnected port CE" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.826+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized747 has unconnected port CLK" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.818+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DIVIDE_BY_ZERO_IN" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.808+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[8]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.801+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[9]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.793+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[10]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.785+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design flt_dec_op__parameterized1 has unconnected port DEC_OP_STATE[11]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.777+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized753 has unconnected port SINIT" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.766+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized753 has unconnected port SSET" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.758+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized753 has unconnected port SCLR" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.751+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design carry_chain__parameterized22 has unconnected port B[31]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.744+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized667 has unconnected port SINIT" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.735+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized667 has unconnected port SSET" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.725+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized667 has unconnected port SCLR" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.718+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized667 has unconnected port CE" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.710+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized667 has unconnected port CLK" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.702+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design norm_zero_det__parameterized0 has unconnected port DIST[5]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.694+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design norm_zero_det__parameterized0 has unconnected port DIST[6]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.686+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design norm_zero_det__parameterized0 has unconnected port DIST[7]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.679+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design norm_zero_det__parameterized0 has unconnected port DATA[6]" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.671+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized689 has unconnected port SINIT" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.664+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized689 has unconnected port SSET" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.656+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized689 has unconnected port SCLR" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.648+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized689 has unconnected port CE" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.640+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized689 has unconnected port CLK" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.632+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized691 has unconnected port SINIT" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.625+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized691 has unconnected port SSET" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.617+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized691 has unconnected port SCLR" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.609+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized691 has unconnected port CE" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.602+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized691 has unconnected port CLK" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.592+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized693 has unconnected port SINIT" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.584+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized693 has unconnected port SSET" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.576+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized693 has unconnected port SCLR" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.569+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized693 has unconnected port CE" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.561+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized693 has unconnected port CLK" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.554+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized695 has unconnected port SINIT" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.545+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized695 has unconnected port SSET" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.537+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized695 has unconnected port SCLR" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.529+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized695 has unconnected port CE" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.521+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized695 has unconnected port CLK" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.514+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized697 has unconnected port SINIT" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.506+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized697 has unconnected port SSET" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.500+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized697 has unconnected port SCLR" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.492+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized697 has unconnected port CE" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.485+0900" type="Warning"/>
        <logs message="WARNING: [Synth 8-3331] design xbip_pipe_v3_0_3_viv__parameterized697 has unconnected port CLK" projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:48.478+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'test_HDR_IP1_ap_uitofp_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:17.483+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'test_HDR_IP1_ap_sitofp_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:15.790+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'test_HDR_IP1_ap_fmul_0_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:14.109+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'test_HDR_IP1_ap_fdiv_6_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:12.361+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'test_HDR_IP1_ap_fadd_2_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:01:10.837+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'test_HDR_IP1_ap_uitofp_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:00:58.220+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'test_HDR_IP1_ap_sitofp_1_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:00:56.506+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'test_HDR_IP1_ap_fmul_0_max_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:00:54.812+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'test_HDR_IP1_ap_fdiv_6_no_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:00:53.051+0900" type="Warning"/>
        <logs message="WARNING: [IP_Flow 19-4832] The IP name 'test_HDR_IP1_ap_fadd_2_full_dsp_32' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues." projectName="test_HDR_IP1" solutionName="solution1" date="2018-08-10T14:00:51.511+0900" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
