Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Sun Apr 25 16:12:00 2021
| Host         : Vostro-5880 running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.483        0.000                      0                55719        0.033        0.000                      0                55356        2.500        0.000                       0                 21852  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk_fpga_0                           {0.000 5.000}        10.000          100.000         
clk_fpga_1                           {0.000 3.749}        7.499           133.351         
clk_fpga_2                           {0.000 20.000}       40.000          25.000          
system_i/video_clk_wiz/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_system_video_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_system_video_clk_wiz_0    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                 1.113        0.000                      0                 6511        0.066        0.000                      0                 6511        2.500        0.000                       0                  2997  
clk_fpga_1                                 0.483        0.000                      0                44080        0.033        0.000                      0                44080        2.619        0.000                       0                 16342  
system_i/video_clk_wiz/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_system_video_clk_wiz_0          0.620        0.000                      0                 4765        0.039        0.000                      0                 4765        2.513        0.000                       0                  2509  
  clkfbout_system_video_clk_wiz_0                                                                                                                                                     38.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_1                       clk_fpga_0                            28.468        0.000                      0                  108                                                                        
clk_fpga_0                       clk_fpga_1                            21.237        0.000                      0                  148                                                                        
clk_out1_system_video_clk_wiz_0  clk_fpga_1                             4.979        0.000                      0                   44                                                                        
clk_fpga_1                       clk_out1_system_video_clk_wiz_0        6.271        0.000                      0                   63                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.113ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.066ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.113ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.518ns  (logic 1.127ns (13.231%)  route 7.391ns (86.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 12.290 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.127     3.669 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=37, routed)          7.391    11.060    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_wdata[22]
    SLICE_X28Y29         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.308    12.290    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X28Y29         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][22]/C
                         clock pessimism              0.097    12.387    
                         clock uncertainty           -0.154    12.233    
    SLICE_X28Y29         FDRE (Setup_fdre_C_D)       -0.059    12.174    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][22]
  -------------------------------------------------------------------
                         required time                         12.174    
                         arrival time                         -11.060    
  -------------------------------------------------------------------
                         slack                                  1.113    

Slack (MET) :             1.357ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 1.127ns (13.634%)  route 7.139ns (86.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.296ns = ( 12.296 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.127     3.669 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=37, routed)          7.139    10.809    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_wdata[22]
    SLICE_X27Y32         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.314    12.296    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X27Y32         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][22]/C
                         clock pessimism              0.097    12.393    
                         clock uncertainty           -0.154    12.239    
    SLICE_X27Y32         FDRE (Setup_fdre_C_D)       -0.073    12.166    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][22]
  -------------------------------------------------------------------
                         required time                         12.166    
                         arrival time                         -10.809    
  -------------------------------------------------------------------
                         slack                                  1.357    

Slack (MET) :             1.360ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.291ns  (logic 1.127ns (13.594%)  route 7.164ns (86.406%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.297ns = ( 12.297 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.127     3.669 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=37, routed)          7.164    10.833    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_wdata[22]
    SLICE_X27Y33         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.315    12.297    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X27Y33         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][22]/C
                         clock pessimism              0.097    12.394    
                         clock uncertainty           -0.154    12.240    
    SLICE_X27Y33         FDRE (Setup_fdre_C_D)       -0.047    12.193    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[28][22]
  -------------------------------------------------------------------
                         required time                         12.193    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  1.360    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.266ns  (logic 1.127ns (13.635%)  route 7.139ns (86.365%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 12.293 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.127     3.669 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=37, routed)          7.139    10.808    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_wdata[22]
    SLICE_X30Y32         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.311    12.293    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X30Y32         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][22]/C
                         clock pessimism              0.097    12.390    
                         clock uncertainty           -0.154    12.236    
    SLICE_X30Y32         FDRE (Setup_fdre_C_D)       -0.031    12.205    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[26][22]
  -------------------------------------------------------------------
                         required time                         12.205    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.452ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.195ns  (logic 1.127ns (13.752%)  route 7.068ns (86.248%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 12.294 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.127     3.669 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=37, routed)          7.068    10.738    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_wdata[22]
    SLICE_X28Y33         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.312    12.294    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X28Y33         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][22]/C
                         clock pessimism              0.097    12.391    
                         clock uncertainty           -0.154    12.237    
    SLICE_X28Y33         FDRE (Setup_fdre_C_D)       -0.047    12.190    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][22]
  -------------------------------------------------------------------
                         required time                         12.190    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.613ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.035ns  (logic 1.127ns (14.026%)  route 6.908ns (85.974%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 12.295 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.127     3.669 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=37, routed)          6.908    10.577    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_wdata[22]
    SLICE_X27Y31         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.313    12.295    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X27Y31         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][22]/C
                         clock pessimism              0.097    12.392    
                         clock uncertainty           -0.154    12.238    
    SLICE_X27Y31         FDRE (Setup_fdre_C_D)       -0.047    12.191    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[24][22]
  -------------------------------------------------------------------
                         required time                         12.191    
                         arrival time                         -10.577    
  -------------------------------------------------------------------
                         slack                                  1.613    

Slack (MET) :             1.618ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.016ns  (logic 1.127ns (14.059%)  route 6.889ns (85.941%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.293ns = ( 12.293 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.127     3.669 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=37, routed)          6.889    10.559    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_wdata[22]
    SLICE_X28Y32         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.311    12.293    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X28Y32         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][22]/C
                         clock pessimism              0.097    12.390    
                         clock uncertainty           -0.154    12.236    
    SLICE_X28Y32         FDRE (Setup_fdre_C_D)       -0.059    12.177    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[27][22]
  -------------------------------------------------------------------
                         required time                         12.177    
                         arrival time                         -10.559    
  -------------------------------------------------------------------
                         slack                                  1.618    

Slack (MET) :             1.717ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.898ns  (logic 1.127ns (14.270%)  route 6.771ns (85.730%))
  Logic Levels:           0  
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.288ns = ( 12.288 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[18])
                                                      1.127     3.669 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[18]
                         net (fo=37, routed)          6.771    10.440    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_wdata[18]
    SLICE_X28Y28         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.306    12.288    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X28Y28         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][18]/C
                         clock pessimism              0.097    12.385    
                         clock uncertainty           -0.154    12.231    
    SLICE_X28Y28         FDRE (Setup_fdre_C_D)       -0.073    12.158    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[11][18]
  -------------------------------------------------------------------
                         required time                         12.158    
                         arrival time                         -10.440    
  -------------------------------------------------------------------
                         slack                                  1.717    

Slack (MET) :             1.727ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.892ns  (logic 1.127ns (14.280%)  route 6.765ns (85.720%))
  Logic Levels:           0  
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.294ns = ( 12.294 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[16])
                                                      1.127     3.669 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[16]
                         net (fo=38, routed)          6.765    10.435    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_wdata[16]
    SLICE_X25Y30         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.312    12.294    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X25Y30         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][16]/C
                         clock pessimism              0.097    12.391    
                         clock uncertainty           -0.154    12.237    
    SLICE_X25Y30         FDRE (Setup_fdre_C_D)       -0.075    12.162    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[18][16]
  -------------------------------------------------------------------
                         required time                         12.162    
                         arrival time                         -10.435    
  -------------------------------------------------------------------
                         slack                                  1.727    

Slack (MET) :             1.734ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.885ns  (logic 1.127ns (14.292%)  route 6.758ns (85.708%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.292ns = ( 12.292 - 10.000 ) 
    Source Clock Delay      (SCD):    2.542ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.463     2.542    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[22])
                                                      1.127     3.669 r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[22]
                         net (fo=37, routed)          6.758    10.428    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_wdata[22]
    SLICE_X28Y31         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.077    10.983 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.310    12.292    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X28Y31         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][22]/C
                         clock pessimism              0.097    12.389    
                         clock uncertainty           -0.154    12.235    
    SLICE_X28Y31         FDRE (Setup_fdre_C_D)       -0.073    12.162    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ram_clk_config_reg[25][22]
  -------------------------------------------------------------------
                         required time                         12.162    
                         arrival time                         -10.428    
  -------------------------------------------------------------------
                         slack                                  1.734    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.758%)  route 0.214ns (60.242%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.659     0.995    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[3]/Q
                         net (fo=1, routed)           0.214     1.350    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[7]
    SLICE_X30Y98         SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.845     1.211    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.284    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.765%)  route 0.214ns (60.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.659     0.995    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/Q
                         net (fo=1, routed)           0.214     1.350    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[6]
    SLICE_X30Y98         SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.845     1.211    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
                         clock pessimism             -0.035     1.176    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.094     1.270    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4
  -------------------------------------------------------------------
                         required time                         -1.270    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.128ns (51.112%)  route 0.122ns (48.888%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.656     0.992    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.128     1.120 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.122     1.242    system_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.878     1.244    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.209    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                     -0.054     1.155    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.155    
                         arrival time                           1.242    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/IP2Bus_RdAck_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/video_clk_wiz/inst/ip2bus_rdack_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.186ns (78.333%)  route 0.051ns (21.667%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.577     0.913    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X55Y33         FDRE                                         r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/IP2Bus_RdAck_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y33         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/IP2Bus_RdAck_reg/Q
                         net (fo=1, routed)           0.051     1.105    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/IP2Bus_RdAck
    SLICE_X54Y33         LUT3 (Prop_lut3_I0_O)        0.045     1.150 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/ip2bus_rdack_i_1/O
                         net (fo=1, routed)           0.000     1.150    system_i/video_clk_wiz/inst/ip2bus_rdack_int1
    SLICE_X54Y33         FDRE                                         r  system_i/video_clk_wiz/inst/ip2bus_rdack_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.843     1.209    system_i/video_clk_wiz/inst/s_axi_aclk
    SLICE_X54Y33         FDRE                                         r  system_i/video_clk_wiz/inst/ip2bus_rdack_reg/C
                         clock pessimism             -0.283     0.926    
    SLICE_X54Y33         FDRE (Hold_fdre_C_D)         0.121     1.047    system_i/video_clk_wiz/inst/ip2bus_rdack_reg
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.837%)  route 0.181ns (56.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.656     0.992    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     1.133 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.181     1.314    system_i/processing_system7_0/inst/M_AXI_GP0_BID[9]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.878     1.244    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.035     1.209    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[9])
                                                      0.000     1.209    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.209    
                         arrival time                           1.314    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.209ns (50.869%)  route 0.202ns (49.131%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.656     0.992    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.202     1.358    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_2_[10]
    SLICE_X26Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.403 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.403    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[10]_i_1__1_n_2
    SLICE_X26Y99         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.844     1.210    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X26Y99         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y99         FDRE (Hold_fdre_C_D)         0.120     1.295    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.643%)  route 0.099ns (41.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.659     0.995    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]/Q
                         net (fo=1, routed)           0.099     1.235    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[15]
    SLICE_X30Y100        SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.931     1.297    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y100        SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.119    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.574     0.910    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[7]/Q
                         net (fo=1, routed)           0.055     1.106    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[7]
    SLICE_X29Y89         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.842     1.208    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]/C
                         clock pessimism             -0.298     0.910    
    SLICE_X29Y89         FDRE (Hold_fdre_C_D)         0.078     0.988    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.574     0.910    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y89         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[6]/Q
                         net (fo=1, routed)           0.055     1.106    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/D[6]
    SLICE_X29Y89         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.842     1.208    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y89         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]/C
                         clock pessimism             -0.298     0.910    
    SLICE_X29Y89         FDRE (Hold_fdre_C_D)         0.076     0.986    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.986    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.078%)  route 0.110ns (43.922%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.577     0.913    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y97         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]/Q
                         net (fo=1, routed)           0.110     1.164    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[9]
    SLICE_X30Y98         SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.845     1.211    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y98         SRL16E                                       r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
                         clock pessimism             -0.282     0.929    
    SLICE_X30Y98         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.044    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.044    
                         arrival time                           1.164    
  -------------------------------------------------------------------
                         slack                                  0.120    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK  n/a            4.999         10.000      5.001      MMCME2_ADV_X1Y0  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     BUFG/I           n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C           n/a            1.000         10.000      9.000      SLICE_X62Y44     system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X62Y44     system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X62Y44     system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X62Y44     system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X65Y44     system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X65Y44     system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X65Y44     system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C           n/a            1.000         10.000      9.000      SLICE_X65Y44     system_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Low Pulse Width   Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.500      MMCME2_ADV_X1Y0  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.854         5.000       4.146      SLICE_X30Y88     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.854         5.000       4.146      SLICE_X30Y88     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.854         5.000       4.146      SLICE_X30Y88     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK      n/a            0.854         5.000       4.146      SLICE_X30Y88     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.854         5.000       4.146      SLICE_X32Y79     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.854         5.000       4.146      SLICE_X32Y79     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.854         5.000       4.146      SLICE_X30Y79     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK      n/a            0.854         5.000       4.146      SLICE_X38Y80     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK  n/a            2.500         5.000       2.501      MMCME2_ADV_X1Y0  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.854         5.000       4.146      SLICE_X38Y80     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.854         5.000       4.146      SLICE_X38Y80     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.854         5.000       4.146      SLICE_X38Y81     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.854         5.000       4.146      SLICE_X38Y80     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.854         5.000       4.146      SLICE_X38Y81     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.854         5.000       4.146      SLICE_X38Y81     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.854         5.000       4.146      SLICE_X38Y81     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK      n/a            0.854         5.000       4.146      SLICE_X38Y80     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.619ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.935ns  (logic 3.212ns (46.313%)  route 3.723ns (53.687%))
  Logic Levels:           17  (CARRY4=10 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 9.783 - 7.499 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.453     2.532    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X63Y16         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.379     2.911 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/Q
                         net (fo=5, routed)           0.480     3.391    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/tmp_fu_1054_p4[13]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.105     3.496 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_7/O
                         net (fo=1, routed)           0.456     3.952    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_7_n_2
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.105     4.057 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_5/O
                         net (fo=1, routed)           0.231     4.288    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_5_n_2
    SLICE_X64Y14         LUT6 (Prop_lut6_I5_O)        0.105     4.393 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_2/O
                         net (fo=5, routed)           0.510     4.903    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_2_n_2
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.105     5.008 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170[19]_i_14/O
                         net (fo=1, routed)           0.000     5.008    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170[19]_i_14_n_2
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.465 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[19]_i_10_n_2
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.665 f  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.641     6.306    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/tmp_3_fu_1098_p4[6]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.253     6.559 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_4/O
                         net (fo=1, routed)           0.510     7.069    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_4_n_2
    SLICE_X64Y15         LUT5 (Prop_lut5_I2_O)        0.105     7.174 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_1/O
                         net (fo=49, routed)          0.895     8.069    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/p_0_in14_out
    SLICE_X60Y4          LUT3 (Prop_lut3_I2_O)        0.105     8.174 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165[3]_i_2/O
                         net (fo=1, routed)           0.000     8.174    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165[3]_i_2_n_2
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.614 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.614    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[3]_i_1_n_2
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[7]_i_1_n_2
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.810 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[11]_i_1_n_2
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[15]_i_1_n_2
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[19]_i_1_n_2
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.104 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[23]_i_1_n_2
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.202 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[27]_i_1_n_2
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.467 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000     9.467    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_fu_1150_p3[29]
    SLICE_X60Y11         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     8.404    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.481 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.302     9.783    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X60Y11         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[29]/C
                         clock pessimism              0.226    10.009    
                         clock uncertainty           -0.118     9.891    
    SLICE_X60Y11         FDRE (Setup_fdre_C_D)        0.059     9.950    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[29]
  -------------------------------------------------------------------
                         required time                          9.950    
                         arrival time                          -9.467    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.930ns  (logic 3.207ns (46.275%)  route 3.723ns (53.725%))
  Logic Levels:           17  (CARRY4=10 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 9.783 - 7.499 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.453     2.532    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X63Y16         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.379     2.911 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/Q
                         net (fo=5, routed)           0.480     3.391    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/tmp_fu_1054_p4[13]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.105     3.496 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_7/O
                         net (fo=1, routed)           0.456     3.952    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_7_n_2
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.105     4.057 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_5/O
                         net (fo=1, routed)           0.231     4.288    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_5_n_2
    SLICE_X64Y14         LUT6 (Prop_lut6_I5_O)        0.105     4.393 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_2/O
                         net (fo=5, routed)           0.510     4.903    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_2_n_2
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.105     5.008 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170[19]_i_14/O
                         net (fo=1, routed)           0.000     5.008    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170[19]_i_14_n_2
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.465 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[19]_i_10_n_2
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.665 f  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.641     6.306    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/tmp_3_fu_1098_p4[6]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.253     6.559 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_4/O
                         net (fo=1, routed)           0.510     7.069    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_4_n_2
    SLICE_X64Y15         LUT5 (Prop_lut5_I2_O)        0.105     7.174 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_1/O
                         net (fo=49, routed)          0.895     8.069    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/p_0_in14_out
    SLICE_X60Y4          LUT3 (Prop_lut3_I2_O)        0.105     8.174 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165[3]_i_2/O
                         net (fo=1, routed)           0.000     8.174    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165[3]_i_2_n_2
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.614 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.614    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[3]_i_1_n_2
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[7]_i_1_n_2
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.810 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[11]_i_1_n_2
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[15]_i_1_n_2
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[19]_i_1_n_2
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.104 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[23]_i_1_n_2
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.202 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[27]_i_1_n_2
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.462 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000     9.462    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_fu_1150_p3[31]
    SLICE_X60Y11         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     8.404    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.481 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.302     9.783    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X60Y11         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[31]/C
                         clock pessimism              0.226    10.009    
                         clock uncertainty           -0.118     9.891    
    SLICE_X60Y11         FDRE (Setup_fdre_C_D)        0.059     9.950    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[31]
  -------------------------------------------------------------------
                         required time                          9.950    
                         arrival time                          -9.462    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.870ns  (logic 3.147ns (45.805%)  route 3.723ns (54.195%))
  Logic Levels:           17  (CARRY4=10 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 9.783 - 7.499 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.453     2.532    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X63Y16         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.379     2.911 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/Q
                         net (fo=5, routed)           0.480     3.391    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/tmp_fu_1054_p4[13]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.105     3.496 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_7/O
                         net (fo=1, routed)           0.456     3.952    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_7_n_2
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.105     4.057 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_5/O
                         net (fo=1, routed)           0.231     4.288    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_5_n_2
    SLICE_X64Y14         LUT6 (Prop_lut6_I5_O)        0.105     4.393 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_2/O
                         net (fo=5, routed)           0.510     4.903    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_2_n_2
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.105     5.008 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170[19]_i_14/O
                         net (fo=1, routed)           0.000     5.008    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170[19]_i_14_n_2
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.465 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[19]_i_10_n_2
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.665 f  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.641     6.306    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/tmp_3_fu_1098_p4[6]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.253     6.559 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_4/O
                         net (fo=1, routed)           0.510     7.069    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_4_n_2
    SLICE_X64Y15         LUT5 (Prop_lut5_I2_O)        0.105     7.174 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_1/O
                         net (fo=49, routed)          0.895     8.069    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/p_0_in14_out
    SLICE_X60Y4          LUT3 (Prop_lut3_I2_O)        0.105     8.174 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165[3]_i_2/O
                         net (fo=1, routed)           0.000     8.174    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165[3]_i_2_n_2
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.614 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.614    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[3]_i_1_n_2
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[7]_i_1_n_2
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.810 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[11]_i_1_n_2
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[15]_i_1_n_2
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[19]_i_1_n_2
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.104 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[23]_i_1_n_2
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.202 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[27]_i_1_n_2
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.402 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000     9.402    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_fu_1150_p3[30]
    SLICE_X60Y11         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     8.404    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.481 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.302     9.783    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X60Y11         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[30]/C
                         clock pessimism              0.226    10.009    
                         clock uncertainty           -0.118     9.891    
    SLICE_X60Y11         FDRE (Setup_fdre_C_D)        0.059     9.950    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[30]
  -------------------------------------------------------------------
                         required time                          9.950    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.567ns  (required time - arrival time)
  Source:                 system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.851ns  (logic 3.128ns (45.655%)  route 3.723ns (54.345%))
  Logic Levels:           17  (CARRY4=10 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.284ns = ( 9.783 - 7.499 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.453     2.532    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X63Y16         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.379     2.911 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/Q
                         net (fo=5, routed)           0.480     3.391    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/tmp_fu_1054_p4[13]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.105     3.496 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_7/O
                         net (fo=1, routed)           0.456     3.952    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_7_n_2
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.105     4.057 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_5/O
                         net (fo=1, routed)           0.231     4.288    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_5_n_2
    SLICE_X64Y14         LUT6 (Prop_lut6_I5_O)        0.105     4.393 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_2/O
                         net (fo=5, routed)           0.510     4.903    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_2_n_2
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.105     5.008 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170[19]_i_14/O
                         net (fo=1, routed)           0.000     5.008    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170[19]_i_14_n_2
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.465 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[19]_i_10_n_2
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.665 f  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.641     6.306    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/tmp_3_fu_1098_p4[6]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.253     6.559 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_4/O
                         net (fo=1, routed)           0.510     7.069    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_4_n_2
    SLICE_X64Y15         LUT5 (Prop_lut5_I2_O)        0.105     7.174 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_1/O
                         net (fo=49, routed)          0.895     8.069    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/p_0_in14_out
    SLICE_X60Y4          LUT3 (Prop_lut3_I2_O)        0.105     8.174 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165[3]_i_2/O
                         net (fo=1, routed)           0.000     8.174    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165[3]_i_2_n_2
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.614 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.614    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[3]_i_1_n_2
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[7]_i_1_n_2
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.810 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[11]_i_1_n_2
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[15]_i_1_n_2
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[19]_i_1_n_2
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.104 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[23]_i_1_n_2
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.202 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.202    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[27]_i_1_n_2
    SLICE_X60Y11         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.383 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000     9.383    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_fu_1150_p3[28]
    SLICE_X60Y11         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     8.404    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.481 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.302     9.783    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X60Y11         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[28]/C
                         clock pessimism              0.226    10.009    
                         clock uncertainty           -0.118     9.891    
    SLICE_X60Y11         FDRE (Setup_fdre_C_D)        0.059     9.950    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[28]
  -------------------------------------------------------------------
                         required time                          9.950    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.582ns  (required time - arrival time)
  Source:                 system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 3.114ns (45.544%)  route 3.723ns (54.456%))
  Logic Levels:           16  (CARRY4=9 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 9.784 - 7.499 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.453     2.532    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X63Y16         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.379     2.911 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/Q
                         net (fo=5, routed)           0.480     3.391    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/tmp_fu_1054_p4[13]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.105     3.496 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_7/O
                         net (fo=1, routed)           0.456     3.952    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_7_n_2
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.105     4.057 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_5/O
                         net (fo=1, routed)           0.231     4.288    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_5_n_2
    SLICE_X64Y14         LUT6 (Prop_lut6_I5_O)        0.105     4.393 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_2/O
                         net (fo=5, routed)           0.510     4.903    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_2_n_2
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.105     5.008 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170[19]_i_14/O
                         net (fo=1, routed)           0.000     5.008    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170[19]_i_14_n_2
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.465 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[19]_i_10_n_2
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.665 f  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.641     6.306    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/tmp_3_fu_1098_p4[6]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.253     6.559 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_4/O
                         net (fo=1, routed)           0.510     7.069    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_4_n_2
    SLICE_X64Y15         LUT5 (Prop_lut5_I2_O)        0.105     7.174 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_1/O
                         net (fo=49, routed)          0.895     8.069    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/p_0_in14_out
    SLICE_X60Y4          LUT3 (Prop_lut3_I2_O)        0.105     8.174 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165[3]_i_2/O
                         net (fo=1, routed)           0.000     8.174    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165[3]_i_2_n_2
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.614 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.614    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[3]_i_1_n_2
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[7]_i_1_n_2
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.810 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[11]_i_1_n_2
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[15]_i_1_n_2
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[19]_i_1_n_2
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.104 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[23]_i_1_n_2
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.369 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.369    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_fu_1150_p3[25]
    SLICE_X60Y10         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     8.404    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.481 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.303     9.784    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X60Y10         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[25]/C
                         clock pessimism              0.226    10.010    
                         clock uncertainty           -0.118     9.892    
    SLICE_X60Y10         FDRE (Setup_fdre_C_D)        0.059     9.951    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[25]
  -------------------------------------------------------------------
                         required time                          9.951    
                         arrival time                          -9.369    
  -------------------------------------------------------------------
                         slack                                  0.582    

Slack (MET) :             0.586ns  (required time - arrival time)
  Source:                 system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_450_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_2_V_fu_322_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 2.025ns (31.056%)  route 4.495ns (68.944%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.243ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.289ns = ( 9.788 - 7.499 ) 
    Source Clock Delay      (SCD):    2.641ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.562     2.641    system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/ap_clk
    DSP48_X0Y14          DSP48E1                                      r  system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_450_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y14          DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.370     3.011 r  system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_450_reg/P[0]
                         net (fo=1, routed)           0.613     3.623    system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_23_reg_450_reg_n_107
    SLICE_X12Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.528     4.151 r  system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/p_neg_fu_286_p2_carry/CO[3]
                         net (fo=1, routed)           0.000     4.151    system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/p_neg_fu_286_p2_carry_n_2
    SLICE_X12Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.251 r  system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/p_neg_fu_286_p2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.251    system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/p_neg_fu_286_p2_carry__0_n_2
    SLICE_X12Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.351 r  system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/p_neg_fu_286_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.351    system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/p_neg_fu_286_p2_carry__1_n_2
    SLICE_X12Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     4.451 r  system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/p_neg_fu_286_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.451    system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/p_neg_fu_286_p2_carry__2_n_2
    SLICE_X12Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.262     4.713 f  system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/p_neg_fu_286_p2_carry__3/O[3]
                         net (fo=7, routed)           1.216     5.929    system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/p_neg_fu_286_p2__33[19]
    SLICE_X37Y38         LUT4 (Prop_lut4_I1_O)        0.250     6.179 r  system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_val_1_V_fu_318[5]_i_10/O
                         net (fo=9, routed)           1.455     7.634    system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_val_1_V_fu_318[5]_i_10_n_2
    SLICE_X86Y37         LUT6 (Prop_lut6_I1_O)        0.105     7.739 r  system_i/v_tpg_0/inst/tpgBackground_U0/grp_tpgPatternZonePlate_fu_438/tmp_val_1_V_fu_318[5]_i_3/O
                         net (fo=2, routed)           0.373     8.112    system_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_1_V_fu_318_reg[5]
    SLICE_X86Y36         LUT6 (Prop_lut6_I2_O)        0.105     8.217 f  system_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_2_V_fu_322[5]_i_3/O
                         net (fo=1, routed)           0.552     8.770    system_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_2_V_fu_322[5]_i_3_n_2
    SLICE_X89Y34         LUT5 (Prop_lut5_I3_O)        0.105     8.875 r  system_i/v_tpg_0/inst/v_tpg_CTRL_s_axi_U/tmp_val_2_V_fu_322[5]_i_1/O
                         net (fo=1, routed)           0.286     9.161    system_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_2_V_fu_322_reg[7]_1[5]
    SLICE_X89Y34         FDRE                                         r  system_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_2_V_fu_322_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     8.404    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.481 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.307     9.788    system_i/v_tpg_0/inst/tpgBackground_U0/ap_clk
    SLICE_X89Y34         FDRE                                         r  system_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_2_V_fu_322_reg[5]/C
                         clock pessimism              0.109     9.897    
                         clock uncertainty           -0.118     9.779    
    SLICE_X89Y34         FDRE (Setup_fdre_C_D)       -0.032     9.747    system_i/v_tpg_0/inst/tpgBackground_U0/tmp_val_2_V_fu_322_reg[5]
  -------------------------------------------------------------------
                         required time                          9.747    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  0.586    

Slack (MET) :             0.587ns  (required time - arrival time)
  Source:                 system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.832ns  (logic 3.109ns (45.504%)  route 3.723ns (54.496%))
  Logic Levels:           16  (CARRY4=9 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 9.784 - 7.499 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.453     2.532    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X63Y16         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.379     2.911 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/Q
                         net (fo=5, routed)           0.480     3.391    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/tmp_fu_1054_p4[13]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.105     3.496 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_7/O
                         net (fo=1, routed)           0.456     3.952    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_7_n_2
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.105     4.057 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_5/O
                         net (fo=1, routed)           0.231     4.288    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_5_n_2
    SLICE_X64Y14         LUT6 (Prop_lut6_I5_O)        0.105     4.393 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_2/O
                         net (fo=5, routed)           0.510     4.903    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_2_n_2
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.105     5.008 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170[19]_i_14/O
                         net (fo=1, routed)           0.000     5.008    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170[19]_i_14_n_2
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.465 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[19]_i_10_n_2
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.665 f  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.641     6.306    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/tmp_3_fu_1098_p4[6]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.253     6.559 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_4/O
                         net (fo=1, routed)           0.510     7.069    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_4_n_2
    SLICE_X64Y15         LUT5 (Prop_lut5_I2_O)        0.105     7.174 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_1/O
                         net (fo=49, routed)          0.895     8.069    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/p_0_in14_out
    SLICE_X60Y4          LUT3 (Prop_lut3_I2_O)        0.105     8.174 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165[3]_i_2/O
                         net (fo=1, routed)           0.000     8.174    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165[3]_i_2_n_2
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.614 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.614    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[3]_i_1_n_2
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[7]_i_1_n_2
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.810 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[11]_i_1_n_2
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[15]_i_1_n_2
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[19]_i_1_n_2
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.104 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[23]_i_1_n_2
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260     9.364 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.364    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_fu_1150_p3[27]
    SLICE_X60Y10         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     8.404    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.481 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.303     9.784    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X60Y10         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[27]/C
                         clock pessimism              0.226    10.010    
                         clock uncertainty           -0.118     9.892    
    SLICE_X60Y10         FDRE (Setup_fdre_C_D)        0.059     9.951    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[27]
  -------------------------------------------------------------------
                         required time                          9.951    
                         arrival time                          -9.364    
  -------------------------------------------------------------------
                         slack                                  0.587    

Slack (MET) :             0.647ns  (required time - arrival time)
  Source:                 system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.772ns  (logic 3.049ns (45.021%)  route 3.723ns (54.979%))
  Logic Levels:           16  (CARRY4=9 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 9.784 - 7.499 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.453     2.532    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X63Y16         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.379     2.911 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/Q
                         net (fo=5, routed)           0.480     3.391    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/tmp_fu_1054_p4[13]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.105     3.496 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_7/O
                         net (fo=1, routed)           0.456     3.952    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_7_n_2
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.105     4.057 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_5/O
                         net (fo=1, routed)           0.231     4.288    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_5_n_2
    SLICE_X64Y14         LUT6 (Prop_lut6_I5_O)        0.105     4.393 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_2/O
                         net (fo=5, routed)           0.510     4.903    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_2_n_2
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.105     5.008 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170[19]_i_14/O
                         net (fo=1, routed)           0.000     5.008    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170[19]_i_14_n_2
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.465 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[19]_i_10_n_2
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.665 f  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.641     6.306    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/tmp_3_fu_1098_p4[6]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.253     6.559 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_4/O
                         net (fo=1, routed)           0.510     7.069    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_4_n_2
    SLICE_X64Y15         LUT5 (Prop_lut5_I2_O)        0.105     7.174 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_1/O
                         net (fo=49, routed)          0.895     8.069    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/p_0_in14_out
    SLICE_X60Y4          LUT3 (Prop_lut3_I2_O)        0.105     8.174 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165[3]_i_2/O
                         net (fo=1, routed)           0.000     8.174    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165[3]_i_2_n_2
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.614 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.614    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[3]_i_1_n_2
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[7]_i_1_n_2
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.810 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[11]_i_1_n_2
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[15]_i_1_n_2
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[19]_i_1_n_2
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.104 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[23]_i_1_n_2
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     9.304 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[27]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.304    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_fu_1150_p3[26]
    SLICE_X60Y10         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     8.404    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.481 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.303     9.784    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X60Y10         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[26]/C
                         clock pessimism              0.226    10.010    
                         clock uncertainty           -0.118     9.892    
    SLICE_X60Y10         FDRE (Setup_fdre_C_D)        0.059     9.951    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[26]
  -------------------------------------------------------------------
                         required time                          9.951    
                         arrival time                          -9.304    
  -------------------------------------------------------------------
                         slack                                  0.647    

Slack (MET) :             0.666ns  (required time - arrival time)
  Source:                 system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.753ns  (logic 3.030ns (44.866%)  route 3.723ns (55.134%))
  Logic Levels:           16  (CARRY4=9 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.285ns = ( 9.784 - 7.499 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.453     2.532    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X63Y16         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.379     2.911 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/Q
                         net (fo=5, routed)           0.480     3.391    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/tmp_fu_1054_p4[13]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.105     3.496 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_7/O
                         net (fo=1, routed)           0.456     3.952    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_7_n_2
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.105     4.057 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_5/O
                         net (fo=1, routed)           0.231     4.288    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_5_n_2
    SLICE_X64Y14         LUT6 (Prop_lut6_I5_O)        0.105     4.393 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_2/O
                         net (fo=5, routed)           0.510     4.903    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_2_n_2
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.105     5.008 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170[19]_i_14/O
                         net (fo=1, routed)           0.000     5.008    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170[19]_i_14_n_2
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.465 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[19]_i_10_n_2
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.665 f  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.641     6.306    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/tmp_3_fu_1098_p4[6]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.253     6.559 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_4/O
                         net (fo=1, routed)           0.510     7.069    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_4_n_2
    SLICE_X64Y15         LUT5 (Prop_lut5_I2_O)        0.105     7.174 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_1/O
                         net (fo=49, routed)          0.895     8.069    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/p_0_in14_out
    SLICE_X60Y4          LUT3 (Prop_lut3_I2_O)        0.105     8.174 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165[3]_i_2/O
                         net (fo=1, routed)           0.000     8.174    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165[3]_i_2_n_2
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.614 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.614    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[3]_i_1_n_2
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[7]_i_1_n_2
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.810 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[11]_i_1_n_2
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[15]_i_1_n_2
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[19]_i_1_n_2
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.104 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[23]_i_1_n_2
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.181     9.285 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[27]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.285    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_fu_1150_p3[24]
    SLICE_X60Y10         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     8.404    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.481 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.303     9.784    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X60Y10         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[24]/C
                         clock pessimism              0.226    10.010    
                         clock uncertainty           -0.118     9.892    
    SLICE_X60Y10         FDRE (Setup_fdre_C_D)        0.059     9.951    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[24]
  -------------------------------------------------------------------
                         required time                          9.951    
                         arrival time                          -9.285    
  -------------------------------------------------------------------
                         slack                                  0.666    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (clk_fpga_1 rise@7.499ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        6.739ns  (logic 3.016ns (44.752%)  route 3.723ns (55.248%))
  Logic Levels:           15  (CARRY4=8 LUT3=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 9.785 - 7.499 ) 
    Source Clock Delay      (SCD):    2.532ns
    Clock Pessimism Removal (CPR):    0.226ns
  Clock Uncertainty:      0.118ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.225ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.453     2.532    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X63Y16         FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y16         FDRE (Prop_fdre_C_Q)         0.379     2.911 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_i_reg_653_reg[29]/Q
                         net (fo=5, routed)           0.480     3.391    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/tmp_fu_1054_p4[13]
    SLICE_X63Y17         LUT4 (Prop_lut4_I1_O)        0.105     3.496 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_7/O
                         net (fo=1, routed)           0.456     3.952    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_7_n_2
    SLICE_X64Y15         LUT5 (Prop_lut5_I4_O)        0.105     4.057 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_5/O
                         net (fo=1, routed)           0.231     4.288    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_5_n_2
    SLICE_X64Y14         LUT6 (Prop_lut6_I5_O)        0.105     4.393 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_2/O
                         net (fo=5, routed)           0.510     4.903    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/or_cond_i_reg_2190[0]_i_2_n_2
    SLICE_X63Y13         LUT3 (Prop_lut3_I0_O)        0.105     5.008 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170[19]_i_14/O
                         net (fo=1, routed)           0.000     5.008    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170[19]_i_14_n_2
    SLICE_X63Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     5.465 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.465    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[19]_i_10_n_2
    SLICE_X63Y14         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     5.665 f  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/offset_4_reg_2170_reg[23]_i_10/O[2]
                         net (fo=2, routed)           0.641     6.306    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/tmp_3_fu_1098_p4[6]
    SLICE_X64Y15         LUT4 (Prop_lut4_I0_O)        0.253     6.559 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_4/O
                         net (fo=1, routed)           0.510     7.069    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_4_n_2
    SLICE_X64Y15         LUT5 (Prop_lut5_I2_O)        0.105     7.174 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sel_tmp_i_reg_2161[0]_i_1/O
                         net (fo=49, routed)          0.895     8.069    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/p_0_in14_out
    SLICE_X60Y4          LUT3 (Prop_lut3_I2_O)        0.105     8.174 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165[3]_i_2/O
                         net (fo=1, routed)           0.000     8.174    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165[3]_i_2_n_2
    SLICE_X60Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     8.614 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.614    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[3]_i_1_n_2
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.712 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.712    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[7]_i_1_n_2
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.810 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.810    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[11]_i_1_n_2
    SLICE_X60Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     8.908 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.908    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[15]_i_1_n_2
    SLICE_X60Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     9.006 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.006    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[19]_i_1_n_2
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265     9.271 r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.271    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_fu_1150_p3[21]
    SLICE_X60Y9          FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      7.499     7.499 r  
    PS7_X0Y0             PS7                          0.000     7.499 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     8.404    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077     8.481 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       1.304     9.785    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/ap_clk
    SLICE_X60Y9          FDRE                                         r  system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[21]/C
                         clock pessimism              0.226    10.011    
                         clock uncertainty           -0.118     9.893    
    SLICE_X60Y9          FDRE (Setup_fdre_C_D)        0.059     9.952    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/WriteLocNext_3_reg_2165_reg[21]
  -------------------------------------------------------------------
                         required time                          9.952    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  0.681    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1119]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.141ns (36.459%)  route 0.246ns (63.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.555     0.891    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X33Y62         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1119]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y62         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1119]/Q
                         net (fo=1, routed)           0.246     1.277    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[60]
    RAMB36_X2Y11         RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.864     1.230    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y11         RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.281     0.948    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[28])
                                                      0.296     1.244    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.231ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.596     0.932    system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X11Y46         FDRE                                         r  system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y46         FDRE (Prop_fdre_C_Q)         0.141     1.072 r  system_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][18]/Q
                         net (fo=1, routed)           0.055     1.128    system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/DIA0
    SLICE_X10Y46         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.865     1.231    system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/WCLK
    SLICE_X10Y46         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
                         clock pessimism             -0.286     0.944    
    SLICE_X10Y46         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.091    system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.092    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1087]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.356%)  route 0.253ns (60.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.230ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.556     0.892    system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/aclk
    SLICE_X34Y61         FDRE                                         r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1087]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y61         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/r_sreg/m_vector_i_reg[1087]/Q
                         net (fo=1, routed)           0.253     1.308    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[28]
    RAMB36_X2Y11         RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.864     1.230    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y11         RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.264     0.965    
    RAMB36_X2Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[28])
                                                      0.296     1.261    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.308    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/v_proc_ss_0/inst/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_713_pp0_iter1_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_proc_ss_0/inst/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_1_V_U/bd_ed91_hsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.188%)  route 0.171ns (54.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.255ns
    Source Clock Delay      (SCD):    0.920ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.584     0.919    system_i/v_proc_ss_0/inst/hsc/inst/v_vcresampler_core_U0/ap_clk
    SLICE_X11Y23         FDRE                                         r  system_i/v_proc_ss_0/inst/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_713_pp0_iter1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.141     1.061 r  system_i/v_proc_ss_0/inst/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_0_V_a_reg_713_pp0_iter1_reg_reg[0]/Q
                         net (fo=3, routed)           0.171     1.232    system_i/v_proc_ss_0/inst/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_1_V_U/bd_ed91_hsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/Q[0]
    RAMB36_X0Y4          RAMB36E1                                     r  system_i/v_proc_ss_0/inst/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_1_V_U/bd_ed91_hsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.889     1.255    system_i/v_proc_ss_0/inst/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_1_V_U/bd_ed91_hsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ap_clk
    RAMB36_X0Y4          RAMB36E1                                     r  system_i/v_proc_ss_0/inst/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_1_V_U/bd_ed91_hsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ram_reg/CLKARDCLK
                         clock pessimism             -0.263     0.991    
    RAMB36_X0Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.183     1.174    system_i/v_proc_ss_0/inst/hsc/inst/v_vcresampler_core_U0/linebuf_c_val_1_V_U/bd_ed91_hsc_0_v_vcresampler_core_linebuf_y_val_0_V_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.232    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.256%)  route 0.178ns (55.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.559     0.895    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X52Y49         FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.178     1.213    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X50Y49         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.826     1.192    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X50Y49         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.281     0.911    
    SLICE_X50Y49         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.151    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.256%)  route 0.178ns (55.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.559     0.895    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X52Y49         FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.178     1.213    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X50Y49         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.826     1.192    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X50Y49         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.281     0.911    
    SLICE_X50Y49         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.151    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.256%)  route 0.178ns (55.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.559     0.895    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X52Y49         FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.178     1.213    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X50Y49         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.826     1.192    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X50Y49         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.281     0.911    
    SLICE_X50Y49         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.151    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.256%)  route 0.178ns (55.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.559     0.895    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X52Y49         FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.178     1.213    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X50Y49         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.826     1.192    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X50Y49         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.281     0.911    
    SLICE_X50Y49         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.151    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.256%)  route 0.178ns (55.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.559     0.895    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X52Y49         FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.178     1.213    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X50Y49         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.826     1.192    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X50Y49         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.281     0.911    
    SLICE_X50Y49         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.151    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.256%)  route 0.178ns (55.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.559     0.895    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X52Y49         FDRE                                         r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y49         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[3]/Q
                         net (fo=13, routed)          0.178     1.213    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/ADDRD3
    SLICE_X50Y49         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=16344, routed)       0.826     1.192    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/WCLK
    SLICE_X50Y49         RAMD32                                       r  system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.281     0.911    
    SLICE_X50Y49         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.151    system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.151    
                         arrival time                           1.213    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 3.750 }
Period(ns):         7.499
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.272         7.499       4.227      DSP48_X0Y4    system_i/v_proc_ss_0/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_651/sum_1_0_1_2_reg_1438_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         7.499       4.227      DSP48_X1Y6    system_i/v_proc_ss_0/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_651/sum_1_0_2_4_reg_1463_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         7.499       4.227      DSP48_X3Y3    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sum_0_1_1_i_reg_2453_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         7.499       4.227      DSP48_X1Y4    system_i/v_proc_ss_0/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_651/sum_1_0_1_4_reg_1458_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         7.499       4.227      DSP48_X1Y0    system_i/v_proc_ss_0/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_651/sum_1_0_2_reg_1413_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         7.499       4.227      DSP48_X2Y5    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sum_0_1_3_i_reg_2478_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         7.499       4.227      DSP48_X0Y2    system_i/v_proc_ss_0/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_651/sum_1_0_1_reg_1408_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         7.499       4.227      DSP48_X0Y0    system_i/v_proc_ss_0/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_651/sum_1_reg_1403_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         7.499       4.227      DSP48_X4Y3    system_i/v_proc_ss_0/inst/vsc/inst/vscale_core_polyphas_U0/sum_0_2_1_i_reg_2458_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.272         7.499       4.227      DSP48_X1Y2    system_i/v_proc_ss_0/inst/hsc/inst/hscale_core_polyphas_U0/grp_hscale_polyphase_fu_651/sum_1_0_2_2_reg_1443_reg/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.130         3.749       2.619      SLICE_X42Y48  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.130         3.749       2.619      SLICE_X42Y48  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.130         3.749       2.619      SLICE_X42Y48  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.130         3.749       2.619      SLICE_X42Y48  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.130         3.749       2.619      SLICE_X42Y48  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.130         3.749       2.619      SLICE_X42Y48  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.130         3.749       2.619      SLICE_X42Y48  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK   n/a            1.130         3.749       2.619      SLICE_X42Y48  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.130         3.749       2.619      SLICE_X38Y50  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.130         3.749       2.619      SLICE_X38Y50  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         3.749       2.619      SLICE_X38Y50  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         3.749       2.619      SLICE_X38Y50  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         3.749       2.619      SLICE_X38Y50  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         3.749       2.619      SLICE_X38Y50  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         3.749       2.619      SLICE_X38Y50  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         3.749       2.619      SLICE_X38Y50  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.130         3.749       2.619      SLICE_X38Y50  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK   n/a            1.130         3.749       2.619      SLICE_X38Y50  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         3.749       2.619      SLICE_X38Y53  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.130         3.749       2.619      SLICE_X38Y53  system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  system_i/video_clk_wiz/inst/clk_in1
  To Clock:  system_i/video_clk_wiz/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         system_i/video_clk_wiz/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/video_clk_wiz/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_video_clk_wiz_0
  To Clock:  clk_out1_system_video_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.620ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.039ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.513ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.620ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_video_clk_wiz_0 rise@6.734ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.123ns  (logic 0.769ns (12.560%)  route 5.354ns (87.440%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 8.024 - 6.734 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.552     1.552    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.365     1.367    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X50Y71         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.398     1.765 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=128, routed)         5.354     7.119    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X62Y96         MUXF7 (Prop_muxf7_S_O)       0.371     7.490 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_i_1/O
                         net (fo=1, routed)           0.000     7.490    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]_i_1_n_2
    SLICE_X62Y96         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.386     8.120    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.205 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.659    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.736 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.288     8.024    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X62Y96         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]/C
                         clock pessimism              0.096     8.120    
                         clock uncertainty           -0.114     8.006    
    SLICE_X62Y96         FDRE (Setup_fdre_C_D)        0.104     8.110    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][19]
  -------------------------------------------------------------------
                         required time                          8.110    
                         arrival time                          -7.490    
  -------------------------------------------------------------------
                         slack                                  0.620    

Slack (MET) :             0.665ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_video_clk_wiz_0 rise@6.734ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 0.755ns (12.512%)  route 5.279ns (87.487%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 8.024 - 6.734 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.552     1.552    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.365     1.367    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X50Y71         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.398     1.765 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=128, routed)         5.279     7.044    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X63Y97         MUXF7 (Prop_muxf7_S_O)       0.357     7.401 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_i_1/O
                         net (fo=1, routed)           0.000     7.401    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]_i_1_n_2
    SLICE_X63Y97         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.386     8.120    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.205 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.659    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.736 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.288     8.024    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X63Y97         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]/C
                         clock pessimism              0.096     8.120    
                         clock uncertainty           -0.114     8.006    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)        0.060     8.066    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][18]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -7.401    
  -------------------------------------------------------------------
                         slack                                  0.665    

Slack (MET) :             0.668ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_video_clk_wiz_0 rise@6.734ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 0.815ns (13.518%)  route 5.214ns (86.482%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 8.023 - 6.734 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.552     1.552    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.365     1.367    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X50Y71         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.398     1.765 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=128, routed)         5.214     6.979    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0
    SLICE_X59Y98         LUT5 (Prop_lut5_I3_O)        0.235     7.214 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[17]_i_3/O
                         net (fo=1, routed)           0.000     7.214    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]_0
    SLICE_X59Y98         MUXF7 (Prop_muxf7_I1_O)      0.182     7.396 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     7.396    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_656
    SLICE_X59Y98         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.386     8.120    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.205 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.659    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.736 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.287     8.023    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X59Y98         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
                         clock pessimism              0.096     8.119    
                         clock uncertainty           -0.114     8.005    
    SLICE_X59Y98         FDRE (Setup_fdre_C_D)        0.060     8.065    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -7.396    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_video_clk_wiz_0 rise@6.734ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.065ns  (logic 0.633ns (10.438%)  route 5.432ns (89.562%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 8.179 - 6.734 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.552     1.552    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.365     1.367    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X50Y71         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.398     1.765 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=128, routed)         5.432     7.197    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X61Y100        LUT6 (Prop_lut6_I1_O)        0.235     7.432 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1/O
                         net (fo=1, routed)           0.000     7.432    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][18]_i_1_n_2
    SLICE_X61Y100        FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.386     8.120    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.205 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.659    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.736 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.443     8.179    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X61Y100        FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]/C
                         clock pessimism              0.012     8.191    
                         clock uncertainty           -0.114     8.076    
    SLICE_X61Y100        FDRE (Setup_fdre_C_D)        0.030     8.106    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][18]
  -------------------------------------------------------------------
                         required time                          8.106    
                         arrival time                          -7.432    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.705ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_video_clk_wiz_0 rise@6.734ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.993ns  (logic 0.755ns (12.598%)  route 5.238ns (87.402%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.289ns = ( 8.023 - 6.734 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.552     1.552    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.365     1.367    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X50Y71         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.398     1.765 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=128, routed)         5.238     7.003    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X56Y97         MUXF7 (Prop_muxf7_S_O)       0.357     7.360 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_i_1/O
                         net (fo=1, routed)           0.000     7.360    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]_i_1_n_2
    SLICE_X56Y97         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.386     8.120    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.205 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.659    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.736 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.287     8.023    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X56Y97         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]/C
                         clock pessimism              0.096     8.119    
                         clock uncertainty           -0.114     8.005    
    SLICE_X56Y97         FDRE (Setup_fdre_C_D)        0.060     8.065    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][24]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -7.360    
  -------------------------------------------------------------------
                         slack                                  0.705    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_video_clk_wiz_0 rise@6.734ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.003ns  (logic 0.769ns (12.811%)  route 5.234ns (87.189%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 8.024 - 6.734 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.552     1.552    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.365     1.367    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X50Y71         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.398     1.765 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=128, routed)         5.234     6.999    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X62Y98         MUXF7 (Prop_muxf7_S_O)       0.371     7.370 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_i_1/O
                         net (fo=1, routed)           0.000     7.370    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]_i_1_n_2
    SLICE_X62Y98         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.386     8.120    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.205 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.659    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.736 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.288     8.024    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X62Y98         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]/C
                         clock pessimism              0.096     8.120    
                         clock uncertainty           -0.114     8.006    
    SLICE_X62Y98         FDRE (Setup_fdre_C_D)        0.104     8.110    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][20]
  -------------------------------------------------------------------
                         required time                          8.110    
                         arrival time                          -7.370    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_video_clk_wiz_0 rise@6.734ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.000ns  (logic 0.633ns (10.549%)  route 5.367ns (89.451%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.448ns = ( 8.182 - 6.734 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.552     1.552    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.365     1.367    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X50Y71         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.398     1.765 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=128, routed)         5.367     7.132    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X64Y101        LUT6 (Prop_lut6_I1_O)        0.235     7.367 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1/O
                         net (fo=1, routed)           0.000     7.367    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][19]_i_1_n_2
    SLICE_X64Y101        FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.386     8.120    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.205 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.659    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.736 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.446     8.182    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X64Y101        FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]/C
                         clock pessimism              0.012     8.194    
                         clock uncertainty           -0.114     8.079    
    SLICE_X64Y101        FDRE (Setup_fdre_C_D)        0.030     8.109    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][19]
  -------------------------------------------------------------------
                         required time                          8.109    
                         arrival time                          -7.367    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.780ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_video_clk_wiz_0 rise@6.734ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.919ns  (logic 0.755ns (12.756%)  route 5.164ns (87.244%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.290ns = ( 8.024 - 6.734 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.552     1.552    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.365     1.367    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X50Y71         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.398     1.765 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=128, routed)         5.164     6.929    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X60Y98         MUXF7 (Prop_muxf7_S_O)       0.357     7.286 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_i_1/O
                         net (fo=1, routed)           0.000     7.286    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]_i_1_n_2
    SLICE_X60Y98         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.386     8.120    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.205 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.659    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.736 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.288     8.024    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X60Y98         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]/C
                         clock pessimism              0.096     8.120    
                         clock uncertainty           -0.114     8.006    
    SLICE_X60Y98         FDRE (Setup_fdre_C_D)        0.060     8.066    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][17]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -7.286    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.841ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_video_clk_wiz_0 rise@6.734ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 0.633ns (10.857%)  route 5.197ns (89.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 8.027 - 6.734 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.552     1.552    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.365     1.367    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X50Y71         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.398     1.765 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=128, routed)         5.197     6.962    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X65Y99         LUT6 (Prop_lut6_I1_O)        0.235     7.197 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1/O
                         net (fo=1, routed)           0.000     7.197    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][7]_i_1_n_2
    SLICE_X65Y99         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.386     8.120    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.205 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.659    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.736 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.291     8.027    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X65Y99         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]/C
                         clock pessimism              0.096     8.123    
                         clock uncertainty           -0.114     8.009    
    SLICE_X65Y99         FDRE (Setup_fdre_C_D)        0.030     8.039    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][7]
  -------------------------------------------------------------------
                         required time                          8.039    
                         arrival time                          -7.197    
  -------------------------------------------------------------------
                         slack                                  0.841    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_system_video_clk_wiz_0 rise@6.734ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.937ns  (logic 0.633ns (10.662%)  route 5.304ns (89.338%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.444ns = ( 8.178 - 6.734 ) 
    Source Clock Delay      (SCD):    1.367ns
    Clock Pessimism Removal (CPR):    0.012ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.552     1.552    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.232    -1.680 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597    -0.083    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.365     1.367    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X50Y71         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y71         FDRE (Prop_fdre_C_Q)         0.398     1.765 f  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=128, routed)         5.304     7.069    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X58Y100        LUT6 (Prop_lut6_I2_O)        0.235     7.304 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1/O
                         net (fo=1, routed)           0.000     7.304    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][17]_i_1_n_2
    SLICE_X58Y100        FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     6.734 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        1.386     8.120    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.915     5.205 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454     6.659    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     6.736 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        1.442     8.178    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X58Y100        FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]/C
                         clock pessimism              0.012     8.190    
                         clock uncertainty           -0.114     8.075    
    SLICE_X58Y100        FDRE (Setup_fdre_C_D)        0.072     8.147    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][17]
  -------------------------------------------------------------------
                         required time                          8.148    
                         arrival time                          -7.304    
  -------------------------------------------------------------------
                         slack                                  0.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_video_clk_wiz_0 rise@0.000ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.618%)  route 0.126ns (40.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.597     0.597    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.637     0.639    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y100        FDSE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDSE (Prop_fdse_C_Q)         0.141     0.780 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[27][23]/Q
                         net (fo=1, routed)           0.126     0.906    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[194]
    SLICE_X51Y99         LUT3 (Prop_lut3_I0_O)        0.045     0.951 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg[48][23]_i_1/O
                         net (fo=1, routed)           0.000     0.951    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23]_0
    SLICE_X51Y99         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.864     0.864    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.823     0.825    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X51Y99         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.092     0.912    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[48].GEN_MUX_REG.data_out_reg_reg[48][23]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[29][23]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_video_clk_wiz_0 rise@0.000ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.186ns (53.164%)  route 0.164ns (46.836%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.639ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.597     0.597    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.637     0.639    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X51Y100        FDSE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[29][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y100        FDSE (Prop_fdse_C_Q)         0.141     0.780 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[29][23]/Q
                         net (fo=1, routed)           0.164     0.944    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[244]
    SLICE_X51Y99         LUT3 (Prop_lut3_I0_O)        0.045     0.989 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg[49][23]_i_1/O
                         net (fo=1, routed)           0.000     0.989    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/p_0_in[23]
    SLICE_X51Y99         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.864     0.864    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.823     0.825    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X51Y99         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][23]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X51Y99         FDRE (Hold_fdre_C_D)         0.092     0.912    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][23]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_video_clk_wiz_0 rise@0.000ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.274ns (60.794%)  route 0.177ns (39.206%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.597     0.597    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.549     0.551    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X50Y83         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y83         FDRE (Prop_fdre_C_Q)         0.164     0.715 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][28]/Q
                         net (fo=1, routed)           0.177     0.891    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45]_7[28]
    SLICE_X45Y83         LUT6 (Prop_lut6_I1_O)        0.045     0.936 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_3/O
                         net (fo=1, routed)           0.000     0.936    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][28]_i_3_n_2
    SLICE_X45Y83         MUXF7 (Prop_muxf7_I1_O)      0.065     1.001 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_i_1/O
                         net (fo=1, routed)           0.000     1.001    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]_i_1_n_2
    SLICE_X45Y83         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.864     0.864    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.819     0.821    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X45Y83         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]/C
                         clock pessimism             -0.005     0.816    
    SLICE_X45Y83         FDRE (Hold_fdre_C_D)         0.105     0.921    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][28]
  -------------------------------------------------------------------
                         required time                         -0.921    
                         arrival time                           1.001    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_video_clk_wiz_0 rise@0.000ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.251ns (56.197%)  route 0.196ns (43.803%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.597     0.597    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.558     0.560    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X47Y96         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y96         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[6][24]/Q
                         net (fo=1, routed)           0.196     0.896    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[157]
    SLICE_X51Y97         LUT6 (Prop_lut6_I1_O)        0.045     0.941 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_3/O
                         net (fo=1, routed)           0.000     0.941    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][24]_i_3_n_2
    SLICE_X51Y97         MUXF7 (Prop_muxf7_I1_O)      0.065     1.006 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_i_1/O
                         net (fo=1, routed)           0.000     1.006    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]_0
    SLICE_X51Y97         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.864     0.864    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.823     0.825    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X51Y97         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]/C
                         clock pessimism             -0.005     0.820    
    SLICE_X51Y97         FDRE (Hold_fdre_C_D)         0.105     0.925    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][24]
  -------------------------------------------------------------------
                         required time                         -0.925    
                         arrival time                           1.006    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_video_clk_wiz_0 rise@0.000ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.273ns (56.197%)  route 0.213ns (43.803%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.597     0.597    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.554     0.556    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X50Y96         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][24]/Q
                         net (fo=1, routed)           0.213     0.932    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5]_0[24]
    SLICE_X46Y97         LUT5 (Prop_lut5_I0_O)        0.045     0.977 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[24]_i_3/O
                         net (fo=1, routed)           0.000     0.977    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]_0
    SLICE_X46Y97         MUXF7 (Prop_muxf7_I1_O)      0.064     1.041 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]_i_1/O
                         net (fo=1, routed)           0.000     1.041    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_649
    SLICE_X46Y97         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.864     0.864    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.827     0.829    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X46Y97         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
                         clock pessimism             -0.005     0.824    
    SLICE_X46Y97         FDRE (Hold_fdre_C_D)         0.134     0.958    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.958    
                         arrival time                           1.041    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_video_clk_wiz_0 rise@0.000ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.248ns (54.303%)  route 0.209ns (45.697%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.597     0.597    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.554     0.556    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X53Y95         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]/Q
                         net (fo=1, routed)           0.209     0.905    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4]_14[25]
    SLICE_X47Y95         LUT5 (Prop_lut5_I2_O)        0.045     0.950 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[25]_i_2/O
                         net (fo=1, routed)           0.000     0.950    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]
    SLICE_X47Y95         MUXF7 (Prop_muxf7_I0_O)      0.062     1.012 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     1.012    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_648
    SLICE_X47Y95         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.864     0.864    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.826     0.828    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X47Y95         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
                         clock pessimism             -0.005     0.823    
    SLICE_X47Y95         FDRE (Hold_fdre_C_D)         0.105     0.928    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.928    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_video_clk_wiz_0 rise@0.000ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.271ns (59.286%)  route 0.186ns (40.714%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.597     0.597    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.550     0.552    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y85         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y85         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[0][4]/Q
                         net (fo=2, routed)           0.186     0.902    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[3]
    SLICE_X47Y85         LUT6 (Prop_lut6_I5_O)        0.045     0.947 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_2__0/O
                         net (fo=1, routed)           0.000     0.947    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][4]_i_2__0_n_2
    SLICE_X47Y85         MUXF7 (Prop_muxf7_I0_O)      0.062     1.009 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_i_1/O
                         net (fo=1, routed)           0.000     1.009    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]_0
    SLICE_X47Y85         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.864     0.864    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.821     0.823    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X47Y85         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X47Y85         FDRE (Hold_fdre_C_D)         0.105     0.923    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.009    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_video_clk_wiz_0 rise@0.000ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.251ns (54.859%)  route 0.207ns (45.141%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        0.256ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.812ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.597     0.597    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.549     0.551    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X47Y79         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y79         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][11]/Q
                         net (fo=1, routed)           0.207     0.898    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3]_2[11]
    SLICE_X53Y78         LUT5 (Prop_lut5_I4_O)        0.045     0.943 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[11]_i_3/O
                         net (fo=1, routed)           0.000     0.943    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]_0
    SLICE_X53Y78         MUXF7 (Prop_muxf7_I1_O)      0.065     1.008 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]_i_1/O
                         net (fo=1, routed)           0.000     1.008    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_662
    SLICE_X53Y78         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.864     0.864    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.810     0.812    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X53Y78         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]/C
                         clock pessimism             -0.005     0.807    
    SLICE_X53Y78         FDRE (Hold_fdre_C_D)         0.105     0.912    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.912    
                         arrival time                           1.008    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_video_clk_wiz_0 rise@0.000ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.271ns (57.819%)  route 0.198ns (42.181%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.597     0.597    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.550     0.552    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y84         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[11][11]/Q
                         net (fo=1, routed)           0.198     0.913    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[263]
    SLICE_X49Y84         LUT6 (Prop_lut6_I0_O)        0.045     0.958 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2__0/O
                         net (fo=1, routed)           0.000     0.958    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg[4][11]_i_2__0_n_2
    SLICE_X49Y84         MUXF7 (Prop_muxf7_I0_O)      0.062     1.020 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.020    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]_0
    SLICE_X49Y84         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.864     0.864    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.820     0.822    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X49Y84         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]/C
                         clock pessimism             -0.005     0.817    
    SLICE_X49Y84         FDRE (Hold_fdre_C_D)         0.105     0.922    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.020    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_video_clk_wiz_0 rise@0.000ns - clk_out1_system_video_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.274ns (58.088%)  route 0.198ns (41.912%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.597     0.597    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.150    -0.553 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529    -0.024    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.550     0.552    system_i/v_tc_0/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X50Y86         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.164     0.716 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.core_control_regs_int_reg[4][21]/Q
                         net (fo=1, routed)           0.198     0.913    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/core_regs[108]
    SLICE_X49Y86         LUT6 (Prop_lut6_I5_O)        0.045     0.958 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_3/O
                         net (fo=1, routed)           0.000     0.958    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg[3][21]_i_3_n_2
    SLICE_X49Y86         MUXF7 (Prop_muxf7_I1_O)      0.065     1.023 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_i_1/O
                         net (fo=1, routed)           0.000     1.023    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]_0
    SLICE_X49Y86         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_video_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y17       BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2998, routed)        0.864     0.864    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.467    -0.603 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576    -0.027    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clk_out1_system_video_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/O
                         net (fo=2508, routed)        0.821     0.823    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X49Y86         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]/C
                         clock pessimism             -0.005     0.818    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.105     0.923    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][21]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.023    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_video_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         6.734       4.564      RAMB36_X2Y14     system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         6.734       5.142      BUFGCTRL_X0Y0    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y0  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         6.734       5.734      SLICE_X55Y82     system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X50Y81     system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/active_video_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X59Y87     system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/all_cfg_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X50Y81     system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/fsync_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X57Y86     system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X57Y88     system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X57Y88     system_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count_reg[11]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y0  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y71     system_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y71     system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y71     system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y71     system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y75     system_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y71     system_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y75     system_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y71     system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y71     system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y71     system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y71     system_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y71     system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y71     system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y71     system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y75     system_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y75     system_i/v_tc_0/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X86Y69     system_i/rst_video_clk_wiz_148M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X86Y69     system_i/rst_video_clk_wiz_148M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y71     system_i/v_tc_0/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y71     system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_video_clk_wiz_0
  To Clock:  clkfbout_system_video_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       38.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_video_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         40.000      38.408     BUFGCTRL_X0Y1    system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  system_i/video_clk_wiz/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       28.468ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.468ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.460ns  (logic 0.379ns (25.960%)  route 1.081ns (74.040%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/C
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[22]/Q
                         net (fo=1, routed)           1.081     1.460    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[22]
    SLICE_X52Y28         FDRE                                         r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X52Y28         FDRE (Setup_fdre_C_D)       -0.072    29.928    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[22]
  -------------------------------------------------------------------
                         required time                         29.928    
                         arrival time                          -1.460    
  -------------------------------------------------------------------
                         slack                                 28.468    

Slack (MET) :             28.642ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.283ns  (logic 0.433ns (33.747%)  route 0.850ns (66.253%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]/C
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[11]/Q
                         net (fo=1, routed)           0.850     1.283    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[11]
    SLICE_X55Y26         FDRE                                         r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X55Y26         FDRE (Setup_fdre_C_D)       -0.075    29.925    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[11]
  -------------------------------------------------------------------
                         required time                         29.925    
                         arrival time                          -1.283    
  -------------------------------------------------------------------
                         slack                                 28.642    

Slack (MET) :             28.681ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.286ns  (logic 0.379ns (29.477%)  route 0.907ns (70.523%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y18                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/C
    SLICE_X53Y18         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.907     1.286    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[0]
    SLICE_X54Y27         FDRE                                         r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X54Y27         FDRE (Setup_fdre_C_D)       -0.033    29.967    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         29.967    
                         arrival time                          -1.286    
  -------------------------------------------------------------------
                         slack                                 28.681    

Slack (MET) :             28.728ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.213ns  (logic 0.379ns (31.252%)  route 0.834ns (68.748%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y63                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X60Y63         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.834     1.213    system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[2]
    SLICE_X61Y51         FDRE                                         r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X61Y51         FDRE (Setup_fdre_C_D)       -0.059    29.941    system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         29.941    
                         arrival time                          -1.213    
  -------------------------------------------------------------------
                         slack                                 28.728    

Slack (MET) :             28.739ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.065ns  (logic 0.348ns (32.676%)  route 0.717ns (67.324%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X53Y28         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=2, routed)           0.717     1.065    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/src_hsdata_ff[1]
    SLICE_X61Y37         FDRE                                         r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X61Y37         FDRE (Setup_fdre_C_D)       -0.196    29.804    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         29.804    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                 28.739    

Slack (MET) :             28.758ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.073ns  (logic 0.348ns (32.424%)  route 0.725ns (67.576%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y62                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X59Y62         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.725     1.073    system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[4]
    SLICE_X59Y51         FDRE                                         r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X59Y51         FDRE (Setup_fdre_C_D)       -0.169    29.831    system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         29.831    
                         arrival time                          -1.073    
  -------------------------------------------------------------------
                         slack                                 28.758    

Slack (MET) :             28.775ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.178ns  (logic 0.379ns (32.163%)  route 0.799ns (67.837%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y20                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/C
    SLICE_X52Y20         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[29]/Q
                         net (fo=1, routed)           0.799     1.178    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[29]
    SLICE_X52Y29         FDRE                                         r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X52Y29         FDRE (Setup_fdre_C_D)       -0.047    29.953    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[29]
  -------------------------------------------------------------------
                         required time                         29.953    
                         arrival time                          -1.178    
  -------------------------------------------------------------------
                         slack                                 28.775    

Slack (MET) :             28.775ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.041ns  (logic 0.348ns (33.427%)  route 0.693ns (66.573%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y39                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X71Y39         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  system_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.693     1.041    system_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[7]
    SLICE_X60Y45         FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X60Y45         FDRE (Setup_fdre_C_D)       -0.184    29.816    system_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         29.816    
                         arrival time                          -1.041    
  -------------------------------------------------------------------
                         slack                                 28.775    

Slack (MET) :             28.776ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.193ns  (logic 0.379ns (31.780%)  route 0.814ns (68.220%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.814     1.193    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[1]
    SLICE_X54Y25         FDRE                                         r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X54Y25         FDRE (Setup_fdre_C_D)       -0.031    29.969    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         29.969    
                         arrival time                          -1.193    
  -------------------------------------------------------------------
                         slack                                 28.776    

Slack (MET) :             28.780ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (MaxDelay Path 30.000ns)
  Data Path Delay:        1.189ns  (logic 0.379ns (31.872%)  route 0.810ns (68.128%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 30.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y17                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X51Y17         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.810     1.189    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/src_hsdata_ff[2]
    SLICE_X54Y29         FDRE                                         r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   30.000    30.000    
    SLICE_X54Y29         FDRE (Setup_fdre_C_D)       -0.031    29.969    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         29.969    
                         arrival time                          -1.189    
  -------------------------------------------------------------------
                         slack                                 28.780    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack       21.237ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.237ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.497ns  (MaxDelay Path 22.497ns)
  Data Path Delay:        1.230ns  (logic 0.433ns (35.203%)  route 0.797ns (64.797%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.497ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y23                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[17]/C
    SLICE_X38Y23         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[17]/Q
                         net (fo=1, routed)           0.797     1.230    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[17]
    SLICE_X42Y22         FDRE                                         r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.497    22.497    
    SLICE_X42Y22         FDRE (Setup_fdre_C_D)       -0.030    22.467    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[17]
  -------------------------------------------------------------------
                         required time                         22.467    
                         arrival time                          -1.230    
  -------------------------------------------------------------------
                         slack                                 21.237    

Slack (MET) :             21.270ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.497ns  (MaxDelay Path 22.497ns)
  Data Path Delay:        1.157ns  (logic 0.379ns (32.755%)  route 0.778ns (67.245%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.497ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y29                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/C
    SLICE_X75Y29         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[5]/Q
                         net (fo=1, routed)           0.778     1.157    system_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[5]
    SLICE_X76Y29         FDRE                                         r  system_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.497    22.497    
    SLICE_X76Y29         FDRE (Setup_fdre_C_D)       -0.070    22.427    system_i/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[5]
  -------------------------------------------------------------------
                         required time                         22.427    
                         arrival time                          -1.157    
  -------------------------------------------------------------------
                         slack                                 21.270    

Slack (MET) :             21.324ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.497ns  (MaxDelay Path 22.497ns)
  Data Path Delay:        0.995ns  (logic 0.348ns (34.964%)  route 0.647ns (65.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.497ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]/C
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[7]/Q
                         net (fo=1, routed)           0.647     0.995    system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[7]
    SLICE_X61Y66         FDRE                                         r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.497    22.497    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)       -0.178    22.319    system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[7]
  -------------------------------------------------------------------
                         required time                         22.319    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                 21.324    

Slack (MET) :             21.328ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.497ns  (MaxDelay Path 22.497ns)
  Data Path Delay:        1.003ns  (logic 0.398ns (39.675%)  route 0.605ns (60.325%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.497ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.605     1.003    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[2]
    SLICE_X39Y23         FDRE                                         r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.497    22.497    
    SLICE_X39Y23         FDRE (Setup_fdre_C_D)       -0.166    22.331    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         22.331    
                         arrival time                          -1.003    
  -------------------------------------------------------------------
                         slack                                 21.328    

Slack (MET) :             21.332ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.497ns  (MaxDelay Path 22.497ns)
  Data Path Delay:        1.091ns  (logic 0.433ns (39.704%)  route 0.658ns (60.296%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.497ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]/C
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[0]/Q
                         net (fo=1, routed)           0.658     1.091    system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[0]
    SLICE_X37Y80         FDRE                                         r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.497    22.497    
    SLICE_X37Y80         FDRE (Setup_fdre_C_D)       -0.074    22.423    system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[0]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -1.091    
  -------------------------------------------------------------------
                         slack                                 21.332    

Slack (MET) :             21.383ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.497ns  (MaxDelay Path 22.497ns)
  Data Path Delay:        1.040ns  (logic 0.379ns (36.442%)  route 0.661ns (63.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.497ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y66                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/C
    SLICE_X60Y66         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[2]/Q
                         net (fo=1, routed)           0.661     1.040    system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[2]
    SLICE_X61Y66         FDRE                                         r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.497    22.497    
    SLICE_X61Y66         FDRE (Setup_fdre_C_D)       -0.074    22.423    system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[2]
  -------------------------------------------------------------------
                         required time                         22.423    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                 21.383    

Slack (MET) :             21.394ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.497ns  (MaxDelay Path 22.497ns)
  Data Path Delay:        0.944ns  (logic 0.398ns (42.148%)  route 0.546ns (57.852%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.497ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/C
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff_reg[4]/Q
                         net (fo=1, routed)           0.546     0.944    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/src_hsdata_ff[4]
    SLICE_X37Y22         FDRE                                         r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.497    22.497    
    SLICE_X37Y22         FDRE (Setup_fdre_C_D)       -0.159    22.338    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_ff_reg[4]
  -------------------------------------------------------------------
                         required time                         22.338    
                         arrival time                          -0.944    
  -------------------------------------------------------------------
                         slack                                 21.394    

Slack (MET) :             21.407ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.497ns  (MaxDelay Path 22.497ns)
  Data Path Delay:        0.931ns  (logic 0.398ns (42.753%)  route 0.533ns (57.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.497ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y80                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/C
    SLICE_X36Y80         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[8]/Q
                         net (fo=1, routed)           0.533     0.931    system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[8]
    SLICE_X37Y80         FDRE                                         r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.497    22.497    
    SLICE_X37Y80         FDRE (Setup_fdre_C_D)       -0.159    22.338    system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[8]
  -------------------------------------------------------------------
                         required time                         22.338    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                 21.407    

Slack (MET) :             21.425ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.497ns  (MaxDelay Path 22.497ns)
  Data Path Delay:        0.941ns  (logic 0.398ns (42.300%)  route 0.543ns (57.700%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.497ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y23                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]/C
    SLICE_X36Y23         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff_reg[1]/Q
                         net (fo=1, routed)           0.543     0.941    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/src_hsdata_ff[1]
    SLICE_X36Y22         FDRE                                         r  system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.497    22.497    
    SLICE_X36Y22         FDRE (Setup_fdre_C_D)       -0.131    22.366    system_i/ps7_0_axi_periph/m05_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_ff_reg[1]
  -------------------------------------------------------------------
                         required time                         22.366    
                         arrival time                          -0.941    
  -------------------------------------------------------------------
                         slack                                 21.425    

Slack (MET) :             21.431ns  (required time - arrival time)
  Source:                 system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            22.497ns  (MaxDelay Path 22.497ns)
  Data Path Delay:        1.033ns  (logic 0.379ns (36.705%)  route 0.654ns (63.295%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 22.497ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y83                                      0.000     0.000 r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/C
    SLICE_X39Y83         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff_reg[31]/Q
                         net (fo=1, routed)           0.654     1.033    system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/src_hsdata_ff[31]
    SLICE_X36Y83         FDRE                                         r  system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   22.497    22.497    
    SLICE_X36Y83         FDRE (Setup_fdre_C_D)       -0.033    22.464    system_i/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_ff_reg[31]
  -------------------------------------------------------------------
                         required time                         22.464    
                         arrival time                          -1.033    
  -------------------------------------------------------------------
                         slack                                 21.431    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_video_clk_wiz_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        4.979ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.979ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.682ns  (logic 0.433ns (25.748%)  route 1.249ns (74.252%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y97                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/C
    SLICE_X46Y97         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[24]/Q
                         net (fo=1, routed)           1.249     1.682    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[24]
    SLICE_X48Y69         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X48Y69         FDRE (Setup_fdre_C_D)       -0.073     6.661    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][24]
  -------------------------------------------------------------------
                         required time                          6.661    
                         arrival time                          -1.682    
  -------------------------------------------------------------------
                         slack                                  4.979    

Slack (MET) :             5.110ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.549ns  (logic 0.379ns (24.470%)  route 1.170ns (75.530%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/C
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[22]/Q
                         net (fo=1, routed)           1.170     1.549    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[22]
    SLICE_X53Y71         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X53Y71         FDRE (Setup_fdre_C_D)       -0.075     6.659    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][22]
  -------------------------------------------------------------------
                         required time                          6.659    
                         arrival time                          -1.549    
  -------------------------------------------------------------------
                         slack                                  5.110    

Slack (MET) :             5.125ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.536ns  (logic 0.379ns (24.673%)  route 1.157ns (75.327%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y95                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
    SLICE_X47Y95         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/Q
                         net (fo=1, routed)           1.157     1.536    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[25]
    SLICE_X51Y71         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X51Y71         FDRE (Setup_fdre_C_D)       -0.073     6.661    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]
  -------------------------------------------------------------------
                         required time                          6.661    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                  5.125    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.566ns  (logic 0.379ns (24.200%)  route 1.187ns (75.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/C
    SLICE_X59Y98         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[17]/Q
                         net (fo=1, routed)           1.187     1.566    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[17]
    SLICE_X58Y69         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X58Y69         FDRE (Setup_fdre_C_D)       -0.029     6.705    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][17]
  -------------------------------------------------------------------
                         required time                          6.705    
                         arrival time                          -1.566    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.141ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.518ns  (logic 0.433ns (28.521%)  route 1.085ns (71.479%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y89                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
    SLICE_X50Y89         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/Q
                         net (fo=1, routed)           1.085     1.518    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[16]
    SLICE_X55Y70         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X55Y70         FDRE (Setup_fdre_C_D)       -0.075     6.659    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                          6.659    
                         arrival time                          -1.518    
  -------------------------------------------------------------------
                         slack                                  5.141    

Slack (MET) :             5.158ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.543ns  (logic 0.379ns (24.559%)  route 1.164ns (75.441%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/C
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[23]/Q
                         net (fo=1, routed)           1.164     1.543    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[23]
    SLICE_X58Y72         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)       -0.033     6.701    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][23]
  -------------------------------------------------------------------
                         required time                          6.701    
                         arrival time                          -1.543    
  -------------------------------------------------------------------
                         slack                                  5.158    

Slack (MET) :             5.177ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.482ns  (logic 0.379ns (25.579%)  route 1.103ns (74.421%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y97                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
    SLICE_X64Y97         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/Q
                         net (fo=1, routed)           1.103     1.482    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[19]
    SLICE_X64Y72         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X64Y72         FDRE (Setup_fdre_C_D)       -0.075     6.659    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          6.659    
                         arrival time                          -1.482    
  -------------------------------------------------------------------
                         slack                                  5.177    

Slack (MET) :             5.214ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.445ns  (logic 0.379ns (26.236%)  route 1.066ns (73.764%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/C
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[18]/Q
                         net (fo=1, routed)           1.066     1.445    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[18]
    SLICE_X60Y72         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X60Y72         FDRE (Setup_fdre_C_D)       -0.075     6.659    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                          6.659    
                         arrival time                          -1.445    
  -------------------------------------------------------------------
                         slack                                  5.214    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.464ns  (logic 0.379ns (25.891%)  route 1.085ns (74.109%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y99                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
    SLICE_X61Y99         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/Q
                         net (fo=1, routed)           1.085     1.464    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[20]
    SLICE_X62Y72         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X62Y72         FDRE (Setup_fdre_C_D)       -0.033     6.701    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                          6.701    
                         arrival time                          -1.464    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.273ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.386ns  (logic 0.379ns (27.342%)  route 1.007ns (72.658%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y87                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X49Y87         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           1.007     1.386    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X51Y71         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X51Y71         FDRE (Setup_fdre_C_D)       -0.075     6.659    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          6.659    
                         arrival time                          -1.386    
  -------------------------------------------------------------------
                         slack                                  5.273    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_out1_system_video_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        6.271ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.271ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.020ns  (logic 0.348ns (34.113%)  route 0.672ns (65.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.672     1.020    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[3]
    SLICE_X39Y72         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X39Y72         FDRE (Setup_fdre_C_D)       -0.208     7.291    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.291    
                         arrival time                          -1.020    
  -------------------------------------------------------------------
                         slack                                  6.271    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        0.916ns  (logic 0.348ns (37.977%)  route 0.568ns (62.023%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y66                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/C
    SLICE_X63Y66         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[39]/Q
                         net (fo=1, routed)           0.568     0.916    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[39]
    SLICE_X60Y71         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X60Y71         FDRE (Setup_fdre_C_D)       -0.207     7.292    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][39]
  -------------------------------------------------------------------
                         required time                          7.292    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.407ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.013ns  (logic 0.379ns (37.413%)  route 0.634ns (62.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y77                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/C
    SLICE_X39Y77         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[0]/Q
                         net (fo=1, routed)           0.634     1.013    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[0]
    SLICE_X47Y77         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X47Y77         FDRE (Setup_fdre_C_D)       -0.079     7.420    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.420    
                         arrival time                          -1.013    
  -------------------------------------------------------------------
                         slack                                  6.407    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        1.016ns  (logic 0.379ns (37.285%)  route 0.637ns (62.715%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/C
    SLICE_X43Y96         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/Q
                         net (fo=1, routed)           0.637     1.016    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[20]
    SLICE_X52Y99         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X52Y99         FDRE (Setup_fdre_C_D)       -0.073     7.426    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                          7.426    
                         arrival time                          -1.016    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        0.834ns  (logic 0.348ns (41.751%)  route 0.486ns (58.249%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y71                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/C
    SLICE_X37Y71         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.486     0.834    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[7]
    SLICE_X37Y73         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X37Y73         FDRE (Setup_fdre_C_D)       -0.212     7.287    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.287    
                         arrival time                          -0.834    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.463ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        0.824ns  (logic 0.348ns (42.229%)  route 0.476ns (57.771%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.476     0.824    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X45Y70         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X45Y70         FDRE (Setup_fdre_C_D)       -0.212     7.287    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.287    
                         arrival time                          -0.824    
  -------------------------------------------------------------------
                         slack                                  6.463    

Slack (MET) :             6.478ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        0.811ns  (logic 0.348ns (42.934%)  route 0.463ns (57.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X43Y71         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.463     0.811    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X43Y72         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X43Y72         FDRE (Setup_fdre_C_D)       -0.210     7.289    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          7.289    
                         arrival time                          -0.811    
  -------------------------------------------------------------------
                         slack                                  6.478    

Slack (MET) :             6.482ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        0.942ns  (logic 0.433ns (45.948%)  route 0.509ns (54.052%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y74                                      0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X46Y74         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.509     0.942    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[8]
    SLICE_X44Y74         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X44Y74         FDRE (Setup_fdre_C_D)       -0.075     7.424    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.424    
                         arrival time                          -0.942    
  -------------------------------------------------------------------
                         slack                                  6.482    

Slack (MET) :             6.521ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        0.951ns  (logic 0.433ns (45.520%)  route 0.518ns (54.480%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y88                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
    SLICE_X46Y88         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/Q
                         net (fo=1, routed)           0.518     0.951    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[16]
    SLICE_X46Y90         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X46Y90         FDRE (Setup_fdre_C_D)       -0.027     7.472    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                          7.472    
                         arrival time                          -0.951    
  -------------------------------------------------------------------
                         slack                                  6.521    

Slack (MET) :             6.527ns  (required time - arrival time)
  Source:                 system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@3.749ns period=7.499ns})
  Destination:            system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_video_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_system_video_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.499ns  (MaxDelay Path 7.499ns)
  Data Path Delay:        0.913ns  (logic 0.379ns (41.526%)  route 0.534ns (58.474%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 7.499ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y79                                      0.000     0.000 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/C
    SLICE_X39Y79         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[8]/Q
                         net (fo=1, routed)           0.534     0.913    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[8]
    SLICE_X45Y79         FDRE                                         r  system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    7.499     7.499    
    SLICE_X45Y79         FDRE (Setup_fdre_C_D)       -0.059     7.440    system_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][8]
  -------------------------------------------------------------------
                         required time                          7.440    
                         arrival time                          -0.913    
  -------------------------------------------------------------------
                         slack                                  6.527    





