// Seed: 1596760105
module module_0;
  tri id_1 = id_1 << 1;
  assign id_1 = 1'b0;
  wire id_2;
  wire id_3;
  assign id_3 = id_2;
  wire id_4;
  assign module_2.type_2 = 0;
  wire id_5;
endmodule
module module_1;
  wire id_1;
  wire id_3, id_4, id_5;
  wire id_6;
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2 (
    output uwire id_0,
    input wand id_1,
    output supply1 id_2,
    input uwire id_3,
    input tri id_4
);
  wand id_6;
  assign id_6 = 1;
  module_0 modCall_1 ();
  assign id_0 = id_4;
endmodule
