<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML Basic 1.1//EN" "http://www.w3.org/TR/xhtml-basic/xhtml-basic11.dtd">
<html>
<head>
<meta charset="utf-8" />
<meta name="viewport" content="width=device-width, initial-scale=1.0" />
<link rel="stylesheet" type="text/css" href="../assets/style.css" />
<title>FSUBR/FSUBRP/FISUBR: Reverse Subtract (x86 Instruction Set Reference)</title>
<link rel="icon" type="image/ico" href="favicon.ico" />
<meta name="keywords"
content="assembly,asm,programming,optimization,optimisation,c,c++,x86,pastebin,opcode,opcodes,dictionary,intel,amd,download,downloads,tutorial" />
<meta name="description"
content="x86 assembly tutorials, x86 opcode reference, programming, pastebin with syntax highlighting" />
<meta name="robots" content="index, follow" />
<script async src="https://cdn.rawgit.com/google/code-prettify/master/loader/run_prettify.js"></script>
<script type="text/javascript" async src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-MML-AM_CHTML"></script>
</head>
<body>
<div class="container"><h1 class="x86-instruction-set-reference">x86 Instruction Set Reference</h1>
<h2>FSUBR/FSUBRP/FISUBR - Reverse Subtract</h2>
<object>
<table>
<tr>
<th>Opcode</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
<tr>
<td><code>D8 /5</code></td>
<td><code>FSUBR m32fp</code></td>
<td>Subtract ST(0) from m32fp and store result in ST(0).</td>
</tr>
<tr>
<td><code>DC /5</code></td>
<td><code>FSUBR m64fp</code></td>
<td>Subtract ST(0) from m64fp and store result in ST(0).</td>
</tr>
<tr>
<td><code>D8 E8+i</code></td>
<td><code>FSUBR ST(0), ST(i)</code></td>
<td>Subtract ST(0) from ST(i) and store result in ST(0).</td>
</tr>
<tr>
<td><code>DC E0+i</code></td>
<td><code>FSUBR ST(i), ST(0)</code></td>
<td>Subtract ST(i) from ST(0) and store result in ST(i).</td>
</tr>
<tr>
<td><code>DE E0+i</code></td>
<td><code>FSUBRP ST(i), ST(0)</code></td>
<td>Subtract ST(i) from ST(0), store result in ST(i), and pop register stack.</td>
</tr>
<tr>
<td><code>DE E1</code></td>
<td><code>FSUBRP</code></td>
<td>Subtract ST(1) from ST(0), store result in ST(1), and pop register stack.</td>
</tr>
<tr>
<td><code>DA /5</code></td>
<td><code>FISUBR m32int</code></td>
<td>Subtract ST(0) from m32int and store result in ST(0).</td>
</tr>
<tr>
<td><code>DE /5</code></td>
<td><code>FISUBR m16int</code></td>
<td>Subtract ST(0) from m16int and store result in ST(0).</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Description</th>
</tr>
<tr>
<td>
<p>Subtracts the destination operand from the source operand and stores the difference in the destination location. The destination operand is always an FPU register; the source operand can be a register or a memory location. Source operands in memory can be in single-precision or doubleprecision floating-point format or in word or doubleword integer format.</p>
<p>These instructions perform the reverse operations of the FSUB, FSUBP, and FISUB instructions.</p>
<p>They are provided to support more efficient coding.</p>
<p>The no-operand version of the instruction subtracts the contents of the ST(1) register from the ST(0) register and stores the result in ST(1). The one-operand version subtracts the contents of the ST(0) register from the contents of a memory location (either a floating-point or an integer value) and stores the result in ST(0). The two-operand version, subtracts the contents of the ST(i) register from the ST(0) register or vice versa.</p>
<p>The FSUBRP instructions perform the additional operation of popping the FPU register stack following the subtraction. To pop the register stack, the processor marks the ST(0) register as empty and increments the stack pointer (TOP) by 1. The no-operand version of the floating-point reverse subtract instructions always results in the register stack being popped. In some assemblers, the mnemonic for this instruction is FSUBR rather than FSUBRP.</p>
<p>The FISUBR instructions convert an integer source operand to double extended-precision floating-point format before performing the subtraction.</p>
<p>The following table shows the results obtained when subtracting various classes of numbers from one another, assuming that neither overflow nor underflow occurs. Here, the Destination value is subtracted from the Source value (Source - Destination = result).</p>
<p>When the difference between two operands of like sign is 0, the result is +0, except for the round toward -infinite mode, in which case the result is -0. This instruction also guarantees that +0 - (-0) = +0, and that -0 - (+0) = -0. When the source operand is an integer 0, it is treated as a +0.</p>
<p>When one operand is infinite, the result is infinite of the expected sign. If both operands are infinite of the same sign, an invalid-operation exception is generated.</p>
<div>
<table>
<caption>FSUBR/FSUBRP/FISUBR Results</caption>
<tr><td>- Source: -inf</td><td>Source: -F or -I</td><td>Source: -0</td><td>Source: +0</td><td>Source: +F or +I</td><td>Source: +inf</td><td>Source: NaN</td></tr>
<tr><td>Destination: -inf</td><td>*</td><td>-inf</td><td>-inf</td><td>-inf</td><td>-inf</td><td>-inf</td><td>NaN</td></tr>
<tr><td>Destination: -F</td><td>+inf</td><td>&Atilde;�&acirc;��&Atilde;�&Acirc;&plusmn;F</td><td>or</td><td>&Atilde;�&acirc;��&Atilde;�&Acirc;&plusmn;0</td><td>Destination</td><td>Destination</td><td>-F</td><td>-inf</td><td>NaN</td></tr>
<tr><td>Destination: -0</td><td>+inf</td><td>-Source</td><td>&Atilde;�&acirc;��&Atilde;�&Acirc;&plusmn;0</td><td>-0</td><td>-Source</td><td>-inf</td><td>NaN</td></tr>
<tr><td>Destination: +0</td><td>+inf</td><td>-Source</td><td>+0</td><td>&Atilde;�&acirc;��&Atilde;�&Acirc;&plusmn;0</td><td>-Source</td><td>-inf</td><td>NaN</td></tr>
<tr><td>Destination: +F</td><td>+inf</td><td>+F</td><td>Destination</td><td>Destination</td><td>&Atilde;�&acirc;��&Atilde;�&Acirc;&plusmn;F</td><td>or</td><td>&Atilde;�&acirc;��&Atilde;�&Acirc;&plusmn;0</td><td>-inf</td><td>NaN</td></tr>
<tr><td>Destination: +inf</td><td>+inf</td><td>+inf</td><td>+inf</td><td>+inf</td><td>+8</td><td>*</td><td>NaN</td></tr>
<tr><td>Destination: NaN</td><td>NaN</td><td>NaN</td><td>NaN</td><td>NaN</td><td>NaN</td><td>NaN</td><td>NaN</td></tr>
<tfoot>
<tr><td colspan="8">F Means finite floating-point value.</td></tr>
<tr><td colspan="8">I Means integer.</td></tr>
<tr><td colspan="8">* Indicates floating-point invalid-arithmetic-operand (#IA) exception.</td></tr>
</tfoot>
</table>
</div>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Operation</th>
</tr>
<tr>
<td>
<pre class="prettyprint">if(Instruction = FISUBR) Destination = ConvertToExtendedDouble(Source) - Destination;
else Destination = Source - Destination; //source operand is floating-point value

if(Instruction == FSUBRP) PopRegisterStack();
</pre>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>FPU flags affected</th>
</tr>
<tr>
<td>
<p>C1 Set to 0 if stack underflow occurred.
Set if result was rounded up; cleared otherwise.
C0, C2, C3 Undefined.
</p>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Floating-Point Exceptions</th>
</tr>
<tr>
<td>
<div>
<table>
<tr><td><code>#IS</code></td><td>Stack underflow occurred.</td></tr>
<tr><td><code>#IS</code></td><td>Stack underflow occurred.</td></tr>
<tr><td><code>#IA</code></td><td>Operand is an SNaN value or unsupported format. Operands are infinities of like sign.</td></tr>
<tr><td><code>#D</code></td><td>Source operand is a denormal value.</td></tr>
<tr><td><code>#U</code></td><td>Result is too small for destination format.</td></tr>
<tr><td><code>#O</code></td><td>Result is too large for destination format.</td></tr>
</table>
</div>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Protected Mode Exceptions</th>
</tr>
<tr>
<td>
<div>
<table>
<tr><td><code>#GP(0)</code></td><td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register is used to access memory and it contains a null segment selector.</td></tr>
<tr><td><code>#GP(0)</code></td><td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit. If the DS, ES, FS, or GS register is used to access memory and it contains a null segment selector.</td></tr>
<tr><td><code>#SS(0)</code></td><td>If a memory operand effective address is outside the SS segment limit.</td></tr>
<tr><td><code>#NM</code></td><td>EM or TS in CR0 is set.</td></tr>
<tr><td><code>#PF(fault-code)</code></td><td>If a page fault occurs.</td></tr>
</table>
</div>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Real-Address Mode Exceptions</th>
</tr>
<tr>
<td>
<div>
<table>
<tr><td><code>#GP</code></td><td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td></tr>
<tr><td><code>#GP</code></td><td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td></tr>
<tr><td><code>#SS</code></td><td>If a memory operand effective address is outside the SS segment limit.</td></tr>
</table>
</div>
</td>
</tr>
</table>
</object>
<object>
<table>
<tr>
<th>Virtual-8086 Mode Exceptions</th>
</tr>
<tr>
<td>
<div>
<table>
<tr><td><code>#GP(0)</code></td><td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td></tr>
<tr><td><code>#GP(0)</code></td><td>If a memory operand effective address is outside the CS, DS, ES, FS, or GS segment limit.</td></tr>
<tr><td><code>#SS(0)</code></td><td>If a memory operand effective address is outside the SS segment limit.</td></tr>
<tr><td><code>#NM</code></td><td>EM or TS in CR0 is set.</td></tr>
<tr><td><code>#PF(fault-code)</code></td><td>If a page fault occurs.</td></tr>
</table>
</div>
</td>
</tr>
</table>
</object>
</div>
</body>
</html>
