<!DOCTYPE html>
<html lang="en">
  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" />
    <title>Siddesh Patil ‚Äî Portfolio</title>
    <link rel="stylesheet" href="style.css" />
    <style>
      .about-grid{display:grid;grid-template-columns:1fr 1fr;gap:2rem;align-items:center}
      .about-photo{display:flex;justify-content:center;align-items:center;height:100%}
      .profile-img{max-width:280px;width:100%;height:auto;border-radius:12px;box-shadow:0 8px 24px rgba(0,0,0,.25);padding-left:16px;border-left:16px solid transparent}
      @media (max-width:800px){.about-grid{grid-template-columns:1fr}}
      .page-subtitle small{opacity:.8}
      .achievements{margin:0.5rem 0 0 1rem}
      .achievements li{margin:0.25rem 0}
      .tech-tag,.skill-chip,.tag{display:inline-block;margin:.2rem .3rem;padding:.2rem .5rem;border-radius:999px;background:#eef;font-size:.85rem}
      .timeline{display:grid;gap:1.25rem}
      .timeline-item{display:grid;grid-template-columns:140px 1fr;gap:1rem}
      .timeline-date{font-weight:600}
      @media (max-width:700px){.timeline-item{grid-template-columns:1fr}}
      .section-list{margin:0.5rem 0 0 1.25rem}
      .section-list li{margin:0.25rem 0}
    </style>
  </head>
  <body>
    <header class="navbar">
      <div class="nav-container">
        <h1 class="logo">Siddesh<span class="accent">.</span></h1>
        <nav class="nav-menu" aria-label="Section navigation">
          <a class="nav-link" href="#about">About</a>
          <a class="nav-link" href="#experience">Experience</a>
          <a class="nav-link" href="#projects">Projects</a>
          <a class="nav-link" href="#publications">Publications & Achievements</a>
          <a class="nav-link" href="#education">Education</a>
          <a class="nav-link" href="#contact">Contact</a>
        </nav>
      </div>
    </header>
    <main class="main-content">
      <section class="section" id="about">
        <div class="page-header">
          <h2 class="page-title">About</h2>
          <p class="page-subtitle">Semiconductor Design Verification & Validation | DSP Silicon | RISC‚ÄëV</p>
        </div>
        <div class="about-content">
          <p>I'm a Design Verification and Silicon Validation engineer focused on how architecture decisions translate into measurable performance on real silicon.</p>
          <p>Experience across RISC‚ÄëV core/SoC DV, DSP subsystem bring‚Äëup and validation, and accelerator RTL design and performance research.</p>
        </div>
      </section>
      <section class="section" id="experience">
        <div class="page-header">
          <h2 class="page-title">Professional Experience</h2>
          <p class="page-subtitle">Semiconductor design, DV, and silicon validation</p>
        </div>
        <div class="timeline">
          <article class="timeline-item">
            <div class="timeline-date">June 2025 ‚Äì Sept 2025</div>
            <div class="timeline-details">
              <h3 class="position-title">DSP Silicon Validation Intern, Qualcomm ‚Äî Austin, TX</h3>
              <ul class="section-list">
                <li>Low-level bring-up and validation of DSP SoC blocks</li>
                <li>Assembly-level test vectors, lab workflows, and HW/SW debug</li>
                <li>Developed test vectors and lab tests with T-32 debugger</li>
                <li>Automated QDSP validation flows using Python</li>
                <li>Configured and debugged silicon validation hardware/software</li>
              </ul>
            </div>
          </article>
          <article class="timeline-item">
            <div class="timeline-date">Dec 2022 ‚Äì June 2024</div>
            <div class="timeline-details">
              <h3 class="position-title">Design Verification Intern, Vyoma Systems ‚Äî SHAKTI Group, IIT Madras ‚Äî India</h3>
              <ul class="section-list">
                <li>RISC‚ÄëV SoC verification and automated test generation</li>
                <li>Generated tests for RV64IMAFDC, performance verification plans</li>
                <li>Used MicroTESK and open simulators</li>
                <li>DV regressions, waveform debug using Python/Ruby</li>
              </ul>
            </div>
          </article>
          <article class="timeline-item">
            <div class="timeline-date">June 2023 ‚Äì Sept 2023</div>
            <div class="timeline-details">
              <h3 class="position-title">Performance Verification Research Intern, CASL ‚Äî University of Maryland ‚Äî College Park, MD</h3>
              <ul class="section-list">
                <li>RTL design, modeling, verification for sparse-matrix accelerator (ALRESCHA)</li>
                <li>Implemented Sym‚ÄëGS, GeM‚ÄëV kernels, optimized sparse matrix multiplication</li>
              </ul>
            </div>
          </article>
        </div>
      </section>
      <section class="section" id="projects">
        <div class="page-header">
          <h2 class="page-title">Technical Projects</h2>
          <p class="page-subtitle">Selected academic and verification projects</p>
        </div>
        <div class="projects-grid">
          <article class="project-card">
            <header class="project-header">
              <h3 class="project-title">RISC-V RV32IM Instruction Set Simulator</h3>
              <div class="project-tags"><span class="tag">RISC-V</span><span class="tag">ISS</span><span class="tag">C/C++/Python</span></div>
            </header>
            <div class="project-content">
              Jan 2025 ‚Äì Mar 2025
            </div>
          </article>
          <article class="project-card">
            <header class="project-header">
              <h3 class="project-title">Multi-Core MESI Last-Level Cache Simulator</h3>
              <div class="project-tags"><span class="tag">Architecture</span><span class="tag">MESI</span><span class="tag">Cache</span></div>
            </header>
            <div class="project-content">
              Oct 2024 ‚Äì Dec 2024
            </div>
          </article>
          <article class="project-card">
            <header class="project-header">
              <h3 class="project-title">Verification Support for RISC-V Vector Enabled Processors</h3>
              <div class="project-tags"><span class="tag">RISC-V</span><span class="tag">Vectors</span><span class="tag">DV</span></div>
            </header>
            <div class="project-content">
              Aug 2023 ‚Äì June 2024
            </div>
          </article>
        </div>
      </section>
      <section class="section" id="publications">
        <div class="page-header">
          <h2 class="page-title">Publications and Achievements</h2>
          <p class="page-subtitle">Peer-reviewed and community contributions</p>
        </div>
        <ul class="section-list">
          <li>Patil, S., Jadhav, P. (2023). 32-bit RISC-V CPU core on Logisim. ArXiv preprint: arXiv:2312.01455.</li>
          <li>Teaching Assistant for Processor Design Verification Hackathon'23, supported by RISC-V International and IIT-Madras.</li>
        </ul>
      </section>
      <section class="section" id="education">
        <div class="page-header">
          <h2 class="page-title">Education</h2>
          <p class="page-subtitle">Academic background and relevant coursework</p>
        </div>
        <div class="education-timeline">
          <article class="education-item">
            <div class="education-date"><span class="date-badge">Expected May 2026</span></div>
            <div class="education-details">
              <h3 class="degree-title">M.S., Electrical and Computer Engineering</h3>
              <h4 class="school-name">Portland State University</h4>
              <p class="page-subtitle">GPA: 3.8/4.0</p>
              <p class="page-subtitle">Relevant Courses: Computer Architecture, Microprocessor System Design, System-Verilog for Design and Verification, Pre-Silicon Validation, Post-Silicon Validation, Hardware for AI, Python Scripting</p>
            </div>
          </article>
          <article class="education-item">
            <div class="education-date"><span class="date-badge">June 2024</span></div>
            <div class="education-details">
              <h3 class="degree-title">B.Tech., Electronics Engineering</h3>
              <h4 class="school-name">Veermata Jijabai Technological Institute, Mumbai</h4>
              <p class="page-subtitle">First class with distinction</p>
            </div>
          </article>
        </div>
      </section>
      <section class="section" id="contact">
        <div class="page-header">
          <h2 class="page-title">Get In Touch</h2>
          <p class="page-subtitle">Let's connect on semiconductor design, DV, or silicon validation</p>
        </div>
        <div class="contact-grid">
          <div class="contact-methods">
            <div class="contact-item"><div class="contact-icon">üìß</div><div class="contact-details">Email<br/>siddesh1patil@gmail.com</div></div>
            <div class="contact-item"><div class="contact-icon">üìç</div><div class="contact-details">Location<br/>Portland, OR, USA</div></div>
            <div class="contact-item"><div class="contact-icon">üíº</div><div class="contact-details">LinkedIn<br/>linkedin.com/in/siddesh-patil-497b50206/</div></div>
            <div class="social-icons">
              <a class="social-link" href="https://github.com/Sidshx" target="_blank" rel="noopener">GitHub</a>
              <a class="social-link" href="https://www.linkedin.com/in/siddesh-patil-497b50206/" target="_blank" rel="noopener">LinkedIn</a>
              <a class="social-link" href="mailto:siddesh1patil@gmail.com" target="_blank" rel="noopener">Email</a>
            </div>
          </div>
          <form class="message-form" onsubmit="event.preventDefault();">
            <div class="form-group"><label for="name">Name *</label><input type="text" id="name" name="name" required /></div>
            <div class="form-group"><label for="email">Email *</label><input type="email" id="email" name="email" required /></div>
            <div class="form-group"><label for="subject">Subject *</label><input type="text" id="subject" name="subject" required /></div>
            <div class="form-group"><label for="message">Message *</label><textarea id="message" name="message" rows="6" required></textarea></div>
            <button type="submit" class="btn btn-primary">Send Message</button>
          </form>
        </div>
      </section>
    </main>
    <footer class="footer">¬© 2025 Siddesh Patil. All rights reserved.</footer>
    <script>
      const links = document.querySelectorAll('.nav-link');
      const sections = [...document.querySelectorAll('section')];
      const setActive = () => {
        const y = window.scrollY + 100;
        let activeId = sections[0]?.id;
        for (const s of sections) {
          const top = s.offsetTop; const bottom = top + s.offsetHeight;
          if (y >= top && y < bottom) activeId = s.id;
        }
        links.forEach(a => a.classList.toggle('active', a.getAttribute('href') === '#' + activeId));
      };
      window.addEventListener('scroll', setActive);
      window.addEventListener('load', setActive);
    </script>
  </body>
</html>
