module odd_even (
    input  [7:0] a,
    output reg even,
    output reg odd
);

always @(*) begin
    if (a[0] == 1'b0) begin
        even = 1'b1;
        odd  = 1'b0;
    end
    else begin
        even = 1'b0;
        odd  = 1'b1;
    end
end

endmodule
