<?xml version="1.0" encoding="utf-8"?>
<xd:acceleratorMap xmlns:xd="http://www.xilinx.com/xidane" xd:functionName="loop_imperfect" xd:componentRef="loop_imperfect" xd:initiationInterval="20206" xd:clockPeriod="4.000" xd:sequential="true" xd:hostMachine="64" xd:reset="control">
  <xd:controlReg xd:name="control" xd:interfaceRef="ap_ctrl" xd:busTypeRef="acc_handshake" xd:type="acc_handshake"/>
  <xd:arg xd:name="data_d0" xd:originalName="data_d0" xd:direction="out" xd:interfaceRef="data_d0" xd:busTypeRef="ap_memory" xd:arraySize="1" xd:dataWidth="32"/>
  <xd:arg xd:name="data_q0" xd:originalName="data_q0" xd:direction="in" xd:interfaceRef="data_q0" xd:busTypeRef="ap_memory" xd:arraySize="1" xd:dataWidth="32"/>
  <xd:arg xd:name="addr_in_q0" xd:originalName="addr_in_q0" xd:direction="in" xd:interfaceRef="addr_in_q0" xd:busTypeRef="ap_memory" xd:arraySize="1" xd:dataWidth="32"/>
  <xd:arg xd:name="addr_in_q1" xd:originalName="addr_in_q1" xd:direction="in" xd:interfaceRef="addr_in_q1" xd:busTypeRef="ap_memory" xd:arraySize="1" xd:dataWidth="32"/>
  <xd:arg xd:name="addr_out_q0" xd:originalName="addr_out_q0" xd:direction="in" xd:interfaceRef="addr_out_q0" xd:busTypeRef="ap_memory" xd:arraySize="1" xd:dataWidth="32"/>
  <xd:arg xd:name="a_d0" xd:originalName="a_d0" xd:direction="out" xd:interfaceRef="a_d0" xd:busTypeRef="ap_memory" xd:arraySize="1" xd:dataWidth="32"/>
  <xd:arg xd:name="a_q0" xd:originalName="a_q0" xd:direction="in" xd:interfaceRef="a_q0" xd:busTypeRef="ap_memory" xd:arraySize="1" xd:dataWidth="32"/>
  <xd:arg xd:name="a_d1" xd:originalName="a_d1" xd:direction="out" xd:interfaceRef="a_d1" xd:busTypeRef="ap_memory" xd:arraySize="1" xd:dataWidth="32"/>
  <xd:arg xd:name="a_q1" xd:originalName="a_q1" xd:direction="in" xd:interfaceRef="a_q1" xd:busTypeRef="ap_memory" xd:arraySize="1" xd:dataWidth="32"/>
  <xd:latencyEstimates xd:best-case="20205" xd:worst-case="20205" xd:average-case="20205"/>
  <xd:resourceEstimates xd:LUT="12697" xd:FF="7858" xd:BRAM="96" xd:DSP="0"/>
</xd:acceleratorMap>
