#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002191fedd280 .scope module, "fullAdder_tb" "fullAdder_tb" 2 1;
 .timescale 0 0;
v000002191ff73ef0_0 .var "a", 0 0;
v000002191ff73f90_0 .var "b", 0 0;
v000002191ff73bd0_0 .var "c_in", 0 0;
v000002191ff74490_0 .net "c_out", 0 0, L_000002191ff74af0;  1 drivers
v000002191ff738b0_0 .net "sum", 0 0, L_000002191ff74c40;  1 drivers
S_000002191fedd410 .scope module, "U1" "fullAdder" 2 5, 3 11 0, S_000002191fedd280;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "c_out";
L_000002191ff74af0 .functor OR 1, L_000002191ff74bd0, L_000002191ff74cb0, C4<0>, C4<0>;
v000002191ff24430_0 .net "a", 0 0, v000002191ff73ef0_0;  1 drivers
v000002191ff244d0_0 .net "b", 0 0, v000002191ff73f90_0;  1 drivers
v000002191ff24570_0 .net "c_in", 0 0, v000002191ff73bd0_0;  1 drivers
v000002191ff24610_0 .net "c_out", 0 0, L_000002191ff74af0;  alias, 1 drivers
v000002191ff742b0_0 .net "carry_half1", 0 0, L_000002191ff74bd0;  1 drivers
v000002191ff73d10_0 .net "carry_half2", 0 0, L_000002191ff74cb0;  1 drivers
v000002191ff73e50_0 .net "sum", 0 0, L_000002191ff74c40;  alias, 1 drivers
v000002191ff73db0_0 .net "sum_half1", 0 0, L_000002191fef2e70;  1 drivers
S_000002191ff254b0 .scope module, "HA1" "halfAdder" 3 21, 3 1 0, S_000002191fedd410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
L_000002191fef2e70 .functor XOR 1, v000002191ff73ef0_0, v000002191ff73f90_0, C4<0>, C4<0>;
L_000002191ff74bd0 .functor AND 1, v000002191ff73ef0_0, v000002191ff73f90_0, C4<1>, C4<1>;
v000002191fef3090_0 .net "a", 0 0, v000002191ff73ef0_0;  alias, 1 drivers
v000002191fef2bf0_0 .net "b", 0 0, v000002191ff73f90_0;  alias, 1 drivers
v000002191ff166c0_0 .net "carry", 0 0, L_000002191ff74bd0;  alias, 1 drivers
v000002191fedd5a0_0 .net "sum", 0 0, L_000002191fef2e70;  alias, 1 drivers
S_000002191ff25640 .scope module, "HA2" "halfAdder" 3 29, 3 1 0, S_000002191fedd410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "sum";
    .port_info 3 /OUTPUT 1 "carry";
L_000002191ff74c40 .functor XOR 1, L_000002191fef2e70, v000002191ff73bd0_0, C4<0>, C4<0>;
L_000002191ff74cb0 .functor AND 1, L_000002191fef2e70, v000002191ff73bd0_0, C4<1>, C4<1>;
v000002191fedd640_0 .net "a", 0 0, L_000002191fef2e70;  alias, 1 drivers
v000002191ff257d0_0 .net "b", 0 0, v000002191ff73bd0_0;  alias, 1 drivers
v000002191ff25870_0 .net "carry", 0 0, L_000002191ff74cb0;  alias, 1 drivers
v000002191ff24390_0 .net "sum", 0 0, L_000002191ff74c40;  alias, 1 drivers
    .scope S_000002191fedd280;
T_0 ;
    %vpi_call 2 8 "$dumpfile", "fullAdder_tb.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002191fedd280 {0 0 0};
    %vpi_call 2 10 "$monitor", "a=%b b=%b c_in=%b | sum=%b c_out=%b", v000002191ff73ef0_0, v000002191ff73f90_0, v000002191ff73bd0_0, v000002191ff738b0_0, v000002191ff74490_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002191ff73ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002191ff73f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002191ff73bd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002191ff73ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002191ff73f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002191ff73bd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002191ff73ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002191ff73f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002191ff73bd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002191ff73ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002191ff73f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002191ff73bd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002191ff73ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002191ff73f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002191ff73bd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002191ff73ef0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002191ff73f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002191ff73bd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002191ff73ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002191ff73f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002191ff73bd0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002191ff73ef0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002191ff73f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002191ff73bd0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 20 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fullAdder_tb.v";
    "fullAdder.v";
