Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: uklad.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uklad.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uklad"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : uklad
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/XilinxPrj/~~projekt-master/projekt-master/sparta lab3 15_01_2015/ucisw/color_giver.vhd" in Library work.
Architecture behavioral of Entity color_giver is up to date.
Compiling vhdl file "C:/XilinxPrj/~~projekt-master/projekt-master/sparta lab3 15_01_2015/ucisw/VGA.vhd" in Library work.
Architecture behavioral of Entity vga is up to date.
Compiling verilog file "uklad.vf" in library work
Module <uklad> compiled
No errors in compilation
Analysis of file <"uklad.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <uklad> in library <work>.

Analyzing hierarchy for entity <color_giver> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <vga> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <uklad>.
WARNING:Xst:852 - "uklad.vf" line 44: Unconnected input port 'reset' of instance 'XLXI_10' is tied to GND.
Module <uklad> is correct for synthesis.
 
Analyzing Entity <color_giver> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/XilinxPrj/~~projekt-master/projekt-master/sparta lab3 15_01_2015/ucisw/color_giver.vhd" line 17: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <row>
Entity <color_giver> analyzed. Unit <color_giver> generated.

Analyzing Entity <vga> in library <work> (Architecture <behavioral>).
Entity <vga> analyzed. Unit <vga> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <color_giver>.
    Related source file is "C:/XilinxPrj/~~projekt-master/projekt-master/sparta lab3 15_01_2015/ucisw/color_giver.vhd".
    Found 10-bit comparator less for signal <rgb$cmp_lt0000> created at line 20.
    Found 10-bit comparator less for signal <rgb$cmp_lt0001> created at line 21.
    Summary:
	inferred   2 Comparator(s).
Unit <color_giver> synthesized.


Synthesizing Unit <vga>.
    Related source file is "C:/XilinxPrj/~~projekt-master/projekt-master/sparta lab3 15_01_2015/ucisw/VGA.vhd".
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 9-bit register for signal <row>.
    Found 10-bit register for signal <column>.
    Found 11-bit comparator greatequal for signal <b$cmp_ge0000> created at line 99.
    Found 11-bit comparator greatequal for signal <b$cmp_ge0001> created at line 99.
    Found 11-bit comparator lessequal for signal <b$cmp_le0000> created at line 99.
    Found 11-bit comparator lessequal for signal <b$cmp_le0001> created at line 99.
    Found 10-bit subtractor for signal <column$sub0000> created at line 67.
    Found 10-bit up counter for signal <hcounter>.
    Found 11-bit comparator greatequal for signal <hsync$cmp_ge0000> created at line 83.
    Found 1-bit register for signal <nasz_clock>.
    Found 9-bit subtractor for signal <row$sub0000> created at line 73.
    Found 10-bit up counter for signal <vcounter>.
    Found 11-bit comparator greatequal for signal <vsync$cmp_ge0000> created at line 90.
    Summary:
	inferred   2 Counter(s).
	inferred  20 D-type flip-flop(s).
	inferred   2 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <vga> synthesized.


Synthesizing Unit <uklad>.
    Related source file is "uklad.vf".
Unit <uklad> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit subtractor                                     : 1
 9-bit subtractor                                      : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 3
 1-bit register                                        : 1
 10-bit register                                       : 1
 9-bit register                                        : 1
# Comparators                                          : 8
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 4
 11-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 10-bit subtractor                                     : 1
 9-bit subtractor                                      : 1
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 20
 Flip-Flops                                            : 20
# Comparators                                          : 8
 10-bit comparator less                                : 2
 11-bit comparator greatequal                          : 4
 11-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <uklad> ...

Optimizing unit <vga> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uklad, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 40
 Flip-Flops                                            : 40

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : uklad.ngr
Top Level Output File Name         : uklad
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 6

Cell Usage :
# BELS                             : 144
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 22
#      LUT2                        : 8
#      LUT2_L                      : 1
#      LUT3                        : 8
#      LUT3_L                      : 2
#      LUT4                        : 33
#      LUT4_D                      : 4
#      LUT4_L                      : 1
#      MUXCY                       : 26
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 29
# FlipFlops/Latches                : 40
#      FD                          : 14
#      FDR                         : 12
#      FDRE                        : 10
#      FDS                         : 4
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 5
#      OBUF                        : 5
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                       47  out of   4656     1%  
 Number of Slice Flip Flops:             40  out of   9312     0%  
 Number of 4 input LUTs:                 86  out of   9312     0%  
 Number of IOs:                           6
 Number of bonded IOBs:                   6  out of    232     2%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
XLXI_10/nasz_clock1                | BUFG                   | 39    |
Clk_50MHz                          | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.153ns (Maximum Frequency: 194.056MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 9.774ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_10/nasz_clock1'
  Clock period: 5.153ns (frequency: 194.056MHz)
  Total number of paths / destination ports: 811 / 74
-------------------------------------------------------------------------
Delay:               5.153ns (Levels of Logic = 3)
  Source:            XLXI_10/hcounter_7 (FF)
  Destination:       XLXI_10/vcounter_9 (FF)
  Source Clock:      XLXI_10/nasz_clock1 rising
  Destination Clock: XLXI_10/nasz_clock1 rising

  Data Path: XLXI_10/hcounter_7 to XLXI_10/vcounter_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              8   0.514   0.795  XLXI_10/hcounter_7 (XLXI_10/hcounter_7)
     LUT4_D:I0->O          1   0.612   0.360  XLXI_10/vcounter_cmp_eq000022 (XLXI_10/vcounter_cmp_eq000022)
     LUT4_L:I3->LO         1   0.612   0.103  XLXI_10/vcounter_cmp_eq000024 (XLXI_10/vcounter_cmp_eq0000)
     LUT4:I3->O           10   0.612   0.750  XLXI_10/vcounter_and000052 (XLXI_10/vcounter_and0000)
     FDRE:R                    0.795          XLXI_10/vcounter_0
    ----------------------------------------
    Total                      5.153ns (3.145ns logic, 2.008ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clk_50MHz'
  Clock period: 1.689ns (frequency: 592.084MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.689ns (Levels of Logic = 0)
  Source:            XLXI_10/nasz_clock (FF)
  Destination:       XLXI_10/nasz_clock (FF)
  Source Clock:      Clk_50MHz rising
  Destination Clock: Clk_50MHz rising

  Data Path: XLXI_10/nasz_clock to XLXI_10/nasz_clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.514   0.380  XLXI_10/nasz_clock (XLXI_10/nasz_clock1)
     FDR:R                     0.795          XLXI_10/nasz_clock
    ----------------------------------------
    Total                      1.689ns (1.309ns logic, 0.380ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_10/nasz_clock1'
  Total number of paths / destination ports: 178 / 5
-------------------------------------------------------------------------
Offset:              9.774ns (Levels of Logic = 6)
  Source:            XLXI_10/vcounter_9 (FF)
  Destination:       VGA_G (PAD)
  Source Clock:      XLXI_10/nasz_clock1 rising

  Data Path: XLXI_10/vcounter_9 to VGA_G
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            11   0.514   0.823  XLXI_10/vcounter_9 (XLXI_10/vcounter_9)
     LUT3:I2->O            1   0.612   0.360  XLXI_10/b_cmp_ge000123 (XLXI_10/b_cmp_ge000123)
     LUT4:I3->O            7   0.612   0.632  XLXI_10/b_cmp_ge0001218 (XLXI_10/b_cmp_ge0001)
     LUT4:I2->O            2   0.612   0.449  XLXI_10/b_and000067 (XLXI_10/b_and000067)
     LUT3:I1->O            2   0.612   0.410  XLXI_10/b_and000070 (XLXI_10/b_and0000)
     LUT4:I2->O            1   0.612   0.357  XLXI_10/r (VGA_R_OBUF)
     OBUF:I->O                 3.169          VGA_R_OBUF (VGA_R)
    ----------------------------------------
    Total                      9.774ns (6.743ns logic, 3.031ns route)
                                       (69.0% logic, 31.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.99 secs
 
--> 

Total memory usage is 207896 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    0 (   0 filtered)

