<stg><name>dct_Loop_Xpose_Col_Outer_Loop_proc</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="2" to="5">
<condition id="31">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="2" to="3">
<condition id="34">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="3" to="4">
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="49" from="4" to="2">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:0  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="7" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i7 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.preheader.i ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %j_1_i = phi i4 [ 0, %newFuncRoot ], [ %j_1_i_mid2, %.preheader.i ]

]]></node>
<StgValue><ssdm name="j_1_i"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2  %i_3_i = phi i4 [ 0, %newFuncRoot ], [ %i, %.preheader.i ]

]]></node>
<StgValue><ssdm name="i_3_i"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %dct_2d.exit.exitStub, label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:2  %exitcond_i8 = icmp eq i4 %i_3_i, -8

]]></node>
<StgValue><ssdm name="exitcond_i8"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="15" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.i:3  %i_3_i_mid2 = select i1 %exitcond_i8, i4 0, i4 %i_3_i

]]></node>
<StgValue><ssdm name="i_3_i_mid2"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="16" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:4  %j6 = add i4 %j_1_i, 1

]]></node>
<StgValue><ssdm name="j6"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="17" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.i:5  %j_1_i_mid2 = select i1 %exitcond_i8, i4 %j6, i4 %j_1_i

]]></node>
<StgValue><ssdm name="j_1_i_mid2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:24  %i = add i4 %i_3_i_mid2, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="8" op_0_bw="4">
<![CDATA[
.preheader.i:10  %tmp_9_trn_cast = zext i4 %j_1_i_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_9_trn_cast"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader.i:11  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_3_i_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="8" op_0_bw="7">
<![CDATA[
.preheader.i:12  %p_addr_cast = zext i7 %tmp to i8

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i:13  %p_addr1 = add i8 %p_addr_cast, %tmp_9_trn_cast

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="64" op_0_bw="8">
<![CDATA[
.preheader.i:14  %tmp_s = zext i8 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.i:15  %col_outbuf_addr = getelementptr [64 x i16]* %col_outbuf, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="col_outbuf_addr"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="16" op_0_bw="6">
<![CDATA[
.preheader.i:16  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

]]></node>
<StgValue><ssdm name="col_outbuf_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="25" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.i:0  call void (...)* @_ssdm_op_SpecLoopName([42 x i8]* @str6)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:1  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader.i:6  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader.i:7  %tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str8) nounwind

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="8">
<![CDATA[
.preheader.i:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="8" op_0_bw="4">
<![CDATA[
.preheader.i:9  %tmp_trn_cast = zext i4 %i_3_i_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_trn_cast"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="16" op_0_bw="6">
<![CDATA[
.preheader.i:16  %col_outbuf_load = load i16* %col_outbuf_addr, align 2

]]></node>
<StgValue><ssdm name="col_outbuf_load"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.preheader.i:17  %tmp_35 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %j_1_i_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp_35"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="7">
<![CDATA[
.preheader.i:18  %p_addr4_cast = zext i7 %tmp_35 to i8

]]></node>
<StgValue><ssdm name="p_addr4_cast"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader.i:19  %p_addr5 = add i8 %p_addr4_cast, %tmp_trn_cast

]]></node>
<StgValue><ssdm name="p_addr5"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="64" op_0_bw="8">
<![CDATA[
.preheader.i:20  %tmp_36 = zext i8 %p_addr5 to i64

]]></node>
<StgValue><ssdm name="tmp_36"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="6" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader.i:21  %buf_2d_out_addr = getelementptr [64 x i16]* %buf_2d_out, i64 0, i64 %tmp_36

]]></node>
<StgValue><ssdm name="buf_2d_out_addr"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="0" op_0_bw="16" op_1_bw="6">
<![CDATA[
.preheader.i:22  store i16 %col_outbuf_load, i16* %buf_2d_out_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader.i:23  %empty_22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str8, i32 %tmp_6) nounwind

]]></node>
<StgValue><ssdm name="empty_22"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="0" op_0_bw="0">
<![CDATA[
.preheader.i:25  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="0">
<![CDATA[
dct_2d.exit.exitStub:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="52" name="col_outbuf" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="col_outbuf"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="53" name="buf_2d_out" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_2d_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="stg_54" to="indvar_flatten" fromId="54" toId="7">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="56" from="stg_6" to="indvar_flatten" fromId="6" toId="7">
</dataflow>
<dataflow id="57" from="indvar_flatten_next" to="indvar_flatten" fromId="11" toId="7">
<BackEdge/>
<condition id="41">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="58" from="stg_39" to="indvar_flatten" fromId="39" toId="7">
<BackEdge/>
</dataflow>
<dataflow id="60" from="stg_59" to="j_1_i" fromId="59" toId="8">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="61" from="stg_6" to="j_1_i" fromId="6" toId="8">
</dataflow>
<dataflow id="62" from="j_1_i_mid2" to="j_1_i" fromId="16" toId="8">
<BackEdge/>
<condition id="43">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="63" from="stg_39" to="j_1_i" fromId="39" toId="8">
<BackEdge/>
</dataflow>
<dataflow id="64" from="stg_59" to="i_3_i" fromId="59" toId="9">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="65" from="stg_6" to="i_3_i" fromId="6" toId="9">
</dataflow>
<dataflow id="66" from="i" to="i_3_i" fromId="17" toId="9">
<BackEdge/>
<condition id="45">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="67" from="stg_39" to="i_3_i" fromId="39" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="68" from="indvar_flatten" to="exitcond_flatten" fromId="7" toId="10">
</dataflow>
<dataflow id="70" from="stg_69" to="exitcond_flatten" fromId="69" toId="10">
</dataflow>
<dataflow id="71" from="indvar_flatten" to="indvar_flatten_next" fromId="7" toId="11">
</dataflow>
<dataflow id="73" from="stg_72" to="indvar_flatten_next" fromId="72" toId="11">
</dataflow>
<dataflow id="74" from="exitcond_flatten" to="stg_12" fromId="10" toId="12">
</dataflow>
<dataflow id="75" from="i_3_i" to="exitcond_i8" fromId="9" toId="13">
</dataflow>
<dataflow id="77" from="stg_76" to="exitcond_i8" fromId="76" toId="13">
</dataflow>
<dataflow id="78" from="exitcond_i8" to="i_3_i_mid2" fromId="13" toId="14">
</dataflow>
<dataflow id="79" from="stg_59" to="i_3_i_mid2" fromId="59" toId="14">
</dataflow>
<dataflow id="80" from="i_3_i" to="i_3_i_mid2" fromId="9" toId="14">
</dataflow>
<dataflow id="81" from="j_1_i" to="j6" fromId="8" toId="15">
</dataflow>
<dataflow id="83" from="stg_82" to="j6" fromId="82" toId="15">
</dataflow>
<dataflow id="84" from="exitcond_i8" to="j_1_i_mid2" fromId="13" toId="16">
</dataflow>
<dataflow id="85" from="j6" to="j_1_i_mid2" fromId="15" toId="16">
</dataflow>
<dataflow id="86" from="j_1_i" to="j_1_i_mid2" fromId="8" toId="16">
</dataflow>
<dataflow id="87" from="i_3_i_mid2" to="i" fromId="14" toId="17">
</dataflow>
<dataflow id="88" from="stg_82" to="i" fromId="82" toId="17">
</dataflow>
<dataflow id="89" from="j_1_i_mid2" to="tmp_9_trn_cast" fromId="16" toId="18">
</dataflow>
<dataflow id="91" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp" fromId="90" toId="19">
</dataflow>
<dataflow id="92" from="i_3_i_mid2" to="tmp" fromId="14" toId="19">
</dataflow>
<dataflow id="94" from="stg_93" to="tmp" fromId="93" toId="19">
</dataflow>
<dataflow id="95" from="tmp" to="p_addr_cast" fromId="19" toId="20">
</dataflow>
<dataflow id="96" from="p_addr_cast" to="p_addr1" fromId="20" toId="21">
</dataflow>
<dataflow id="97" from="tmp_9_trn_cast" to="p_addr1" fromId="18" toId="21">
</dataflow>
<dataflow id="98" from="p_addr1" to="tmp_s" fromId="21" toId="22">
</dataflow>
<dataflow id="99" from="col_outbuf" to="col_outbuf_addr" fromId="52" toId="23">
</dataflow>
<dataflow id="101" from="stg_100" to="col_outbuf_addr" fromId="100" toId="23">
</dataflow>
<dataflow id="102" from="tmp_s" to="col_outbuf_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="103" from="col_outbuf_addr" to="col_outbuf_load" fromId="23" toId="24">
</dataflow>
<dataflow id="105" from="_ssdm_op_SpecLoopName" to="stg_25" fromId="104" toId="25">
</dataflow>
<dataflow id="107" from="str6" to="stg_25" fromId="106" toId="25">
</dataflow>
<dataflow id="109" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="108" toId="26">
</dataflow>
<dataflow id="111" from="stg_110" to="empty" fromId="110" toId="26">
</dataflow>
<dataflow id="112" from="stg_110" to="empty" fromId="110" toId="26">
</dataflow>
<dataflow id="113" from="stg_110" to="empty" fromId="110" toId="26">
</dataflow>
<dataflow id="114" from="_ssdm_op_SpecLoopName" to="stg_27" fromId="104" toId="27">
</dataflow>
<dataflow id="116" from="p_str8" to="stg_27" fromId="115" toId="27">
</dataflow>
<dataflow id="118" from="_ssdm_op_SpecRegionBegin" to="tmp_6" fromId="117" toId="28">
</dataflow>
<dataflow id="119" from="p_str8" to="tmp_6" fromId="115" toId="28">
</dataflow>
<dataflow id="121" from="_ssdm_op_SpecPipeline" to="stg_29" fromId="120" toId="29">
</dataflow>
<dataflow id="123" from="stg_122" to="stg_29" fromId="122" toId="29">
</dataflow>
<dataflow id="124" from="stg_122" to="stg_29" fromId="122" toId="29">
</dataflow>
<dataflow id="125" from="stg_122" to="stg_29" fromId="122" toId="29">
</dataflow>
<dataflow id="127" from="p_str1" to="stg_29" fromId="126" toId="29">
</dataflow>
<dataflow id="128" from="i_3_i_mid2" to="tmp_trn_cast" fromId="14" toId="30">
</dataflow>
<dataflow id="129" from="col_outbuf_addr" to="col_outbuf_load" fromId="23" toId="31">
</dataflow>
<dataflow id="130" from="_ssdm_op_BitConcatenate.i7.i4.i3" to="tmp_35" fromId="90" toId="32">
</dataflow>
<dataflow id="131" from="j_1_i_mid2" to="tmp_35" fromId="16" toId="32">
</dataflow>
<dataflow id="132" from="stg_93" to="tmp_35" fromId="93" toId="32">
</dataflow>
<dataflow id="133" from="tmp_35" to="p_addr4_cast" fromId="32" toId="33">
</dataflow>
<dataflow id="134" from="p_addr4_cast" to="p_addr5" fromId="33" toId="34">
</dataflow>
<dataflow id="135" from="tmp_trn_cast" to="p_addr5" fromId="30" toId="34">
</dataflow>
<dataflow id="136" from="p_addr5" to="tmp_36" fromId="34" toId="35">
</dataflow>
<dataflow id="137" from="buf_2d_out" to="buf_2d_out_addr" fromId="53" toId="36">
</dataflow>
<dataflow id="138" from="stg_100" to="buf_2d_out_addr" fromId="100" toId="36">
</dataflow>
<dataflow id="139" from="tmp_36" to="buf_2d_out_addr" fromId="35" toId="36">
</dataflow>
<dataflow id="140" from="col_outbuf_load" to="stg_37" fromId="31" toId="37">
</dataflow>
<dataflow id="141" from="buf_2d_out_addr" to="stg_37" fromId="36" toId="37">
</dataflow>
<dataflow id="143" from="_ssdm_op_SpecRegionEnd" to="empty_22" fromId="142" toId="38">
</dataflow>
<dataflow id="144" from="p_str8" to="empty_22" fromId="115" toId="38">
</dataflow>
<dataflow id="145" from="tmp_6" to="empty_22" fromId="28" toId="38">
</dataflow>
<dataflow id="146" from="exitcond_flatten" to="stg_2" fromId="10" toId="2">
</dataflow>
<dataflow id="147" from="exitcond_flatten" to="stg_3" fromId="10" toId="3">
</dataflow>
<dataflow id="148" from="exitcond_flatten" to="stg_4" fromId="10" toId="4">
</dataflow>
</dataflows>


</stg>
