Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Jan  2 12:18:55 2025
| Host         : DESKTOP-QCIC9EP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.885        0.000                      0                  243        0.190        0.000                      0                  243        4.500        0.000                       0                   103  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.885        0.000                      0                  243        0.190        0.000                      0                  243        4.500        0.000                       0                   103  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.190ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.885ns  (required time - arrival time)
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.778ns  (logic 1.814ns (37.962%)  route 2.964ns (62.038%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.197ns = ( 14.197 - 10.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.539     4.456    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     4.912 f  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/Q
                         net (fo=2, routed)           0.957     5.869    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[5]
    SLICE_X31Y72         LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.993    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.543 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.543    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.885 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.349     8.234    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X31Y70         LUT3 (Prop_lut3_I1_O)        0.342     8.576 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n[0]_i_1/O
                         net (fo=2, routed)           0.658     9.234    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n[0]_i_1_n_0
    SLICE_X28Y66         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.430    14.197    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X28Y66         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]_lopt_replica/C
                         clock pessimism              0.228    14.425    
                         clock uncertainty           -0.035    14.390    
    SLICE_X28Y66         FDRE (Setup_fdre_C_D)       -0.270    14.120    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.120    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  4.885    

Slack (MET) :             5.052ns  (required time - arrival time)
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.628ns  (logic 1.814ns (39.200%)  route 2.814ns (60.800%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.193ns = ( 14.193 - 10.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.539     4.456    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     4.912 f  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/Q
                         net (fo=2, routed)           0.957     5.869    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[5]
    SLICE_X31Y72         LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.993    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.543 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.543    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.885 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.349     8.234    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X31Y70         LUT3 (Prop_lut3_I1_O)        0.342     8.576 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n[0]_i_1/O
                         net (fo=2, routed)           0.508     9.083    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n[0]_i_1_n_0
    SLICE_X29Y70         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.426    14.193    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]/C
                         clock pessimism              0.228    14.421    
                         clock uncertainty           -0.035    14.386    
    SLICE_X29Y70         FDRE (Setup_fdre_C_D)       -0.250    14.136    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]
  -------------------------------------------------------------------
                         required time                         14.136    
                         arrival time                          -9.083    
  -------------------------------------------------------------------
                         slack                                  5.052    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.814ns (43.042%)  route 2.400ns (56.958%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 14.188 - 10.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.539     4.456    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     4.912 f  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/Q
                         net (fo=2, routed)           0.957     5.869    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[5]
    SLICE_X31Y72         LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.993    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.543 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.543    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.885 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.872     7.757    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.342     8.099 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1/O
                         net (fo=6, routed)           0.571     8.670    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1_n_0
    SLICE_X33Y72         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.421    14.188    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[0]/C
                         clock pessimism              0.243    14.431    
                         clock uncertainty           -0.035    14.396    
    SLICE_X33Y72         FDRE (Setup_fdre_C_CE)      -0.408    13.988    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[0]
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.814ns (43.042%)  route 2.400ns (56.958%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 14.188 - 10.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.539     4.456    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     4.912 f  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/Q
                         net (fo=2, routed)           0.957     5.869    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[5]
    SLICE_X31Y72         LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.993    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.543 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.543    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.885 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.872     7.757    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.342     8.099 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1/O
                         net (fo=6, routed)           0.571     8.670    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1_n_0
    SLICE_X33Y72         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.421    14.188    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[1]/C
                         clock pessimism              0.243    14.431    
                         clock uncertainty           -0.035    14.396    
    SLICE_X33Y72         FDRE (Setup_fdre_C_CE)      -0.408    13.988    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[1]
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.814ns (43.042%)  route 2.400ns (56.958%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 14.188 - 10.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.539     4.456    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     4.912 f  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/Q
                         net (fo=2, routed)           0.957     5.869    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[5]
    SLICE_X31Y72         LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.993    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.543 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.543    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.885 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.872     7.757    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.342     8.099 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1/O
                         net (fo=6, routed)           0.571     8.670    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1_n_0
    SLICE_X33Y72         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.421    14.188    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[2]/C
                         clock pessimism              0.243    14.431    
                         clock uncertainty           -0.035    14.396    
    SLICE_X33Y72         FDRE (Setup_fdre_C_CE)      -0.408    13.988    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[2]
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.814ns (43.042%)  route 2.400ns (56.958%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 14.188 - 10.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.539     4.456    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     4.912 f  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/Q
                         net (fo=2, routed)           0.957     5.869    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[5]
    SLICE_X31Y72         LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.993    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.543 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.543    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.885 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.872     7.757    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.342     8.099 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1/O
                         net (fo=6, routed)           0.571     8.670    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1_n_0
    SLICE_X33Y72         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.421    14.188    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[3]/C
                         clock pessimism              0.243    14.431    
                         clock uncertainty           -0.035    14.396    
    SLICE_X33Y72         FDRE (Setup_fdre_C_CE)      -0.408    13.988    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[3]
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.814ns (43.042%)  route 2.400ns (56.958%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 14.188 - 10.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.539     4.456    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     4.912 f  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/Q
                         net (fo=2, routed)           0.957     5.869    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[5]
    SLICE_X31Y72         LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.993    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.543 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.543    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.885 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.872     7.757    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.342     8.099 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1/O
                         net (fo=6, routed)           0.571     8.670    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1_n_0
    SLICE_X33Y72         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.421    14.188    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[4]/C
                         clock pessimism              0.243    14.431    
                         clock uncertainty           -0.035    14.396    
    SLICE_X33Y72         FDRE (Setup_fdre_C_CE)      -0.408    13.988    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[4]
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.214ns  (logic 1.814ns (43.042%)  route 2.400ns (56.958%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.188ns = ( 14.188 - 10.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.539     4.456    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     4.912 f  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/Q
                         net (fo=2, routed)           0.957     5.869    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[5]
    SLICE_X31Y72         LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.993    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.543 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.543    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.885 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.872     7.757    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X32Y72         LUT2 (Prop_lut2_I1_O)        0.342     8.099 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1/O
                         net (fo=6, routed)           0.571     8.670    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[5]_i_1_n_0
    SLICE_X33Y72         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.421    14.188    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[5]/C
                         clock pessimism              0.243    14.431    
                         clock uncertainty           -0.035    14.396    
    SLICE_X33Y72         FDRE (Setup_fdre_C_CE)      -0.408    13.988    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[5]
  -------------------------------------------------------------------
                         required time                         13.988    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.464ns  (required time - arrival time)
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_a_OBUFT_inst_i_1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.785ns (40.283%)  route 2.646ns (59.717%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.191ns = ( 14.191 - 10.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.539     4.456    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     4.912 f  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/Q
                         net (fo=2, routed)           0.957     5.869    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[5]
    SLICE_X31Y72         LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.993    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.543 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.543    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.885 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          1.349     8.234    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X31Y70         LUT5 (Prop_lut5_I3_O)        0.313     8.547 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/mosi_a_OBUFT_inst_i_2/O
                         net (fo=1, routed)           0.340     8.887    interface_main_inst_n_3
    SLICE_X31Y70         FDRE                                         r  mosi_a_OBUFT_inst_i_1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.424    14.191    clk_IBUF_BUFG
    SLICE_X31Y70         FDRE                                         r  mosi_a_OBUFT_inst_i_1/C
                         clock pessimism              0.243    14.434    
                         clock uncertainty           -0.035    14.399    
    SLICE_X31Y70         FDRE (Setup_fdre_C_D)       -0.047    14.352    mosi_a_OBUFT_inst_i_1
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                          -8.887    
  -------------------------------------------------------------------
                         slack                                  5.464    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.048ns  (logic 1.785ns (44.098%)  route 2.263ns (55.902%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.185ns = ( 14.185 - 10.000 ) 
    Source Clock Delay      (SCD):    4.456ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.539     4.456    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X31Y71         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y71         FDRE (Prop_fdre_C_Q)         0.456     4.912 f  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg[5]/Q
                         net (fo=2, routed)           0.957     5.869    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/count_reg_n_0_[5]
    SLICE_X31Y72         LUT3 (Prop_lut3_I0_O)        0.124     5.993 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3/O
                         net (fo=1, routed)           0.000     5.993    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_i_3_n_0
    SLICE_X31Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     6.543 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.543    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry_n_0
    SLICE_X31Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.657 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     6.657    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__0_n_0
    SLICE_X31Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     6.885 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1_carry__1/CO[2]
                         net (fo=40, routed)          0.645     7.530    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/busy1
    SLICE_X32Y72         LUT6 (Prop_lut6_I0_O)        0.313     7.843 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0[11]_i_1/O
                         net (fo=16, routed)          0.661     8.504    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_1
    SLICE_X32Y75         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    12.676    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.767 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.418    14.185    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X32Y75         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[0]/C
                         clock pessimism              0.228    14.413    
                         clock uncertainty           -0.035    14.378    
    SLICE_X32Y75         FDRE (Setup_fdre_C_CE)      -0.205    14.173    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.173    
                         arrival time                          -8.504    
  -------------------------------------------------------------------
                         slack                                  5.669    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.552     1.528    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.128     1.656 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]/Q
                         net (fo=1, routed)           0.054     1.711    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_OBUF[0]
    SLICE_X29Y70         LUT6 (Prop_lut6_I1_O)        0.099     1.810 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/sclk_i_1/O
                         net (fo=1, routed)           0.000     1.810    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/sclk_i_1_n_0
    SLICE_X29Y70         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.820     1.883    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/sclk_reg/C
                         clock pessimism             -0.355     1.528    
    SLICE_X29Y70         FDRE (Hold_fdre_C_D)         0.091     1.619    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 interface_main_inst/clk_div_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/clk_div_inst/cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.351%)  route 0.144ns (43.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.881ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.550     1.526    interface_main_inst/clk_div_inst/clk_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  interface_main_inst/clk_div_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  interface_main_inst/clk_div_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.144     1.811    interface_main_inst/clk_div_inst/cnt[3]
    SLICE_X34Y70         LUT6 (Prop_lut6_I1_O)        0.045     1.856 r  interface_main_inst/clk_div_inst/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.856    interface_main_inst/clk_div_inst/p_1_in[5]
    SLICE_X34Y70         FDRE                                         r  interface_main_inst/clk_div_inst/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.817     1.881    interface_main_inst/clk_div_inst/clk_IBUF_BUFG
    SLICE_X34Y70         FDRE                                         r  interface_main_inst/clk_div_inst/cnt_reg[5]/C
                         clock pessimism             -0.340     1.541    
    SLICE_X34Y70         FDRE (Hold_fdre_C_D)         0.120     1.661    interface_main_inst/clk_div_inst/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 interface_main_inst/clk_div_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/clk_div_inst/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.336%)  route 0.150ns (44.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.550     1.526    interface_main_inst/clk_div_inst/clk_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  interface_main_inst/clk_div_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  interface_main_inst/clk_div_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.150     1.817    interface_main_inst/clk_div_inst/cnt[3]
    SLICE_X34Y71         LUT5 (Prop_lut5_I3_O)        0.045     1.862 r  interface_main_inst/clk_div_inst/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     1.862    interface_main_inst/clk_div_inst/p_1_in[6]
    SLICE_X34Y71         FDRE                                         r  interface_main_inst/clk_div_inst/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.817     1.880    interface_main_inst/clk_div_inst/clk_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  interface_main_inst/clk_div_inst/cnt_reg[6]/C
                         clock pessimism             -0.341     1.539    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.121     1.660    interface_main_inst/clk_div_inst/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.862    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 interface_main_inst/clk_div_inst/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/clk_div_inst/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.186ns (55.008%)  route 0.152ns (44.992%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.550     1.526    interface_main_inst/clk_div_inst/clk_IBUF_BUFG
    SLICE_X35Y71         FDRE                                         r  interface_main_inst/clk_div_inst/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y71         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  interface_main_inst/clk_div_inst/cnt_reg[3]/Q
                         net (fo=7, routed)           0.152     1.819    interface_main_inst/clk_div_inst/cnt[3]
    SLICE_X34Y71         LUT6 (Prop_lut6_I2_O)        0.045     1.864 r  interface_main_inst/clk_div_inst/cnt[7]_i_2/O
                         net (fo=1, routed)           0.000     1.864    interface_main_inst/clk_div_inst/p_1_in[7]
    SLICE_X34Y71         FDRE                                         r  interface_main_inst/clk_div_inst/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.817     1.880    interface_main_inst/clk_div_inst/clk_IBUF_BUFG
    SLICE_X34Y71         FDRE                                         r  interface_main_inst/clk_div_inst/cnt_reg[7]/C
                         clock pessimism             -0.341     1.539    
    SLICE_X34Y71         FDRE (Hold_fdre_C_D)         0.120     1.659    interface_main_inst/clk_div_inst/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.141%)  route 0.158ns (52.859%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.551     1.527    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X31Y72         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y72         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[12]/Q
                         net (fo=1, routed)           0.158     1.826    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg_n_0_[12]
    SLICE_X31Y72         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.816     1.880    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X31Y72         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[13]/C
                         clock pessimism             -0.353     1.527    
    SLICE_X31Y72         FDRE (Hold_fdre_C_D)         0.061     1.588    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.226ns (67.929%)  route 0.107ns (32.071%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.877ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.548     1.524    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y74         FDRE (Prop_fdre_C_Q)         0.128     1.652 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[3]/Q
                         net (fo=1, routed)           0.107     1.759    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg_n_0_[3]
    SLICE_X32Y74         LUT3 (Prop_lut3_I0_O)        0.098     1.857 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0[4]_i_1/O
                         net (fo=1, routed)           0.000     1.857    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0[4]_i_1_n_0
    SLICE_X32Y74         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.813     1.877    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X32Y74         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[4]/C
                         clock pessimism             -0.353     1.524    
    SLICE_X32Y74         FDRE (Hold_fdre_C_D)         0.092     1.616    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/tx_buffer_0_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 interface_main_inst/pmod_dac121S101_inst/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/pmod_dac121S101_inst/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.883ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.553     1.529    interface_main_inst/pmod_dac121S101_inst/clk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y69         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  interface_main_inst/pmod_dac121S101_inst/count_reg[8]/Q
                         net (fo=3, routed)           0.117     1.788    interface_main_inst/pmod_dac121S101_inst/count_reg_n_0_[8]
    SLICE_X33Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.896 r  interface_main_inst/pmod_dac121S101_inst/count0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.896    interface_main_inst/pmod_dac121S101_inst/count0_carry__0_n_4
    SLICE_X33Y69         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.819     1.883    interface_main_inst/pmod_dac121S101_inst/clk_IBUF_BUFG
    SLICE_X33Y69         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/count_reg[8]/C
                         clock pessimism             -0.354     1.529    
    SLICE_X33Y69         FDRE (Hold_fdre_C_D)         0.105     1.634    interface_main_inst/pmod_dac121S101_inst/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_ratio_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_ratio_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.878ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.548     1.524    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X29Y74         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_ratio_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y74         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_ratio_reg[31]/Q
                         net (fo=2, routed)           0.168     1.834    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_ratio[31]
    SLICE_X29Y74         LUT3 (Prop_lut3_I2_O)        0.045     1.879 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_ratio[31]_i_1/O
                         net (fo=1, routed)           0.000     1.879    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_ratio[31]_i_1_n_0
    SLICE_X29Y74         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_ratio_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.815     1.878    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X29Y74         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_ratio_reg[31]/C
                         clock pessimism             -0.354     1.524    
    SLICE_X29Y74         FDRE (Hold_fdre_C_D)         0.091     1.615    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_ratio_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 interface_main_inst/pmod_dac121S101_inst/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/pmod_dac121S101_inst/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.884ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.354ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.554     1.530    interface_main_inst/pmod_dac121S101_inst/clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  interface_main_inst/pmod_dac121S101_inst/count_reg[4]/Q
                         net (fo=2, routed)           0.120     1.792    interface_main_inst/pmod_dac121S101_inst/count_reg_n_0_[4]
    SLICE_X33Y68         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.900 r  interface_main_inst/pmod_dac121S101_inst/count0_carry/O[3]
                         net (fo=1, routed)           0.000     1.900    interface_main_inst/pmod_dac121S101_inst/count0_carry_n_4
    SLICE_X33Y68         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.820     1.884    interface_main_inst/pmod_dac121S101_inst/clk_IBUF_BUFG
    SLICE_X33Y68         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/count_reg[4]/C
                         clock pessimism             -0.354     1.530    
    SLICE_X33Y68         FDRE (Hold_fdre_C_D)         0.105     1.635    interface_main_inst/pmod_dac121S101_inst/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.226ns (63.395%)  route 0.130ns (36.605%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.880ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.551     1.527    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y72         FDRE (Prop_fdre_C_Q)         0.128     1.655 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[4]/Q
                         net (fo=5, routed)           0.130     1.786    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg_n_0_[4]
    SLICE_X33Y72         LUT6 (Prop_lut6_I1_O)        0.098     1.884 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[1]_i_1/O
                         net (fo=1, routed)           0.000     1.884    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles[1]
    SLICE_X33Y72         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.035    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.064 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.816     1.880    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X33Y72         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[1]/C
                         clock pessimism             -0.353     1.527    
    SLICE_X33Y72         FDRE (Hold_fdre_C_D)         0.092     1.619    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_toggles_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      interface_main_inst/xadc_controller_inst/xadc_wiz_0_inst/U0/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X31Y70   mosi_a_OBUFT_inst_i_1/C
Min Period        n/a     FDSE/C     n/a            1.000         10.000      9.000      SLICE_X32Y70   interface_main_inst/clk_div_inst/cnt_reg[0]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y70   interface_main_inst/clk_div_inst/cnt_reg[1]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X32Y70   interface_main_inst/clk_div_inst/cnt_reg[2]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y71   interface_main_inst/clk_div_inst/cnt_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X35Y71   interface_main_inst/clk_div_inst/cnt_reg[4]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y70   interface_main_inst/clk_div_inst/cnt_reg[5]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X34Y71   interface_main_inst/clk_div_inst/cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y70   mosi_a_OBUFT_inst_i_1/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y70   mosi_a_OBUFT_inst_i_1/C
Low Pulse Width   Slow    FDSE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   interface_main_inst/clk_div_inst/cnt_reg[0]/C
Low Pulse Width   Fast    FDSE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   interface_main_inst/clk_div_inst/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   interface_main_inst/clk_div_inst/cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   interface_main_inst/clk_div_inst/cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   interface_main_inst/clk_div_inst/cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   interface_main_inst/clk_div_inst/cnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y71   interface_main_inst/clk_div_inst/cnt_reg[3]/C
Low Pulse Width   Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y71   interface_main_inst/clk_div_inst/cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y70   mosi_a_OBUFT_inst_i_1/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y70   mosi_a_OBUFT_inst_i_1/C
High Pulse Width  Slow    FDSE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   interface_main_inst/clk_div_inst/cnt_reg[0]/C
High Pulse Width  Fast    FDSE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   interface_main_inst/clk_div_inst/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   interface_main_inst/clk_div_inst/cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   interface_main_inst/clk_div_inst/cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   interface_main_inst/clk_div_inst/cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X32Y70   interface_main_inst/clk_div_inst/cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y71   interface_main_inst/clk_div_inst/cnt_reg[3]/C
High Pulse Width  Fast    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X35Y71   interface_main_inst/clk_div_inst/cnt_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mosi_a_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_b
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.530ns  (logic 4.107ns (54.544%)  route 3.423ns (45.456%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.540     4.457    clk_IBUF_BUFG
    SLICE_X31Y70         FDRE                                         r  mosi_a_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.419     4.876 f  mosi_a_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           3.423     8.299    mosi_b_TRI
    M14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.688    11.987 r  mosi_b_OBUFT_inst/O
                         net (fo=0)                   0.000    11.987    mosi_b
    M14                                                               r  mosi_b (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_a_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_a
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.401ns  (logic 4.118ns (55.646%)  route 3.283ns (44.354%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.540     4.457    clk_IBUF_BUFG
    SLICE_X31Y70         FDRE                                         r  mosi_a_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.419     4.876 f  mosi_a_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           3.283     8.159    mosi_b_TRI
    L18                  OBUFT (TriStatE_obuft_T_O)
                                                      3.699    11.858 r  mosi_a_OBUFT_inst/O
                         net (fo=0)                   0.000    11.858    mosi_a
    L18                                                               r  mosi_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.123ns  (logic 3.958ns (55.569%)  route 3.165ns (44.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.541     4.458    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.456     4.914 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/sclk_reg/Q
                         net (fo=2, routed)           3.165     8.079    sclk_OBUF
    N14                  OBUF (Prop_obuf_I_O)         3.502    11.580 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000    11.580    sclk
    N14                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.945ns  (logic 3.971ns (57.172%)  route 2.974ns (42.828%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     2.821    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.917 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         1.546     4.463    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X28Y66         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.456     4.919 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.974     7.893    lopt
    L17                  OBUF (Prop_obuf_I_O)         3.515    11.408 r  ss_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.408    ss_n[0]
    L17                                                               r  ss_n[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ss_n[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.317ns  (logic 1.357ns (58.549%)  route 0.960ns (41.451%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.556     1.532    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X28Y66         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/ss_n_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           0.960     2.634    lopt
    L17                  OBUF (Prop_obuf_I_O)         1.216     3.849 r  ss_n_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.849    ss_n[0]
    L17                                                               r  ss_n[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_a_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_a
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.352ns  (logic 1.006ns (42.777%)  route 1.346ns (57.223%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.552     1.528    clk_IBUF_BUFG
    SLICE_X31Y70         FDRE                                         r  mosi_a_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.128     1.656 r  mosi_a_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           1.346     3.002    mosi_b_TRI
    L18                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.880 r  mosi_a_OBUFT_inst/O
                         net (fo=0)                   0.000     3.880    mosi_a
    L18                                                               r  mosi_a (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.380ns  (logic 1.344ns (56.482%)  route 1.036ns (43.518%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.552     1.528    interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/clk_IBUF_BUFG
    SLICE_X29Y70         FDRE                                         r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y70         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  interface_main_inst/pmod_dac121S101_inst/spi_master_dual_mosi_0/sclk_reg/Q
                         net (fo=2, routed)           1.036     2.705    sclk_OBUF
    N14                  OBUF (Prop_obuf_I_O)         1.203     3.908 r  sclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.908    sclk
    N14                                                               r  sclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mosi_a_OBUFT_inst_i_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mosi_b
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.405ns  (logic 1.006ns (41.834%)  route 1.399ns (58.166%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.951    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.977 r  clk_IBUF_BUFG_inst/O
                         net (fo=102, routed)         0.552     1.528    clk_IBUF_BUFG
    SLICE_X31Y70         FDRE                                         r  mosi_a_OBUFT_inst_i_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y70         FDRE (Prop_fdre_C_Q)         0.128     1.656 r  mosi_a_OBUFT_inst_i_1/Q
                         net (fo=3, routed)           1.399     3.055    mosi_b_TRI
    M14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.933 r  mosi_b_OBUFT_inst/O
                         net (fo=0)                   0.000     3.933    mosi_b
    M14                                                               r  mosi_b (OUT)
  -------------------------------------------------------------------    -------------------





