// Seed: 3864527226
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  inout wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_13 = 32'd48
) (
    output wire id_0,
    output wand id_1,
    input tri1 id_2
    , id_20,
    input tri1 id_3,
    input wor id_4,
    input wor id_5,
    output supply1 id_6
    , id_21,
    output tri0 id_7,
    input uwire id_8,
    input wire id_9,
    output supply0 id_10,
    input tri1 id_11,
    output uwire id_12,
    input wor _id_13,
    output wire id_14,
    input tri1 id_15,
    input tri id_16,
    input wand id_17,
    input supply0 id_18
);
  assign id_20[id_13] = id_18 ? 1 : id_16;
  wire [-1 : 1] id_22;
  module_0 modCall_1 (
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22,
      id_22
  );
endmodule
