# multi_cycle_processor
This is a LAB3 project for HUJI digital lab course.  The project contains Verilog code for a multi-cycle processor implementation and the lab report with detailed description. The project is made for Altera Cyclone V FPGA.
