/*
*------------------------------------------------------------------------------
*                                                                              
*  INTEL CONFIDENTIAL                                                          
*                                                                              
*  Copyright 2016 Intel Corporation All Rights Reserved.                 
*                                                                              
*  The source code contained or described herein and all documents related     
*  to the source code ("Material") are owned by Intel Corporation or its    
*  suppliers or licensors. Title to the Material remains with Intel            
*  Corporation or its suppliers and licensors. The Material contains trade     
*  secrets and proprietary and confidential information of Intel or its        
*  suppliers and licensors. The Material is protected by worldwide copyright   
*  and trade secret laws and treaty provisions. No part of the Material may    
*  be used, copied, reproduced, modified, published, uploaded, posted,         
*  transmitted, distributed, or disclosed in any way without Intel's prior     
*  express written permission.                                                 
*                                                                              
*  No license under any patent, copyright, trade secret or other intellectual  
*  property right is granted to or conferred upon you by disclosure or         
*  delivery of the Materials, either expressly, by implication, inducement,    
*  estoppel or otherwise. Any license under such intellectual property rights  
*  must be express and approved by Intel in writing.                           
*                                                                              
*------------------------------------------------------------------------------
*  Auto-generated by /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/i_csrs.pl
*  i_csrs.pl Version 1.5 last modified on Thursday 1/7/16 17:24:50
*  /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/i_csrs.pl -C -R -ST fxr_linkmux -o /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/fxr /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/300_Memory_Map.xml /nfs/sc/disks/slx_0108/pvesv/fxr_autogen/repo_xml/356_Memory_Map_LinkMux.xml
*------------------------------------------------------------------------------
*/

#ifndef DEF_FXR_LINKMUX_SW_DEF
#define DEF_FXR_LINKMUX_SW_DEF

#ifndef FXR_LM_CSRS
#define FXR_LM_CSRS					0x000000000000
#endif
#define FXR_NUM_CONTEXTS				192
#define FXR_NUM_PIDS					4096
#define FXR_MAX_CONTEXT					191
#define FXR_TX_CONTEXT_ENTRIES				128
#define FXR_TX_CONTEXT_MAX				127
#define FXR_RX_CONTEXT_ENTRIES				16
#define FXR_RX_CONTEXT_MAX				15
#define FXR_NUM_SL					32
#define FXR_MAX_SL					31
#define LM_OFFSET_PORT0					32768
#define LM_OFFSET_PORT1					65536
#define LM_SC_TO_SL_OFFSET				12288
/*
* Table #4 of fxr_top - LM_CONFIG
* This register provides general configuration for the Link Mux.
*/
#define FXR_LM_CONFIG					(FXR_LM_CSRS + 0x000000000000)
#define FXR_LM_CONFIG_RESETCSR				0x0000000000000000ull
#define FXR_LM_CONFIG_FORCE_LOOPBACK_SHIFT		3
#define FXR_LM_CONFIG_FORCE_LOOPBACK_MASK		0x1ull
#define FXR_LM_CONFIG_FORCE_LOOPBACK_SMASK		0x8ull
#define FXR_LM_CONFIG_ENABLE_FAIL_OVER_SHIFT		2
#define FXR_LM_CONFIG_ENABLE_FAIL_OVER_MASK		0x1ull
#define FXR_LM_CONFIG_ENABLE_FAIL_OVER_SMASK		0x4ull
#define FXR_LM_CONFIG_SYMMETRIC_PORTS_SHIFT		1
#define FXR_LM_CONFIG_SYMMETRIC_PORTS_MASK		0x1ull
#define FXR_LM_CONFIG_SYMMETRIC_PORTS_SMASK		0x2ull
#define FXR_LM_CONFIG_NEAR_LOOPBACK_DISABLE_SHIFT	0
#define FXR_LM_CONFIG_NEAR_LOOPBACK_DISABLE_MASK	0x1ull
#define FXR_LM_CONFIG_NEAR_LOOPBACK_DISABLE_SMASK	0x1ull
/*
* Table #5 of fxr_top - LM_CONFIG_PORT0
* This register holds general configuration information for a port.
*/
#define FXR_LM_CONFIG_PORT0				(FXR_LM_CSRS + 0x000000008000)
#define FXR_LM_CONFIG_PORT0_RESETCSR			0x0000000000000000ull
#define FXR_LM_CONFIG_PORT0_DLID_SHIFT			8
#define FXR_LM_CONFIG_PORT0_DLID_MASK			0xFFFFFFull
#define FXR_LM_CONFIG_PORT0_DLID_SMASK			0xFFFFFF00ull
#define FXR_LM_CONFIG_PORT0_LMC_WIDTH_SHIFT		4
#define FXR_LM_CONFIG_PORT0_LMC_WIDTH_MASK		0xFull
#define FXR_LM_CONFIG_PORT0_LMC_WIDTH_SMASK		0xF0ull
#define FXR_LM_CONFIG_PORT0_LMC_ENABLE_SHIFT		1
#define FXR_LM_CONFIG_PORT0_LMC_ENABLE_MASK		0x1ull
#define FXR_LM_CONFIG_PORT0_LMC_ENABLE_SMASK		0x2ull
/*
* Table #6 of fxr_top - LM_FP_TIMER_PORT0
* This register holds the forward progress timeout value.
*/
#define FXR_LM_FP_TIMER_PORT0				(FXR_LM_CSRS + 0x000000008008)
#define FXR_LM_FP_TIMER_PORT0_RESETCSR			0x0000000000000000ull
#define FXR_LM_FP_TIMER_PORT0_TIMEOUT_SHIFT		0
#define FXR_LM_FP_TIMER_PORT0_TIMEOUT_MASK		0xFFFFFFFFFFFFull
#define FXR_LM_FP_TIMER_PORT0_TIMEOUT_SMASK		0xFFFFFFFFFFFFull
/*
* Table #7 of fxr_top - LM_CFG_PORT0_SL2SC0
* This register is one of 4 registers holding the mapping from SL to SC for Port 
* 0.
*/
#define FXR_LM_CFG_PORT0_SL2SC0				(FXR_LM_CSRS + 0x000000008010)
#define FXR_LM_CFG_PORT0_SL2SC0_RESETCSR		0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT0_SL2SC0_SL7_TO_SC_SHIFT		56
#define FXR_LM_CFG_PORT0_SL2SC0_SL7_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC0_SL7_TO_SC_SMASK		0x1F00000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC0_SL6_TO_SC_SHIFT		48
#define FXR_LM_CFG_PORT0_SL2SC0_SL6_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC0_SL6_TO_SC_SMASK		0x1F000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC0_SL5_TO_SC_SHIFT		40
#define FXR_LM_CFG_PORT0_SL2SC0_SL5_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC0_SL5_TO_SC_SMASK		0x1F0000000000ull
#define FXR_LM_CFG_PORT0_SL2SC0_SL4_TO_SC_SHIFT		32
#define FXR_LM_CFG_PORT0_SL2SC0_SL4_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC0_SL4_TO_SC_SMASK		0x1F00000000ull
#define FXR_LM_CFG_PORT0_SL2SC0_SL3_TO_SC_SHIFT		24
#define FXR_LM_CFG_PORT0_SL2SC0_SL3_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC0_SL3_TO_SC_SMASK		0x1F000000ull
#define FXR_LM_CFG_PORT0_SL2SC0_SL2_TO_SC_SHIFT		16
#define FXR_LM_CFG_PORT0_SL2SC0_SL2_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC0_SL2_TO_SC_SMASK		0x1F0000ull
#define FXR_LM_CFG_PORT0_SL2SC0_SL1_TO_SC_SHIFT		8
#define FXR_LM_CFG_PORT0_SL2SC0_SL1_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC0_SL1_TO_SC_SMASK		0x1F00ull
#define FXR_LM_CFG_PORT0_SL2SC0_SL0_TO_SC_SHIFT		0
#define FXR_LM_CFG_PORT0_SL2SC0_SL0_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC0_SL0_TO_SC_SMASK		0x1Full
/*
* Table #8 of fxr_top - LM_CFG_PORT0_SL2SC1
* This register is one of 4 registers holding the mapping from SL to SC for Port 
* 0.
*/
#define FXR_LM_CFG_PORT0_SL2SC1				(FXR_LM_CSRS + 0x000000008018)
#define FXR_LM_CFG_PORT0_SL2SC1_RESETCSR		0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT0_SL2SC1_SL15_TO_SC_SHIFT	56
#define FXR_LM_CFG_PORT0_SL2SC1_SL15_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC1_SL15_TO_SC_SMASK	0x1F00000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC1_SL14_TO_SC_SHIFT	48
#define FXR_LM_CFG_PORT0_SL2SC1_SL14_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC1_SL14_TO_SC_SMASK	0x1F000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC1_SL13_TO_SC_SHIFT	40
#define FXR_LM_CFG_PORT0_SL2SC1_SL13_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC1_SL13_TO_SC_SMASK	0x1F0000000000ull
#define FXR_LM_CFG_PORT0_SL2SC1_SL12_TO_SC_SHIFT	32
#define FXR_LM_CFG_PORT0_SL2SC1_SL12_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC1_SL12_TO_SC_SMASK	0x1F00000000ull
#define FXR_LM_CFG_PORT0_SL2SC1_SL11_TO_SC_SHIFT	24
#define FXR_LM_CFG_PORT0_SL2SC1_SL11_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC1_SL11_TO_SC_SMASK	0x1F000000ull
#define FXR_LM_CFG_PORT0_SL2SC1_SL10_TO_SC_SHIFT	16
#define FXR_LM_CFG_PORT0_SL2SC1_SL10_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC1_SL10_TO_SC_SMASK	0x1F0000ull
#define FXR_LM_CFG_PORT0_SL2SC1_SL9_TO_SC_SHIFT		8
#define FXR_LM_CFG_PORT0_SL2SC1_SL9_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC1_SL9_TO_SC_SMASK		0x1F00ull
#define FXR_LM_CFG_PORT0_SL2SC1_SL8_TO_SC_SHIFT		0
#define FXR_LM_CFG_PORT0_SL2SC1_SL8_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC1_SL8_TO_SC_SMASK		0x1Full
/*
* Table #9 of fxr_top - LM_CFG_PORT0_SL2SC2
* This register is one of 4 registers holding the mapping from SL to SC for Port 
* 0.
*/
#define FXR_LM_CFG_PORT0_SL2SC2				(FXR_LM_CSRS + 0x000000008020)
#define FXR_LM_CFG_PORT0_SL2SC2_RESETCSR		0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT0_SL2SC2_SL23_TO_SC_SHIFT	56
#define FXR_LM_CFG_PORT0_SL2SC2_SL23_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC2_SL23_TO_SC_SMASK	0x1F00000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC2_SL22_TO_SC_SHIFT	48
#define FXR_LM_CFG_PORT0_SL2SC2_SL22_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC2_SL22_TO_SC_SMASK	0x1F000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC2_SL21_TO_SC_SHIFT	40
#define FXR_LM_CFG_PORT0_SL2SC2_SL21_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC2_SL21_TO_SC_SMASK	0x1F0000000000ull
#define FXR_LM_CFG_PORT0_SL2SC2_SL20_TO_SC_SHIFT	32
#define FXR_LM_CFG_PORT0_SL2SC2_SL20_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC2_SL20_TO_SC_SMASK	0x1F00000000ull
#define FXR_LM_CFG_PORT0_SL2SC2_SL19_TO_SC_SHIFT	24
#define FXR_LM_CFG_PORT0_SL2SC2_SL19_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC2_SL19_TO_SC_SMASK	0x1F000000ull
#define FXR_LM_CFG_PORT0_SL2SC2_SL18_TO_SC_SHIFT	16
#define FXR_LM_CFG_PORT0_SL2SC2_SL18_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC2_SL18_TO_SC_SMASK	0x1F0000ull
#define FXR_LM_CFG_PORT0_SL2SC2_SL17_TO_SC_SHIFT	8
#define FXR_LM_CFG_PORT0_SL2SC2_SL17_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC2_SL17_TO_SC_SMASK	0x1F00ull
#define FXR_LM_CFG_PORT0_SL2SC2_SL16_TO_SC_SHIFT	0
#define FXR_LM_CFG_PORT0_SL2SC2_SL16_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC2_SL16_TO_SC_SMASK	0x1Full
/*
* Table #10 of fxr_top - LM_CFG_PORT0_SL2SC3
* This register is one of 4 registers holding the mapping from SL to SC for Port 
* 0.
*/
#define FXR_LM_CFG_PORT0_SL2SC3				(FXR_LM_CSRS + 0x000000008028)
#define FXR_LM_CFG_PORT0_SL2SC3_RESETCSR		0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT0_SL2SC3_SL31_TO_SC_SHIFT	56
#define FXR_LM_CFG_PORT0_SL2SC3_SL31_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC3_SL31_TO_SC_SMASK	0x1F00000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC3_SL30_TO_SC_SHIFT	48
#define FXR_LM_CFG_PORT0_SL2SC3_SL30_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC3_SL30_TO_SC_SMASK	0x1F000000000000ull
#define FXR_LM_CFG_PORT0_SL2SC3_SL29_TO_SC_SHIFT	40
#define FXR_LM_CFG_PORT0_SL2SC3_SL29_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC3_SL29_TO_SC_SMASK	0x1F0000000000ull
#define FXR_LM_CFG_PORT0_SL2SC3_SL28_TO_SC_SHIFT	32
#define FXR_LM_CFG_PORT0_SL2SC3_SL28_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC3_SL28_TO_SC_SMASK	0x1F00000000ull
#define FXR_LM_CFG_PORT0_SL2SC3_SL27_TO_SC_SHIFT	24
#define FXR_LM_CFG_PORT0_SL2SC3_SL27_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC3_SL27_TO_SC_SMASK	0x1F000000ull
#define FXR_LM_CFG_PORT0_SL2SC3_SL26_TO_SC_SHIFT	16
#define FXR_LM_CFG_PORT0_SL2SC3_SL26_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC3_SL26_TO_SC_SMASK	0x1F0000ull
#define FXR_LM_CFG_PORT0_SL2SC3_SL25_TO_SC_SHIFT	8
#define FXR_LM_CFG_PORT0_SL2SC3_SL25_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC3_SL25_TO_SC_SMASK	0x1F00ull
#define FXR_LM_CFG_PORT0_SL2SC3_SL24_TO_SC_SHIFT	0
#define FXR_LM_CFG_PORT0_SL2SC3_SL24_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SL2SC3_SL24_TO_SC_SMASK	0x1Full
/*
* Table #11 of fxr_top - LM_CFG_PORT0_SC2SL0
* This register is one of 4 registers holding the mapping from SC to SL for Port 
* 0.
*/
#define FXR_LM_CFG_PORT0_SC2SL0				(FXR_LM_CSRS + 0x000000008030)
#define FXR_LM_CFG_PORT0_SC2SL0_RESETCSR		0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT0_SC2SL0_SC7_TO_SL_SHIFT		56
#define FXR_LM_CFG_PORT0_SC2SL0_SC7_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL0_SC7_TO_SL_SMASK		0x1F00000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL0_SC6_TO_SL_SHIFT		48
#define FXR_LM_CFG_PORT0_SC2SL0_SC6_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL0_SC6_TO_SL_SMASK		0x1F000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL0_SC5_TO_SL_SHIFT		40
#define FXR_LM_CFG_PORT0_SC2SL0_SC5_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL0_SC5_TO_SL_SMASK		0x1F0000000000ull
#define FXR_LM_CFG_PORT0_SC2SL0_SC4_TO_SL_SHIFT		32
#define FXR_LM_CFG_PORT0_SC2SL0_SC4_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL0_SC4_TO_SL_SMASK		0x1F00000000ull
#define FXR_LM_CFG_PORT0_SC2SL0_SC3_TO_SL_SHIFT		24
#define FXR_LM_CFG_PORT0_SC2SL0_SC3_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL0_SC3_TO_SL_SMASK		0x1F000000ull
#define FXR_LM_CFG_PORT0_SC2SL0_SC2_TO_SL_SHIFT		16
#define FXR_LM_CFG_PORT0_SC2SL0_SC2_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL0_SC2_TO_SL_SMASK		0x1F0000ull
#define FXR_LM_CFG_PORT0_SC2SL0_SC1_TO_SL_SHIFT		8
#define FXR_LM_CFG_PORT0_SC2SL0_SC1_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL0_SC1_TO_SL_SMASK		0x1F00ull
#define FXR_LM_CFG_PORT0_SC2SL0_SC0_TO_SL_SHIFT		0
#define FXR_LM_CFG_PORT0_SC2SL0_SC0_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL0_SC0_TO_SL_SMASK		0x1Full
/*
* Table #12 of fxr_top - LM_CFG_PORT0_SC2SL1
* This register is one of 4 registers holding the mapping from SC to SL for Port 
* 0.
*/
#define FXR_LM_CFG_PORT0_SC2SL1				(FXR_LM_CSRS + 0x000000008038)
#define FXR_LM_CFG_PORT0_SC2SL1_RESETCSR		0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT0_SC2SL1_SC15_TO_SL_SHIFT	56
#define FXR_LM_CFG_PORT0_SC2SL1_SC15_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL1_SC15_TO_SL_SMASK	0x1F00000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL1_SC14_TO_SL_SHIFT	48
#define FXR_LM_CFG_PORT0_SC2SL1_SC14_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL1_SC14_TO_SL_SMASK	0x1F000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL1_SC13_TO_SL_SHIFT	40
#define FXR_LM_CFG_PORT0_SC2SL1_SC13_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL1_SC13_TO_SL_SMASK	0x1F0000000000ull
#define FXR_LM_CFG_PORT0_SC2SL1_SC12_TO_SL_SHIFT	32
#define FXR_LM_CFG_PORT0_SC2SL1_SC12_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL1_SC12_TO_SL_SMASK	0x1F00000000ull
#define FXR_LM_CFG_PORT0_SC2SL1_SC11_TO_SL_SHIFT	24
#define FXR_LM_CFG_PORT0_SC2SL1_SC11_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL1_SC11_TO_SL_SMASK	0x1F000000ull
#define FXR_LM_CFG_PORT0_SC2SL1_SC10_TO_SL_SHIFT	16
#define FXR_LM_CFG_PORT0_SC2SL1_SC10_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL1_SC10_TO_SL_SMASK	0x1F0000ull
#define FXR_LM_CFG_PORT0_SC2SL1_SC9_TO_SL_SHIFT		8
#define FXR_LM_CFG_PORT0_SC2SL1_SC9_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL1_SC9_TO_SL_SMASK		0x1F00ull
#define FXR_LM_CFG_PORT0_SC2SL1_SC8_TO_SL_SHIFT		0
#define FXR_LM_CFG_PORT0_SC2SL1_SC8_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL1_SC8_TO_SL_SMASK		0x1Full
/*
* Table #13 of fxr_top - LM_CFG_PORT0_SC2SL2
* This register is one of 4 registers holding the mapping from SC to SL for Port 
* 0.
*/
#define FXR_LM_CFG_PORT0_SC2SL2				(FXR_LM_CSRS + 0x000000008040)
#define FXR_LM_CFG_PORT0_SC2SL2_RESETCSR		0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT0_SC2SL2_SC23_TO_SL_SHIFT	56
#define FXR_LM_CFG_PORT0_SC2SL2_SC23_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL2_SC23_TO_SL_SMASK	0x1F00000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL2_SC22_TO_SL_SHIFT	48
#define FXR_LM_CFG_PORT0_SC2SL2_SC22_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL2_SC22_TO_SL_SMASK	0x1F000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL2_SC21_TO_SL_SHIFT	40
#define FXR_LM_CFG_PORT0_SC2SL2_SC21_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL2_SC21_TO_SL_SMASK	0x1F0000000000ull
#define FXR_LM_CFG_PORT0_SC2SL2_SC20_TO_SL_SHIFT	32
#define FXR_LM_CFG_PORT0_SC2SL2_SC20_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL2_SC20_TO_SL_SMASK	0x1F00000000ull
#define FXR_LM_CFG_PORT0_SC2SL2_SC19_TO_SL_SHIFT	24
#define FXR_LM_CFG_PORT0_SC2SL2_SC19_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL2_SC19_TO_SL_SMASK	0x1F000000ull
#define FXR_LM_CFG_PORT0_SC2SL2_SC18_TO_SL_SHIFT	16
#define FXR_LM_CFG_PORT0_SC2SL2_SC18_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL2_SC18_TO_SL_SMASK	0x1F0000ull
#define FXR_LM_CFG_PORT0_SC2SL2_SC17_TO_SL_SHIFT	8
#define FXR_LM_CFG_PORT0_SC2SL2_SC17_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL2_SC17_TO_SL_SMASK	0x1F00ull
#define FXR_LM_CFG_PORT0_SC2SL2_SC16_TO_SL_SHIFT	0
#define FXR_LM_CFG_PORT0_SC2SL2_SC16_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL2_SC16_TO_SL_SMASK	0x1Full
/*
* Table #14 of fxr_top - LM_CFG_PORT0_SC2SL3
* This register is one of 4 registers holding the mapping from SC to SL for Port 
* 0.
*/
#define FXR_LM_CFG_PORT0_SC2SL3				(FXR_LM_CSRS + 0x000000008048)
#define FXR_LM_CFG_PORT0_SC2SL3_RESETCSR		0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT0_SC2SL3_SC31_TO_SL_SHIFT	56
#define FXR_LM_CFG_PORT0_SC2SL3_SC31_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL3_SC31_TO_SL_SMASK	0x1F00000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL3_SC30_TO_SL_SHIFT	48
#define FXR_LM_CFG_PORT0_SC2SL3_SC30_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL3_SC30_TO_SL_SMASK	0x1F000000000000ull
#define FXR_LM_CFG_PORT0_SC2SL3_SC29_TO_SL_SHIFT	40
#define FXR_LM_CFG_PORT0_SC2SL3_SC29_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL3_SC29_TO_SL_SMASK	0x1F0000000000ull
#define FXR_LM_CFG_PORT0_SC2SL3_SC28_TO_SL_SHIFT	32
#define FXR_LM_CFG_PORT0_SC2SL3_SC28_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL3_SC28_TO_SL_SMASK	0x1F00000000ull
#define FXR_LM_CFG_PORT0_SC2SL3_SC27_TO_SL_SHIFT	24
#define FXR_LM_CFG_PORT0_SC2SL3_SC27_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL3_SC27_TO_SL_SMASK	0x1F000000ull
#define FXR_LM_CFG_PORT0_SC2SL3_SC26_TO_SL_SHIFT	16
#define FXR_LM_CFG_PORT0_SC2SL3_SC26_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL3_SC26_TO_SL_SMASK	0x1F0000ull
#define FXR_LM_CFG_PORT0_SC2SL3_SC25_TO_SL_SHIFT	8
#define FXR_LM_CFG_PORT0_SC2SL3_SC25_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL3_SC25_TO_SL_SMASK	0x1F00ull
#define FXR_LM_CFG_PORT0_SC2SL3_SC24_TO_SL_SHIFT	0
#define FXR_LM_CFG_PORT0_SC2SL3_SC24_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT0_SC2SL3_SC24_TO_SL_SMASK	0x1Full
/*
* Table #15 of fxr_top - LM_CFG_PORT0_SC2MCTC0
* This register is one of 2 registers holding the mapping from SC to MCTC for 
* Port 0.
*/
#define FXR_LM_CFG_PORT0_SC2MCTC0			(FXR_LM_CSRS + 0x000000008050)
#define FXR_LM_CFG_PORT0_SC2MCTC0_RESETCSR		0x0000000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC15_TO_MCTC_SHIFT	60
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC15_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC15_TO_MCTC_SMASK	0x7000000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC14_TO_MCTC_SHIFT	56
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC14_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC14_TO_MCTC_SMASK	0x700000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC13_TO_MCTC_SHIFT	52
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC13_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC13_TO_MCTC_SMASK	0x70000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC12_TO_MCTC_SHIFT	48
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC12_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC12_TO_MCTC_SMASK	0x7000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC11_TO_MCTC_SHIFT	44
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC11_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC11_TO_MCTC_SMASK	0x700000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC10_TO_MCTC_SHIFT	40
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC10_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC10_TO_MCTC_SMASK	0x70000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC9_TO_MCTC_SHIFT	36
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC9_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC9_TO_MCTC_SMASK	0x7000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC8_TO_MCTC_SHIFT	32
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC8_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC8_TO_MCTC_SMASK	0x700000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC7_TO_MCTC_SHIFT	28
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC7_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC7_TO_MCTC_SMASK	0x70000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC6_TO_MCTC_SHIFT	24
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC6_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC6_TO_MCTC_SMASK	0x7000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC5_TO_MCTC_SHIFT	20
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC5_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC5_TO_MCTC_SMASK	0x700000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC4_TO_MCTC_SHIFT	16
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC4_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC4_TO_MCTC_SMASK	0x70000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC3_TO_MCTC_SHIFT	12
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC3_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC3_TO_MCTC_SMASK	0x7000ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC2_TO_MCTC_SHIFT	8
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC2_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC2_TO_MCTC_SMASK	0x700ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC1_TO_MCTC_SHIFT	4
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC1_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC1_TO_MCTC_SMASK	0x70ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC0_TO_MCTC_SHIFT	0
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC0_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC0_SC0_TO_MCTC_SMASK	0x7ull
/*
* Table #16 of fxr_top - LM_CFG_PORT0_SC2MCTC1
* This register is one of 2 registers holding the mapping from SC to MCTC for 
* Port 0.
*/
#define FXR_LM_CFG_PORT0_SC2MCTC1			(FXR_LM_CSRS + 0x000000008058)
#define FXR_LM_CFG_PORT0_SC2MCTC1_RESETCSR		0x0000000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC31_TO_MCTC_SHIFT	60
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC31_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC31_TO_MCTC_SMASK	0x7000000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC30_TO_MCTC_SHIFT	56
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC30_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC30_TO_MCTC_SMASK	0x700000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC29_TO_MCTC_SHIFT	52
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC29_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC29_TO_MCTC_SMASK	0x70000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC28_TO_MCTC_SHIFT	48
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC28_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC28_TO_MCTC_SMASK	0x7000000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC27_TO_MCTC_SHIFT	44
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC27_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC27_TO_MCTC_SMASK	0x700000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC26_TO_MCTC_SHIFT	40
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC26_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC26_TO_MCTC_SMASK	0x70000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC25_TO_MCTC_SHIFT	36
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC25_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC25_TO_MCTC_SMASK	0x7000000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC24_TO_MCTC_SHIFT	32
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC24_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC24_TO_MCTC_SMASK	0x700000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC23_TO_MCTC_SHIFT	28
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC23_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC23_TO_MCTC_SMASK	0x70000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC22_TO_MCTC_SHIFT	24
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC22_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC22_TO_MCTC_SMASK	0x7000000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC21_TO_MCTC_SHIFT	20
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC21_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC21_TO_MCTC_SMASK	0x700000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC20_TO_MCTC_SHIFT	16
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC20_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC20_TO_MCTC_SMASK	0x70000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC19_TO_MCTC_SHIFT	12
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC19_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC19_TO_MCTC_SMASK	0x7000ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC18_TO_MCTC_SHIFT	8
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC18_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC18_TO_MCTC_SMASK	0x700ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC17_TO_MCTC_SHIFT	4
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC17_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC17_TO_MCTC_SMASK	0x70ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC16_TO_MCTC_SHIFT	0
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC16_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT0_SC2MCTC1_SC16_TO_MCTC_SMASK	0x7ull
/*
* Table #17 of fxr_top - LM_CONFIG_PORT1
* This register holds general configuration information for a port.
*/
#define FXR_LM_CONFIG_PORT1				(FXR_LM_CSRS + 0x000000010000)
#define FXR_LM_CONFIG_PORT1_RESETCSR			0x0000000000000000ull
#define FXR_LM_CONFIG_PORT1_DLID_SHIFT			8
#define FXR_LM_CONFIG_PORT1_DLID_MASK			0xFFFFFFull
#define FXR_LM_CONFIG_PORT1_DLID_SMASK			0xFFFFFF00ull
#define FXR_LM_CONFIG_PORT1_LMC_WIDTH_SHIFT		4
#define FXR_LM_CONFIG_PORT1_LMC_WIDTH_MASK		0xFull
#define FXR_LM_CONFIG_PORT1_LMC_WIDTH_SMASK		0xF0ull
#define FXR_LM_CONFIG_PORT1_LMC_ENABLE_SHIFT		1
#define FXR_LM_CONFIG_PORT1_LMC_ENABLE_MASK		0x1ull
#define FXR_LM_CONFIG_PORT1_LMC_ENABLE_SMASK		0x2ull
/*
* Table #18 of fxr_top - LM_FP_TIMER_PORT1
* This register holds the forward progress timeout value.
*/
#define FXR_LM_FP_TIMER_PORT1				(FXR_LM_CSRS + 0x000000010008)
#define FXR_LM_FP_TIMER_PORT1_RESETCSR			0x0000000000000000ull
#define FXR_LM_FP_TIMER_PORT1_TIMEOUT_SHIFT		0
#define FXR_LM_FP_TIMER_PORT1_TIMEOUT_MASK		0xFFFFFFFFFFFFull
#define FXR_LM_FP_TIMER_PORT1_TIMEOUT_SMASK		0xFFFFFFFFFFFFull
/*
* Table #19 of fxr_top - LM_CFG_PORT1_SL2SC0
* This register is one of 4 registers holding the mapping from SL to SC for Port 
* 1.
*/
#define FXR_LM_CFG_PORT1_SL2SC0				(FXR_LM_CSRS + 0x000000010010)
#define FXR_LM_CFG_PORT1_SL2SC0_RESETCSR		0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT1_SL2SC0_SL7_TO_SC_SHIFT		56
#define FXR_LM_CFG_PORT1_SL2SC0_SL7_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC0_SL7_TO_SC_SMASK		0x1F00000000000000ull
#define FXR_LM_CFG_PORT1_SL2SC0_SL6_TO_SC_SHIFT		48
#define FXR_LM_CFG_PORT1_SL2SC0_SL6_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC0_SL6_TO_SC_SMASK		0x1F000000000000ull
#define FXR_LM_CFG_PORT1_SL2SC0_SL5_TO_SC_SHIFT		40
#define FXR_LM_CFG_PORT1_SL2SC0_SL5_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC0_SL5_TO_SC_SMASK		0x1F0000000000ull
#define FXR_LM_CFG_PORT1_SL2SC0_SL4_TO_SC_SHIFT		32
#define FXR_LM_CFG_PORT1_SL2SC0_SL4_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC0_SL4_TO_SC_SMASK		0x1F00000000ull
#define FXR_LM_CFG_PORT1_SL2SC0_SL3_TO_SC_SHIFT		24
#define FXR_LM_CFG_PORT1_SL2SC0_SL3_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC0_SL3_TO_SC_SMASK		0x1F000000ull
#define FXR_LM_CFG_PORT1_SL2SC0_SL2_TO_SC_SHIFT		16
#define FXR_LM_CFG_PORT1_SL2SC0_SL2_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC0_SL2_TO_SC_SMASK		0x1F0000ull
#define FXR_LM_CFG_PORT1_SL2SC0_SL1_TO_SC_SHIFT		8
#define FXR_LM_CFG_PORT1_SL2SC0_SL1_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC0_SL1_TO_SC_SMASK		0x1F00ull
#define FXR_LM_CFG_PORT1_SL2SC0_SL0_TO_SC_SHIFT		0
#define FXR_LM_CFG_PORT1_SL2SC0_SL0_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC0_SL0_TO_SC_SMASK		0x1Full
/*
* Table #20 of fxr_top - LM_CFG_PORT1_SL2SC1
* This register is one of 4 registers holding the mapping from SL to SC for Port 
* 1.
*/
#define FXR_LM_CFG_PORT1_SL2SC1				(FXR_LM_CSRS + 0x000000010018)
#define FXR_LM_CFG_PORT1_SL2SC1_RESETCSR		0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT1_SL2SC1_SL15_TO_SC_SHIFT	56
#define FXR_LM_CFG_PORT1_SL2SC1_SL15_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC1_SL15_TO_SC_SMASK	0x1F00000000000000ull
#define FXR_LM_CFG_PORT1_SL2SC1_SL14_TO_SC_SHIFT	48
#define FXR_LM_CFG_PORT1_SL2SC1_SL14_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC1_SL14_TO_SC_SMASK	0x1F000000000000ull
#define FXR_LM_CFG_PORT1_SL2SC1_SL13_TO_SC_SHIFT	40
#define FXR_LM_CFG_PORT1_SL2SC1_SL13_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC1_SL13_TO_SC_SMASK	0x1F0000000000ull
#define FXR_LM_CFG_PORT1_SL2SC1_SL12_TO_SC_SHIFT	32
#define FXR_LM_CFG_PORT1_SL2SC1_SL12_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC1_SL12_TO_SC_SMASK	0x1F00000000ull
#define FXR_LM_CFG_PORT1_SL2SC1_SL11_TO_SC_SHIFT	24
#define FXR_LM_CFG_PORT1_SL2SC1_SL11_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC1_SL11_TO_SC_SMASK	0x1F000000ull
#define FXR_LM_CFG_PORT1_SL2SC1_SL10_TO_SC_SHIFT	16
#define FXR_LM_CFG_PORT1_SL2SC1_SL10_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC1_SL10_TO_SC_SMASK	0x1F0000ull
#define FXR_LM_CFG_PORT1_SL2SC1_SL9_TO_SC_SHIFT		8
#define FXR_LM_CFG_PORT1_SL2SC1_SL9_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC1_SL9_TO_SC_SMASK		0x1F00ull
#define FXR_LM_CFG_PORT1_SL2SC1_SL8_TO_SC_SHIFT		0
#define FXR_LM_CFG_PORT1_SL2SC1_SL8_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC1_SL8_TO_SC_SMASK		0x1Full
/*
* Table #21 of fxr_top - LM_CFG_PORT1_SL2SC2
* This register is one of 4 registers holding the mapping from SL to SC for Port 
* 1.
*/
#define FXR_LM_CFG_PORT1_SL2SC2				(FXR_LM_CSRS + 0x000000010020)
#define FXR_LM_CFG_PORT1_SL2SC2_RESETCSR		0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT1_SL2SC2_SL23_TO_SC_SHIFT	56
#define FXR_LM_CFG_PORT1_SL2SC2_SL23_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC2_SL23_TO_SC_SMASK	0x1F00000000000000ull
#define FXR_LM_CFG_PORT1_SL2SC2_SL22_TO_SC_SHIFT	48
#define FXR_LM_CFG_PORT1_SL2SC2_SL22_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC2_SL22_TO_SC_SMASK	0x1F000000000000ull
#define FXR_LM_CFG_PORT1_SL2SC2_SL21_TO_SC_SHIFT	40
#define FXR_LM_CFG_PORT1_SL2SC2_SL21_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC2_SL21_TO_SC_SMASK	0x1F0000000000ull
#define FXR_LM_CFG_PORT1_SL2SC2_SL20_TO_SC_SHIFT	32
#define FXR_LM_CFG_PORT1_SL2SC2_SL20_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC2_SL20_TO_SC_SMASK	0x1F00000000ull
#define FXR_LM_CFG_PORT1_SL2SC2_SL19_TO_SC_SHIFT	24
#define FXR_LM_CFG_PORT1_SL2SC2_SL19_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC2_SL19_TO_SC_SMASK	0x1F000000ull
#define FXR_LM_CFG_PORT1_SL2SC2_SL18_TO_SC_SHIFT	16
#define FXR_LM_CFG_PORT1_SL2SC2_SL18_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC2_SL18_TO_SC_SMASK	0x1F0000ull
#define FXR_LM_CFG_PORT1_SL2SC2_SL17_TO_SC_SHIFT	8
#define FXR_LM_CFG_PORT1_SL2SC2_SL17_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC2_SL17_TO_SC_SMASK	0x1F00ull
#define FXR_LM_CFG_PORT1_SL2SC2_SL16_TO_SC_SHIFT	0
#define FXR_LM_CFG_PORT1_SL2SC2_SL16_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC2_SL16_TO_SC_SMASK	0x1Full
/*
* Table #22 of fxr_top - LM_CFG_PORT1_SL2SC3
* This register is one of 4 registers holding the mapping from SL to SC for Port 
* 1.
*/
#define FXR_LM_CFG_PORT1_SL2SC3				(FXR_LM_CSRS + 0x000000010028)
#define FXR_LM_CFG_PORT1_SL2SC3_RESETCSR		0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT1_SL2SC3_SL31_TO_SC_SHIFT	56
#define FXR_LM_CFG_PORT1_SL2SC3_SL31_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC3_SL31_TO_SC_SMASK	0x1F00000000000000ull
#define FXR_LM_CFG_PORT1_SL2SC3_SL30_TO_SC_SHIFT	48
#define FXR_LM_CFG_PORT1_SL2SC3_SL30_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC3_SL30_TO_SC_SMASK	0x1F000000000000ull
#define FXR_LM_CFG_PORT1_SL2SC3_SL29_TO_SC_SHIFT	40
#define FXR_LM_CFG_PORT1_SL2SC3_SL29_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC3_SL29_TO_SC_SMASK	0x1F0000000000ull
#define FXR_LM_CFG_PORT1_SL2SC3_SL28_TO_SC_SHIFT	32
#define FXR_LM_CFG_PORT1_SL2SC3_SL28_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC3_SL28_TO_SC_SMASK	0x1F00000000ull
#define FXR_LM_CFG_PORT1_SL2SC3_SL27_TO_SC_SHIFT	24
#define FXR_LM_CFG_PORT1_SL2SC3_SL27_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC3_SL27_TO_SC_SMASK	0x1F000000ull
#define FXR_LM_CFG_PORT1_SL2SC3_SL26_TO_SC_SHIFT	16
#define FXR_LM_CFG_PORT1_SL2SC3_SL26_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC3_SL26_TO_SC_SMASK	0x1F0000ull
#define FXR_LM_CFG_PORT1_SL2SC3_SL25_TO_SC_SHIFT	8
#define FXR_LM_CFG_PORT1_SL2SC3_SL25_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC3_SL25_TO_SC_SMASK	0x1F00ull
#define FXR_LM_CFG_PORT1_SL2SC3_SL24_TO_SC_SHIFT	0
#define FXR_LM_CFG_PORT1_SL2SC3_SL24_TO_SC_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SL2SC3_SL24_TO_SC_SMASK	0x1Full
/*
* Table #23 of fxr_top - LM_CFG_PORT1_SC2SL0
* This register is one of 4 registers holding the mapping from SC to SL for Port 
* 1.
*/
#define FXR_LM_CFG_PORT1_SC2SL0				(FXR_LM_CSRS + 0x000000010030)
#define FXR_LM_CFG_PORT1_SC2SL0_RESETCSR		0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT1_SC2SL0_SC7_TO_SL_SHIFT		56
#define FXR_LM_CFG_PORT1_SC2SL0_SC7_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL0_SC7_TO_SL_SMASK		0x1F00000000000000ull
#define FXR_LM_CFG_PORT1_SC2SL0_SC6_TO_SL_SHIFT		48
#define FXR_LM_CFG_PORT1_SC2SL0_SC6_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL0_SC6_TO_SL_SMASK		0x1F000000000000ull
#define FXR_LM_CFG_PORT1_SC2SL0_SC5_TO_SL_SHIFT		40
#define FXR_LM_CFG_PORT1_SC2SL0_SC5_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL0_SC5_TO_SL_SMASK		0x1F0000000000ull
#define FXR_LM_CFG_PORT1_SC2SL0_SC4_TO_SL_SHIFT		32
#define FXR_LM_CFG_PORT1_SC2SL0_SC4_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL0_SC4_TO_SL_SMASK		0x1F00000000ull
#define FXR_LM_CFG_PORT1_SC2SL0_SC3_TO_SL_SHIFT		24
#define FXR_LM_CFG_PORT1_SC2SL0_SC3_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL0_SC3_TO_SL_SMASK		0x1F000000ull
#define FXR_LM_CFG_PORT1_SC2SL0_SC2_TO_SL_SHIFT		16
#define FXR_LM_CFG_PORT1_SC2SL0_SC2_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL0_SC2_TO_SL_SMASK		0x1F0000ull
#define FXR_LM_CFG_PORT1_SC2SL0_SC1_TO_SL_SHIFT		8
#define FXR_LM_CFG_PORT1_SC2SL0_SC1_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL0_SC1_TO_SL_SMASK		0x1F00ull
#define FXR_LM_CFG_PORT1_SC2SL0_SC0_TO_SL_SHIFT		0
#define FXR_LM_CFG_PORT1_SC2SL0_SC0_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL0_SC0_TO_SL_SMASK		0x1Full
/*
* Table #24 of fxr_top - LM_CFG_PORT1_SC2SL1
* This register is one of 4 registers holding the mapping from SC to SL for Port 
* 1.
*/
#define FXR_LM_CFG_PORT1_SC2SL1				(FXR_LM_CSRS + 0x000000010038)
#define FXR_LM_CFG_PORT1_SC2SL1_RESETCSR		0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT1_SC2SL1_SC15_TO_SL_SHIFT	56
#define FXR_LM_CFG_PORT1_SC2SL1_SC15_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL1_SC15_TO_SL_SMASK	0x1F00000000000000ull
#define FXR_LM_CFG_PORT1_SC2SL1_SC14_TO_SL_SHIFT	48
#define FXR_LM_CFG_PORT1_SC2SL1_SC14_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL1_SC14_TO_SL_SMASK	0x1F000000000000ull
#define FXR_LM_CFG_PORT1_SC2SL1_SC13_TO_SL_SHIFT	40
#define FXR_LM_CFG_PORT1_SC2SL1_SC13_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL1_SC13_TO_SL_SMASK	0x1F0000000000ull
#define FXR_LM_CFG_PORT1_SC2SL1_SC12_TO_SL_SHIFT	32
#define FXR_LM_CFG_PORT1_SC2SL1_SC12_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL1_SC12_TO_SL_SMASK	0x1F00000000ull
#define FXR_LM_CFG_PORT1_SC2SL1_SC11_TO_SL_SHIFT	24
#define FXR_LM_CFG_PORT1_SC2SL1_SC11_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL1_SC11_TO_SL_SMASK	0x1F000000ull
#define FXR_LM_CFG_PORT1_SC2SL1_SC10_TO_SL_SHIFT	16
#define FXR_LM_CFG_PORT1_SC2SL1_SC10_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL1_SC10_TO_SL_SMASK	0x1F0000ull
#define FXR_LM_CFG_PORT1_SC2SL1_SC9_TO_SL_SHIFT		8
#define FXR_LM_CFG_PORT1_SC2SL1_SC9_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL1_SC9_TO_SL_SMASK		0x1F00ull
#define FXR_LM_CFG_PORT1_SC2SL1_SC8_TO_SL_SHIFT		0
#define FXR_LM_CFG_PORT1_SC2SL1_SC8_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL1_SC8_TO_SL_SMASK		0x1Full
/*
* Table #25 of fxr_top - LM_CFG_PORT1_SC2SL2
* This register is one of 4 registers holding the mapping from SC to SL for Port 
* 1.
*/
#define FXR_LM_CFG_PORT1_SC2SL2				(FXR_LM_CSRS + 0x000000010040)
#define FXR_LM_CFG_PORT1_SC2SL2_RESETCSR		0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT1_SC2SL2_SC23_TO_SL_SHIFT	56
#define FXR_LM_CFG_PORT1_SC2SL2_SC23_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL2_SC23_TO_SL_SMASK	0x1F00000000000000ull
#define FXR_LM_CFG_PORT1_SC2SL2_SC22_TO_SL_SHIFT	48
#define FXR_LM_CFG_PORT1_SC2SL2_SC22_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL2_SC22_TO_SL_SMASK	0x1F000000000000ull
#define FXR_LM_CFG_PORT1_SC2SL2_SC21_TO_SL_SHIFT	40
#define FXR_LM_CFG_PORT1_SC2SL2_SC21_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL2_SC21_TO_SL_SMASK	0x1F0000000000ull
#define FXR_LM_CFG_PORT1_SC2SL2_SC20_TO_SL_SHIFT	32
#define FXR_LM_CFG_PORT1_SC2SL2_SC20_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL2_SC20_TO_SL_SMASK	0x1F00000000ull
#define FXR_LM_CFG_PORT1_SC2SL2_SC19_TO_SL_SHIFT	24
#define FXR_LM_CFG_PORT1_SC2SL2_SC19_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL2_SC19_TO_SL_SMASK	0x1F000000ull
#define FXR_LM_CFG_PORT1_SC2SL2_SC18_TO_SL_SHIFT	16
#define FXR_LM_CFG_PORT1_SC2SL2_SC18_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL2_SC18_TO_SL_SMASK	0x1F0000ull
#define FXR_LM_CFG_PORT1_SC2SL2_SC17_TO_SL_SHIFT	8
#define FXR_LM_CFG_PORT1_SC2SL2_SC17_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL2_SC17_TO_SL_SMASK	0x1F00ull
#define FXR_LM_CFG_PORT1_SC2SL2_SC16_TO_SL_SHIFT	0
#define FXR_LM_CFG_PORT1_SC2SL2_SC16_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL2_SC16_TO_SL_SMASK	0x1Full
/*
* Table #26 of fxr_top - LM_CFG_PORT1_SC2SL3
* This register is one of 4 registers holding the mapping from SC to SL for Port 
* 1.
*/
#define FXR_LM_CFG_PORT1_SC2SL3				(FXR_LM_CSRS + 0x000000010048)
#define FXR_LM_CFG_PORT1_SC2SL3_RESETCSR		0x0F0F0F0F0F0F0F0Full
#define FXR_LM_CFG_PORT1_SC2SL3_SC31_TO_SL_SHIFT	56
#define FXR_LM_CFG_PORT1_SC2SL3_SC31_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL3_SC31_TO_SL_SMASK	0x1F00000000000000ull
#define FXR_LM_CFG_PORT1_SC2SL3_SC30_TO_SL_SHIFT	48
#define FXR_LM_CFG_PORT1_SC2SL3_SC30_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL3_SC30_TO_SL_SMASK	0x1F000000000000ull
#define FXR_LM_CFG_PORT1_SC2SL3_SC29_TO_SL_SHIFT	40
#define FXR_LM_CFG_PORT1_SC2SL3_SC29_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL3_SC29_TO_SL_SMASK	0x1F0000000000ull
#define FXR_LM_CFG_PORT1_SC2SL3_SC28_TO_SL_SHIFT	32
#define FXR_LM_CFG_PORT1_SC2SL3_SC28_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL3_SC28_TO_SL_SMASK	0x1F00000000ull
#define FXR_LM_CFG_PORT1_SC2SL3_SC27_TO_SL_SHIFT	24
#define FXR_LM_CFG_PORT1_SC2SL3_SC27_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL3_SC27_TO_SL_SMASK	0x1F000000ull
#define FXR_LM_CFG_PORT1_SC2SL3_SC26_TO_SL_SHIFT	16
#define FXR_LM_CFG_PORT1_SC2SL3_SC26_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL3_SC26_TO_SL_SMASK	0x1F0000ull
#define FXR_LM_CFG_PORT1_SC2SL3_SC25_TO_SL_SHIFT	8
#define FXR_LM_CFG_PORT1_SC2SL3_SC25_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL3_SC25_TO_SL_SMASK	0x1F00ull
#define FXR_LM_CFG_PORT1_SC2SL3_SC24_TO_SL_SHIFT	0
#define FXR_LM_CFG_PORT1_SC2SL3_SC24_TO_SL_MASK		0x1Full
#define FXR_LM_CFG_PORT1_SC2SL3_SC24_TO_SL_SMASK	0x1Full
/*
* Table #27 of fxr_top - LM_CFG_PORT1_SC2MCTC0
* This register is one of 2 registers holding the mapping from SC to MCTC for 
* Port 1.
*/
#define FXR_LM_CFG_PORT1_SC2MCTC0			(FXR_LM_CSRS + 0x000000010050)
#define FXR_LM_CFG_PORT1_SC2MCTC0_RESETCSR		0x0000000000000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC15_TO_MCTC_SHIFT	60
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC15_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC15_TO_MCTC_SMASK	0x7000000000000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC14_TO_MCTC_SHIFT	56
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC14_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC14_TO_MCTC_SMASK	0x700000000000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC13_TO_MCTC_SHIFT	52
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC13_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC13_TO_MCTC_SMASK	0x70000000000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC12_TO_MCTC_SHIFT	48
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC12_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC12_TO_MCTC_SMASK	0x7000000000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC11_TO_MCTC_SHIFT	44
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC11_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC11_TO_MCTC_SMASK	0x700000000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC10_TO_MCTC_SHIFT	40
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC10_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC10_TO_MCTC_SMASK	0x70000000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC9_TO_MCTC_SHIFT	36
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC9_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC9_TO_MCTC_SMASK	0x7000000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC8_TO_MCTC_SHIFT	32
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC8_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC8_TO_MCTC_SMASK	0x700000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC7_TO_MCTC_SHIFT	28
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC7_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC7_TO_MCTC_SMASK	0x70000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC6_TO_MCTC_SHIFT	24
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC6_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC6_TO_MCTC_SMASK	0x7000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC5_TO_MCTC_SHIFT	20
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC5_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC5_TO_MCTC_SMASK	0x700000ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC4_TO_MCTC_SHIFT	16
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC4_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC4_TO_MCTC_SMASK	0x70000ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC3_TO_MCTC_SHIFT	12
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC3_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC3_TO_MCTC_SMASK	0x7000ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC2_TO_MCTC_SHIFT	8
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC2_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC2_TO_MCTC_SMASK	0x700ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC1_TO_MCTC_SHIFT	4
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC1_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC1_TO_MCTC_SMASK	0x70ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC0_TO_MCTC_SHIFT	0
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC0_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC0_SC0_TO_MCTC_SMASK	0x7ull
/*
* Table #28 of fxr_top - LM_CFG_PORT1_SC2MCTC1
* This register is one of 2 registers holding the mapping from SC to MCTC for 
* Port 1.
*/
#define FXR_LM_CFG_PORT1_SC2MCTC1			(FXR_LM_CSRS + 0x000000010058)
#define FXR_LM_CFG_PORT1_SC2MCTC1_RESETCSR		0x0000000000000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC31_TO_MCTC_SHIFT	60
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC31_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC31_TO_MCTC_SMASK	0x7000000000000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC30_TO_MCTC_SHIFT	56
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC30_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC30_TO_MCTC_SMASK	0x700000000000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC29_TO_MCTC_SHIFT	52
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC29_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC29_TO_MCTC_SMASK	0x70000000000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC28_TO_MCTC_SHIFT	48
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC28_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC28_TO_MCTC_SMASK	0x7000000000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC27_TO_MCTC_SHIFT	44
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC27_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC27_TO_MCTC_SMASK	0x700000000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC26_TO_MCTC_SHIFT	40
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC26_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC26_TO_MCTC_SMASK	0x70000000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC25_TO_MCTC_SHIFT	36
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC25_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC25_TO_MCTC_SMASK	0x7000000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC24_TO_MCTC_SHIFT	32
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC24_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC24_TO_MCTC_SMASK	0x700000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC23_TO_MCTC_SHIFT	28
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC23_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC23_TO_MCTC_SMASK	0x70000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC22_TO_MCTC_SHIFT	24
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC22_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC22_TO_MCTC_SMASK	0x7000000ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC21_TO_MCTC_SHIFT	20
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC21_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC21_TO_MCTC_SMASK	0x700000ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC20_TO_MCTC_SHIFT	16
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC20_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC20_TO_MCTC_SMASK	0x70000ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC19_TO_MCTC_SHIFT	12
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC19_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC19_TO_MCTC_SMASK	0x7000ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC18_TO_MCTC_SHIFT	8
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC18_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC18_TO_MCTC_SMASK	0x700ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC17_TO_MCTC_SHIFT	4
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC17_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC17_TO_MCTC_SMASK	0x70ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC16_TO_MCTC_SHIFT	0
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC16_TO_MCTC_MASK	0x7ull
#define FXR_LM_CFG_PORT1_SC2MCTC1_SC16_TO_MCTC_SMASK	0x7ull
/*
* Table #29 of fxr_top - LM_ERR_STS
* 
*/
#define FXR_LM_ERR_STS					(FXR_LM_CSRS + 0x000000010080)
#define FXR_LM_ERR_STS_RESETCSR				0x0000000000000000ull
#define FXR_LM_ERR_STS_DIAGNOSTIC_SHIFT			0
#define FXR_LM_ERR_STS_DIAGNOSTIC_MASK			0x1ull
#define FXR_LM_ERR_STS_DIAGNOSTIC_SMASK			0x1ull
/*
* Table #30 of fxr_top - LM_ERR_CLR
* 
*/
#define FXR_LM_ERR_CLR					(FXR_LM_CSRS + 0x000000010088)
#define FXR_LM_ERR_CLR_RESETCSR				0x0000000000000000ull
#define FXR_LM_ERR_CLR_DIAGNOSTIC_SHIFT			0
#define FXR_LM_ERR_CLR_DIAGNOSTIC_MASK			0x1ull
#define FXR_LM_ERR_CLR_DIAGNOSTIC_SMASK			0x1ull
/*
* Table #31 of fxr_top - LM_ERR_FRC
* 
*/
#define FXR_LM_ERR_FRC					(FXR_LM_CSRS + 0x000000010090)
#define FXR_LM_ERR_FRC_RESETCSR				0x0000000000000000ull
#define FXR_LM_ERR_FRC_DIAGNOSTIC_SHIFT			0
#define FXR_LM_ERR_FRC_DIAGNOSTIC_MASK			0x1ull
#define FXR_LM_ERR_FRC_DIAGNOSTIC_SMASK			0x1ull
/*
* Table #32 of fxr_top - LM_ERR_EN_HOST
* 
*/
#define FXR_LM_ERR_EN_HOST				(FXR_LM_CSRS + 0x000000010098)
#define FXR_LM_ERR_EN_HOST_RESETCSR			0x0000000000000000ull
#define FXR_LM_ERR_EN_HOST_DIAGNOSTIC_SHIFT		0
#define FXR_LM_ERR_EN_HOST_DIAGNOSTIC_MASK		0x1ull
#define FXR_LM_ERR_EN_HOST_DIAGNOSTIC_SMASK		0x1ull
/*
* Table #33 of fxr_top - LM_ERR_FIRST_HOST
* 
*/
#define FXR_LM_ERR_FIRST_HOST				(FXR_LM_CSRS + 0x0000000100A0)
#define FXR_LM_ERR_FIRST_HOST_RESETCSR			0x0000000000000000ull
#define FXR_LM_ERR_FIRST_HOST_DIAGNOSTIC_SHIFT		0
#define FXR_LM_ERR_FIRST_HOST_DIAGNOSTIC_MASK		0x1ull
#define FXR_LM_ERR_FIRST_HOST_DIAGNOSTIC_SMASK		0x1ull
/*
* Table #34 of fxr_top - LM_ERR_EN_BMC
* 
*/
#define FXR_LM_ERR_EN_BMC				(FXR_LM_CSRS + 0x0000000100A8)
#define FXR_LM_ERR_EN_BMC_RESETCSR			0x0000000000000000ull
#define FXR_LM_ERR_EN_BMC_DIAGNOSTIC_SHIFT		0
#define FXR_LM_ERR_EN_BMC_DIAGNOSTIC_MASK		0x1ull
#define FXR_LM_ERR_EN_BMC_DIAGNOSTIC_SMASK		0x1ull
/*
* Table #35 of fxr_top - LM_ERR_FIRST_BMC
* 
*/
#define FXR_LM_ERR_FIRST_BMC				(FXR_LM_CSRS + 0x0000000100B0)
#define FXR_LM_ERR_FIRST_BMC_RESETCSR			0x0000000000000000ull
#define FXR_LM_ERR_FIRST_BMC_DIAGNOSTIC_SHIFT		0
#define FXR_LM_ERR_FIRST_BMC_DIAGNOSTIC_MASK		0x1ull
#define FXR_LM_ERR_FIRST_BMC_DIAGNOSTIC_SMASK		0x1ull
/*
* Table #36 of fxr_top - LM_ERR_EN_QUAR
* 
*/
#define FXR_LM_ERR_EN_QUAR				(FXR_LM_CSRS + 0x0000000100B8)
#define FXR_LM_ERR_EN_QUAR_RESETCSR			0x0000000000000000ull
#define FXR_LM_ERR_EN_QUAR_DIAGNOSTIC_SHIFT		0
#define FXR_LM_ERR_EN_QUAR_DIAGNOSTIC_MASK		0x1ull
#define FXR_LM_ERR_EN_QUAR_DIAGNOSTIC_SMASK		0x1ull
/*
* Table #37 of fxr_top - LM_ERR_FIRST_QUAR
* 
*/
#define FXR_LM_ERR_FIRST_QUAR				(FXR_LM_CSRS + 0x0000000100C0)
#define FXR_LM_ERR_FIRST_QUAR_RESETCSR			0x0000000000000000ull
#define FXR_LM_ERR_FIRST_QUAR_DIAGNOSTIC_SHIFT		0
#define FXR_LM_ERR_FIRST_QUAR_DIAGNOSTIC_MASK		0x1ull
#define FXR_LM_ERR_FIRST_QUAR_DIAGNOSTIC_SMASK		0x1ull
/*
* Table #38 of fxr_top - LM_ERR_INFO
* 
*/
#define FXR_LM_ERR_INFO					(FXR_LM_CSRS + 0x0000000100C8)
#define FXR_LM_ERR_INFO_RESETCSR			0x0000000000000000ull
#define FXR_LM_ERR_INFO_STATUS_SHIFT			0
#define FXR_LM_ERR_INFO_STATUS_MASK			0x1ull
#define FXR_LM_ERR_INFO_STATUS_SMASK			0x1ull

#endif 		/* DEF_FXR_LINKMUX_SW_DEF */
