ARM GAS  /var/folders/rk/zpr83dd14lx588t7kb0yv2b40000gn/T//cccLuuQ7.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"stm32f1xx_hal_msp.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.HAL_MspInit,"ax",%progbits
  16              		.align	1
  17              		.global	HAL_MspInit
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	HAL_MspInit:
  24              	.LFB66:
  25              		.file 1 "Src/stm32f1xx_hal_msp.c"
   1:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Src/stm32f1xx_hal_msp.c **** /**
   3:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Src/stm32f1xx_hal_msp.c ****   * File Name          : stm32f1xx_hal_msp.c
   5:Src/stm32f1xx_hal_msp.c ****   * Description        : This file provides code for the MSP Initialization 
   6:Src/stm32f1xx_hal_msp.c ****   *                      and de-Initialization codes.
   7:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Src/stm32f1xx_hal_msp.c ****   *
  10:Src/stm32f1xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2019 STMicroelectronics.
  11:Src/stm32f1xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Src/stm32f1xx_hal_msp.c ****   *
  13:Src/stm32f1xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Src/stm32f1xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Src/stm32f1xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Src/stm32f1xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Src/stm32f1xx_hal_msp.c ****   *
  18:Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  19:Src/stm32f1xx_hal_msp.c ****   */
  20:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  21:Src/stm32f1xx_hal_msp.c **** 
  22:Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Src/stm32f1xx_hal_msp.c **** #include "main.h"
  24:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Src/stm32f1xx_hal_msp.c **** 
  26:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  27:Src/stm32f1xx_hal_msp.c **** 
  28:Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Src/stm32f1xx_hal_msp.c **** 
  31:Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Src/stm32f1xx_hal_msp.c **** 
  33:Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
ARM GAS  /var/folders/rk/zpr83dd14lx588t7kb0yv2b40000gn/T//cccLuuQ7.s 			page 2


  34:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Src/stm32f1xx_hal_msp.c ****  
  36:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Src/stm32f1xx_hal_msp.c **** 
  38:Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Src/stm32f1xx_hal_msp.c **** 
  41:Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Src/stm32f1xx_hal_msp.c **** 
  43:Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Src/stm32f1xx_hal_msp.c **** 
  46:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Src/stm32f1xx_hal_msp.c **** 
  48:Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Src/stm32f1xx_hal_msp.c **** 
  51:Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Src/stm32f1xx_hal_msp.c **** 
  53:Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Src/stm32f1xx_hal_msp.c **** 
  56:Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Src/stm32f1xx_hal_msp.c **** 
  58:Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Src/stm32f1xx_hal_msp.c **** 
  60:Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Src/stm32f1xx_hal_msp.c **** /**
  62:Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Src/stm32f1xx_hal_msp.c ****   */
  64:Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  65:Src/stm32f1xx_hal_msp.c **** {
  26              		.loc 1 65 0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 8
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30              		@ link register save eliminated.
  31 0000 82B0     		sub	sp, sp, #8
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              	.LBB2:
  66:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  67:Src/stm32f1xx_hal_msp.c **** 
  68:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  69:Src/stm32f1xx_hal_msp.c **** 
  70:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 70 0
  36 0002 0E4B     		ldr	r3, .L3
  37 0004 9A69     		ldr	r2, [r3, #24]
  38 0006 42F00102 		orr	r2, r2, #1
  39 000a 9A61     		str	r2, [r3, #24]
  40 000c 9A69     		ldr	r2, [r3, #24]
  41 000e 02F00102 		and	r2, r2, #1
  42 0012 0092     		str	r2, [sp]
  43 0014 009A     		ldr	r2, [sp]
  44              	.LBE2:
  45              	.LBB3:
ARM GAS  /var/folders/rk/zpr83dd14lx588t7kb0yv2b40000gn/T//cccLuuQ7.s 			page 3


  71:Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  46              		.loc 1 71 0
  47 0016 DA69     		ldr	r2, [r3, #28]
  48 0018 42F08052 		orr	r2, r2, #268435456
  49 001c DA61     		str	r2, [r3, #28]
  50 001e DB69     		ldr	r3, [r3, #28]
  51 0020 03F08053 		and	r3, r3, #268435456
  52 0024 0193     		str	r3, [sp, #4]
  53 0026 019B     		ldr	r3, [sp, #4]
  54              	.LBE3:
  55              	.LBB4:
  72:Src/stm32f1xx_hal_msp.c **** 
  73:Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  74:Src/stm32f1xx_hal_msp.c **** 
  75:Src/stm32f1xx_hal_msp.c ****   /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  76:Src/stm32f1xx_hal_msp.c ****   */
  77:Src/stm32f1xx_hal_msp.c ****   __HAL_AFIO_REMAP_SWJ_NOJTAG();
  56              		.loc 1 77 0
  57 0028 054A     		ldr	r2, .L3+4
  58 002a 5368     		ldr	r3, [r2, #4]
  59              	.LVL0:
  60 002c 23F0E063 		bic	r3, r3, #117440512
  61              	.LVL1:
  62 0030 43F00073 		orr	r3, r3, #33554432
  63              	.LVL2:
  64 0034 5360     		str	r3, [r2, #4]
  65              	.LBE4:
  78:Src/stm32f1xx_hal_msp.c **** 
  79:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  80:Src/stm32f1xx_hal_msp.c **** 
  81:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  82:Src/stm32f1xx_hal_msp.c **** }
  66              		.loc 1 82 0
  67 0036 02B0     		add	sp, sp, #8
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 0038 7047     		bx	lr
  72              	.L4:
  73 003a 00BF     		.align	2
  74              	.L3:
  75 003c 00100240 		.word	1073876992
  76 0040 00000140 		.word	1073807360
  77              		.cfi_endproc
  78              	.LFE66:
  80              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
  81              		.align	1
  82              		.global	HAL_RTC_MspInit
  83              		.syntax unified
  84              		.thumb
  85              		.thumb_func
  86              		.fpu softvfp
  88              	HAL_RTC_MspInit:
  89              	.LFB67:
  83:Src/stm32f1xx_hal_msp.c **** 
  84:Src/stm32f1xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
  85:Src/stm32f1xx_hal_msp.c **** {
ARM GAS  /var/folders/rk/zpr83dd14lx588t7kb0yv2b40000gn/T//cccLuuQ7.s 			page 4


  90              		.loc 1 85 0
  91              		.cfi_startproc
  92              		@ args = 0, pretend = 0, frame = 8
  93              		@ frame_needed = 0, uses_anonymous_args = 0
  94              	.LVL3:
  86:Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
  95              		.loc 1 86 0
  96 0000 0268     		ldr	r2, [r0]
  97 0002 144B     		ldr	r3, .L12
  98 0004 9A42     		cmp	r2, r3
  99 0006 00D0     		beq	.L11
 100 0008 7047     		bx	lr
 101              	.L11:
  85:Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 102              		.loc 1 85 0
 103 000a 00B5     		push	{lr}
 104              	.LCFI2:
 105              		.cfi_def_cfa_offset 4
 106              		.cfi_offset 14, -4
 107 000c 83B0     		sub	sp, sp, #12
 108              	.LCFI3:
 109              		.cfi_def_cfa_offset 16
  87:Src/stm32f1xx_hal_msp.c ****   {
  88:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
  89:Src/stm32f1xx_hal_msp.c **** 
  90:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
  91:Src/stm32f1xx_hal_msp.c ****     HAL_PWR_EnableBkUpAccess();
 110              		.loc 1 91 0
 111 000e FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 112              	.LVL4:
 113              	.LBB5:
  92:Src/stm32f1xx_hal_msp.c ****     /* Enable BKP CLK enable for backup registers */
  93:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_BKP_CLK_ENABLE();
 114              		.loc 1 93 0
 115 0012 114B     		ldr	r3, .L12+4
 116 0014 DA69     		ldr	r2, [r3, #28]
 117 0016 42F00062 		orr	r2, r2, #134217728
 118 001a DA61     		str	r2, [r3, #28]
 119 001c DB69     		ldr	r3, [r3, #28]
 120 001e 03F00063 		and	r3, r3, #134217728
 121 0022 0193     		str	r3, [sp, #4]
 122 0024 019B     		ldr	r3, [sp, #4]
 123              	.LBE5:
  94:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  95:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 124              		.loc 1 95 0
 125 0026 0D4B     		ldr	r3, .L12+8
 126 0028 0122     		movs	r2, #1
 127 002a 1A60     		str	r2, [r3]
  96:Src/stm32f1xx_hal_msp.c ****     /* RTC interrupt Init */
  97:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(RTC_IRQn, 0, 0);
 128              		.loc 1 97 0
 129 002c 0022     		movs	r2, #0
 130 002e 1146     		mov	r1, r2
 131 0030 0320     		movs	r0, #3
 132 0032 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 133              	.LVL5:
ARM GAS  /var/folders/rk/zpr83dd14lx588t7kb0yv2b40000gn/T//cccLuuQ7.s 			page 5


  98:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(RTC_IRQn);
 134              		.loc 1 98 0
 135 0036 0320     		movs	r0, #3
 136 0038 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 137              	.LVL6:
  99:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 138              		.loc 1 99 0
 139 003c 0022     		movs	r2, #0
 140 003e 1146     		mov	r1, r2
 141 0040 2920     		movs	r0, #41
 142 0042 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 143              	.LVL7:
 100:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 144              		.loc 1 100 0
 145 0046 2920     		movs	r0, #41
 146 0048 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 147              	.LVL8:
 101:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 102:Src/stm32f1xx_hal_msp.c **** 
 103:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 104:Src/stm32f1xx_hal_msp.c ****   }
 105:Src/stm32f1xx_hal_msp.c **** 
 106:Src/stm32f1xx_hal_msp.c **** }
 148              		.loc 1 106 0
 149 004c 03B0     		add	sp, sp, #12
 150              	.LCFI4:
 151              		.cfi_def_cfa_offset 4
 152              		@ sp needed
 153 004e 5DF804FB 		ldr	pc, [sp], #4
 154              	.L13:
 155 0052 00BF     		.align	2
 156              	.L12:
 157 0054 00280040 		.word	1073752064
 158 0058 00100240 		.word	1073876992
 159 005c 3C044242 		.word	1111622716
 160              		.cfi_endproc
 161              	.LFE67:
 163              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 164              		.align	1
 165              		.global	HAL_RTC_MspDeInit
 166              		.syntax unified
 167              		.thumb
 168              		.thumb_func
 169              		.fpu softvfp
 171              	HAL_RTC_MspDeInit:
 172              	.LFB68:
 107:Src/stm32f1xx_hal_msp.c **** 
 108:Src/stm32f1xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 109:Src/stm32f1xx_hal_msp.c **** {
 173              		.loc 1 109 0
 174              		.cfi_startproc
 175              		@ args = 0, pretend = 0, frame = 0
 176              		@ frame_needed = 0, uses_anonymous_args = 0
 177              	.LVL9:
 178 0000 08B5     		push	{r3, lr}
 179              	.LCFI5:
 180              		.cfi_def_cfa_offset 8
ARM GAS  /var/folders/rk/zpr83dd14lx588t7kb0yv2b40000gn/T//cccLuuQ7.s 			page 6


 181              		.cfi_offset 3, -8
 182              		.cfi_offset 14, -4
 110:Src/stm32f1xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 183              		.loc 1 110 0
 184 0002 0268     		ldr	r2, [r0]
 185 0004 064B     		ldr	r3, .L18
 186 0006 9A42     		cmp	r2, r3
 187 0008 00D0     		beq	.L17
 188              	.LVL10:
 189              	.L14:
 111:Src/stm32f1xx_hal_msp.c ****   {
 112:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 113:Src/stm32f1xx_hal_msp.c **** 
 114:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 115:Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 116:Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 117:Src/stm32f1xx_hal_msp.c **** 
 118:Src/stm32f1xx_hal_msp.c ****     /* RTC interrupt DeInit */
 119:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(RTC_IRQn);
 120:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 121:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 122:Src/stm32f1xx_hal_msp.c **** 
 123:Src/stm32f1xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 124:Src/stm32f1xx_hal_msp.c ****   }
 125:Src/stm32f1xx_hal_msp.c **** 
 126:Src/stm32f1xx_hal_msp.c **** }
 190              		.loc 1 126 0
 191 000a 08BD     		pop	{r3, pc}
 192              	.LVL11:
 193              	.L17:
 116:Src/stm32f1xx_hal_msp.c **** 
 194              		.loc 1 116 0
 195 000c 054B     		ldr	r3, .L18+4
 196 000e 0022     		movs	r2, #0
 197 0010 1A60     		str	r2, [r3]
 119:Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(RTC_Alarm_IRQn);
 198              		.loc 1 119 0
 199 0012 0320     		movs	r0, #3
 200              	.LVL12:
 201 0014 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 202              	.LVL13:
 120:Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 203              		.loc 1 120 0
 204 0018 2920     		movs	r0, #41
 205 001a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 206              	.LVL14:
 207              		.loc 1 126 0
 208 001e F4E7     		b	.L14
 209              	.L19:
 210              		.align	2
 211              	.L18:
 212 0020 00280040 		.word	1073752064
 213 0024 3C044242 		.word	1111622716
 214              		.cfi_endproc
 215              	.LFE68:
 217              		.text
 218              	.Letext0:
ARM GAS  /var/folders/rk/zpr83dd14lx588t7kb0yv2b40000gn/T//cccLuuQ7.s 			page 7


 219              		.file 2 "/usr/local/gcc_arm/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/machine/_defau
 220              		.file 3 "/usr/local/gcc_arm/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/_stdint.h"
 221              		.file 4 "Drivers/CMSIS/Include/core_cm3.h"
 222              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/system_stm32f1xx.h"
 223              		.file 6 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xe.h"
 224              		.file 7 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 225              		.file 8 "/usr/local/gcc_arm/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/lock.h"
 226              		.file 9 "/usr/local/gcc_arm/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/_types.h"
 227              		.file 10 "/usr/local/gcc_arm/gcc-arm-none-eabi-7-2017-q4-major/lib/gcc/arm-none-eabi/7.2.1/include
 228              		.file 11 "/usr/local/gcc_arm/gcc-arm-none-eabi-7-2017-q4-major/arm-none-eabi/include/sys/reent.h"
 229              		.file 12 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 230              		.file 13 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rtc.h"
 231              		.file 14 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 232              		.file 15 "u8g2/csrc/u8x8.h"
 233              		.file 16 "u8g2/csrc/u8g2.h"
 234              		.file 17 "Inc/main.h"
 235              		.file 18 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 236              		.file 19 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_pwr.h"
ARM GAS  /var/folders/rk/zpr83dd14lx588t7kb0yv2b40000gn/T//cccLuuQ7.s 			page 8


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
/var/folders/rk/zpr83dd14lx588t7kb0yv2b40000gn/T//cccLuuQ7.s:16     .text.HAL_MspInit:0000000000000000 $t
/var/folders/rk/zpr83dd14lx588t7kb0yv2b40000gn/T//cccLuuQ7.s:23     .text.HAL_MspInit:0000000000000000 HAL_MspInit
/var/folders/rk/zpr83dd14lx588t7kb0yv2b40000gn/T//cccLuuQ7.s:75     .text.HAL_MspInit:000000000000003c $d
/var/folders/rk/zpr83dd14lx588t7kb0yv2b40000gn/T//cccLuuQ7.s:81     .text.HAL_RTC_MspInit:0000000000000000 $t
/var/folders/rk/zpr83dd14lx588t7kb0yv2b40000gn/T//cccLuuQ7.s:88     .text.HAL_RTC_MspInit:0000000000000000 HAL_RTC_MspInit
/var/folders/rk/zpr83dd14lx588t7kb0yv2b40000gn/T//cccLuuQ7.s:157    .text.HAL_RTC_MspInit:0000000000000054 $d
/var/folders/rk/zpr83dd14lx588t7kb0yv2b40000gn/T//cccLuuQ7.s:164    .text.HAL_RTC_MspDeInit:0000000000000000 $t
/var/folders/rk/zpr83dd14lx588t7kb0yv2b40000gn/T//cccLuuQ7.s:171    .text.HAL_RTC_MspDeInit:0000000000000000 HAL_RTC_MspDeInit
/var/folders/rk/zpr83dd14lx588t7kb0yv2b40000gn/T//cccLuuQ7.s:212    .text.HAL_RTC_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_PWR_EnableBkUpAccess
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
