#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Mon Feb 20 09:47:18 2023
# Process ID: 20764
# Current directory: D:/Chisel/reference_projects/doce_nf_work_sim
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14436 D:\Chisel\reference_projects\doce_nf_work_sim\doce_nf.xpr
# Log file: D:/Chisel/reference_projects/doce_nf_work_sim/vivado.log
# Journal file: D:/Chisel/reference_projects/doce_nf_work_sim\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.xpr
INFO: [Project 1-313] Project file moved from '/home/huangtianyi/doce_nf_work_test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/padding'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/reset'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:14 . Memory (MB): peak = 1060.422 ; gain = 35.867
export_ip_user_files -of_objects  [get_files D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
INFO: [Project 1-386] Moving file 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci' from fileset 'blk_mem_gen_0' to fileset 'sources_1'.
file delete -force D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/ip/blk_mem_gen_0
export_ip_user_files -of_objects  [get_files D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/ip/axis_data_fifo_1/axis_data_fifo_1.xci] -no_script -reset -force -quiet
remove_files  D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/ip/axis_data_fifo_1/axis_data_fifo_1.xci
file delete -force D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/ip/axis_data_fifo_1
set_property -dict [list CONFIG.IS_ACLK_ASYNC {0}] [get_ips axis_data_fifo_0]
generate_target all [get_files  D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axis_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axis_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axis_data_fifo_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axis_data_fifo_0'...
catch { config_ip_cache -export [get_ips -all axis_data_fifo_0] }
export_ip_user_files -of_objects [get_files D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci] -no_script -sync -force -quiet
reset_run axis_data_fifo_0_synth_1
launch_runs axis_data_fifo_0_synth_1 -jobs 16
[Mon Feb 20 10:05:03 2023] Launched axis_data_fifo_0_synth_1...
Run output will be captured here: D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.runs/axis_data_fifo_0_synth_1/runme.log
export_simulation -of_objects [get_files D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/ip/axis_data_fifo_0/axis_data_fifo_0.xci] -directory D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.ip_user_files/sim_scripts -ip_user_files_dir D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.ip_user_files -ipstatic_source_dir D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.cache/compile_simlib/modelsim} {questa=D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.cache/compile_simlib/questa} {riviera=D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.cache/compile_simlib/riviera} {activehdl=D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/bd/mpsoc/mpsoc.bd] -no_script -reset -force -quiet
remove_files  D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/bd/mpsoc/mpsoc.bd
file delete -force D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/bd/mpsoc
export_ip_user_files -of_objects  [get_files D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/top.xdc] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/xilinx_qdma_pcie_x1y0.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 {D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/top.xdc D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/xilinx_qdma_pcie_x1y0.xdc}
export_ip_user_files -of_objects  [get_files D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/cmac_fifo.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/user_control.sv] -no_script -reset -force -quiet
remove_files  {D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/cmac_fifo.sv D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/user_control.sv}
open_hw_manager
read_hw_ila_data D:/chisel/documents/Reference/iladata_1010.ila
iladata_1010
display_hw_ila_data
read_hw_ila_data D:/chisel/documents/Reference/iladata_lpbk926.ila
iladata_lpbk926
display_hw_ila_data
read_hw_ila_data D:/chisel/documents/Reference/iladata_1010.ila
iladata_1010_1
display_hw_ila_data
read_hw_ila_data D:/chisel/documents/Reference/iladata_0220.ila
iladata_0220
display_hw_ila_data
close_hw_manager
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mpsoc_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mpsoc_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.gen/sources_1/ip/axis_data_fifo_0/sim/axis_data_fifo_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_data_fifo_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2458] undeclared symbol QDMA_axis_aclk, assumed default net type wire [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:201]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module ReduceAddSync_1
INFO: [VRFC 10-311] analyzing module TxChksumGenerator
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync_3
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module RxChksumVerifier
INFO: [VRFC 10-311] analyzing module ReduceXorSync
INFO: [VRFC 10-311] analyzing module RxHashFilter
INFO: [VRFC 10-311] analyzing module RxMatchFilter
INFO: [VRFC 10-311] analyzing module ReduceOrSync
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mpsoc_wrapper_behav xil_defaultlib.mpsoc_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mpsoc_wrapper_behav xil_defaultlib.mpsoc_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <qdma_fifo_lut> not found while processing module instance <u_inp_fifo> [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv:138]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mpsoc_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mpsoc_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mpsoc_wrapper_behav xil_defaultlib.mpsoc_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mpsoc_wrapper_behav xil_defaultlib.mpsoc_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 64 for port 'm_axis_tkeep' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:211]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 1 for port 'm_axis_tlast' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:212]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 1 for port 'm_axis_tready' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:213]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 1 for port 'm_axis_tvalid' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.ReduceAddSync_1
Compiling module xil_defaultlib.TxChksumGenerator
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync_3
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.RxChksumVerifier
Compiling module xil_defaultlib.ReduceXorSync
Compiling module xil_defaultlib.RxHashFilter
Compiling module xil_defaultlib.RxMatchFilter
Compiling module xil_defaultlib.ReduceOrSync
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot mpsoc_wrapper_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/xsim.dir/mpsoc_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/xsim.dir/mpsoc_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 20 13:00:14 2023. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 20 13:00:14 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 2552.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mpsoc_wrapper_behav -key {Behavioral:sim_1:Functional:mpsoc_wrapper} -tclbatch {mpsoc_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source mpsoc_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. mpsoc_wrapper.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /mpsoc_wrapper/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_91  Scope: mpsoc_wrapper.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mpsoc_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 2572.785 ; gain = 20.617
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2572.785 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mpsoc_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mpsoc_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
ERROR: [VRFC 10-1280] procedural assignment to a non-register QDMA_axi_aclk is not permitted, left-hand side should be reg/integer/time/genvar [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:123]
ERROR: [VRFC 10-1280] procedural assignment to a non-register QDMA_axi_aclk is not permitted, left-hand side should be reg/integer/time/genvar [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:124]
ERROR: [VRFC 10-1280] procedural assignment to a non-register QDMA_axi_aresetn is not permitted, left-hand side should be reg/integer/time/genvar [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:127]
ERROR: [VRFC 10-1280] procedural assignment to a non-register QDMA_axi_aresetn is not permitted, left-hand side should be reg/integer/time/genvar [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:128]
ERROR: [VRFC 10-2989] 'PKT_BURST_LEN' is not declared [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:138]
ERROR: [VRFC 10-2989] 'PKT_BURST_LEN' is not declared [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:158]
ERROR: [VRFC 10-2865] module 'smartnic_sim' ignored due to previous errors [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:6]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mpsoc_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mpsoc_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
ERROR: [VRFC 10-1280] procedural assignment to a non-register QDMA_axi_aclk is not permitted, left-hand side should be reg/integer/time/genvar [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:123]
ERROR: [VRFC 10-1280] procedural assignment to a non-register QDMA_axi_aclk is not permitted, left-hand side should be reg/integer/time/genvar [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:124]
ERROR: [VRFC 10-1280] procedural assignment to a non-register QDMA_axi_aresetn is not permitted, left-hand side should be reg/integer/time/genvar [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:127]
ERROR: [VRFC 10-1280] procedural assignment to a non-register QDMA_axi_aresetn is not permitted, left-hand side should be reg/integer/time/genvar [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:128]
ERROR: [VRFC 10-2989] 'PKT_BURST_LEN' is not declared [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:138]
ERROR: [VRFC 10-2989] 'PKT_BURST_LEN' is not declared [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:158]
ERROR: [VRFC 10-2865] module 'smartnic_sim' ignored due to previous errors [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:6]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'mpsoc_wrapper' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj mpsoc_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
WARNING: [VRFC 10-3380] identifier 'h2c_shake_hand' is used before its declaration [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:139]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mpsoc_wrapper_behav xil_defaultlib.mpsoc_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot mpsoc_wrapper_behav xil_defaultlib.mpsoc_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 64 for port 'm_axis_tkeep' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:211]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 1 for port 'm_axis_tlast' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:212]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 1 for port 'm_axis_tready' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:213]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 1 for port 'm_axis_tvalid' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:214]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mpsoc_wrapper_behav -key {Behavioral:sim_1:Functional:mpsoc_wrapper} -tclbatch {mpsoc_wrapper.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source mpsoc_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. mpsoc_wrapper.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /mpsoc_wrapper/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_91  Scope: mpsoc_wrapper.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mpsoc_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2572.785 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top smartnic_sim [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 64 for port 'm_axis_tkeep' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:211]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 1 for port 'm_axis_tlast' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:212]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 1 for port 'm_axis_tready' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:213]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 1 for port 'm_axis_tvalid' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.ReduceAddSync_1
Compiling module xil_defaultlib.TxChksumGenerator
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync_3
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.RxChksumVerifier
Compiling module xil_defaultlib.ReduceXorSync
Compiling module xil_defaultlib.RxHashFilter
Compiling module xil_defaultlib.RxMatchFilter
Compiling module xil_defaultlib.ReduceOrSync
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/xsim.dir/smartnic_sim_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim/xsim.dir/smartnic_sim_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Feb 20 13:05:09 2023. For additional details about this file, please refer to the WebTalk help file at D:/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Feb 20 13:05:09 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:14 . Memory (MB): peak = 2572.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "smartnic_sim_behav -key {Behavioral:sim_1:Functional:smartnic_sim} -tclbatch {smartnic_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source smartnic_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_91  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2572.785 ; gain = 0.000
xsim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2572.785 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'smartnic_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:26 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2572.785 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2458] undeclared symbol QDMA_axis_aclk, assumed default net type wire [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:201]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module ReduceAddSync_1
INFO: [VRFC 10-311] analyzing module TxChksumGenerator
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync_3
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module RxChksumVerifier
INFO: [VRFC 10-311] analyzing module ReduceXorSync
INFO: [VRFC 10-311] analyzing module RxHashFilter
INFO: [VRFC 10-311] analyzing module RxMatchFilter
INFO: [VRFC 10-311] analyzing module ReduceOrSync
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
WARNING: [VRFC 10-3380] identifier 'h2c_shake_hand' is used before its declaration [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:138]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 64 for port 'm_axis_tkeep' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:211]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 1 for port 'm_axis_tlast' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:212]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 1 for port 'm_axis_tready' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:213]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 1 for port 'm_axis_tvalid' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.ReduceAddSync_1
Compiling module xil_defaultlib.TxChksumGenerator
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync_3
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.RxChksumVerifier
Compiling module xil_defaultlib.ReduceXorSync
Compiling module xil_defaultlib.RxHashFilter
Compiling module xil_defaultlib.RxMatchFilter
Compiling module xil_defaultlib.ReduceOrSync
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2572.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2572.785 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_91  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:27 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2458] undeclared symbol QDMA_axis_aclk, assumed default net type wire [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:201]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module ReduceAddSync_1
INFO: [VRFC 10-311] analyzing module TxChksumGenerator
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync_3
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module RxChksumVerifier
INFO: [VRFC 10-311] analyzing module ReduceXorSync
INFO: [VRFC 10-311] analyzing module RxHashFilter
INFO: [VRFC 10-311] analyzing module RxMatchFilter
INFO: [VRFC 10-311] analyzing module ReduceOrSync
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
WARNING: [VRFC 10-3380] identifier 'h2c_shake_hand' is used before its declaration [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:142]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 64 for port 'm_axis_tkeep' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:211]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 1 for port 'm_axis_tlast' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:212]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 1 for port 'm_axis_tready' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:213]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 1 for port 'm_axis_tvalid' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.ReduceAddSync_1
Compiling module xil_defaultlib.TxChksumGenerator
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync_3
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.RxChksumVerifier
Compiling module xil_defaultlib.ReduceXorSync
Compiling module xil_defaultlib.RxHashFilter
Compiling module xil_defaultlib.RxMatchFilter
Compiling module xil_defaultlib.ReduceOrSync
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2572.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2572.785 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_91  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2458] undeclared symbol QDMA_axis_aclk, assumed default net type wire [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:201]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module ReduceAddSync_1
INFO: [VRFC 10-311] analyzing module TxChksumGenerator
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync_3
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module RxChksumVerifier
INFO: [VRFC 10-311] analyzing module ReduceXorSync
INFO: [VRFC 10-311] analyzing module RxHashFilter
INFO: [VRFC 10-311] analyzing module RxMatchFilter
INFO: [VRFC 10-311] analyzing module ReduceOrSync
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
WARNING: [VRFC 10-3380] identifier 'h2c_shake_hand' is used before its declaration [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:142]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 64 for port 'm_axis_tkeep' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:211]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 1 for port 'm_axis_tlast' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:212]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 1 for port 'm_axis_tready' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:213]
WARNING: [VRFC 10-3091] actual bit length 512 differs from formal bit length 1 for port 'm_axis_tvalid' [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:214]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.ReduceAddSync_1
Compiling module xil_defaultlib.TxChksumGenerator
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync_3
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.RxChksumVerifier
Compiling module xil_defaultlib.ReduceXorSync
Compiling module xil_defaultlib.RxHashFilter
Compiling module xil_defaultlib.RxMatchFilter
Compiling module xil_defaultlib.ReduceOrSync
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2572.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2572.785 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_91  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2458] undeclared symbol QDMA_axis_aclk, assumed default net type wire [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:201]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module ReduceAddSync_1
INFO: [VRFC 10-311] analyzing module TxChksumGenerator
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync_3
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module RxChksumVerifier
INFO: [VRFC 10-311] analyzing module ReduceXorSync
INFO: [VRFC 10-311] analyzing module RxHashFilter
INFO: [VRFC 10-311] analyzing module RxMatchFilter
INFO: [VRFC 10-311] analyzing module ReduceOrSync
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
WARNING: [VRFC 10-3380] identifier 'h2c_shake_hand' is used before its declaration [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:142]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.ReduceAddSync_1
Compiling module xil_defaultlib.TxChksumGenerator
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync_3
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.RxChksumVerifier
Compiling module xil_defaultlib.ReduceXorSync
Compiling module xil_defaultlib.RxHashFilter
Compiling module xil_defaultlib.RxMatchFilter
Compiling module xil_defaultlib.ReduceOrSync
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2572.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2572.785 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_91  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:23 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module ReduceAddSync_1
INFO: [VRFC 10-311] analyzing module TxChksumGenerator
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync_3
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module RxChksumVerifier
INFO: [VRFC 10-311] analyzing module ReduceXorSync
INFO: [VRFC 10-311] analyzing module RxHashFilter
INFO: [VRFC 10-311] analyzing module RxMatchFilter
INFO: [VRFC 10-311] analyzing module ReduceOrSync
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
WARNING: [VRFC 10-3380] identifier 'h2c_shake_hand' is used before its declaration [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:142]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.ReduceAddSync_1
Compiling module xil_defaultlib.TxChksumGenerator
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync_3
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.RxChksumVerifier
Compiling module xil_defaultlib.ReduceXorSync
Compiling module xil_defaultlib.RxHashFilter
Compiling module xil_defaultlib.RxMatchFilter
Compiling module xil_defaultlib.ReduceOrSync
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2572.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2572.785 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_91  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:49 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:05 ; elapsed = 00:00:52 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:01:05 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_c2h_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_c2h_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_stm_h2c_stub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_stm_h2c_stub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mpsoc_wrapper
INFO: [VRFC 10-2458] undeclared symbol QDMA_c2h_dpar, assumed default net type wire [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/mpsoc_wrapper.sv:131]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/package_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReduceAddSync
INFO: [VRFC 10-311] analyzing module ReduceAddSync_1
INFO: [VRFC 10-311] analyzing module TxChksumGenerator
INFO: [VRFC 10-311] analyzing module TxPipeline
INFO: [VRFC 10-311] analyzing module TxBufferFifo
INFO: [VRFC 10-311] analyzing module TxHandler
INFO: [VRFC 10-311] analyzing module ReduceAddSync_3
INFO: [VRFC 10-311] analyzing module RxConverter
INFO: [VRFC 10-311] analyzing module RxChksumVerifier
INFO: [VRFC 10-311] analyzing module ReduceXorSync
INFO: [VRFC 10-311] analyzing module RxHashFilter
INFO: [VRFC 10-311] analyzing module RxMatchFilter
INFO: [VRFC 10-311] analyzing module ReduceOrSync
INFO: [VRFC 10-311] analyzing module RxRESearcher
INFO: [VRFC 10-311] analyzing module RxPipeline
INFO: [VRFC 10-311] analyzing module RxBufferFifo
INFO: [VRFC 10-311] analyzing module RxHandler
INFO: [VRFC 10-311] analyzing module PackageHandler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/qdma_fifo_lut.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module qdma_fifo_lut
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module smartnic_sim
WARNING: [VRFC 10-3380] identifier 'h2c_shake_hand' is used before its declaration [D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.srcs/sources_1/imports/smartnic_sim.sv:142]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_qdma_stm_c2h_stub_sv
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=567,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_h2c_stub
Compiling module xil_defaultlib.ReduceAddSync
Compiling module xil_defaultlib.ReduceAddSync_1
Compiling module xil_defaultlib.TxChksumGenerator
Compiling module xil_defaultlib.TxPipeline
Compiling module xil_defaultlib.TxBufferFifo
Compiling module xil_defaultlib.TxHandler
Compiling module xil_defaultlib.ReduceAddSync_3
Compiling module xil_defaultlib.RxConverter
Compiling module xil_defaultlib.RxChksumVerifier
Compiling module xil_defaultlib.ReduceXorSync
Compiling module xil_defaultlib.RxHashFilter
Compiling module xil_defaultlib.RxMatchFilter
Compiling module xil_defaultlib.ReduceOrSync
Compiling module xil_defaultlib.RxRESearcher
Compiling module xil_defaultlib.RxPipeline
Compiling module xil_defaultlib.RxBufferFifo
Compiling module xil_defaultlib.RxHandler
Compiling module xil_defaultlib.PackageHandler
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module axis_infrastructure_v1_1_0.axis_infrastructure_v1_1_0_util_...
Compiling module xpm.xpm_cdc_sync_rst(INIT=0,INIT_SYN...
Compiling module xpm.xpm_fifo_rst(CDC_DEST_SYNC_FF=3)
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=7...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=6...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=6...
Compiling module xpm.xpm_fifo_axis(PACKET_FIFO="true"...
Compiling module axis_data_fifo_v2_0_3.axis_data_fifo_v2_0_3_top(C_FAMI...
Compiling module xil_defaultlib.axis_data_fifo_0
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=514,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=174,OUT_BI...
Compiling module xil_defaultlib.qdma_fifo_lut(IN_BITS=615,OUT_BI...
Compiling module xil_defaultlib.qdma_stm_c2h_stub
Compiling module xil_defaultlib.mpsoc_wrapper
Compiling module xil_defaultlib.smartnic_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot smartnic_sim_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2572.785 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 2572.785 ; gain = 0.000
Vivado Simulator 2020.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_91  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
run: Time (s): cpu = 00:00:06 ; elapsed = 00:00:38 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:07 ; elapsed = 00:00:41 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:52 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'D:/Xilinx/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'smartnic_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj smartnic_sim_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Chisel/reference_projects/doce_nf_work_sim/doce_nf.sim/sim_1/behav/xsim'
"xelab -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 5c5097da354f441e87bae288253208f1 --incr --debug typical --relax --mt 2 -L axis_infrastructure_v1_1_0 -L axis_data_fifo_v2_0_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot smartnic_sim_behav xil_defaultlib.smartnic_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2020.1
Time resolution is 1 ps
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc
Time: 1 ps  Iteration: 0  Process: /smartnic_sim/mpsoc_wrapper_sim/cmac_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial294_91  Scope: smartnic_sim.mpsoc_wrapper_sim.cmac_fifo.inst.\gen_fifo.xpm_fifo_axis_inst .xpm_fifo_base_inst.\gen_sdpram.xpm_memory_base_inst .config_drc  File: /wrk/2020.1/nightly/2020_05_27_2902540/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv Line: 488
run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:50 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_xsim_kernel: Time (s): cpu = 00:00:04 ; elapsed = 00:00:52 . Memory (MB): peak = 2572.785 ; gain = 0.000
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:57 . Memory (MB): peak = 2572.785 ; gain = 0.000
set_property -name {xsim.simulate.runtime} -value {100ns} -objects [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Chisel\reference_projects\doce_nf_work_sim\doce_nf.srcs\sources_1\imports\smartnic_sim.sv:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [D:\Chisel\reference_projects\doce_nf_work_sim\doce_nf.srcs\sources_1\imports\package_handler.sv:]
ERROR: [Common 17-180] Spawn failed: No error
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Feb 20 13:27:18 2023...
