var searchData=
[
  ['oar1_0',['OAR1',['../struct_i2_c___type_def.html#a08b4be0d626a00f26bc295b379b3bba6',1,'I2C_TypeDef']]],
  ['oar2_1',['OAR2',['../struct_i2_c___type_def.html#ab5c57ffed0351fa064038939a6c0bbf6',1,'I2C_TypeDef']]],
  ['ob_5fboot1_5fsram_2',['OB_BOOT1_SRAM',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t1.html#gab7a107055cc822c0dbd3f89d1aaf5033',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fboot1_5fsystem_3',['OB_BOOT1_SYSTEM',['../group___f_l_a_s_h___o_b___u_s_e_r__n_b_o_o_t1.html#ga700c5e9893e6f29f90dc3fd4ba1c4406',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f0_4',['OB_BOR_LEVEL_0',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#ga5c53aae131ee67d58ed63b104758c23e',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f1_5',['OB_BOR_LEVEL_1',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#ga1ba8f79464d15e3a70367bcdec8c192c',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f2_6',['OB_BOR_LEVEL_2',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaa11a6dc81e575c99d60f18d78c4c2a28',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f3_7',['OB_BOR_LEVEL_3',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaca4220c096c1c217e070d1dba7fee72f',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fbor_5flevel_5f4_8',['OB_BOR_LEVEL_4',['../group___f_l_a_s_h___o_b___u_s_e_r___b_o_r___l_e_v_e_l.html#gaa4b60691eb133ef36d3882d935158d36',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fhw_9',['OB_IWDG_HW',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html#gadfcbfa963d79c339ec8e2d5a7734e47a',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstdby_5ffreeze_10',['OB_IWDG_STDBY_FREEZE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html#ga2033b993c192a55757fc3fb0d8cfebc9',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstdby_5frun_11',['OB_IWDG_STDBY_RUN',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_a_n_d_b_y.html#gaed53e663482a87712d6424ef921167cb',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstop_5ffreeze_12',['OB_IWDG_STOP_FREEZE',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html#gae0c882a6f14ebe5d1969b50d5a2dbb17',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fstop_5frun_13',['OB_IWDG_STOP_RUN',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_t_o_p.html#ga987e1a1bee2772467b010a71888b0047',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fiwdg_5fsw_14',['OB_IWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___i_w_d_g___s_w.html#ga5a357e232c955444c3f2ccb9a937ffce',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fpcrop_5frdp_5ferase_15',['OB_PCROP_RDP_ERASE',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html#gadc1d319505606fc82937702a2baf1bd3',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fpcrop_5frdp_5fnot_5ferase_16',['OB_PCROP_RDP_NOT_ERASE',['../group___f_l_a_s_h___o_b___p_c_r_o_p___r_d_p.html#gaa64bfd8f4fa303d49e40d21a865bfe4b',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5frdp_5flevel_5f2_17',['OB_RDP_LEVEL_2',['../group___f_l_a_s_h___o_b___read___protection.html#ga2262afca565429ce2808d835c49e5ee6',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fshutdown_5fnorst_18',['OB_SHUTDOWN_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html#gafd6dec6b1ab10bd65d9dcd16f6f34895',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fshutdown_5frst_19',['OB_SHUTDOWN_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_h_u_t_d_o_w_n.html#gad16c5bc6433d84c3c138eb16144ed2cc',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fsram2_5fparity_5fdisable_20',['OB_SRAM2_PARITY_DISABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e.html#ga388861d528db5d266dab3d9bcae3a50f',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fsram2_5fparity_5fenable_21',['OB_SRAM2_PARITY_ENABLE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___p_e.html#gae38da2c33e7c1b90b2f8f24038d86660',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fsram2_5frst_5ferase_22',['OB_SRAM2_RST_ERASE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html#gaf65832da6eefaa0b1430dcb650d368e5',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fsram2_5frst_5fnot_5ferase_23',['OB_SRAM2_RST_NOT_ERASE',['../group___f_l_a_s_h___o_b___u_s_e_r___s_r_a_m2___r_s_t.html#gac206b0b8007e4442cd2887dbf328efd2',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fstandby_5fnorst_24',['OB_STANDBY_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html#ga5909d7b439118a4d5ae9fed62ff7b272',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fstandby_5frst_25',['OB_STANDBY_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_a_n_d_b_y.html#ga7e5c8a161424cc9ce917e0a97e7bc809',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fstop_5fnorst_26',['OB_STOP_NORST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html#gac440badc145bc62ab85e1cbca9483584',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fstop_5frst_27',['OB_STOP_RST',['../group___f_l_a_s_h___o_b___u_s_e_r__n_r_s_t___s_t_o_p.html#gaef92c03b1f279c532bfa13d3bb074b57',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fbor_5flev_28',['OB_USER_BOR_LEV',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga59ac2734e4058c4194db96ba23e26ed5',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fstdby_29',['OB_USER_IWDG_STDBY',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gab0b376afa9327bc01686d5f868e78296',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fstop_30',['OB_USER_IWDG_STOP',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga1a7ae96d361bcb5605777881c47241f8',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fiwdg_5fsw_31',['OB_USER_IWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gadd91fcb984de1a1208bac3d6b50641db',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fnboot1_32',['OB_USER_nBOOT1',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga69b5cfc52df7f7ce2f6fc6d8d7437260',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fshdw_33',['OB_USER_nRST_SHDW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga56725ddf6d66a0330a031dc86c3149f8',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fstdby_34',['OB_USER_nRST_STDBY',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga230f52c0bc901b7e136d94818c63cda2',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fnrst_5fstop_35',['OB_USER_nRST_STOP',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9a7ab63ef27620c1cefe24ddf5b98c9d',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fsram2_5fpe_36',['OB_USER_SRAM2_PE',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#gaf7f61a276da546daed9962abcbc1e2ce',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fsram2_5frst_37',['OB_USER_SRAM2_RST',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga9420352b617155df9663675807d06750',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fuser_5fwwdg_5fsw_38',['OB_USER_WWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___type.html#ga352689fac3e55f95629dba2dac135756',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fwrparea_5fbank1_5fareaa_39',['OB_WRPAREA_BANK1_AREAA',['../group___f_l_a_s_h___o_b___w_r_p___area.html#gaafeefc14205e2819477a720c372c6b91',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fwrparea_5fbank1_5fareab_40',['OB_WRPAREA_BANK1_AREAB',['../group___f_l_a_s_h___o_b___w_r_p___area.html#ga03abdb9bf97227b9e4ea570d6e658aca',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fwwdg_5fhw_41',['OB_WWDG_HW',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html#ga32aa93fb6a71b73966b2bf934927835f',1,'stm32l4xx_hal_flash.h']]],
  ['ob_5fwwdg_5fsw_42',['OB_WWDG_SW',['../group___f_l_a_s_h___o_b___u_s_e_r___w_w_d_g___s_w.html#ga1e5f3b6d137856b1acc34e7dbc81ffd9',1,'stm32l4xx_hal_flash.h']]],
  ['ocfastmode_43',['OCFastMode',['../struct_t_i_m___o_c___init_type_def.html#aadc3d763f52920adcd0150ffbad1043a',1,'TIM_OC_InitTypeDef']]],
  ['ocidlestate_44',['OCIdleState',['../struct_t_i_m___o_c___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OC_InitTypeDef::OCIdleState()'],['../struct_t_i_m___one_pulse___init_type_def.html#a57bb589da3cf2b39b727fe4a3d334ab3',1,'TIM_OnePulse_InitTypeDef::OCIdleState()']]],
  ['ocmode_45',['OCMode',['../struct_t_i_m___one_pulse___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OnePulse_InitTypeDef::OCMode()'],['../struct_t_i_m___o_c___init_type_def.html#add4ac9143086c89effbede5c54e958bf',1,'TIM_OC_InitTypeDef::OCMode()']]],
  ['ocnidlestate_46',['OCNIdleState',['../struct_t_i_m___one_pulse___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OnePulse_InitTypeDef::OCNIdleState()'],['../struct_t_i_m___o_c___init_type_def.html#a78d21970d78c1e3e328692743406ba25',1,'TIM_OC_InitTypeDef::OCNIdleState()']]],
  ['ocnpolarity_47',['OCNPolarity',['../struct_t_i_m___one_pulse___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OnePulse_InitTypeDef::OCNPolarity()'],['../struct_t_i_m___o_c___init_type_def.html#a978da9dd7cda80eb5fe8d04828b9bbcc',1,'TIM_OC_InitTypeDef::OCNPolarity()']]],
  ['ocpolarity_48',['OCPolarity',['../struct_t_i_m___one_pulse___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OnePulse_InitTypeDef::OCPolarity()'],['../struct_t_i_m___o_c___init_type_def.html#a781c7dae9dec8b6c974b1bdf591b77e7',1,'TIM_OC_InitTypeDef::OCPolarity()']]],
  ['odr_49',['ODR',['../struct_g_p_i_o___type_def.html#abff7fffd2b5a718715a130006590c75c',1,'GPIO_TypeDef']]],
  ['offstateidlemode_50',['OffStateIDLEMode',['../struct_t_i_m___break_dead_time_config_type_def.html#a24f5a355f44432458801392e40a80faa',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['offstaterunmode_51',['OffStateRunMode',['../struct_t_i_m___break_dead_time_config_type_def.html#af45695121f3b3fe1ab24e8fbdb56d781',1,'TIM_BreakDeadTimeConfigTypeDef']]],
  ['ofr1_52',['OFR1',['../struct_a_d_c___type_def.html#a4686388b1cd45bca2ef737f1d614a8e7',1,'ADC_TypeDef']]],
  ['ofr2_53',['OFR2',['../struct_a_d_c___type_def.html#a7e0eef00d32be4b39e71068425dbdcb1',1,'ADC_TypeDef']]],
  ['ofr3_54',['OFR3',['../struct_a_d_c___type_def.html#a66d997b210433aa8f57b2405cf895d2d',1,'ADC_TypeDef']]],
  ['ofr4_55',['OFR4',['../struct_a_d_c___type_def.html#afe206e635f30b7b29f9e538b12247149',1,'ADC_TypeDef']]],
  ['onebitsampling_56',['OneBitSampling',['../struct_u_a_r_t___init_type_def.html#af699e096fa74b5f58c1ee172025981ba',1,'UART_InitTypeDef']]],
  ['opamp1_5fcsr_5fcalon_57',['OPAMP1_CSR_CALON',['../group___peripheral___registers___bits___definition.html#ga881edbd6128ecfd2d2d847efa0a4f474',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fcalon_5fmsk_58',['OPAMP1_CSR_CALON_Msk',['../group___peripheral___registers___bits___definition.html#gab92e7f86f5e42bcc666a65a4de962ab3',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fcalout_59',['OPAMP1_CSR_CALOUT',['../group___peripheral___registers___bits___definition.html#ga2e6b10a105915d63752a8b3a63431b55',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fcalout_5fmsk_60',['OPAMP1_CSR_CALOUT_Msk',['../group___peripheral___registers___bits___definition.html#ga799a85e4c65cd1c83a371583e19ff5af',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fcalsel_61',['OPAMP1_CSR_CALSEL',['../group___peripheral___registers___bits___definition.html#ga8bb40e20f70ede081630648396036a1c',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fcalsel_5fmsk_62',['OPAMP1_CSR_CALSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga6875a32091a2423091132cecb4033300',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fopaen_63',['OPAMP1_CSR_OPAEN',['../group___peripheral___registers___bits___definition.html#gacd85605b59f2ee6480eb2827aaef113c',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fopaen_5fmsk_64',['OPAMP1_CSR_OPAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga328414fe6c71a3165eda6150246776d2',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fopalpm_65',['OPAMP1_CSR_OPALPM',['../group___peripheral___registers___bits___definition.html#ga14957d15dd5e94d6b25b76d33648aa59',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fopalpm_5fmsk_66',['OPAMP1_CSR_OPALPM_Msk',['../group___peripheral___registers___bits___definition.html#ga6389025343878e6afceb54420dd2d567',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fopamode_67',['OPAMP1_CSR_OPAMODE',['../group___peripheral___registers___bits___definition.html#gae788656b37f651432c5bcef6bee7ac62',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fopamode_5f0_68',['OPAMP1_CSR_OPAMODE_0',['../group___peripheral___registers___bits___definition.html#ga5db163e9159eee63ff22c65f2b3c8122',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fopamode_5f1_69',['OPAMP1_CSR_OPAMODE_1',['../group___peripheral___registers___bits___definition.html#gaae2b36dc8b6de131b84834851e196c96',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fopamode_5fmsk_70',['OPAMP1_CSR_OPAMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga260dc269ea3d948dbb77914341a94cc2',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5foparange_71',['OPAMP1_CSR_OPARANGE',['../group___peripheral___registers___bits___definition.html#ga2033f5185fa86838448591b767fe2905',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5foparange_5fmsk_72',['OPAMP1_CSR_OPARANGE_Msk',['../group___peripheral___registers___bits___definition.html#ga59d012fc3998782688ad57c89040fafc',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fpgagain_73',['OPAMP1_CSR_PGAGAIN',['../group___peripheral___registers___bits___definition.html#ga62c2680694266755ad0385ba97b373a7',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fpgagain_5f0_74',['OPAMP1_CSR_PGAGAIN_0',['../group___peripheral___registers___bits___definition.html#gae55a237bd750afb8c20f34830fde796e',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fpgagain_5f1_75',['OPAMP1_CSR_PGAGAIN_1',['../group___peripheral___registers___bits___definition.html#ga4f4298e902251bd492922d21b34e647e',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fpgagain_5fmsk_76',['OPAMP1_CSR_PGAGAIN_Msk',['../group___peripheral___registers___bits___definition.html#ga0c1a92fe0af3e9f5c203019c0c1e36d9',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fusertrim_77',['OPAMP1_CSR_USERTRIM',['../group___peripheral___registers___bits___definition.html#gac5f5e943c33c5ba322326443eef14e60',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fusertrim_5fmsk_78',['OPAMP1_CSR_USERTRIM_Msk',['../group___peripheral___registers___bits___definition.html#gab28c9db62603b3e6c9f4a27d3ab345cd',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fvmsel_79',['OPAMP1_CSR_VMSEL',['../group___peripheral___registers___bits___definition.html#gac959fd04fc7c379ba199deb057de149a',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fvmsel_5f0_80',['OPAMP1_CSR_VMSEL_0',['../group___peripheral___registers___bits___definition.html#gaae85543e740bfa45a368fb0f1b19bb84',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fvmsel_5f1_81',['OPAMP1_CSR_VMSEL_1',['../group___peripheral___registers___bits___definition.html#gab519fb03bd18cb416f6236f7ef46ab6e',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fvmsel_5fmsk_82',['OPAMP1_CSR_VMSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga3dcb65d95398dda89e0f22d4df4777e0',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fvpsel_83',['OPAMP1_CSR_VPSEL',['../group___peripheral___registers___bits___definition.html#gabc8b31cce17c2748b8e4fe9a28961772',1,'stm32l475xx.h']]],
  ['opamp1_5fcsr_5fvpsel_5fmsk_84',['OPAMP1_CSR_VPSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga46af5e984dd50b8329c899c7613aa6af',1,'stm32l475xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetn_85',['OPAMP1_LPOTR_TRIMLPOFFSETN',['../group___peripheral___registers___bits___definition.html#ga675d86cb0a8d96bcfdc764eb3477d7b8',1,'stm32l475xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetn_5fmsk_86',['OPAMP1_LPOTR_TRIMLPOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#ga9feea1690d227c4d99bd26059bf9f3f6',1,'stm32l475xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetp_87',['OPAMP1_LPOTR_TRIMLPOFFSETP',['../group___peripheral___registers___bits___definition.html#ga8b1b9c0d64c2a227fb97a5fec2258164',1,'stm32l475xx.h']]],
  ['opamp1_5flpotr_5ftrimlpoffsetp_5fmsk_88',['OPAMP1_LPOTR_TRIMLPOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#gaa639befa5c64622bb55fe5a7a43f7f1d',1,'stm32l475xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetn_89',['OPAMP1_OTR_TRIMOFFSETN',['../group___peripheral___registers___bits___definition.html#gae8f8d0998d2220a73ee802943dcfaa9c',1,'stm32l475xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetn_5fmsk_90',['OPAMP1_OTR_TRIMOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#gab1ee6afd2becb687feb39cf27510a784',1,'stm32l475xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetp_91',['OPAMP1_OTR_TRIMOFFSETP',['../group___peripheral___registers___bits___definition.html#gae0c77514dae780fb3473a9c000a91f55',1,'stm32l475xx.h']]],
  ['opamp1_5fotr_5ftrimoffsetp_5fmsk_92',['OPAMP1_OTR_TRIMOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#ga359afd4ec85dd0439573ef8888e0a5eb',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fcalon_93',['OPAMP2_CSR_CALON',['../group___peripheral___registers___bits___definition.html#ga4759e9791164fc2981f9c7ea01f26130',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fcalon_5fmsk_94',['OPAMP2_CSR_CALON_Msk',['../group___peripheral___registers___bits___definition.html#gae3e47bb9b3b238748e012b72f56eed47',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fcalout_95',['OPAMP2_CSR_CALOUT',['../group___peripheral___registers___bits___definition.html#ga2b918288dea1ddce23ebe682f8f5dda7',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fcalout_5fmsk_96',['OPAMP2_CSR_CALOUT_Msk',['../group___peripheral___registers___bits___definition.html#ga9d9cec22aaafc3a8922b53b90970bc5b',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fcalsel_97',['OPAMP2_CSR_CALSEL',['../group___peripheral___registers___bits___definition.html#gaa298f782dc28b6efb7154619bed7928f',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fcalsel_5fmsk_98',['OPAMP2_CSR_CALSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga572569d99f2fb9dab693ceb50e08b5a0',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fopaen_99',['OPAMP2_CSR_OPAEN',['../group___peripheral___registers___bits___definition.html#ga989826bfe4bd293f5ee6e9816fb19ce6',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fopaen_5fmsk_100',['OPAMP2_CSR_OPAEN_Msk',['../group___peripheral___registers___bits___definition.html#ga60b6654f0c0541272970cda438b44c08',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fopalpm_101',['OPAMP2_CSR_OPALPM',['../group___peripheral___registers___bits___definition.html#gab9655c1723d266efe45afd2d4104edee',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fopalpm_5fmsk_102',['OPAMP2_CSR_OPALPM_Msk',['../group___peripheral___registers___bits___definition.html#ga0f27931eaa9192671edae5606cfa42a9',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fopamode_103',['OPAMP2_CSR_OPAMODE',['../group___peripheral___registers___bits___definition.html#ga9a14681f8b51e020ec028b9fd8799cec',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fopamode_5f0_104',['OPAMP2_CSR_OPAMODE_0',['../group___peripheral___registers___bits___definition.html#ga8558ced1ded8967308e18f95fceb2348',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fopamode_5f1_105',['OPAMP2_CSR_OPAMODE_1',['../group___peripheral___registers___bits___definition.html#gad4aaee5846c725d65cda56f7cc1ff320',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fopamode_5fmsk_106',['OPAMP2_CSR_OPAMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga78edb2456481540f8d87f495010df932',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fpgagain_107',['OPAMP2_CSR_PGAGAIN',['../group___peripheral___registers___bits___definition.html#ga43352f64323d276cf241016401694d25',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fpgagain_5f0_108',['OPAMP2_CSR_PGAGAIN_0',['../group___peripheral___registers___bits___definition.html#ga000ff3b227857cd7792d4942ff67e8bd',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fpgagain_5f1_109',['OPAMP2_CSR_PGAGAIN_1',['../group___peripheral___registers___bits___definition.html#gaebe5b2940ee5c72cb6cd5661831d5647',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fpgagain_5fmsk_110',['OPAMP2_CSR_PGAGAIN_Msk',['../group___peripheral___registers___bits___definition.html#ga3c84f6eae3947d76bf774307b339662f',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fusertrim_111',['OPAMP2_CSR_USERTRIM',['../group___peripheral___registers___bits___definition.html#ga1c3c842e7589141e6fb1d9d047595341',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fusertrim_5fmsk_112',['OPAMP2_CSR_USERTRIM_Msk',['../group___peripheral___registers___bits___definition.html#gaddb953ae136cbd3d5404a452d713d5be',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fvmsel_113',['OPAMP2_CSR_VMSEL',['../group___peripheral___registers___bits___definition.html#ga992aee87662e9ce16f20d8b8e1e4aa41',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fvmsel_5f0_114',['OPAMP2_CSR_VMSEL_0',['../group___peripheral___registers___bits___definition.html#ga342d1c6cab886eda343ea75523c12260',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fvmsel_5f1_115',['OPAMP2_CSR_VMSEL_1',['../group___peripheral___registers___bits___definition.html#ga2ce54682cf57c873d8d16049024925d2',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fvmsel_5fmsk_116',['OPAMP2_CSR_VMSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga10b20a570f5e07676fd2034616e5e494',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fvpsel_117',['OPAMP2_CSR_VPSEL',['../group___peripheral___registers___bits___definition.html#ga77246620071c627adfd6b8b57f37b1b6',1,'stm32l475xx.h']]],
  ['opamp2_5fcsr_5fvpsel_5fmsk_118',['OPAMP2_CSR_VPSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga33f6d503ad7dc06aad619d1075428ae5',1,'stm32l475xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetn_119',['OPAMP2_LPOTR_TRIMLPOFFSETN',['../group___peripheral___registers___bits___definition.html#ga5ca6ee5e9aad37b23598141b8181895e',1,'stm32l475xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetn_5fmsk_120',['OPAMP2_LPOTR_TRIMLPOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#ga9d4ef8d544386719bb25679b1ef7a484',1,'stm32l475xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetp_121',['OPAMP2_LPOTR_TRIMLPOFFSETP',['../group___peripheral___registers___bits___definition.html#gab2149494af32d1cb3eb70b44de56130c',1,'stm32l475xx.h']]],
  ['opamp2_5flpotr_5ftrimlpoffsetp_5fmsk_122',['OPAMP2_LPOTR_TRIMLPOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#ga8e2be8e9cb74da2ac40f8721674a3360',1,'stm32l475xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetn_123',['OPAMP2_OTR_TRIMOFFSETN',['../group___peripheral___registers___bits___definition.html#ga2d28d7a551f1d768fed19ee8f5c5ef8a',1,'stm32l475xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetn_5fmsk_124',['OPAMP2_OTR_TRIMOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#ga158824342911959b698a3488b95a1a0a',1,'stm32l475xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetp_125',['OPAMP2_OTR_TRIMOFFSETP',['../group___peripheral___registers___bits___definition.html#ga73bd03c39731a0847da6a983cda5bd05',1,'stm32l475xx.h']]],
  ['opamp2_5fotr_5ftrimoffsetp_5fmsk_126',['OPAMP2_OTR_TRIMOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#ga62651728968a537c2c1d2fecedf800fb',1,'stm32l475xx.h']]],
  ['opamp_5fcommon_5ftypedef_127',['OPAMP_Common_TypeDef',['../struct_o_p_a_m_p___common___type_def.html',1,'']]],
  ['opamp_5fcsr_5fcalon_128',['OPAMP_CSR_CALON',['../group___peripheral___registers___bits___definition.html#gad7956ed2599bdd9e6527507e543dd687',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fcalon_5fmsk_129',['OPAMP_CSR_CALON_Msk',['../group___peripheral___registers___bits___definition.html#ga585abc89695eadf5e9ead9daf6f6e505',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fcalout_130',['OPAMP_CSR_CALOUT',['../group___peripheral___registers___bits___definition.html#gab43dfcde7f913ed8ad5e35b80c520e37',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fcalout_5fmsk_131',['OPAMP_CSR_CALOUT_Msk',['../group___peripheral___registers___bits___definition.html#gacd0d384b28dddc30c24a83de506bc7e7',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fcalsel_132',['OPAMP_CSR_CALSEL',['../group___peripheral___registers___bits___definition.html#gac544abc19652bb44e316ffbbbb9e0a40',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fcalsel_5fmsk_133',['OPAMP_CSR_CALSEL_Msk',['../group___peripheral___registers___bits___definition.html#ga63d1aeb331c459803aa9d4e036946d7a',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fopalpm_134',['OPAMP_CSR_OPALPM',['../group___peripheral___registers___bits___definition.html#gab6d33d2ae8024a1a502bb78b95541e7d',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fopalpm_5fmsk_135',['OPAMP_CSR_OPALPM_Msk',['../group___peripheral___registers___bits___definition.html#ga6329d12755634c84a3c320992866b692',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fopamode_136',['OPAMP_CSR_OPAMODE',['../group___peripheral___registers___bits___definition.html#gace4143795b876dea67e4192fa697c8eb',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fopamode_5f0_137',['OPAMP_CSR_OPAMODE_0',['../group___peripheral___registers___bits___definition.html#gaa72fbae5aa1316f31bb3561bfee66a39',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fopamode_5f1_138',['OPAMP_CSR_OPAMODE_1',['../group___peripheral___registers___bits___definition.html#ga43f43ef81f58ce9712cfb33753cba5db',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fopamode_5fmsk_139',['OPAMP_CSR_OPAMODE_Msk',['../group___peripheral___registers___bits___definition.html#ga434bc9b735428da3ea876a899977e706',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fopampxen_140',['OPAMP_CSR_OPAMPxEN',['../group___peripheral___registers___bits___definition.html#ga544aac1da6f16f4eb187e6851b7711f6',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fopampxen_5fmsk_141',['OPAMP_CSR_OPAMPxEN_Msk',['../group___peripheral___registers___bits___definition.html#gad1add886109d22824bba50d8c8625fe6',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fpggain_142',['OPAMP_CSR_PGGAIN',['../group___peripheral___registers___bits___definition.html#ga74ac9ae3fa7fe42f154d0daa42789b29',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fpggain_5f0_143',['OPAMP_CSR_PGGAIN_0',['../group___peripheral___registers___bits___definition.html#gaf0d5b9c273620fd0b3c441d522c415e7',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fpggain_5f1_144',['OPAMP_CSR_PGGAIN_1',['../group___peripheral___registers___bits___definition.html#gaa0fde506981f9a5a0d6a195e25b68d99',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fpggain_5fmsk_145',['OPAMP_CSR_PGGAIN_Msk',['../group___peripheral___registers___bits___definition.html#gadbf5c45c8d658cc0f0a8f4838ca4fac2',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fusertrim_146',['OPAMP_CSR_USERTRIM',['../group___peripheral___registers___bits___definition.html#ga3bcad44dbf70db471e1cdc52aa3875be',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fusertrim_5fmsk_147',['OPAMP_CSR_USERTRIM_Msk',['../group___peripheral___registers___bits___definition.html#ga7a137cd44ef80f8a325c81a1ca3c0e07',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fvmsel_148',['OPAMP_CSR_VMSEL',['../group___peripheral___registers___bits___definition.html#gae8d844900337686f187b0d8053dff917',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fvmsel_5f0_149',['OPAMP_CSR_VMSEL_0',['../group___peripheral___registers___bits___definition.html#ga2a48fd6fc77e092ad4573e86fbeb8e1e',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fvmsel_5f1_150',['OPAMP_CSR_VMSEL_1',['../group___peripheral___registers___bits___definition.html#ga46f1f7f5183b41b90fb25cfe3e920460',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fvmsel_5fmsk_151',['OPAMP_CSR_VMSEL_Msk',['../group___peripheral___registers___bits___definition.html#gada380b084108367ad911b476c581f68d',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fvpsel_152',['OPAMP_CSR_VPSEL',['../group___peripheral___registers___bits___definition.html#ga1adc457f5800c654905ebe4463082910',1,'stm32l475xx.h']]],
  ['opamp_5fcsr_5fvpsel_5fmsk_153',['OPAMP_CSR_VPSEL_Msk',['../group___peripheral___registers___bits___definition.html#gad1cc44b01594db558befcb0e66705480',1,'stm32l475xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetn_154',['OPAMP_LPOTR_TRIMLPOFFSETN',['../group___peripheral___registers___bits___definition.html#ga9f0c334ecf44311827d064478bd696b5',1,'stm32l475xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetn_5fmsk_155',['OPAMP_LPOTR_TRIMLPOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#gae23c3ec9c19dd7999df2612b1b2cbba2',1,'stm32l475xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetp_156',['OPAMP_LPOTR_TRIMLPOFFSETP',['../group___peripheral___registers___bits___definition.html#gaacbe54c45d2ce7c1cf7452bb92b49850',1,'stm32l475xx.h']]],
  ['opamp_5flpotr_5ftrimlpoffsetp_5fmsk_157',['OPAMP_LPOTR_TRIMLPOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#gae1b0c2fe21b79f39290e1c6883e2ee0f',1,'stm32l475xx.h']]],
  ['opamp_5fotr_5ftrimoffsetn_158',['OPAMP_OTR_TRIMOFFSETN',['../group___peripheral___registers___bits___definition.html#ga8079cde9e7a527d9591c4dbb683efeb5',1,'stm32l475xx.h']]],
  ['opamp_5fotr_5ftrimoffsetn_5fmsk_159',['OPAMP_OTR_TRIMOFFSETN_Msk',['../group___peripheral___registers___bits___definition.html#gafe1ec1a4d9c84acf7cce79800144e474',1,'stm32l475xx.h']]],
  ['opamp_5fotr_5ftrimoffsetp_160',['OPAMP_OTR_TRIMOFFSETP',['../group___peripheral___registers___bits___definition.html#ga5c19df17a3c495840a7496397ae6f620',1,'stm32l475xx.h']]],
  ['opamp_5fotr_5ftrimoffsetp_5fmsk_161',['OPAMP_OTR_TRIMOFFSETP_Msk',['../group___peripheral___registers___bits___definition.html#ga6ce7b29d792d02895287ba75f26c3b6f',1,'stm32l475xx.h']]],
  ['opamp_5ftypedef_162',['OPAMP_TypeDef',['../struct_o_p_a_m_p___type_def.html',1,'']]],
  ['optionbyte_5fpcrop_163',['OPTIONBYTE_PCROP',['../group___f_l_a_s_h___o_b___type.html#gade16326e09bd923b54f1ec8622a7bc4b',1,'stm32l4xx_hal_flash.h']]],
  ['optionbyte_5frdp_164',['OPTIONBYTE_RDP',['../group___f_l_a_s_h___o_b___type.html#ga8f0bdb21ef13bae39d5d8b6619e2df06',1,'stm32l4xx_hal_flash.h']]],
  ['optionbyte_5fuser_165',['OPTIONBYTE_USER',['../group___f_l_a_s_h___o_b___type.html#gac7d843e666e15c79688a1914e8ffe7a5',1,'stm32l4xx_hal_flash.h']]],
  ['optionbyte_5fwrp_166',['OPTIONBYTE_WRP',['../group___f_l_a_s_h___o_b___type.html#ga48712a166ea192ddcda0f2653679f9ec',1,'stm32l4xx_hal_flash.h']]],
  ['optiontype_167',['OptionType',['../struct_f_l_a_s_h___o_b_program_init_type_def.html#ac5941efaeb6bd9e3c0852613f990ebd8',1,'FLASH_OBProgramInitTypeDef']]],
  ['optkeyr_168',['OPTKEYR',['../struct_f_l_a_s_h___type_def.html#afc4900646681dfe1ca43133d376c4423',1,'FLASH_TypeDef']]],
  ['optr_169',['OPTR',['../struct_f_l_a_s_h___type_def.html#a0a5451bd489a6183347939eecfb69b14',1,'FLASH_TypeDef']]],
  ['or_170',['OR',['../struct_l_p_t_i_m___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'LPTIM_TypeDef::OR()'],['../struct_s_w_p_m_i___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'SWPMI_TypeDef::OR()'],['../struct_r_t_c___type_def.html#a75ade4a9b3d40781fd80ce3e6589e98b',1,'RTC_TypeDef::OR()']]],
  ['or1_171',['OR1',['../struct_t_i_m___type_def.html#a9b85c0208edae4594cbdfcf215573182',1,'TIM_TypeDef']]],
  ['or2_172',['OR2',['../struct_t_i_m___type_def.html#a638b9b28f19613b805b9fc77a4155bb4',1,'TIM_TypeDef']]],
  ['or3_173',['OR3',['../struct_t_i_m___type_def.html#a6d9aaae8463c5595f58923bc51370017',1,'TIM_TypeDef']]],
  ['oscillator_20type_174',['Oscillator Type',['../group___r_c_c___oscillator___type.html',1,'']]],
  ['oscillatortype_175',['OscillatorType',['../struct_r_c_c___osc_init_type_def.html#a23b9d1da2a92936c618d2416406275a3',1,'RCC_OscInitTypeDef']]],
  ['ospeedr_176',['OSPEEDR',['../struct_g_p_i_o___type_def.html#a328d16cc6213783ede54e4059ffd50a3',1,'GPIO_TypeDef']]],
  ['otg_5ffs_5firqn_177',['OTG_FS_IRQn',['../group___peripheral__interrupt__number__definition.html#gga7e1129cd8a196f4284d41db3e82ad5c8aa60a30b7ef03446a46fd72e084911f7e',1,'stm32l475xx.h']]],
  ['otr_178',['OTR',['../struct_o_p_a_m_p___type_def.html#ad35ad0a223a46ee5853526142d2da26c',1,'OPAMP_TypeDef']]],
  ['otyper_179',['OTYPER',['../struct_g_p_i_o___type_def.html#a9543592bda60cb5261075594bdeedac9',1,'GPIO_TypeDef']]],
  ['output_180',['OutPut',['../struct_r_t_c___init_type_def.html#a1ac04944c56d427908f5dec0bd80155f',1,'RTC_InitTypeDef']]],
  ['outputpolarity_181',['OutPutPolarity',['../struct_r_t_c___init_type_def.html#a1db55b29ddfca7107f6ef6389e13d423',1,'RTC_InitTypeDef']]],
  ['outputremap_182',['OutPutRemap',['../struct_r_t_c___init_type_def.html#a4acbd76552c69452f4c8ce0862cc6c1e',1,'RTC_InitTypeDef']]],
  ['outputtype_183',['OutPutType',['../struct_r_t_c___init_type_def.html#ad01c869fb5e798c037f1d0b04a52d80d',1,'RTC_InitTypeDef']]],
  ['overrundisable_184',['OverrunDisable',['../struct_u_a_r_t___adv_feature_init_type_def.html#a482f50369e2e24a560b9fd8db7b23aae',1,'UART_AdvFeatureInitTypeDef']]],
  ['oversampling_185',['OverSampling',['../struct_u_a_r_t___init_type_def.html#a35770b237370fda7fd0fabad22898490',1,'UART_InitTypeDef']]],
  ['ownaddress1_186',['OwnAddress1',['../struct_i2_c___init_type_def.html#a8abec5c168e27bf11b2808c1450bdeda',1,'I2C_InitTypeDef']]],
  ['ownaddress2_187',['OwnAddress2',['../struct_i2_c___init_type_def.html#a6300c7a7e1b7d5444226a1bd55744f53',1,'I2C_InitTypeDef']]],
  ['ownaddress2masks_188',['OwnAddress2Masks',['../struct_i2_c___init_type_def.html#a4fb48639ef769c55e617e6b97e63a531',1,'I2C_InitTypeDef']]]
];
