{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1410302741976 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1410302741976 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 09 15:45:41 2014 " "Processing started: Tue Sep 09 15:45:41 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1410302741976 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1410302741976 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1410302741977 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1410302742984 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(9) " "Verilog HDL literal error at lab1_SL.sv(9): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 9 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743255 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(10) " "Verilog HDL literal error at lab1_SL.sv(10): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 10 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743255 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(11) " "Verilog HDL literal error at lab1_SL.sv(11): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 11 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743255 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(12) " "Verilog HDL literal error at lab1_SL.sv(12): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 12 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743255 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(16) " "Verilog HDL literal error at lab1_SL.sv(16): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 16 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743255 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(17) " "Verilog HDL literal error at lab1_SL.sv(17): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 17 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743256 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(18) " "Verilog HDL literal error at lab1_SL.sv(18): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 18 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743256 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(19) " "Verilog HDL literal error at lab1_SL.sv(19): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 19 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743256 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(20) " "Verilog HDL literal error at lab1_SL.sv(20): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 20 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743256 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(21) " "Verilog HDL literal error at lab1_SL.sv(21): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 21 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743256 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(22) " "Verilog HDL literal error at lab1_SL.sv(22): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 22 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743256 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(23) " "Verilog HDL literal error at lab1_SL.sv(23): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 23 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743256 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(24) " "Verilog HDL literal error at lab1_SL.sv(24): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 24 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743256 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(25) " "Verilog HDL literal error at lab1_SL.sv(25): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 25 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743256 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(26) " "Verilog HDL literal error at lab1_SL.sv(26): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 26 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743256 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(27) " "Verilog HDL literal error at lab1_SL.sv(27): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 27 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743256 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(28) " "Verilog HDL literal error at lab1_SL.sv(28): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 28 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743257 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(29) " "Verilog HDL literal error at lab1_SL.sv(29): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 29 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743257 ""}
{ "Error" "EVRFX_VERI_ZERO_SIZED_NUMBER" "lab1_SL.sv(30) " "Verilog HDL literal error at lab1_SL.sv(30): a sized number cannot have zero size" {  } { { "lab1_SL.sv" "" { Text "C:/Users/Sherman/Documents/HMC/Courses/2014-2015/E155/Labs/Lab1/lab1_SL.sv" 30 0 0 } }  } 0 10260 "Verilog HDL literal error at %1!s!: a sized number cannot have zero size" 0 0 "Quartus II" 0 -1 1410302743257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_sl.sv 0 0 " "Found 0 design units, including 0 entities, in source file lab1_sl.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410302743258 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1410302743426 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Sep 09 15:45:43 2014 " "Processing ended: Tue Sep 09 15:45:43 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1410302743426 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1410302743426 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1410302743426 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1410302743426 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus II Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1410302744042 ""}
