# DSD LAB 4

**Iram Shehzadi**

**2023-EE-153**

### Simulation

* 1 code file (.sv)
* 1 constraint file (.xdc)
* 1 testbench file(.sv)

### Report
### Task 1
Truth table 
### Task 2
K-maps
### Task 3
Circuit diagram of reduced design inferred from K-Maps.
### Task 4
Circuit diagram inferred by the Xilinx Vivado.
### Task 5
Maximum combinational delay
### Task 6
Summary of utilization report
