// Seed: 1228700469
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output wor id_2,
    output uwire id_3
);
  logic id_5;
endmodule
module module_1 #(
    parameter id_13 = 32'd74,
    parameter id_16 = 32'd45,
    parameter id_24 = 32'd0,
    parameter id_3  = 32'd25,
    parameter id_6  = 32'd97
) (
    input wor id_0,
    input supply0 id_1,
    input supply0 id_2,
    input uwire _id_3,
    input wire id_4,
    output tri0 id_5,
    input tri0 _id_6,
    output supply0 id_7,
    input supply0 id_8,
    input supply0 id_9,
    input uwire id_10,
    input wor id_11,
    output tri id_12,
    input uwire _id_13,
    output wand id_14,
    input supply1 id_15,
    input supply1 _id_16,
    output wor id_17,
    input tri id_18,
    input supply0 id_19,
    input wand id_20
);
  wire [id_3 : 1] id_22;
  wire [id_13  ==  id_16 : id_6] id_23;
  module_0 modCall_1 (
      id_0,
      id_10,
      id_5,
      id_17
  );
  wire _id_24, id_25, id_26, id_27, id_28, id_29, id_30, id_31, id_32;
  logic [id_24 : ""] id_33;
  ;
endmodule
