read -sv run_verilog_mid/adder_32b_9_91_4ea2d0a0fe4c7f8b15d1c13124b0372f.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_91_4ea2d0a0fe4c7f8b15d1c13124b0372f_yosys.v
