INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 02:05:52 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.239ns  (required time - arrival time)
  Source:                 buffer40/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Destination:            buffer40/outs_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.350ns period=6.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.700ns  (clk rise@6.700ns - clk rise@0.000ns)
  Data Path Delay:        6.684ns  (logic 1.752ns (26.211%)  route 4.932ns (73.789%))
  Logic Levels:           19  (CARRY4=3 LUT2=1 LUT3=1 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.183 - 6.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1351, unset)         0.508     0.508    buffer40/clk
    SLICE_X9Y141         FDRE                                         r  buffer40/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.198     0.706 f  buffer40/outs_reg[3]/Q
                         net (fo=4, routed)           0.421     1.127    buffer40/control/buffer40_outs[1]
    SLICE_X9Y138         LUT2 (Prop_lut2_I1_O)        0.119     1.246 r  buffer40/control/result0_i_4/O
                         net (fo=1, routed)           0.000     1.246    cmpi0/S[0]
    SLICE_X9Y138         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.266     1.512 r  cmpi0/result0/CO[2]
                         net (fo=94, routed)          0.341     1.853    buffer40/control/CO[0]
    SLICE_X9Y134         LUT5 (Prop_lut5_I0_O)        0.123     1.976 r  buffer40/control/transmitValue_i_3__81/O
                         net (fo=6, routed)           0.275     2.251    init18/control/cond_br72_trueOut_valid
    SLICE_X8Y134         LUT5 (Prop_lut5_I4_O)        0.043     2.294 r  init18/control/transmitValue_i_3__23/O
                         net (fo=40, routed)          0.648     2.942    init18/control/transmitValue_reg_6
    SLICE_X6Y138         LUT6 (Prop_lut6_I3_O)        0.043     2.985 r  init18/control/Memory[1][0]_i_33__0/O
                         net (fo=1, routed)           0.334     3.319    cmpi9/Memory_reg[1][0]_i_3_5
    SLICE_X7Y138         LUT3 (Prop_lut3_I2_O)        0.043     3.362 r  cmpi9/Memory[1][0]_i_10/O
                         net (fo=1, routed)           0.000     3.362    cmpi9/Memory[1][0]_i_10_n_0
    SLICE_X7Y138         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     3.619 r  cmpi9/Memory_reg[1][0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     3.619    cmpi9/Memory_reg[1][0]_i_3_n_0
    SLICE_X7Y139         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.726 f  cmpi9/Memory_reg[1][0]_i_2/CO[2]
                         net (fo=5, routed)           0.281     4.007    buffer121/fifo/result[0]
    SLICE_X7Y141         LUT5 (Prop_lut5_I0_O)        0.123     4.130 f  buffer121/fifo/fullReg_i_2__2/O
                         net (fo=6, routed)           0.374     4.504    buffer121/fifo/buffer121_outs
    SLICE_X8Y147         LUT6 (Prop_lut6_I5_O)        0.043     4.547 r  buffer121/fifo/transmitValue_i_11__3/O
                         net (fo=2, routed)           0.252     4.799    init18/control/transmitValue_i_5__5_0
    SLICE_X9Y150         LUT6 (Prop_lut6_I2_O)        0.043     4.842 f  init18/control/transmitValue_i_8__7/O
                         net (fo=1, routed)           0.321     5.163    init18/control/transmitValue_i_8__7_n_0
    SLICE_X10Y149        LUT6 (Prop_lut6_I1_O)        0.043     5.206 r  init18/control/transmitValue_i_5__5/O
                         net (fo=1, routed)           0.095     5.301    init18/control/transmitValue_i_5__5_n_0
    SLICE_X10Y149        LUT6 (Prop_lut6_I0_O)        0.043     5.344 f  init18/control/transmitValue_i_3__43/O
                         net (fo=3, routed)           0.196     5.540    fork56/control/generateBlocks[2].regblock/anyBlockStop_12
    SLICE_X12Y149        LUT5 (Prop_lut5_I2_O)        0.043     5.583 f  fork56/control/generateBlocks[2].regblock/transmitValue_i_4__12/O
                         net (fo=1, routed)           0.300     5.883    fork56/control/generateBlocks[2].regblock/transmitValue_i_4__12_n_0
    SLICE_X13Y143        LUT6 (Prop_lut6_I0_O)        0.043     5.926 f  fork56/control/generateBlocks[2].regblock/transmitValue_i_2__56/O
                         net (fo=13, routed)          0.177     6.102    buffer40/control/anyBlockStop_10
    SLICE_X14Y143        LUT6 (Prop_lut6_I3_O)        0.043     6.145 r  buffer40/control/transmitValue_i_11__1/O
                         net (fo=1, routed)           0.162     6.308    fork45/control/generateBlocks[5].regblock/transmitValue_i_2__50
    SLICE_X15Y143        LUT6 (Prop_lut6_I2_O)        0.043     6.351 f  fork45/control/generateBlocks[5].regblock/transmitValue_i_6__7/O
                         net (fo=2, routed)           0.234     6.585    fork45/control/generateBlocks[7].regblock/transmitValue_reg_4
    SLICE_X16Y142        LUT6 (Prop_lut6_I2_O)        0.043     6.628 f  fork45/control/generateBlocks[7].regblock/transmitValue_i_2__50/O
                         net (fo=18, routed)          0.195     6.823    fork44/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X15Y142        LUT6 (Prop_lut6_I1_O)        0.043     6.866 r  fork44/control/generateBlocks[1].regblock/outs[5]_i_1__2/O
                         net (fo=7, routed)           0.327     7.192    buffer40/outs_reg[5]_1[0]
    SLICE_X9Y142         FDRE                                         r  buffer40/outs_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.700     6.700 r  
                                                      0.000     6.700 r  clk (IN)
                         net (fo=1351, unset)         0.483     7.183    buffer40/clk
    SLICE_X9Y142         FDRE                                         r  buffer40/outs_reg[4]/C
                         clock pessimism              0.000     7.183    
                         clock uncertainty           -0.035     7.147    
    SLICE_X9Y142         FDRE (Setup_fdre_C_CE)      -0.194     6.953    buffer40/outs_reg[4]
  -------------------------------------------------------------------
                         required time                          6.953    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 -0.239    




