{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1749576822841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1749576822853 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 10 22:33:42 2025 " "Processing started: Tue Jun 10 22:33:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1749576822853 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576822853 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off system -c system " "Command: quartus_map --read_settings_files=on --write_settings_files=off system -c system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576822853 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1749576823665 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1749576823665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/system/rtl/system.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/system/rtl/system.sv" { { "Info" "ISGN_ENTITY_NAME" "1 system " "Found entity 1: system" {  } { { "../rtl/system.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/system.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/system/rtl/register_up.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/system/rtl/register_up.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_up " "Found entity 1: register_up" {  } { { "../rtl/register_up.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/register_up.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/system/rtl/processor_6_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/system/rtl/processor_6_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 processor_6_stage " "Found entity 1: processor_6_stage" {  } { { "../rtl/processor_6_stage.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/system/rtl/connect_riscv_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/system/rtl/connect_riscv_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 connect_riscv_vga " "Found entity 1: connect_riscv_vga" {  } { { "../rtl/connect_riscv_vga.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/connect_riscv_vga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/system/rtl/aes_riscv_connect.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/system/rtl/aes_riscv_connect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AES_riscv_connect " "Found entity 1: AES_riscv_connect" {  } { { "../rtl/AES_riscv_connect.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/system/rtl/aes_data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/system/rtl/aes_data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 AES_DATA_mem " "Found entity 1: AES_DATA_mem" {  } { { "../rtl/AES_DATA_mem.v" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/AES_DATA_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/burning_riscv_vga/rtl/reset_debouncer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/burning_riscv_vga/rtl/reset_debouncer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reset_debouncer " "Found entity 1: reset_debouncer" {  } { { "../../burning_riscv_vga/rtl/reset_debouncer.sv" "" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/reset_debouncer.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/memory_write_vga/rtl/vgamem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/memory_write_vga/rtl/vgamem.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgamem " "Found entity 1: vgamem" {  } { { "../../memory_write_VGA/rtl/vgamem.v" "" { Text "C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/memory_write_vga/rtl/dispmem_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/memory_write_vga/rtl/dispmem_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispmem_1 " "Found entity 1: dispmem_1" {  } { { "../../memory_write_VGA/rtl/dispmem_1.v" "" { Text "C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispmem_1.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/memory_write_vga/rtl/dispmem.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/memory_write_vga/rtl/dispmem.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispmem " "Found entity 1: dispmem" {  } { { "../../memory_write_VGA/rtl/dispmem.v" "" { Text "C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispmem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/burning_riscv_vga/rtl/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/burning_riscv_vga/rtl/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "../../burning_riscv_vga/rtl/vga_pll.v" "" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/vga_pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/burning_riscv_vga/rtl/vga_pll/vga_pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/burning_riscv_vga/rtl/vga_pll/vga_pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_0002 " "Found entity 1: vga_pll_0002" {  } { { "../../burning_riscv_vga/rtl/vga_pll/vga_pll_0002.v" "" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/vga_pll/vga_pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838424 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "VGA_port.sv(108) " "Verilog HDL information at VGA_port.sv(108): always construct contains both blocking and non-blocking assignments" {  } { { "../../burning_riscv_vga/rtl/VGA_port.sv" "" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/VGA_port.sv" 108 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749576838424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_Sync H_SYNC VGA_port.sv(13) " "Verilog HDL Declaration information at VGA_port.sv(13): object \"H_Sync\" differs only in case from object \"H_SYNC\" in the same scope" {  } { { "../../burning_riscv_vga/rtl/VGA_port.sv" "" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/VGA_port.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749576838424 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V_Sync V_SYNC VGA_port.sv(15) " "Verilog HDL Declaration information at VGA_port.sv(15): object \"V_Sync\" differs only in case from object \"V_SYNC\" in the same scope" {  } { { "../../burning_riscv_vga/rtl/VGA_port.sv" "" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/VGA_port.sv" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1749576838424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/burning_riscv_vga/rtl/vga_port.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/burning_riscv_vga/rtl/vga_port.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_port " "Found entity 1: VGA_port" {  } { { "../../burning_riscv_vga/rtl/VGA_port.sv" "" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/VGA_port.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/burning_riscv_vga/rtl/memory_write_vga.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/burning_riscv_vga/rtl/memory_write_vga.sv" { { "Info" "ISGN_ENTITY_NAME" "1 memory_write_VGA " "Found entity 1: memory_write_VGA" {  } { { "../../burning_riscv_vga/rtl/memory_write_VGA.sv" "" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/memory_write_VGA.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/memory/rtl/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/memory/rtl/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../../single_cycle_processor/memory/rtl/memory.v" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/opdecoder/rtl/opdecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/opdecoder/rtl/opdecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 opdecoder " "Found entity 1: opdecoder" {  } { { "../../single_cycle_processor/opdecoder/rtl/opdecoder.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/opdecoder/rtl/opdecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/flipflop/rtl/flip_flop.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/flipflop/rtl/flip_flop.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flop " "Found entity 1: flip_flop" {  } { { "../../single_cycle_processor/flipflop/rtl/flip_flop.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/flipflop/rtl/flip_flop.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/extend/rtl/extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/extend/rtl/extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "../../single_cycle_processor/extend/rtl/extend.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/extend/rtl/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "../../single_cycle_processor/datapath/rtl/datapath.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/datapath/rtl/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/controller/rtl/controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/controller/rtl/controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "../../single_cycle_processor/controller/rtl/controller.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/controller/rtl/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/aludecoder/rtl/aludecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/aludecoder/rtl/aludecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALUdecoder " "Found entity 1: ALUdecoder" {  } { { "../../single_cycle_processor/ALUdecoder/rtl/ALUdecoder.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/ALUdecoder/rtl/ALUdecoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/alu/rtl/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/alu/rtl/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../../single_cycle_processor/ALU/rtl/ALU.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/ALU/rtl/ALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/single_cycle_processor/adder/rtl/adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/single_cycle_processor/adder/rtl/adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../../single_cycle_processor/adder/rtl/adder.sv" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/adder/rtl/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/processor_6_stage/hazardunit_up/rtl/hazardunit_up.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/processor_6_stage/hazardunit_up/rtl/hazardunit_up.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hazardUnit_up " "Found entity 1: hazardUnit_up" {  } { { "../../processor_6_stage/hazardunit_up/rtl/hazardunit_up.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/hazardunit_up/rtl/hazardunit_up.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/processor_6_stage/forwordingunit_up/rtl/forwordingunit_up.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/processor_6_stage/forwordingunit_up/rtl/forwordingunit_up.sv" { { "Info" "ISGN_ENTITY_NAME" "1 forwardingunit_up " "Found entity 1: forwardingunit_up" {  } { { "../../processor_6_stage/forwordingunit_up/rtl/forwordingunit_up.sv" "" { Text "C:/Users/PC/Desktop/fyd/processor_6_stage/forwordingunit_up/rtl/forwordingunit_up.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/memory/verilog/rtl/aes_isbox.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/memory/verilog/rtl/aes_isbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_isbox " "Found entity 1: aes_isbox" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/memory/verilog/rtl/aes_isbox.sv" "" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/memory/verilog/rtl/aes_isbox.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/inv_sub_byte/verilog/rtl/inv_sub_byte.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/inv_sub_byte/verilog/rtl/inv_sub_byte.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inv_sub_byte " "Found entity 1: inv_sub_byte" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_sub_byte/verilog/rtl/inv_sub_byte.sv" "" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_sub_byte/verilog/rtl/inv_sub_byte.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/inv_shift_rows/verilog/rtl/inv_shift_rows.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/inv_shift_rows/verilog/rtl/inv_shift_rows.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inv_shift_rows " "Found entity 1: inv_shift_rows" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_shift_rows/verilog/rtl/inv_shift_rows.sv" "" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_shift_rows/verilog/rtl/inv_shift_rows.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/inv_mix_column/verilog/rtl/inv_mix_column.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/inv_mix_column/verilog/rtl/inv_mix_column.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inv_mix_column " "Found entity 1: inv_mix_column" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_mix_column/verilog/rtl/inv_mix_column.sv" "" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_mix_column/verilog/rtl/inv_mix_column.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/inv_mix_column/verilog/rtl/gf_mul.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/inv_mix_column/verilog/rtl/gf_mul.sv" { { "Info" "ISGN_ENTITY_NAME" "1 gf_mul " "Found entity 1: gf_mul" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_mix_column/verilog/rtl/gf_mul.sv" "" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_mix_column/verilog/rtl/gf_mul.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/inv_add_round_key/verilog/rtl/add_round_key.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/decryption/inv_add_round_key/verilog/rtl/add_round_key.sv" { { "Info" "ISGN_ENTITY_NAME" "1 inv_add_round_key " "Found entity 1: inv_add_round_key" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_add_round_key/verilog/rtl/add_round_key.sv" "" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_add_round_key/verilog/rtl/add_round_key.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838500 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/aes_decrypter/verilog/rtl/aes_decrypter.sv " "Can't analyze file -- file AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/aes_decrypter/verilog/rtl/aes_decrypter.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1749576838504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/memory/verilog/rtl/aes_sbox.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/memory/verilog/rtl/aes_sbox.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_sbox " "Found entity 1: aes_sbox" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/memory/verilog/rtl/aes_sbox.sv" "" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/memory/verilog/rtl/aes_sbox.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/sub_byte/verilog/rtl/sub_byte.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/sub_byte/verilog/rtl/sub_byte.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_byte " "Found entity 1: sub_byte" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/sub_byte/verilog/rtl/sub_byte.sv" "" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/sub_byte/verilog/rtl/sub_byte.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/shift_rows/verilog/rtl/shift_rows.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/shift_rows/verilog/rtl/shift_rows.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shift_rows " "Found entity 1: shift_rows" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/shift_rows/verilog/rtl/shift_rows.sv" "" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/shift_rows/verilog/rtl/shift_rows.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/mix_column/verilog/rtl/mix_column.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/mix_column/verilog/rtl/mix_column.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mix_column " "Found entity 1: mix_column" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/mix_column/verilog/rtl/mix_column.sv" "" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/mix_column/verilog/rtl/mix_column.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838520 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/mix_column/verilog/rtl/gf_mul.sv C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_mix_column/verilog/rtl/gf_mul.sv " "File \"C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/mix_column/verilog/rtl/gf_mul.sv\" is a duplicate of already analyzed file \"C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/DECRYPTION/inv_mix_column/verilog/rtl/gf_mul.sv\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1749576838524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/mix_column/verilog/rtl/gf_mul.sv 0 0 " "Found 0 design units, including 0 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/mix_column/verilog/rtl/gf_mul.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/key_expansion/verilog/rtl/sub_word.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/key_expansion/verilog/rtl/sub_word.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sub_word " "Found entity 1: sub_word" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/key_expansion/verilog/rtl/sub_word.sv" "" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/key_expansion/verilog/rtl/sub_word.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838528 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "key_expansion.sv(41) " "Verilog HDL information at key_expansion.sv(41): always construct contains both blocking and non-blocking assignments" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/key_expansion/verilog/rtl/key_expansion.sv" "" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/key_expansion/verilog/rtl/key_expansion.sv" 41 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1749576838532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/key_expansion/verilog/rtl/key_expansion.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/key_expansion/verilog/rtl/key_expansion.sv" { { "Info" "ISGN_ENTITY_NAME" "1 key_expansion " "Found entity 1: key_expansion" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/key_expansion/verilog/rtl/key_expansion.sv" "" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/key_expansion/verilog/rtl/key_expansion.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/aes_encrypter/verilog/rtl/aes_encrypter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/aes_encrypter/verilog/rtl/aes_encrypter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 aes_encrypter " "Found entity 1: aes_encrypter" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/aes_encrypter/verilog/rtl/aes_encrypter.sv" "" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/aes_encrypter/verilog/rtl/aes_encrypter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/add_round_key/verilog/rtl/add_round_key.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/pc/desktop/fyd/aes_hardware_accellerator/fyp_rtl_design/encryption/add_round_key/verilog/rtl/add_round_key.sv" { { "Info" "ISGN_ENTITY_NAME" "1 add_round_key " "Found entity 1: add_round_key" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/add_round_key/verilog/rtl/add_round_key.sv" "" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/add_round_key/verilog/rtl/add_round_key.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576838540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576838540 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid_out_de AES_riscv_connect.sv(192) " "Verilog HDL Implicit Net warning at AES_riscv_connect.sv(192): created implicit net for \"valid_out_de\"" {  } { { "../rtl/AES_riscv_connect.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv" 192 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576838608 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "valid_out_en AES_riscv_connect.sv(198) " "Verilog HDL Implicit Net warning at AES_riscv_connect.sv(198): created implicit net for \"valid_out_en\"" {  } { { "../rtl/AES_riscv_connect.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv" 198 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576838608 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "system " "Elaborating entity \"system\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1749576839008 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 system.sv(4) " "Output port \"HEX0\" at system.sv(4) has no driver" {  } { { "../rtl/system.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/system.sv" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749576839136 "|system"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 system.sv(5) " "Output port \"HEX1\" at system.sv(5) has no driver" {  } { { "../rtl/system.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/system.sv" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749576839136 "|system"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 system.sv(6) " "Output port \"HEX2\" at system.sv(6) has no driver" {  } { { "../rtl/system.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/system.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749576839136 "|system"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 system.sv(7) " "Output port \"HEX3\" at system.sv(7) has no driver" {  } { { "../rtl/system.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/system.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749576839136 "|system"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 system.sv(8) " "Output port \"HEX4\" at system.sv(8) has no driver" {  } { { "../rtl/system.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/system.sv" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749576839136 "|system"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 system.sv(9) " "Output port \"HEX5\" at system.sv(9) has no driver" {  } { { "../rtl/system.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/system.sv" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1749576839136 "|system"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reset_debouncer reset_debouncer:reset_debouncer " "Elaborating entity \"reset_debouncer\" for hierarchy \"reset_debouncer:reset_debouncer\"" {  } { { "../rtl/system.sv" "reset_debouncer" { Text "C:/Users/PC/Desktop/fyd/system/rtl/system.sv" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576839591 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 reset_debouncer.sv(89) " "Verilog HDL assignment warning at reset_debouncer.sv(89): truncated value with size 32 to match size of target (20)" {  } { { "../../burning_riscv_vga/rtl/reset_debouncer.sv" "" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/reset_debouncer.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749576839599 "|system|reset_debouncer:reset_debouncer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:vga_pll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:vga_pll\"" {  } { { "../rtl/system.sv" "vga_pll" { Text "C:/Users/PC/Desktop/fyd/system/rtl/system.sv" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576839675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_0002 vga_pll:vga_pll\|vga_pll_0002:vga_pll_inst " "Elaborating entity \"vga_pll_0002\" for hierarchy \"vga_pll:vga_pll\|vga_pll_0002:vga_pll_inst\"" {  } { { "../../burning_riscv_vga/rtl/vga_pll.v" "vga_pll_inst" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/vga_pll.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576839685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vga_pll:vga_pll\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vga_pll:vga_pll\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "../../burning_riscv_vga/rtl/vga_pll/vga_pll_0002.v" "altera_pll_i" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576839901 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1749576839965 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:vga_pll\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vga_pll:vga_pll\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\"" {  } { { "../../burning_riscv_vga/rtl/vga_pll/vga_pll_0002.v" "" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576840190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:vga_pll\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vga_pll:vga_pll\|vga_pll_0002:vga_pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 65.000000 MHz " "Parameter \"output_clock_frequency0\" = \"65.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576840200 ""}  } { { "../../burning_riscv_vga/rtl/vga_pll/vga_pll_0002.v" "" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/vga_pll/vga_pll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749576840200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES_riscv_connect AES_riscv_connect:AES_riscv_connect " "Elaborating entity \"AES_riscv_connect\" for hierarchy \"AES_riscv_connect:AES_riscv_connect\"" {  } { { "../rtl/system.sv" "AES_riscv_connect" { Text "C:/Users/PC/Desktop/fyd/system/rtl/system.sv" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576840212 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aes_encrypt_3d AES_riscv_connect.sv(39) " "Verilog HDL or VHDL warning at AES_riscv_connect.sv(39): object \"aes_encrypt_3d\" assigned a value but never read" {  } { { "../rtl/AES_riscv_connect.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749576840219 "|system|AES_riscv_connect:AES_riscv_connect"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aes_decrypt_3d AES_riscv_connect.sv(43) " "Verilog HDL or VHDL warning at AES_riscv_connect.sv(43): object \"aes_decrypt_3d\" assigned a value but never read" {  } { { "../rtl/AES_riscv_connect.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1749576840219 "|system|AES_riscv_connect:AES_riscv_connect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 AES_riscv_connect.sv(68) " "Verilog HDL assignment warning at AES_riscv_connect.sv(68): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/AES_riscv_connect.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749576840219 "|system|AES_riscv_connect:AES_riscv_connect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AES_riscv_connect.sv(116) " "Verilog HDL assignment warning at AES_riscv_connect.sv(116): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/AES_riscv_connect.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749576840223 "|system|AES_riscv_connect:AES_riscv_connect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AES_riscv_connect.sv(135) " "Verilog HDL assignment warning at AES_riscv_connect.sv(135): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/AES_riscv_connect.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749576840231 "|system|AES_riscv_connect:AES_riscv_connect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 AES_riscv_connect.sv(136) " "Verilog HDL assignment warning at AES_riscv_connect.sv(136): truncated value with size 32 to match size of target (14)" {  } { { "../rtl/AES_riscv_connect.sv" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749576840231 "|system|AES_riscv_connect:AES_riscv_connect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AES_DATA_mem AES_riscv_connect:AES_riscv_connect\|AES_DATA_mem:AES_KEY_mem " "Elaborating entity \"AES_DATA_mem\" for hierarchy \"AES_riscv_connect:AES_riscv_connect\|AES_DATA_mem:AES_KEY_mem\"" {  } { { "../rtl/AES_riscv_connect.sv" "AES_KEY_mem" { Text "C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576840303 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram AES_riscv_connect:AES_riscv_connect\|AES_DATA_mem:AES_KEY_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"AES_riscv_connect:AES_riscv_connect\|AES_DATA_mem:AES_KEY_mem\|altsyncram:altsyncram_component\"" {  } { { "../rtl/AES_DATA_mem.v" "altsyncram_component" { Text "C:/Users/PC/Desktop/fyd/system/rtl/AES_DATA_mem.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576841848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "AES_riscv_connect:AES_riscv_connect\|AES_DATA_mem:AES_KEY_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"AES_riscv_connect:AES_riscv_connect\|AES_DATA_mem:AES_KEY_mem\|altsyncram:altsyncram_component\"" {  } { { "../rtl/AES_DATA_mem.v" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/AES_DATA_mem.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576841886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "AES_riscv_connect:AES_riscv_connect\|AES_DATA_mem:AES_KEY_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"AES_riscv_connect:AES_riscv_connect\|AES_DATA_mem:AES_KEY_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../../AES_riscv_connect/rtl/data_mem.mif " "Parameter \"init_file\" = \"../../AES_riscv_connect/rtl/data_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16384 " "Parameter \"numwords_b\" = \"16384\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 14 " "Parameter \"widthad_b\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 128 " "Parameter \"width_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576841886 ""}  } { { "../rtl/AES_DATA_mem.v" "" { Text "C:/Users/PC/Desktop/fyd/system/rtl/AES_DATA_mem.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749576841886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_25r2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_25r2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_25r2 " "Found entity 1: altsyncram_25r2" {  } { { "db/altsyncram_25r2.tdf" "" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_25r2.tdf" 36 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576842226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576842226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_25r2 AES_riscv_connect:AES_riscv_connect\|AES_DATA_mem:AES_KEY_mem\|altsyncram:altsyncram_component\|altsyncram_25r2:auto_generated " "Elaborating entity \"altsyncram_25r2\" for hierarchy \"AES_riscv_connect:AES_riscv_connect\|AES_DATA_mem:AES_KEY_mem\|altsyncram:altsyncram_component\|altsyncram_25r2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576842226 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "65040 65536 0 3 3 " "65040 out of 65536 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 3 warnings found, and 3 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "0 4095 " "Addresses ranging from 0 to 4095 are not initialized" {  } { { "C:/Users/PC/Desktop/fyd/AES_riscv_connect/rtl/data_mem.mif" "" { Text "C:/Users/PC/Desktop/fyd/AES_riscv_connect/rtl/data_mem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1749576842426 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "4344 4351 " "Addresses ranging from 4344 to 4351 are not initialized" {  } { { "C:/Users/PC/Desktop/fyd/AES_riscv_connect/rtl/data_mem.mif" "" { Text "C:/Users/PC/Desktop/fyd/AES_riscv_connect/rtl/data_mem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1749576842426 ""} { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "4600 65535 " "Addresses ranging from 4600 to 65535 are not initialized" {  } { { "C:/Users/PC/Desktop/fyd/AES_riscv_connect/rtl/data_mem.mif" "" { Text "C:/Users/PC/Desktop/fyd/AES_riscv_connect/rtl/data_mem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1749576842426 ""}  } { { "C:/Users/PC/Desktop/fyd/AES_riscv_connect/rtl/data_mem.mif" "" { Text "C:/Users/PC/Desktop/fyd/AES_riscv_connect/rtl/data_mem.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1749576842426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dla " "Found entity 1: decode_dla" {  } { { "db/decode_dla.tdf" "" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/decode_dla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576843096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576843096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_dla AES_riscv_connect:AES_riscv_connect\|AES_DATA_mem:AES_KEY_mem\|altsyncram:altsyncram_component\|altsyncram_25r2:auto_generated\|decode_dla:decode2 " "Elaborating entity \"decode_dla\" for hierarchy \"AES_riscv_connect:AES_riscv_connect\|AES_DATA_mem:AES_KEY_mem\|altsyncram:altsyncram_component\|altsyncram_25r2:auto_generated\|decode_dla:decode2\"" {  } { { "db/altsyncram_25r2.tdf" "decode2" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_25r2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576843096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_61a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_61a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_61a " "Found entity 1: decode_61a" {  } { { "db/decode_61a.tdf" "" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/decode_61a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576843156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576843156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_61a AES_riscv_connect:AES_riscv_connect\|AES_DATA_mem:AES_KEY_mem\|altsyncram:altsyncram_component\|altsyncram_25r2:auto_generated\|decode_61a:rden_decode_a " "Elaborating entity \"decode_61a\" for hierarchy \"AES_riscv_connect:AES_riscv_connect\|AES_DATA_mem:AES_KEY_mem\|altsyncram:altsyncram_component\|altsyncram_25r2:auto_generated\|decode_61a:rden_decode_a\"" {  } { { "db/altsyncram_25r2.tdf" "rden_decode_a" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_25r2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576843156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ahb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ahb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ahb " "Found entity 1: mux_ahb" {  } { { "db/mux_ahb.tdf" "" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/mux_ahb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576843248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576843248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ahb AES_riscv_connect:AES_riscv_connect\|AES_DATA_mem:AES_KEY_mem\|altsyncram:altsyncram_component\|altsyncram_25r2:auto_generated\|mux_ahb:mux4 " "Elaborating entity \"mux_ahb\" for hierarchy \"AES_riscv_connect:AES_riscv_connect\|AES_DATA_mem:AES_KEY_mem\|altsyncram:altsyncram_component\|altsyncram_25r2:auto_generated\|mux_ahb:mux4\"" {  } { { "db/altsyncram_25r2.tdf" "mux4" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_25r2.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576843248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0jb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0jb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0jb " "Found entity 1: mux_0jb" {  } { { "db/mux_0jb.tdf" "" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/mux_0jb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576843388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576843388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0jb AES_riscv_connect:AES_riscv_connect\|AES_DATA_mem:AES_KEY_mem\|altsyncram:altsyncram_component\|altsyncram_25r2:auto_generated\|mux_0jb:mux5 " "Elaborating entity \"mux_0jb\" for hierarchy \"AES_riscv_connect:AES_riscv_connect\|AES_DATA_mem:AES_KEY_mem\|altsyncram:altsyncram_component\|altsyncram_25r2:auto_generated\|mux_0jb:mux5\"" {  } { { "db/altsyncram_25r2.tdf" "mux5" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_25r2.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576843392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_encrypter AES_riscv_connect:AES_riscv_connect\|aes_encrypter:aes_encrypter " "Elaborating entity \"aes_encrypter\" for hierarchy \"AES_riscv_connect:AES_riscv_connect\|aes_encrypter:aes_encrypter\"" {  } { { "../rtl/AES_riscv_connect.sv" "aes_encrypter" { Text "C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576844038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_expansion AES_riscv_connect:AES_riscv_connect\|aes_encrypter:aes_encrypter\|key_expansion:key_exp " "Elaborating entity \"key_expansion\" for hierarchy \"AES_riscv_connect:AES_riscv_connect\|aes_encrypter:aes_encrypter\|key_expansion:key_exp\"" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/aes_encrypter/verilog/rtl/aes_encrypter.sv" "key_exp" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/aes_encrypter/verilog/rtl/aes_encrypter.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576844386 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "exp_key " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"exp_key\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1749576844638 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "tmp2_reg " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"tmp2_reg\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1749576844638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_word AES_riscv_connect:AES_riscv_connect\|aes_encrypter:aes_encrypter\|key_expansion:key_exp\|sub_word:sub_word_gen\[0\].sub_word_inst " "Elaborating entity \"sub_word\" for hierarchy \"AES_riscv_connect:AES_riscv_connect\|aes_encrypter:aes_encrypter\|key_expansion:key_exp\|sub_word:sub_word_gen\[0\].sub_word_inst\"" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/key_expansion/verilog/rtl/key_expansion.sv" "sub_word_gen\[0\].sub_word_inst" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/key_expansion/verilog/rtl/key_expansion.sv" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576844702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_sbox AES_riscv_connect:AES_riscv_connect\|aes_encrypter:aes_encrypter\|key_expansion:key_exp\|sub_word:sub_word_gen\[0\].sub_word_inst\|aes_sbox:subsword\[0\].sboxx " "Elaborating entity \"aes_sbox\" for hierarchy \"AES_riscv_connect:AES_riscv_connect\|aes_encrypter:aes_encrypter\|key_expansion:key_exp\|sub_word:sub_word_gen\[0\].sub_word_inst\|aes_sbox:subsword\[0\].sboxx\"" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/key_expansion/verilog/rtl/sub_word.sv" "subsword\[0\].sboxx" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/key_expansion/verilog/rtl/sub_word.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576844718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sub_byte AES_riscv_connect:AES_riscv_connect\|aes_encrypter:aes_encrypter\|sub_byte:aes_rounds\[0\].sub_byte_inst " "Elaborating entity \"sub_byte\" for hierarchy \"AES_riscv_connect:AES_riscv_connect\|aes_encrypter:aes_encrypter\|sub_byte:aes_rounds\[0\].sub_byte_inst\"" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/aes_encrypter/verilog/rtl/aes_encrypter.sv" "aes_rounds\[0\].sub_byte_inst" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/aes_encrypter/verilog/rtl/aes_encrypter.sv" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576844824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_rows AES_riscv_connect:AES_riscv_connect\|aes_encrypter:aes_encrypter\|shift_rows:aes_rounds\[0\].shift_rows_inst " "Elaborating entity \"shift_rows\" for hierarchy \"AES_riscv_connect:AES_riscv_connect\|aes_encrypter:aes_encrypter\|shift_rows:aes_rounds\[0\].shift_rows_inst\"" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/aes_encrypter/verilog/rtl/aes_encrypter.sv" "aes_rounds\[0\].shift_rows_inst" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/aes_encrypter/verilog/rtl/aes_encrypter.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576844864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix_column AES_riscv_connect:AES_riscv_connect\|aes_encrypter:aes_encrypter\|mix_column:aes_rounds\[0\].mix_column_inst " "Elaborating entity \"mix_column\" for hierarchy \"AES_riscv_connect:AES_riscv_connect\|aes_encrypter:aes_encrypter\|mix_column:aes_rounds\[0\].mix_column_inst\"" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/aes_encrypter/verilog/rtl/aes_encrypter.sv" "aes_rounds\[0\].mix_column_inst" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/aes_encrypter/verilog/rtl/aes_encrypter.sv" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576844876 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "inp " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"inp\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1749576844900 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mul_mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mul_mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1749576844900 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "mul " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"mul\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1749576844900 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "const_mat " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"const_mat\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1749576844900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gf_mul AES_riscv_connect:AES_riscv_connect\|aes_encrypter:aes_encrypter\|mix_column:aes_rounds\[0\].mix_column_inst\|gf_mul:row_loop\[0\].col_loop\[0\].mul_loop\[0\].gf_mul_inst " "Elaborating entity \"gf_mul\" for hierarchy \"AES_riscv_connect:AES_riscv_connect\|aes_encrypter:aes_encrypter\|mix_column:aes_rounds\[0\].mix_column_inst\|gf_mul:row_loop\[0\].col_loop\[0\].mul_loop\[0\].gf_mul_inst\"" {  } { { "../../AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/mix_column/verilog/rtl/mix_column.sv" "row_loop\[0\].col_loop\[0\].mul_loop\[0\].gf_mul_inst" { Text "C:/Users/PC/Desktop/fyd/AES_Hardware_Accellerator/FYP_RTL_DESIGN/ENCRYPTION/mix_column/verilog/rtl/mix_column.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576844916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor_6_stage processor_6_stage:processor_6_stage " "Elaborating entity \"processor_6_stage\" for hierarchy \"processor_6_stage:processor_6_stage\"" {  } { { "../rtl/system.sv" "processor_6_stage" { Text "C:/Users/PC/Desktop/fyd/system/rtl/system.sv" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576845844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop processor_6_stage:processor_6_stage\|flip_flop:flipflop_0 " "Elaborating entity \"flip_flop\" for hierarchy \"processor_6_stage:processor_6_stage\|flip_flop:flipflop_0\"" {  } { { "../rtl/processor_6_stage.sv" "flipflop_0" { Text "C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576845938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop processor_6_stage:processor_6_stage\|flip_flop:flipflop_STF " "Elaborating entity \"flip_flop\" for hierarchy \"processor_6_stage:processor_6_stage\|flip_flop:flipflop_STF\"" {  } { { "../rtl/processor_6_stage.sv" "flipflop_STF" { Text "C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576845954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor_6_stage:processor_6_stage\|adder:adder_0 " "Elaborating entity \"adder\" for hierarchy \"processor_6_stage:processor_6_stage\|adder:adder_0\"" {  } { { "../rtl/processor_6_stage.sv" "adder_0" { Text "C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576845970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop processor_6_stage:processor_6_stage\|flip_flop:flipflop_1 " "Elaborating entity \"flip_flop\" for hierarchy \"processor_6_stage:processor_6_stage\|flip_flop:flipflop_1\"" {  } { { "../rtl/processor_6_stage.sv" "flipflop_1" { Text "C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv" 153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576845986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller processor_6_stage:processor_6_stage\|controller:controller " "Elaborating entity \"controller\" for hierarchy \"processor_6_stage:processor_6_stage\|controller:controller\"" {  } { { "../rtl/processor_6_stage.sv" "controller" { Text "C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576846018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opdecoder processor_6_stage:processor_6_stage\|controller:controller\|opdecoder:opdecoder " "Elaborating entity \"opdecoder\" for hierarchy \"processor_6_stage:processor_6_stage\|controller:controller\|opdecoder:opdecoder\"" {  } { { "../../single_cycle_processor/controller/rtl/controller.sv" "opdecoder" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/controller/rtl/controller.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576846034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUdecoder processor_6_stage:processor_6_stage\|controller:controller\|ALUdecoder:ALUdecoder " "Elaborating entity \"ALUdecoder\" for hierarchy \"processor_6_stage:processor_6_stage\|controller:controller\|ALUdecoder:ALUdecoder\"" {  } { { "../../single_cycle_processor/controller/rtl/controller.sv" "ALUdecoder" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/controller/rtl/controller.sv" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576846050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_up processor_6_stage:processor_6_stage\|register_up:register_up " "Elaborating entity \"register_up\" for hierarchy \"processor_6_stage:processor_6_stage\|register_up:register_up\"" {  } { { "../rtl/processor_6_stage.sv" "register_up" { Text "C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576846062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend processor_6_stage:processor_6_stage\|extend:extend " "Elaborating entity \"extend\" for hierarchy \"processor_6_stage:processor_6_stage\|extend:extend\"" {  } { { "../rtl/processor_6_stage.sv" "extend" { Text "C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576846354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazardUnit_up processor_6_stage:processor_6_stage\|hazardUnit_up:hazardUnit_up " "Elaborating entity \"hazardUnit_up\" for hierarchy \"processor_6_stage:processor_6_stage\|hazardUnit_up:hazardUnit_up\"" {  } { { "../rtl/processor_6_stage.sv" "hazardUnit_up" { Text "C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576846386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop processor_6_stage:processor_6_stage\|flip_flop:flipflop_2 " "Elaborating entity \"flip_flop\" for hierarchy \"processor_6_stage:processor_6_stage\|flip_flop:flipflop_2\"" {  } { { "../rtl/processor_6_stage.sv" "flipflop_2" { Text "C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576846406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forwardingunit_up processor_6_stage:processor_6_stage\|forwardingunit_up:forwardingunit_up " "Elaborating entity \"forwardingunit_up\" for hierarchy \"processor_6_stage:processor_6_stage\|forwardingunit_up:forwardingunit_up\"" {  } { { "../rtl/processor_6_stage.sv" "forwardingunit_up" { Text "C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576846526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop processor_6_stage:processor_6_stage\|flip_flop:flipflop_3 " "Elaborating entity \"flip_flop\" for hierarchy \"processor_6_stage:processor_6_stage\|flip_flop:flipflop_3\"" {  } { { "../rtl/processor_6_stage.sv" "flipflop_3" { Text "C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576846542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU processor_6_stage:processor_6_stage\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"processor_6_stage:processor_6_stage\|ALU:ALU\"" {  } { { "../rtl/processor_6_stage.sv" "ALU" { Text "C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576846606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop processor_6_stage:processor_6_stage\|flip_flop:flipflop_4 " "Elaborating entity \"flip_flop\" for hierarchy \"processor_6_stage:processor_6_stage\|flip_flop:flipflop_4\"" {  } { { "../rtl/processor_6_stage.sv" "flipflop_4" { Text "C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576846630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory processor_6_stage:processor_6_stage\|memory:memory_0 " "Elaborating entity \"memory\" for hierarchy \"processor_6_stage:processor_6_stage\|memory:memory_0\"" {  } { { "../rtl/processor_6_stage.sv" "memory_0" { Text "C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576846666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram processor_6_stage:processor_6_stage\|memory:memory_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"processor_6_stage:processor_6_stage\|memory:memory_0\|altsyncram:altsyncram_component\"" {  } { { "../../single_cycle_processor/memory/rtl/memory.v" "altsyncram_component" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576846818 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor_6_stage:processor_6_stage\|memory:memory_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"processor_6_stage:processor_6_stage\|memory:memory_0\|altsyncram:altsyncram_component\"" {  } { { "../../single_cycle_processor/memory/rtl/memory.v" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v" 101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576846846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor_6_stage:processor_6_stage\|memory:memory_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"processor_6_stage:processor_6_stage\|memory:memory_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Riscvt.mif " "Parameter \"init_file\" = \"Riscvt.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32768 " "Parameter \"numwords_b\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR0 " "Parameter \"outdata_aclr_b\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576846846 ""}  } { { "../../single_cycle_processor/memory/rtl/memory.v" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/memory.v" 101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749576846846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5nq2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5nq2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5nq2 " "Found entity 1: altsyncram_5nq2" {  } { { "db/altsyncram_5nq2.tdf" "" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_5nq2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576846970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576846970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5nq2 processor_6_stage:processor_6_stage\|memory:memory_0\|altsyncram:altsyncram_component\|altsyncram_5nq2:auto_generated " "Elaborating entity \"altsyncram_5nq2\" for hierarchy \"processor_6_stage:processor_6_stage\|memory:memory_0\|altsyncram:altsyncram_component\|altsyncram_5nq2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576846970 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "31832 32768 0 1 1 " "31832 out of 32768 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "936 32767 " "Addresses ranging from 936 to 32767 are not initialized" {  } { { "C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/Riscvt.mif" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/Riscvt.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1749576846990 ""}  } { { "C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/Riscvt.mif" "" { Text "C:/Users/PC/Desktop/fyd/single_cycle_processor/memory/rtl/Riscvt.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1749576846990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576847318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576847318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la processor_6_stage:processor_6_stage\|memory:memory_0\|altsyncram:altsyncram_component\|altsyncram_5nq2:auto_generated\|decode_8la:decode2 " "Elaborating entity \"decode_8la\" for hierarchy \"processor_6_stage:processor_6_stage\|memory:memory_0\|altsyncram:altsyncram_component\|altsyncram_5nq2:auto_generated\|decode_8la:decode2\"" {  } { { "db/altsyncram_5nq2.tdf" "decode2" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_5nq2.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576847318 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_11a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_11a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_11a " "Found entity 1: decode_11a" {  } { { "db/decode_11a.tdf" "" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/decode_11a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576847422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576847422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_11a processor_6_stage:processor_6_stage\|memory:memory_0\|altsyncram:altsyncram_component\|altsyncram_5nq2:auto_generated\|decode_11a:rden_decode_a " "Elaborating entity \"decode_11a\" for hierarchy \"processor_6_stage:processor_6_stage\|memory:memory_0\|altsyncram:altsyncram_component\|altsyncram_5nq2:auto_generated\|decode_11a:rden_decode_a\"" {  } { { "db/altsyncram_5nq2.tdf" "rden_decode_a" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_5nq2.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576847422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ofb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ofb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ofb " "Found entity 1: mux_ofb" {  } { { "db/mux_ofb.tdf" "" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/mux_ofb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576847518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576847518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ofb processor_6_stage:processor_6_stage\|memory:memory_0\|altsyncram:altsyncram_component\|altsyncram_5nq2:auto_generated\|mux_ofb:mux4 " "Elaborating entity \"mux_ofb\" for hierarchy \"processor_6_stage:processor_6_stage\|memory:memory_0\|altsyncram:altsyncram_component\|altsyncram_5nq2:auto_generated\|mux_ofb:mux4\"" {  } { { "db/altsyncram_5nq2.tdf" "mux4" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_5nq2.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576847518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop processor_6_stage:processor_6_stage\|flip_flop:flipflop_5 " "Elaborating entity \"flip_flop\" for hierarchy \"processor_6_stage:processor_6_stage\|flip_flop:flipflop_5\"" {  } { { "../rtl/processor_6_stage.sv" "flipflop_5" { Text "C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576847682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flip_flop processor_6_stage:processor_6_stage\|flip_flop:flipflop_U " "Elaborating entity \"flip_flop\" for hierarchy \"processor_6_stage:processor_6_stage\|flip_flop:flipflop_U\"" {  } { { "../rtl/processor_6_stage.sv" "flipflop_U" { Text "C:/Users/PC/Desktop/fyd/system/rtl/processor_6_stage.sv" 347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576847722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "connect_riscv_vga connect_riscv_vga:connect_riscv_vga " "Elaborating entity \"connect_riscv_vga\" for hierarchy \"connect_riscv_vga:connect_riscv_vga\"" {  } { { "../rtl/system.sv" "connect_riscv_vga" { Text "C:/Users/PC/Desktop/fyd/system/rtl/system.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576847738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_write_VGA memory_write_VGA:memory_write_VGA " "Elaborating entity \"memory_write_VGA\" for hierarchy \"memory_write_VGA:memory_write_VGA\"" {  } { { "../rtl/system.sv" "memory_write_VGA" { Text "C:/Users/PC/Desktop/fyd/system/rtl/system.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576847750 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 memory_write_VGA.sv(38) " "Verilog HDL assignment warning at memory_write_VGA.sv(38): truncated value with size 32 to match size of target (6)" {  } { { "../../burning_riscv_vga/rtl/memory_write_VGA.sv" "" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/memory_write_VGA.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749576847754 "|system|memory_write_VGA:memory_write_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 memory_write_VGA.sv(56) " "Verilog HDL assignment warning at memory_write_VGA.sv(56): truncated value with size 32 to match size of target (7)" {  } { { "../../burning_riscv_vga/rtl/memory_write_VGA.sv" "" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/memory_write_VGA.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749576847754 "|system|memory_write_VGA:memory_write_VGA"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 memory_write_VGA.sv(68) " "Verilog HDL assignment warning at memory_write_VGA.sv(68): truncated value with size 32 to match size of target (8)" {  } { { "../../burning_riscv_vga/rtl/memory_write_VGA.sv" "" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/memory_write_VGA.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749576847754 "|system|memory_write_VGA:memory_write_VGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgamem memory_write_VGA:memory_write_VGA\|vgamem:vga_memory_name\[0\].vgamem " "Elaborating entity \"vgamem\" for hierarchy \"memory_write_VGA:memory_write_VGA\|vgamem:vga_memory_name\[0\].vgamem\"" {  } { { "../../burning_riscv_vga/rtl/memory_write_VGA.sv" "vga_memory_name\[0\].vgamem" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/memory_write_VGA.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576847810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram memory_write_VGA:memory_write_VGA\|vgamem:vga_memory_name\[0\].vgamem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"memory_write_VGA:memory_write_VGA\|vgamem:vga_memory_name\[0\].vgamem\|altsyncram:altsyncram_component\"" {  } { { "../../memory_write_VGA/rtl/vgamem.v" "altsyncram_component" { Text "C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576847918 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "memory_write_VGA:memory_write_VGA\|vgamem:vga_memory_name\[0\].vgamem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"memory_write_VGA:memory_write_VGA\|vgamem:vga_memory_name\[0\].vgamem\|altsyncram:altsyncram_component\"" {  } { { "../../memory_write_VGA/rtl/vgamem.v" "" { Text "C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576847942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "memory_write_VGA:memory_write_VGA\|vgamem:vga_memory_name\[0\].vgamem\|altsyncram:altsyncram_component " "Instantiated megafunction \"memory_write_VGA:memory_write_VGA\|vgamem:vga_memory_name\[0\].vgamem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576847942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576847942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif " "Parameter \"init_file\" = \"C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/ASCIIFONTS.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576847942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576847942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576847942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576847942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576847942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576847942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576847942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576847942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576847942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576847942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576847942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576847942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576847942 ""}  } { { "../../memory_write_VGA/rtl/vgamem.v" "" { Text "C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/vgamem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749576847942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_38t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_38t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_38t1 " "Found entity 1: altsyncram_38t1" {  } { { "db/altsyncram_38t1.tdf" "" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_38t1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576848018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576848018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_38t1 memory_write_VGA:memory_write_VGA\|vgamem:vga_memory_name\[0\].vgamem\|altsyncram:altsyncram_component\|altsyncram_38t1:auto_generated " "Elaborating entity \"altsyncram_38t1\" for hierarchy \"memory_write_VGA:memory_write_VGA\|vgamem:vga_memory_name\[0\].vgamem\|altsyncram:altsyncram_component\|altsyncram_38t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576848018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_port VGA_port:VGA_port " "Elaborating entity \"VGA_port\" for hierarchy \"VGA_port:VGA_port\"" {  } { { "../rtl/system.sv" "VGA_port" { Text "C:/Users/PC/Desktop/fyd/system/rtl/system.sv" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576848346 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_port.sv(65) " "Verilog HDL assignment warning at VGA_port.sv(65): truncated value with size 32 to match size of target (11)" {  } { { "../../burning_riscv_vga/rtl/VGA_port.sv" "" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/VGA_port.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749576848346 "|system|VGA_port:VGA_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_port.sv(68) " "Verilog HDL assignment warning at VGA_port.sv(68): truncated value with size 32 to match size of target (9)" {  } { { "../../burning_riscv_vga/rtl/VGA_port.sv" "" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/VGA_port.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749576848346 "|system|VGA_port:VGA_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 VGA_port.sv(69) " "Verilog HDL assignment warning at VGA_port.sv(69): truncated value with size 32 to match size of target (9)" {  } { { "../../burning_riscv_vga/rtl/VGA_port.sv" "" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/VGA_port.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749576848346 "|system|VGA_port:VGA_port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 VGA_port.sv(70) " "Verilog HDL assignment warning at VGA_port.sv(70): truncated value with size 32 to match size of target (11)" {  } { { "../../burning_riscv_vga/rtl/VGA_port.sv" "" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/VGA_port.sv" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1749576848350 "|system|VGA_port:VGA_port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispmem VGA_port:VGA_port\|dispmem:dispmem " "Elaborating entity \"dispmem\" for hierarchy \"VGA_port:VGA_port\|dispmem:dispmem\"" {  } { { "../../burning_riscv_vga/rtl/VGA_port.sv" "dispmem" { Text "C:/Users/PC/Desktop/fyd/burning_riscv_vga/rtl/VGA_port.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576848382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram VGA_port:VGA_port\|dispmem:dispmem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"VGA_port:VGA_port\|dispmem:dispmem\|altsyncram:altsyncram_component\"" {  } { { "../../memory_write_VGA/rtl/dispmem.v" "altsyncram_component" { Text "C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispmem.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576848514 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "VGA_port:VGA_port\|dispmem:dispmem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"VGA_port:VGA_port\|dispmem:dispmem\|altsyncram:altsyncram_component\"" {  } { { "../../memory_write_VGA/rtl/dispmem.v" "" { Text "C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispmem.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576848530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "VGA_port:VGA_port\|dispmem:dispmem\|altsyncram:altsyncram_component " "Instantiated megafunction \"VGA_port:VGA_port\|dispmem:dispmem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispscreendata.mif " "Parameter \"init_file\" = \"C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispscreendata.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 65536 " "Parameter \"numwords_b\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 16 " "Parameter \"widthad_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1749576848530 ""}  } { { "../../memory_write_VGA/rtl/dispmem.v" "" { Text "C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispmem.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1749576848530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_e2v2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_e2v2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_e2v2 " "Found entity 1: altsyncram_e2v2" {  } { { "db/altsyncram_e2v2.tdf" "" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_e2v2.tdf" 34 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576848602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576848602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_e2v2 VGA_port:VGA_port\|dispmem:dispmem\|altsyncram:altsyncram_component\|altsyncram_e2v2:auto_generated " "Elaborating entity \"altsyncram_e2v2\" for hierarchy \"VGA_port:VGA_port\|dispmem:dispmem\|altsyncram:altsyncram_component\|altsyncram_e2v2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576848606 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "65530 65536 0 1 1 " "65530 out of 65536 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "4 65533 " "Addresses ranging from 4 to 65533 are not initialized" {  } { { "C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispscreendata.mif" "" { Text "C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispscreendata.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1749576848614 ""}  } { { "C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispscreendata.mif" "" { Text "C:/Users/PC/Desktop/fyd/memory_write_VGA/rtl/dispscreendata.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1749576848614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tfb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tfb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tfb " "Found entity 1: mux_tfb" {  } { { "db/mux_tfb.tdf" "" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/mux_tfb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1749576848822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576848822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tfb VGA_port:VGA_port\|dispmem:dispmem\|altsyncram:altsyncram_component\|altsyncram_e2v2:auto_generated\|mux_tfb:mux4 " "Elaborating entity \"mux_tfb\" for hierarchy \"VGA_port:VGA_port\|dispmem:dispmem\|altsyncram:altsyncram_component\|altsyncram_e2v2:auto_generated\|mux_tfb:mux4\"" {  } { { "db/altsyncram_e2v2.tdf" "mux4" { Text "C:/Users/PC/Desktop/fyd/system/synth/db/altsyncram_e2v2.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1749576848822 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "aes_decrypter aes_decrypter " "Node instance \"aes_decrypter\" instantiates undefined entity \"aes_decrypter\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "../rtl/AES_riscv_connect.sv" "aes_decrypter" { Text "C:/Users/PC/Desktop/fyd/system/rtl/AES_riscv_connect.sv" 221 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1749576848917 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/PC/Desktop/fyd/system/synth/output_files/system.map.smsg " "Generated suppressed messages file C:/Users/PC/Desktop/fyd/system/synth/output_files/system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576849229 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 32 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1749576849573 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Jun 10 22:34:09 2025 " "Processing ended: Tue Jun 10 22:34:09 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1749576849573 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1749576849573 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1749576849573 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576849573 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 32 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 32 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1749576850401 ""}
