
---------- Begin Simulation Statistics ----------
final_tick                                  389666500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 201653                       # Simulator instruction rate (inst/s)
host_mem_usage                                 654612                       # Number of bytes of host memory used
host_op_rate                                   336955                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     5.89                       # Real time elapsed on the host
host_tick_rate                               66175911                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1187371                       # Number of instructions simulated
sim_ops                                       1984103                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000390                       # Number of seconds simulated
sim_ticks                                   389666500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                   1359357                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   937214                       # number of cc regfile writes
system.cpu.committedInsts                     1187371                       # Number of Instructions Simulated
system.cpu.committedOps                       1984103                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.656353                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.656353                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     25035                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    25006                       # number of floating regfile writes
system.cpu.idleCycles                           37499                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                17704                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                   275539                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     2.984179                       # Inst execution rate
system.cpu.iew.exec_refs                       353538                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     149196                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   75984                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                212560                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              2481                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               160551                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             2448116                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                204342                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             46408                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts               2325672                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    613                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1398                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  16842                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  2099                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        10103                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           7601                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   2408453                       # num instructions consuming a value
system.cpu.iew.wb_count                       2309745                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.676915                       # average fanout of values written-back
system.cpu.iew.wb_producers                   1630317                       # num instructions producing a value
system.cpu.iew.wb_rate                       2.963742                       # insts written-back per cycle
system.cpu.iew.wb_sent                        2313816                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  3324607                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1846660                       # number of integer regfile writes
system.cpu.ipc                               1.523571                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.523571                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             15585      0.66%      0.66% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1994148     84.07%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    5      0.00%     84.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    21      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 136      0.01%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  154      0.01%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   48      0.00%     84.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 218      0.01%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.75% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               183319      7.73%     92.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              128024      5.40%     97.87% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           25962      1.09%     98.97% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          24460      1.03%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                2372080                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   51150                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              102275                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        48721                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              56793                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                       65093                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.027441                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   64994     99.85%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     11      0.02%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.86% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      1      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     2      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     99.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                     42      0.06%     99.93% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                    25      0.04%     99.97% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                10      0.02%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                2370438                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            5452599                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses      2261024                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           2855348                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    2448113                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                   2372080                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                   3                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          464007                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued              3786                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              3                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       392316                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        741835                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.197584                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.615936                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              224974     30.33%     30.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               20823      2.81%     33.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               74432     10.03%     43.17% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               72000      9.71%     52.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               56182      7.57%     60.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               96731     13.04%     73.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              111152     14.98%     88.47% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               73230      9.87%     98.34% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               12311      1.66%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          741835                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.043727                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              7053                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             6723                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               212560                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              160551                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  918253                       # number of misc regfile reads
system.cpu.numCycles                           779334                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                             307                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            3                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1222                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           61                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops           71                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         1299                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops             71                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  340826                       # Number of BP lookups
system.cpu.branchPred.condPredicted            288196                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17585                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               128991                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  127938                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.183664                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    4793                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             268                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                 16                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              252                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           91                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          463883                       # The number of squashed insts skipped by commit
system.cpu.commit.branchMispredicts             16812                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       675679                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     2.936458                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.917759                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          200795     29.72%     29.72% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           86156     12.75%     42.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           78741     11.65%     54.12% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           76902     11.38%     65.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           59731      8.84%     74.34% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           21695      3.21%     77.55% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           22346      3.31%     80.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            6220      0.92%     81.78% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          123093     18.22%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       675679                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted              1187371                       # Number of instructions committed
system.cpu.commit.opsCommitted                1984103                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      310779                       # Number of memory references committed
system.cpu.commit.loads                        176953                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     238423                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      46917                       # Number of committed floating point instructions.
system.cpu.commit.integer                     1966983                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  4238                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass        14612      0.74%      0.74% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu      1658196     83.57%     84.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult            5      0.00%     84.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv           21      0.00%     84.31% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          135      0.01%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu           94      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     84.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt           46      0.00%     84.33% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc          215      0.01%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead       154015      7.76%     92.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       110476      5.57%     97.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        22938      1.16%     98.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite        23350      1.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total      1984103                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        123093                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       317029                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           317029                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       317029                       # number of overall hits
system.cpu.dcache.overall_hits::total          317029                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1314                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1314                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1314                       # number of overall misses
system.cpu.dcache.overall_misses::total          1314                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     96408999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     96408999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     96408999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     96408999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       318343                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       318343                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       318343                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       318343                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004128                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004128                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004128                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004128                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 73370.623288                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73370.623288                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73370.623288                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73370.623288                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         1274                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    55.391304                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks            7                       # number of writebacks
system.cpu.dcache.writebacks::total                 7                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          565                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          565                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          565                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          565                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          749                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          749                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          749                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          749                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     59897999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     59897999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     59897999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     59897999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002353                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002353                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002353                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002353                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79970.626168                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79970.626168                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79970.626168                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79970.626168                       # average overall mshr miss latency
system.cpu.dcache.replacements                     31                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       183555                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          183555                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          952                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           952                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     67602500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     67602500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       184507                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       184507                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005160                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 71011.029412                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 71011.029412                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          564                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          564                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          388                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          388                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     31528000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     31528000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002103                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81257.731959                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81257.731959                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       133474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         133474                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          362                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          362                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28806499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28806499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       133836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       133836                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002705                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002705                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 79575.964088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 79575.964088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          361                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          361                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     28369999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     28369999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002697                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78587.254848                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78587.254848                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    389666500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           441.104409                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              317778                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               749                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            424.269693                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   441.104409                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.430766                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.430766                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          718                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          584                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.701172                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2547493                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2547493                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    389666500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   201476                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                106817                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    390817                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 25883                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  16842                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved               123845                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                   912                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                2662925                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  4332                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      204283                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      149209                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                            81                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            21                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    389666500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    389666500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    389666500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles             211461                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                        1649925                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      340826                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             132747                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        511638                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   35480                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  140                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           821                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           33                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    188936                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  4666                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             741835                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.701555                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.640780                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   294130     39.65%     39.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    59851      8.07%     47.72% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    16547      2.23%     49.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    18141      2.45%     52.39% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    30722      4.14%     56.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    19279      2.60%     59.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    11251      1.52%     60.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    23526      3.17%     63.82% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                   268388     36.18%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               741835                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.437330                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.117096                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       188315                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           188315                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       188315                       # number of overall hits
system.cpu.icache.overall_hits::total          188315                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          621                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            621                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          621                       # number of overall misses
system.cpu.icache.overall_misses::total           621                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     47406499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     47406499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     47406499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     47406499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       188936                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       188936                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       188936                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       188936                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003287                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003287                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003287                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003287                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 76338.967794                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76338.967794                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 76338.967794                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76338.967794                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          368                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    73.600000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           30                       # number of writebacks
system.cpu.icache.writebacks::total                30                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          132                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          132                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          132                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          489                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          489                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          489                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          489                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38701499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38701499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38701499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38701499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.002588                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.002588                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.002588                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.002588                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79144.169734                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79144.169734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79144.169734                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79144.169734                       # average overall mshr miss latency
system.cpu.icache.replacements                     30                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       188315                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          188315                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          621                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           621                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     47406499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     47406499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       188936                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       188936                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003287                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003287                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 76338.967794                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76338.967794                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          132                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          489                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          489                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38701499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38701499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.002588                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.002588                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79144.169734                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79144.169734                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    389666500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           402.332774                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              188803                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               488                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            386.891393                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   402.332774                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.392903                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.392903                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          419                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.447266                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            378360                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           378360                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    389666500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      189081                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           189                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    389666500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    389666500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    389666500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       19018                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   35607                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   40                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                  19                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  26725                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  689                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                     18                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    389666500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  16842                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   214587                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                   81318                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             34                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    399066                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 29988                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                2604543                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   335                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1623                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                      1                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  21859                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands             3162432                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     6432777                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  3744637                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     27559                       # Number of floating rename lookups
system.cpu.rename.committedMaps               2380871                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   781555                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       3                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   3                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     69767                       # count of insts added to the skid buffer
system.cpu.rob.reads                          3000416                       # The number of ROB reads
system.cpu.rob.writes                         4962527                       # The number of ROB writes
system.cpu.thread_0.numInsts                  1187371                       # Number of Instructions committed
system.cpu.thread_0.numOps                    1984103                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                    7                       # number of demand (read+write) hits
system.l2.demand_hits::total                       18                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data                   7                       # number of overall hits
system.l2.overall_hits::total                      18                       # number of overall hits
system.l2.demand_misses::.cpu.inst                478                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                742                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1220                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               478                       # number of overall misses
system.l2.overall_misses::.cpu.data               742                       # number of overall misses
system.l2.overall_misses::total                  1220                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     37849500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     58693000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         96542500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     37849500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     58693000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        96542500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              489                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              749                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 1238                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             489                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             749                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                1238                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.977505                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.990654                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.985460                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.977505                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.990654                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.985460                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79183.054393                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79101.078167                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79133.196721                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79183.054393                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79101.078167                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79133.196721                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           478                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1220                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          478                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1220                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33079500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     51273000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     84352500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33079500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     51273000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     84352500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.977505                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.990654                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.985460                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.977505                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.990654                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.985460                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69203.974895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69101.078167                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 69141.393443                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69203.974895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69101.078167                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 69141.393443                       # average overall mshr miss latency
system.l2.replacements                             71                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks            7                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total                7                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks            7                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total            7                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           30                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               30                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           30                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           30                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks            3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             3                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 1                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     1                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             360                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 360                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     27816500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      27816500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           361                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               361                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.997230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.997230                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77268.055556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77268.055556                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            360                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     24216500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     24216500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.997230                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.997230                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67268.055556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67268.055556                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          478                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              478                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     37849500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     37849500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          489                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            489                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.977505                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977505                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79183.054393                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79183.054393                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          478                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          478                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33079500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33079500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.977505                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977505                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69203.974895                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69203.974895                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data             6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                 6                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          382                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             382                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     30876500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     30876500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           388                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.984536                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.984536                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80828.534031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80828.534031                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          382                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          382                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     27056500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     27056500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.984536                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.984536                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70828.534031                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70828.534031                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED    389666500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   850.255283                       # Cycle average of tags in use
system.l2.tags.total_refs                        1295                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      1219                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.062346                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       401.196563                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       449.058720                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.012244                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.013704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.025948                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1148                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          118                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          975                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.035034                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     11611                       # Number of tag accesses
system.l2.tags.data_accesses                    11611                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED    389666500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       477.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       742.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2505                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        1219                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      1219                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  1219                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     934                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      70                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      16                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   78016                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    200.21                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     389367000                       # Total gap between requests
system.mem_ctrls.avgGap                     319415.09                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        30528                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        47488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 78343917.170195534825                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 121868315.598081946373                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          477                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          742                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     13454000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     20810750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28205.45                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28046.83                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        30528                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        47488                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         78016                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        30528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        30528                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          477                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          742                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           1219                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     78343917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    121868316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        200212233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     78343917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     78343917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     78343917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    121868316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       200212233                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 1219                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          127                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           32                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          125                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7           47                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8           88                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           64                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           31                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           11                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           40                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           27                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                11408500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               6095000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           34264750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9358.90                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28108.90                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 982                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          236                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   330.305085                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   236.033451                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   258.502875                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           54     22.88%     22.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           44     18.64%     41.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           38     16.10%     57.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           56     23.73%     81.36% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           21      8.90%     90.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            1      0.42%     90.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            4      1.69%     92.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            4      1.69%     94.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           14      5.93%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          236                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 78016                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              200.212233                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.56                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.56                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.56                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    389666500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         1270920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          671715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        6504540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 30732000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    147665910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy     25282080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     212127165                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   544.381324                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     64508500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     13000000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    312158000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          421260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          223905                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        2199120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 30732000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     23633910                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    129730080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     186940275                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   479.744281                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    337066000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     13000000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     39600500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    389666500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                859                       # Transaction distribution
system.membus.trans_dist::CleanEvict                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq               360                       # Transaction distribution
system.membus.trans_dist::ReadExResp              360                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           859                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         2441                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         2441                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   2441                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        78016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total        78016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   78016                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1219                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1219    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1219                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    389666500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             1495500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6450000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               876                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            7                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           30                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              95                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              361                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             361                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           489                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          388                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1007                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         1529                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  2536                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        33152                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        48384                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  81536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                              71                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             1309                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.054240                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.226577                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   1238     94.58%     94.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     71      5.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               1309                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED    389666500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             686500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            732000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           1123500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
