#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr  3 15:00:27 2023
# Process ID: 26372
# Current directory: C:/Users/fmabrouk/Documents/FPGA/Kintex7-MicroBlaze-I2C-SPI-AXI4-master
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16528 C:\Users\fmabrouk\Documents\FPGA\Kintex7-MicroBlaze-I2C-SPI-AXI4-master\MicroBlaze_2017.xpr
# Log file: C:/Users/fmabrouk/Documents/FPGA/Kintex7-MicroBlaze-I2C-SPI-AXI4-master/vivado.log
# Journal file: C:/Users/fmabrouk/Documents/FPGA/Kintex7-MicroBlaze-I2C-SPI-AXI4-master\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -read_only C:/Users/fmabrouk/Documents/FPGA/Kintex7-MicroBlaze-I2C-SPI-AXI4-master/MicroBlaze_2017.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fmabrouk/Documents/FPGA/ip_repo/Adder_AXI4_IP_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
WARNING: [BD 41-1663] The design 'design_1.bd' cannot be modified due to following reason(s):
* Project is read-only. Please run 'save_project_as' before making any change to the bd-design. 

WARNING: [BD 41-1661] One or more IPs have been locked in the design 'design_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
design_1_clk_wiz_1_0
design_1_microblaze_0_0
design_1_microblaze_0_axi_intc_0
design_1_dlmb_v10_0
design_1_microblaze_0_axi_periph_0
design_1_rst_clk_wiz_1_100M_0
design_1_mdm_1_0
design_1_lmb_bram_0
design_1_microblaze_0_xlconcat_0
design_1_ilmb_v10_0
design_1_dlmb_bram_if_cntlr_0
design_1_ilmb_bram_if_cntlr_0
design_1_axi_gpio_0_0
design_1_xbar_0
design_1_axi_uartlite_0_0
design_1_axi_iic_0_0
design_1_Adder_AXI4_IP_0_0
design_1_axi_quad_spi_0_0

WARNING: [Project 1-229] Project 'MicroBlaze_2017.xpr' is read-only and therefore could not be upgraded for this version of Vivado.  Use 'File | Save Project As...' if you wish to save an upgraded copy.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 848.066 ; gain = 215.215
open_bd_design {C:/Users/fmabrouk/Documents/FPGA/Kintex7-MicroBlaze-I2C-SPI-AXI4-master/MicroBlaze_2017.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:microblaze:10.0 - microblaze_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - microblaze_0_axi_intc
Adding cell -- xilinx.com:ip:xlconcat:2.1 - microblaze_0_xlconcat
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:clk_wiz:5.4 - clk_wiz_1
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding cell -- dali.local:user:Adder_AXI4_IP:1.0 - Adder_AXI4_IP_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk10mhz(clk) and /Adder_AXI4_IP_0/Clk_10MHz_TXO(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:blk_mem_gen:8.3 - lmb_bram
Successfully read diagram <design_1> from BD file <C:/Users/fmabrouk/Documents/FPGA/Kintex7-MicroBlaze-I2C-SPI-AXI4-master/MicroBlaze_2017.srcs/sources_1/bd/design_1/design_1.bd>
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr  5 12:20:38 2023...
