

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>PoC.mem.ddr3.mem2mig_adapter_Series7 &mdash; The PoC-Library 1.1.1 documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../_static/pygments.css?v=55b73dce" />
      <link rel="stylesheet" type="text/css" href="../../../_static/css/theme.css?v=e59714d7" />
      <link rel="stylesheet" type="text/css" href="../../../_static/graphviz.css?v=4ae1632d" />
      <link rel="stylesheet" type="text/css" href="../../../_static/copybutton.css?v=76b2166b" />
      <link rel="stylesheet" type="text/css" href="../../../_static/sphinx-design.min.css?v=95c83b7e" />
      <link rel="stylesheet" type="text/css" href="../../../_static/sphinx-reports.089ed2e62f89368aa21ac7591d90c12a.css?v=83177741" />
      <link rel="stylesheet" type="text/css" href="../../../_static/css/override.css?v=6fa0b579" />

  
    <link rel="shortcut icon" href="../../../_static/The-PoC-Library-FavIcon.png"/>
      <script src="../../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../../_static/documentation_options.js?v=58fbf978"></script>
      <script src="../../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../../_static/sphinx_highlight.js?v=dc90522c"></script>
      <script src="../../../_static/clipboard.min.js?v=a7894cd8"></script>
      <script src="../../../_static/copybutton.js?v=f281be69"></script>
      <script src="../../../_static/design-tabs.js?v=f930bc37"></script>
    <script src="../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../genindex.html" />
    <link rel="search" title="Search" href="../../../search.html" />
    <link rel="next" title="PoC.mem.lut" href="../lut/index.html" />
    <link rel="prev" title="PoC.mem.ddr3" href="index.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../index.html">
            
              <img src="../../../_static/The-PoC-Library-Icon.png" class="logo" alt="Logo"/>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Introduction</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../WhatIsPoC/index.html">What is PoC?</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../QuickStart.html">Quick Start Guide</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../GetInvolved/index.html">Get Involved</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../References/Licenses/License.html">Apache License 2.0</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../References/Licenses/Doc-License.html">Creative Commons Attribution 4.0 International</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Main Documentation</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../../UsingPoC/index.html">Using PoC</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Interfaces/index.html">IP Core Interfaces</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../index.html">IP Core Documentations</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../common/index.html">common</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sim/index.html">sim</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../alt/index.html">alt</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../arith/index.html">arith</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../bus/index.html">bus</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../cache/index.html">cache</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../comm/index.html">comm</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../dstruct/index.html">dstruct</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../fifo/index.html">fifo</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../io/index.html">io</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../index.html">mem</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../mem.pkg.html">Package</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ddr2/index.html">ddr2</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="index.html">ddr3</a><ul class="current">
<li class="toctree-l4 current"><a class="current reference internal" href="#">ddr3_mem2mig_adapter_Series7</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../lut/index.html">lut</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ocram/index.html">ocram</a></li>
<li class="toctree-l3"><a class="reference internal" href="../ocrom/index.html">ocrom</a></li>
<li class="toctree-l3"><a class="reference internal" href="../sdram/index.html">sdram</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../misc/index.html">misc</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../net/index.html">net</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../sort/index.html">sort</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../xil/index.html">xil</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../Miscelaneous/ThirdParty.html">Third Party Libraries</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ConstraintFiles/index.html">Constraint Files</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../ToolChains/index.html">Tool Chain Specifics</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../Examples/index.html">Examples</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">References and Reports</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../unittests/index.html">Unittest Summary Report</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../References/CommandReference.html">Command Reference</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../References/Database.html">IP Core Database</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../PyInfrastructure/index.html">Python Infrastructure</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../References/more.html">More ...</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Appendix</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../ChangeLog/index.html">Change Log</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../genindex.html">Index</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../index.html">The PoC-Library</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../index.html">IP Core Documentations</a></li>
          <li class="breadcrumb-item"><a href="../index.html">PoC.mem</a></li>
          <li class="breadcrumb-item"><a href="index.html">PoC.mem.ddr3</a></li>
      <li class="breadcrumb-item active">PoC.mem.ddr3.mem2mig_adapter_Series7</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../_sources/IPCores/mem/ddr3/ddr3_mem2mig_adapter_Series7.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <style type="text/css">
  span.bolditalic {font-weight: bold; font-style: italic; }
  span.underline {text-decoration: underline; }
  span.strike {text-decoration: line-through; }
  span.xlarge {font-size: x-large; }
  span.colorred {color: #CC0000; }
  span.colorgreen {color: #009933; }
  span.colorblue {color: #0066FF; }
  span.colorpurple {color: #9900CC; }
</style><section id="poc-mem-ddr3-mem2mig-adapter-series7">
<span id="ip-ddr3-mem2mig-adapter-series7"></span><h1>PoC.mem.ddr3.mem2mig_adapter_Series7<a class="headerlink" href="#poc-mem-ddr3-mem2mig-adapter-series7" title="Link to this heading">ÔÉÅ</a></h1>
<aside class="sidebar">
<p class="sidebar-title">GitHub Links</p>
<ul class="simple">
<li><p><a class="reference external" href="https://github.com/VLSI-EDA/PoC/blob/master/src/mem/ddr3/ddr3_mem2mig_adapter_Series7.vhdl"><img alt="Source Code on GitHub" src="../../../_images/GitHub-Mark-32px.png" style="width: 12.8px; height: 12.8px;" /></a> <a class="extlink-pocsrc reference external" href="https://github.com/VHDL/The PoC-Library/blob/master/src/mem/ddr3/ddr3_mem2mig_adapter_Series7.vhdl?ts=2">Sourcecode</a></p></li>
<li><p><a class="reference external" href="https://github.com/VLSI-EDA/PoC/blob/master/tb/mem/ddr3/ddr3_mem2mig_adapter_Series7_tb.vhdl"><img alt="Source Code on GitHub" src="../../../_images/GitHub-Mark-32px.png" style="width: 12.8px; height: 12.8px;" /></a> <a class="extlink-poctb reference external" href="https://github.com/VHDL/The PoC-Library/blob/master/tb/mem/ddr3/ddr3_mem2mig_adapter_Series7_tb.vhdl?ts=2">Testbench</a></p></li>
</ul>
</aside>
<p>Adapter between the <a class="reference internal" href="../../../Interfaces/Memory.html#int-poc-mem"><span class="std std-ref">PoC.Mem</span></a> interface and the
application interface (‚Äúapp‚Äù) of the Xilinx MIG IP core for 7-Series    FPGAs.</p>
<p>Simplifies the application interface (‚Äúapp‚Äù) of the Xilinx MIG IP core.
The PoC.Mem interface provides single-cycle fully pipelined read/write access
to the memory. All accesses are word-aligned. Always all bytes of a word are
written to the memory. More details can be found
<a class="reference internal" href="../../../Interfaces/Memory.html#int-poc-mem"><span class="std std-ref">here</span></a>.</p>
<p>Generic parameters:</p>
<ul class="simple">
<li><p>D_BITS: Data bus width of the PoC.Mem and ‚Äúapp‚Äù interface. Also size of one
word in bits.</p></li>
<li><p>DQ_BITS: Size of data bus between memory controller and external memory
(DIMM, SoDIMM).</p></li>
<li><p>MEM_A_BITS: Address bus width of the PoC.Mem interface.</p></li>
<li><p>APP_A_BTIS: Address bus width of the ‚Äúapp‚Äù interface.</p></li>
</ul>
<p>Containts only combinational logic.</p>
<p class="rubric">Entity Declaration:</p>
<div class="highlight-vhdl notranslate"><div class="highlight"><pre><span></span><span class="linenos"> 1</span><span class="w">  </span><span class="k">generic</span><span class="w"> </span><span class="p">(</span>
<span class="linenos"> 2</span><span class="w">    </span><span class="n">D_BITS</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="kt">positive</span><span class="p">;</span>
<span class="linenos"> 3</span><span class="w">    </span><span class="n">DQ_BITS</span><span class="w">    </span><span class="o">:</span><span class="w"> </span><span class="kt">positive</span><span class="p">;</span>
<span class="linenos"> 4</span><span class="w">    </span><span class="n">MEM_A_BITS</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">positive</span><span class="p">;</span>
<span class="linenos"> 5</span><span class="w">    </span><span class="n">APP_A_BITS</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="kt">positive</span>
<span class="linenos"> 6</span><span class="w">  </span><span class="p">);</span>
<span class="linenos"> 7</span>
<span class="linenos"> 8</span><span class="w">  </span><span class="k">port</span><span class="w"> </span><span class="p">(</span>
<span class="linenos"> 9</span><span class="w">    </span><span class="c1">-- PoC.Mem interface</span>
<span class="linenos">10</span><span class="w">    </span><span class="n">mem_req</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">11</span><span class="w">    </span><span class="n">mem_write</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">12</span><span class="w">    </span><span class="n">mem_addr</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">unsigned</span><span class="p">(</span><span class="n">MEM_A_BITS</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">13</span><span class="w">    </span><span class="n">mem_wdata</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">D_BITS</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">14</span><span class="w">    </span><span class="n">mem_wmask</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">D_BITS</span><span class="o">/</span><span class="mi">8</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">)</span><span class="w"> </span><span class="o">:=</span><span class="w"> </span><span class="p">(</span><span class="k">others</span><span class="w"> </span><span class="o">=&gt;</span><span class="w"> </span><span class="sc">&#39;0&#39;</span><span class="p">);</span>
<span class="linenos">15</span><span class="w">    </span><span class="n">mem_rdy</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">16</span><span class="w">    </span><span class="n">mem_rstb</span><span class="w">  </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">17</span><span class="w">    </span><span class="n">mem_rdata</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">D_BITS</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">18</span>
<span class="linenos">19</span><span class="w">    </span><span class="c1">-- Xilinx MIG IP Core interface</span>
<span class="linenos">20</span><span class="w">    </span><span class="n">init_calib_complete</span><span class="w"> </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">21</span><span class="w">    </span><span class="n">app_rd_data</span><span class="w">         </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic_vector</span><span class="p">((</span><span class="n">D_BITS</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">22</span><span class="w">    </span><span class="n">app_rd_data_end</span><span class="w">     </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">23</span><span class="w">    </span><span class="n">app_rd_data_valid</span><span class="w">   </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">24</span><span class="w">    </span><span class="n">app_rdy</span><span class="w">             </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">25</span><span class="w">    </span><span class="n">app_wdf_rdy</span><span class="w">         </span><span class="o">:</span><span class="w"> </span><span class="k">in</span><span class="w">  </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">26</span><span class="w">    </span><span class="n">app_addr</span><span class="w">            </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="n">APP_A_BITS</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">27</span><span class="w">    </span><span class="n">app_cmd</span><span class="w">             </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">(</span><span class="mi">2</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">28</span><span class="w">    </span><span class="n">app_en</span><span class="w">              </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">29</span><span class="w">    </span><span class="n">app_wdf_data</span><span class="w">        </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">((</span><span class="n">D_BITS</span><span class="p">)</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">30</span><span class="w">    </span><span class="n">app_wdf_end</span><span class="w">         </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span><span class="p">;</span>
<span class="linenos">31</span><span class="w">    </span><span class="n">app_wdf_mask</span><span class="w">        </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic_vector</span><span class="p">((</span><span class="n">D_BITS</span><span class="p">)</span><span class="o">/</span><span class="mi">8</span><span class="o">-</span><span class="mi">1</span><span class="w"> </span><span class="k">downto</span><span class="w"> </span><span class="mi">0</span><span class="p">);</span>
<span class="linenos">32</span><span class="w">    </span><span class="n">app_wdf_wren</span><span class="w">        </span><span class="o">:</span><span class="w"> </span><span class="k">out</span><span class="w"> </span><span class="kt">std_logic</span>
<span class="linenos">33</span><span class="w">  </span><span class="p">);</span>
<span class="linenos">34</span>
<span class="linenos">35</span><span class="k">end</span><span class="w"> </span><span class="k">entity</span><span class="w"> </span><span class="nc">ddr3_mem2mig_adapter_Series7</span><span class="p">;</span>
</pre></div>
</div>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="index.html" class="btn btn-neutral float-left" title="PoC.mem.ddr3" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../lut/index.html" class="btn btn-neutral float-right" title="PoC.mem.lut" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2007-2016 Technische Universitaet Dresden - Germany, Chair of VLSI-Design, Diagnostics and Architecture.
      <span class="lastupdated">Last updated on 20.06.2025.
      </span></p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>