
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.002765                       # Number of seconds simulated
sim_ticks                                  2765099000                       # Number of ticks simulated
final_tick                                 2765099000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 183291                       # Simulator instruction rate (inst/s)
host_op_rate                                   368117                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39101250                       # Simulator tick rate (ticks/s)
host_mem_usage                                 452756                       # Number of bytes of host memory used
host_seconds                                    70.72                       # Real time elapsed on the host
sim_insts                                    12961650                       # Number of instructions simulated
sim_ops                                      26031891                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   2765099000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          94464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         284544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             379008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        94464                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         94464                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst            1476                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4446                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5922                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          34162972                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         102905538                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             137068510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     34162972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         34162972                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         34162972                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        102905538                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            137068510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       954.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1438.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003039450500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           57                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           58                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               12638                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                866                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5923                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        961                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5923                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      961                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 376448                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2560                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   59136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  379072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                61504                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     40                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     7                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               389                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               380                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               397                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               543                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               532                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               342                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               378                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              345                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              284                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                80                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                93                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                61                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                63                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                52                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               100                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               89                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               58                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               38                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    2765097000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5923                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  961                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     403                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     63                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     59                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1045                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    414.560766                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   255.367942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   364.601850                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          257     24.59%     24.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          241     23.06%     47.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          110     10.53%     58.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           60      5.74%     63.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           51      4.88%     68.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           80      7.66%     76.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           36      3.44%     79.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           15      1.44%     81.34% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          195     18.66%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1045                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           58                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     101.413793                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.677796                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    291.750135                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63             48     82.76%     82.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            5      8.62%     91.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      1.72%     93.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      1.72%     94.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      1.72%     96.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      1.72%     98.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1856-1919            1      1.72%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            58                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           57                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.157895                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.149088                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.560277                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               52     91.23%     91.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                2      3.51%     94.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      3.51%     98.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      1.75%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            57                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        91968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       284480                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        59136                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 33260291.946147315204                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 102882392.276008918881                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 21386576.032178234309                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1477                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4446                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          961                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     59163500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    149294250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  66829330000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     40056.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     33579.45                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  69541446.41                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     98170250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               208457750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   29410000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16687.11                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    4999.15                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35433.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       136.14                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        21.39                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    137.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     22.24                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.06                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.17                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.23                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.24                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     5032                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     714                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.84                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     401670.10                       # Average gap between requests
system.mem_ctrls.pageHitRate                    84.04                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  4812360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2527470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                24633000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                2636100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         43639440.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             48416940                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1634400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       181478310                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        19771200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        532009200                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              861558420                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            311.583209                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           2654677000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1897000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      18460000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   2205200250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     51487500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      90065000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    397989250                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2756040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1434510                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                17364480                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                2171520                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         42410160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             50140050                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2576160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       164878200                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        25866240                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        536545680                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              846143040                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            306.008226                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           2648429000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4317500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      17940000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   2219500250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     67360250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      94375250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    361605750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   2765099000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  581834                       # Number of BP lookups
system.cpu.branchPred.condPredicted            581834                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             17469                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               352524                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   91365                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                305                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          352524                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             322217                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            30307                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1634                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   2765099000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                     5193631                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      498625                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           640                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           146                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   2765099000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   2765099000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     1226502                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           249                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      2765099000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          5530199                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1273990                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13319020                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      581834                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             413582                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       4154775                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   35170                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  104                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           932                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           94                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          203                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1226362                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2877                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            5447683                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.916609                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.537374                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1570412     28.83%     28.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    23985      0.44%     29.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   237910      4.37%     33.63% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   203537      3.74%     37.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    58169      1.07%     38.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   370141      6.79%     45.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    42481      0.78%     46.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   192938      3.54%     49.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  2748110     50.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              5447683                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.105210                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.408416                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1241935                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                350524                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   3819677                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 17962                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  17585                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               26640067                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  17585                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1262657                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  129824                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5087                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   3815377                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                217153                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               26528116                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2890                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  10762                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    295                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 200464                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            29255517                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              55626585                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19223178                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          27221934                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              28681691                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   573826                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                151                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            116                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     90659                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              5129479                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              502960                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            148366                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            41980                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   26394716                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 235                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  26298221                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             21699                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          363059                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       688239                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            171                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       5447683                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.827414                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.438402                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              413239      7.59%      7.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              178364      3.27%     10.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              471800      8.66%     19.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              461810      8.48%     28.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              839805     15.42%     43.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              742902     13.64%     57.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              691125     12.69%     69.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              618757     11.36%     81.10% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1029881     18.90%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         5447683                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   42184      3.62%      3.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      3.62% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      3.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     3      0.00%      3.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      3.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      3.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      3.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%      3.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      3.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%      3.62% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      3.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      3.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      3.62% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     14      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     11      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     6      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      3.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd            600001     51.54%     55.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     55.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     55.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     55.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     55.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     55.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult           489994     42.09%     97.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     97.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     97.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     97.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     97.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     97.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     97.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     97.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     97.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     97.26% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     97.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    819      0.07%     97.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   767      0.07%     97.40% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             30244      2.60%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               44      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             14957      0.06%      0.06% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8882523     33.78%     33.83% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                40080      0.15%     33.99% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1879      0.01%     33.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             4282328     16.28%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  618      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     50.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                81320      0.31%     50.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     50.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1530      0.01%     50.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2960858     11.26%     61.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     61.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     61.85% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                651      0.00%     61.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     61.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     61.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         2310004      8.78%     70.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     70.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     70.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           30009      0.11%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     70.75% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        2080000      7.91%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               848689      3.23%     81.89% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              348786      1.33%     83.22% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         4263278     16.21%     99.43% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         150647      0.57%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               26298221                       # Type of FU issued
system.cpu.iq.rate                           4.755384                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     1164090                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.044265                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           18106656                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           6654313                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      6290841                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            41123258                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           20103774                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     19889828                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                6325747                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                21121607                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           428556                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       136361                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8386                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        10010                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           444                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  17585                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   91070                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  2681                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            26394951                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts              1639                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               5129479                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               502960                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                148                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    553                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1790                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             82                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          12570                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         6530                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                19100                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              26242520                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               5068567                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             55701                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      5567182                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   545800                       # Number of branches executed
system.cpu.iew.exec_stores                     498615                       # Number of stores executed
system.cpu.iew.exec_rate                     4.745312                       # Inst execution rate
system.cpu.iew.wb_sent                       26184508                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      26180669                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  16430838                       # num instructions producing a value
system.cpu.iew.wb_consumers                  25001800                       # num instructions consuming a value
system.cpu.iew.wb_rate                       4.734128                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.657186                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          363084                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             17524                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      5387903                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.831544                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.746898                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       497861      9.24%      9.24% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       376543      6.99%     16.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       560080     10.40%     26.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       148656      2.76%     29.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       876825     16.27%     45.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       436167      8.10%     53.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       531558      9.87%     63.62% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7       469967      8.72%     72.34% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      1490246     27.66%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      5387903                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             12961650                       # Number of instructions committed
system.cpu.commit.committedOps               26031891                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        5487692                       # Number of memory references committed
system.cpu.commit.loads                       4993118                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     535147                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                   19885362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10456289                       # Number of committed integer instructions.
system.cpu.commit.function_calls                90884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        12441      0.05%      0.05% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8746725     33.60%     33.65% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           40055      0.15%     33.80% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.01%     33.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        4280154     16.44%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     50.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           80745      0.31%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     50.56% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.00%     50.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc        2960724     11.37%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     61.94% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd      2310000      8.87%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.81% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt        30000      0.12%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult      2080000      7.99%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.92% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          821880      3.16%     82.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite         344092      1.32%     83.40% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead      4171238     16.02%     99.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       150482      0.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          26031891                       # Class of committed instruction
system.cpu.commit.bw_lim_events               1490246                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     30292632                       # The number of ROB reads
system.cpu.rob.rob_writes                    52850173                       # The number of ROB writes
system.cpu.timesIdled                             771                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           82516                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    12961650                       # Number of Instructions Simulated
system.cpu.committedOps                      26031891                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.426659                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.426659                       # CPI: Total CPI of All Threads
system.cpu.ipc                               2.343794                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         2.343794                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 18812271                       # number of integer regfile reads
system.cpu.int_regfile_writes                 5430834                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  27112267                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 19738910                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   2282233                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  3686314                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 6642738                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   2765099000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          3725.123156                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  3725.123156                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.227363                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.227363                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         4446                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         4436                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.271362                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10501798                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10501798                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   2765099000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data      4741225                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         4741225                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       492172                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         492172                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data      5233397                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          5233397                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      5233397                       # number of overall hits
system.cpu.dcache.overall_hits::total         5233397                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12873                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12873                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         2406                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2406                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15279                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15279                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15279                       # number of overall misses
system.cpu.dcache.overall_misses::total         15279                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    669504000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    669504000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    160834999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    160834999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    830338999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    830338999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    830338999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    830338999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4754098                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4754098                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       494578                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data      5248676                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      5248676                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      5248676                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      5248676                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002708                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002708                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004865                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004865                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002911                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002911                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002911                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002911                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 52008.389653                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 52008.389653                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 66847.464256                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 66847.464256                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 54345.114144                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54345.114144                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 54345.114144                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54345.114144                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        11300                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               167                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               5                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    67.664671                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    23.800000                       # average number of cycles each access was blocked
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        10829                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        10829                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            4                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        10833                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        10833                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        10833                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        10833                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2044                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2044                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2402                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2402                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         4446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4446                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4446                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4446                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    131112000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    131112000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    158240999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    158240999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    289352999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    289352999                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    289352999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    289352999                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000430                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004857                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000847                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000847                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000847                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000847                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 64144.814090                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 64144.814090                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65878.850541                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65878.850541                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 65081.646199                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 65081.646199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 65081.646199                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 65081.646199                       # average overall mshr miss latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   2765099000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.034599                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              407126                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               964                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            422.329876                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.034599                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.990302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.990302                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          106                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          405                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2454192                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2454192                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   2765099000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst      1224292                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1224292                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst      1224292                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1224292                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1224292                       # number of overall hits
system.cpu.icache.overall_hits::total         1224292                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2066                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2066                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2066                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2066                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2066                       # number of overall misses
system.cpu.icache.overall_misses::total          2066                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    136890998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    136890998                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    136890998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    136890998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    136890998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    136890998                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1226358                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1226358                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst      1226358                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1226358                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1226358                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1226358                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001685                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001685                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001685                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001685                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001685                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001685                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 66258.953533                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 66258.953533                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 66258.953533                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 66258.953533                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 66258.953533                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 66258.953533                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         3613                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                34                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   106.264706                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          964                       # number of writebacks
system.cpu.icache.writebacks::total               964                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          589                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          589                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          589                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          589                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          589                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          589                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1477                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1477                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1477                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1477                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1477                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1477                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    106600998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    106600998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    106600998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    106600998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    106600998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    106600998                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001204                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001204                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001204                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001204                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001204                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001204                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst        72174                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        72174                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst        72174                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        72174                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst        72174                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        72174                       # average overall mshr miss latency
system.cpu.icache.replacements                    964                       # number of replacements
system.membus.snoop_filter.tot_requests          6887                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          968                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   2765099000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3520                       # Transaction distribution
system.membus.trans_dist::WritebackClean          964                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2402                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2402                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1477                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2044                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         8892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         8892                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       156160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       156160                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       284544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       284544                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  440704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5923                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.001182                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.034360                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5916     99.88%     99.88% # Request fanout histogram
system.membus.snoop_fanout::1                       7      0.12%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                5923                       # Request fanout histogram
system.membus.reqLayer2.occupancy            11578500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7827248                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           23435500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.8                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
