[N
30
26
8 iInstExt
18
8 onescomp
5
10 ADDR_WIDTH
10
11 mux2t1_5bit
8
1 N
15
6 andg2n
12
5 mixed
17
8 mux2t1_n
21
10 nbitaddsub
24
6 i_sign
3
3 rtl
20
9 nbitadder
6
8 nbit_reg
19
9 structure
25
14 mips_processor
1
69 /home/mdd1/Desktop/Project1/cpr-e-381/containers/sim_container_0/work
30
12 OUTPUT_TRACE
28
2 tb
4
10 DATA_WIDTH
22
14 barrel_shifter
14
5 i_RST
16
12 mipsregister
13
4 i_WE
7
10 structural
2
3 mem
9
5 pcreg
29
9 gCLK_HPER
27
9 iInstAddr
11
4 dffg
23
11 i_leftShift
]
[G
1
28
12
1
30
0
0
0
0
8 8
109
115
46
116
114
97
99
101
1
1
1 8 1 1
]
[G
1
16
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
5
1
0
10
0
0 0
0
0
]
[G
1
18
19
1
8
1
0
32
0
0 0
0
0
]
[G
1
9
7
1
8
0
0
32
0
0 0
0
0
]
[G
1
21
19
1
8
1
0
32
0
0 0
0
0
]
[G
1
28
12
1
29
0
0
0
0
8 8
-128
-106
-104
0
0
0
0
0
0
0
]
[G
1
28
12
1
8
1
0
32
0
0 0
0
0
]
[G
1
20
19
1
8
1
0
32
0
0 0
0
0
]
[G
1
25
19
1
8
1
0
32
0
0 0
0
0
]
[G
1
2
3
1
4
1
0
32
0
0 0
0
0
]
[G
1
10
7
1
8
1
0
5
0
0 0
0
0
]
[G
1
15
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
17
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
6
7
1
8
1
0
32
0
0 0
0
0
]
[G
1
6
7
2
8
1
0
32
0
0 0
0
0
]
[P
1
25
19
26
27
1
0
0
]
[P
1
6
7
13
14
2
0
0
]
[P
1
11
12
13
14
2
0
0
]
[P
1
22
7
23
24
2
0
0
]
