Week 0 — Environment Setup & Tool Installation

This week focused on building the complete development environment required for the SoC design journey. From VM setup to installing a full open-source EDA toolchain, the system is now ✅ ready for RTL → GDSII flow.

System Requirements
<table> <tr> <th>Component</th> <th>Specification ✔️</th> </tr> <tr> <td> OS</td> <td><b>Ubuntu 20.04+</b></td> </tr> <tr> <td>⚡ CPU</td> <td>4 vCPUs</td> </tr> <tr> <td> RAM</td> <td>6 GB+</td> </tr> <tr> <td> Storage</td> <td>50 GB+ HDD</td> </tr> </table>
 Tasks Completed
<table> <tr> <th>Task</th> <th>Description</th> <th>Status</th> </tr> <tr> <td>📂 Repo & Docs</td> <td>Created GitHub repo + documented intro video summary</td> <td><img src="https://img.shields.io/badge/Done-✔️-brightgreen?style=flat-square"/></td> </tr> <tr> <td>🛠️ EDA Toolchain</td> <td>Installed + verified complete open-source flow (with snapshots)</td> <td><img src="https://img.shields.io/badge/Done-✔️-brightgreen?style=flat-square"/></td> </tr> </table>
 Key Learnings

 Hands-on experience with environment setup & dependency management for VLSI projects.

 Successfully installed & verified open-source EDA toolchain on Ubuntu VM.

 Built a robust base system to smoothly proceed with RTL → GDSII flow.

⚙️ Installed EDA Tools
<table> <tr> <th>Tool</th> <th>Purpose</th> <th>Status</th> </tr> <tr> <td>⚡ Icarus Verilog + GTKWave</td> <td>Verilog simulation & waveform analysis</td> <td>✔️ Verified</td> </tr> <tr> <td>🔧 Yosys</td> <td>RTL Synthesis</td> <td>✔️ Verified</td> </tr> </table>
 Installation Highlights
<details> <summary><b>Step-by-Step Setup (Click to Expand)</b></summary>

 Installed Icarus Verilog & GTKWave via APT

 Built Yosys from source

</details>
 Week 0 Milestone

✔️ Environment fully ready for SoC design flow
✔️ GitHub repo + documentation prepared
✔️ All EDA tools tested & verified

<p align="center"> <img src="https://img.shields.io/badge/Week%200-Completed-brightgreen?style=for-the-badge&logo=github"/> <img src="https://img.shields.io/badge/Next%20Step-RTL%20Design%20⚡-blue?style=for-the-badge"/> </p>

🔜 Next Week (Week 1): RTL Design & Simulation Kickoff ⚡
