#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001e3af632190 .scope module, "nano_sc_system" "nano_sc_system" 2 10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 7 "seg";
    .port_info 1 /OUTPUT 4 "an";
    .port_info 2 /OUTPUT 1 "dp";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 12 "sw";
v000001e3af6ac370_0 .net "an", 3 0, L_000001e3af7054a0;  1 drivers
o000001e3af651318 .functor BUFZ 1, C4<z>; HiZ drive
v000001e3af6aca50_0 .net "clk", 0 0, o000001e3af651318;  0 drivers
v000001e3af6ac7d0_0 .net "d_address", 31 0, L_000001e3af61a200;  1 drivers
RS_000001e3af651708 .resolv tri, L_000001e3af7050e0, L_000001e3af705720;
v000001e3af6abd30_0 .net8 "d_data", 31 0, RS_000001e3af651708;  2 drivers
L_000001e3af6ad468 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3af6abab0_0 .net "dp", 0 0, L_000001e3af6ad468;  1 drivers
v000001e3af6ab150_0 .net "mem_wr", 0 0, v000001e3af624130_0;  1 drivers
v000001e3af6ac5f0_0 .var "nreset", 0 0;
v000001e3af6abdd0_0 .net "p_address", 31 0, L_000001e3af61aa50;  1 drivers
v000001e3af6ac230_0 .net "p_data", 31 0, L_000001e3af61a820;  1 drivers
v000001e3af6abb50_0 .net "seg", 6 0, L_000001e3af61a900;  1 drivers
o000001e3af652f38 .functor BUFZ 12, C4<zzzzzzzzzzzz>; HiZ drive
v000001e3af6aba10_0 .net "sw", 11 0, o000001e3af652f38;  0 drivers
L_000001e3af706440 .part L_000001e3af61aa50, 2, 16;
L_000001e3af705540 .part L_000001e3af61a200, 0, 16;
S_000001e3af597c00 .scope module, "CPU" "nanocpu" 2 25, 3 9 0, S_000001e3af632190;
 .timescale -8 -8;
    .port_info 0 /OUTPUT 32 "p_address";
    .port_info 1 /INPUT 32 "p_data";
    .port_info 2 /OUTPUT 32 "d_address";
    .port_info 3 /INOUT 32 "d_data";
    .port_info 4 /OUTPUT 1 "mem_wr";
    .port_info 5 /INPUT 1 "clock";
    .port_info 6 /INPUT 1 "nreset";
L_000001e3af61a120 .functor BUFZ 32, L_000001e3af61a190, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e3af61aa50 .functor BUFZ 32, v000001e3af6a31e0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e3af61a190 .functor BUFZ 32, L_000001e3af61a820, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e3af61a200 .functor BUFZ 32, v000001e3af623d70_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e3af61a5f0 .functor BUFZ 32, RS_000001e3af651708, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e3af61a2e0 .functor NOT 1, v000001e3af624270_0, C4<0>, C4<0>, C4<0>;
v000001e3af63cf60_0 .net "A", 31 0, L_000001e3af61a6d0;  1 drivers
v000001e3af63d000_0 .net "B", 31 0, L_000001e3af61a740;  1 drivers
v000001e3af63e0e0_0 .net "B_selected", 31 0, L_000001e3af706260;  1 drivers
L_000001e3af6ad078 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001e3af63cc40_0 .net/2u *"_ivl_16", 3 0, L_000001e3af6ad078;  1 drivers
v000001e3af63c7e0_0 .net *"_ivl_32", 31 0, L_000001e3af6abfb0;  1 drivers
L_000001e3af6ad1e0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3af63c880_0 .net *"_ivl_35", 30 0, L_000001e3af6ad1e0;  1 drivers
L_000001e3af6ad228 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e3af63e360_0 .net/2u *"_ivl_36", 31 0, L_000001e3af6ad228;  1 drivers
v000001e3af63e4a0_0 .net *"_ivl_38", 0 0, L_000001e3af706800;  1 drivers
o000001e3af651648 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001e3af63e5e0_0 name=_ivl_40
v000001e3af63e540_0 .net *"_ivl_7", 31 0, L_000001e3af61a120;  1 drivers
v000001e3af63c740_0 .net "addr", 25 0, L_000001e3af6ac190;  1 drivers
v000001e3af63cba0_0 .net "addr_zeroext", 29 0, L_000001e3af6ac050;  1 drivers
v000001e3af63d0a0_0 .net "alu_ops", 2 0, v000001e3af623af0_0;  1 drivers
v000001e3af63d1e0_0 .var "c_flag", 0 0;
v000001e3af63d280_0 .net "c_new", 0 0, v000001e3af622fb0_0;  1 drivers
v000001e3af63d3c0_0 .net "clock", 0 0, o000001e3af651318;  alias, 0 drivers
v000001e3af63d5a0_0 .net "d_address", 31 0, L_000001e3af61a200;  alias, 1 drivers
v000001e3af6a2380_0 .net8 "d_data", 31 0, RS_000001e3af651708;  alias, 2 drivers
v000001e3af6a3960_0 .net "data_M", 31 0, L_000001e3af61a5f0;  1 drivers
v000001e3af6a3000_0 .net "data_S", 31 0, v000001e3af623d70_0;  1 drivers
v000001e3af6a38c0_0 .net "data_selected", 31 0, L_000001e3af705ea0;  1 drivers
v000001e3af6a24c0_0 .net "ext_ops", 1 0, v000001e3af623eb0_0;  1 drivers
v000001e3af6a36e0_0 .net "imm", 15 0, L_000001e3af6ab290;  1 drivers
v000001e3af6a26a0_0 .net "imm_ext", 31 0, v000001e3af611e60_0;  1 drivers
v000001e3af6a2740_0 .net "instruction", 31 0, L_000001e3af61a190;  1 drivers
v000001e3af6a30a0_0 .net "mem_wr", 0 0, v000001e3af624130_0;  alias, 1 drivers
v000001e3af6a3e60_0 .net "nreset", 0 0, v000001e3af6ac5f0_0;  1 drivers
v000001e3af6a2ba0_0 .net "opcode", 5 0, L_000001e3af6acc30;  1 drivers
v000001e3af6a3140_0 .net "p_address", 31 0, L_000001e3af61aa50;  alias, 1 drivers
v000001e3af6a2e20_0 .net "p_data", 31 0, L_000001e3af61a820;  alias, 1 drivers
v000001e3af6a31e0_0 .var "pc", 31 0;
v000001e3af6a3640_0 .net "pc_add", 29 0, L_000001e3af6ab330;  1 drivers
v000001e3af6a3a00_0 .net "pc_add_b", 29 0, L_000001e3af6ac4b0;  1 drivers
v000001e3af6a3aa0_0 .net "pc_cout", 0 0, L_000001e3af6ac410;  1 drivers
v000001e3af6a2d80_0 .net "pc_new", 29 0, L_000001e3af6abf10;  1 drivers
v000001e3af6a3500_0 .net "rd", 4 0, L_000001e3af6ab790;  1 drivers
v000001e3af6a3280_0 .net "reg_wr", 0 0, v000001e3af624270_0;  1 drivers
v000001e3af6a35a0_0 .net "reserved", 10 0, L_000001e3af6ab1f0;  1 drivers
v000001e3af6a2240_0 .net "rs", 4 0, L_000001e3af6abbf0;  1 drivers
v000001e3af6a27e0_0 .net "rt", 4 0, L_000001e3af6ace10;  1 drivers
v000001e3af6a3b40_0 .net "rw", 4 0, L_000001e3af7061c0;  1 drivers
v000001e3af6a2a60_0 .net "sel_addpc", 0 0, v000001e3af624450_0;  1 drivers
v000001e3af6a2b00_0 .net "sel_b", 0 0, v000001e3af6244f0_0;  1 drivers
v000001e3af6a3be0_0 .net "sel_data", 0 0, v000001e3af624770_0;  1 drivers
v000001e3af6a22e0_0 .net "sel_pc", 0 0, v000001e3af6131c0_0;  1 drivers
v000001e3af6a3c80_0 .net "sel_wr", 0 0, v000001e3af6129a0_0;  1 drivers
v000001e3af6a3d20_0 .var "z_flag", 0 0;
v000001e3af6a3f00_0 .net "z_new", 0 0, L_000001e3af706b20;  1 drivers
L_000001e3af6acc30 .part L_000001e3af61a120, 26, 6;
L_000001e3af6abbf0 .part L_000001e3af61a120, 21, 5;
L_000001e3af6ace10 .part L_000001e3af61a120, 16, 5;
L_000001e3af6ab790 .part L_000001e3af61a120, 11, 5;
L_000001e3af6ab1f0 .part L_000001e3af61a120, 0, 11;
L_000001e3af6ab290 .part L_000001e3af61a190, 0, 16;
L_000001e3af6ac190 .part L_000001e3af61a190, 0, 26;
L_000001e3af6ac050 .concat [ 26 4 0 0], L_000001e3af6ac190, L_000001e3af6ad078;
L_000001e3af6abe70 .part v000001e3af6a31e0_0, 2, 30;
L_000001e3af6ac550 .part v000001e3af611e60_0, 0, 30;
L_000001e3af6abfb0 .concat [ 1 31 0 0], v000001e3af624130_0, L_000001e3af6ad1e0;
L_000001e3af706800 .cmp/eq 32, L_000001e3af6abfb0, L_000001e3af6ad228;
L_000001e3af7050e0 .functor MUXZ 32, o000001e3af651648, L_000001e3af61a740, L_000001e3af706800, C4<>;
L_000001e3af706bc0 .part L_000001e3af6ab1f0, 0, 3;
S_000001e3af597d90 .scope module, "ALU" "alu" 3 94, 4 9 0, S_000001e3af597c00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "S";
    .port_info 1 /OUTPUT 1 "z";
    .port_info 2 /OUTPUT 1 "Cout";
    .port_info 3 /INPUT 32 "A";
    .port_info 4 /INPUT 32 "B";
    .port_info 5 /INPUT 1 "Cin";
    .port_info 6 /INPUT 3 "alu_ops";
v000001e3af624590_0 .net "A", 31 0, L_000001e3af61a6d0;  alias, 1 drivers
v000001e3af622dd0_0 .net "B", 31 0, L_000001e3af706260;  alias, 1 drivers
v000001e3af623910_0 .net "Cin", 0 0, v000001e3af63d1e0_0;  1 drivers
v000001e3af622fb0_0 .var "Cout", 0 0;
v000001e3af623d70_0 .var "S", 31 0;
v000001e3af6230f0_0 .net "alu_ops", 2 0, v000001e3af623af0_0;  alias, 1 drivers
v000001e3af6239b0_0 .net "z", 0 0, L_000001e3af706b20;  alias, 1 drivers
E_000001e3af60c900 .event anyedge, v000001e3af6230f0_0, v000001e3af622dd0_0, v000001e3af624590_0;
L_000001e3af706b20 .reduce/nor v000001e3af623d70_0;
S_000001e3af64e010 .scope module, "CONTROLUNIT" "control" 3 96, 5 10 0, S_000001e3af597c00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "sel_pc";
    .port_info 1 /OUTPUT 1 "sel_addpc";
    .port_info 2 /OUTPUT 1 "sel_wr";
    .port_info 3 /OUTPUT 1 "sel_b";
    .port_info 4 /OUTPUT 1 "sel_data";
    .port_info 5 /OUTPUT 1 "reg_wr";
    .port_info 6 /OUTPUT 1 "mem_wr";
    .port_info 7 /OUTPUT 2 "ext_ops";
    .port_info 8 /OUTPUT 3 "alu_ops";
    .port_info 9 /INPUT 6 "opcode";
    .port_info 10 /INPUT 3 "reserved";
    .port_info 11 /INPUT 1 "z_flag";
P_000001e3af64e1a0 .param/l "ADD" 1 5 40, C4<000001>;
P_000001e3af64e1d8 .param/l "ALU" 1 5 37, C4<000001>;
P_000001e3af64e210 .param/l "BEQ" 1 5 43, C4<100100>;
P_000001e3af64e248 .param/l "JMP" 1 5 44, C4<110000>;
P_000001e3af64e280 .param/l "LW" 1 5 41, C4<011000>;
P_000001e3af64e2b8 .param/l "ORI" 1 5 38, C4<010000>;
P_000001e3af64e2f0 .param/l "ORUI" 1 5 39, C4<010001>;
P_000001e3af64e328 .param/l "SW" 1 5 42, C4<011100>;
L_000001e3af61a430 .functor OR 1, L_000001e3af706080, L_000001e3af706c60, C4<0>, C4<0>;
L_000001e3af6ad300 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e3af623e10_0 .net/2u *"_ivl_18", 5 0, L_000001e3af6ad300;  1 drivers
v000001e3af623190_0 .net *"_ivl_20", 0 0, L_000001e3af706080;  1 drivers
L_000001e3af6ad348 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001e3af6232d0_0 .net/2u *"_ivl_22", 2 0, L_000001e3af6ad348;  1 drivers
v000001e3af6234b0_0 .net *"_ivl_24", 0 0, L_000001e3af706c60;  1 drivers
v000001e3af623550_0 .net *"_ivl_27", 0 0, L_000001e3af61a430;  1 drivers
v000001e3af623af0_0 .var "alu_ops", 2 0;
v000001e3af623eb0_0 .var "ext_ops", 1 0;
v000001e3af624130_0 .var "mem_wr", 0 0;
v000001e3af6241d0_0 .net "opcode", 5 0, L_000001e3af6acc30;  alias, 1 drivers
v000001e3af624270_0 .var "reg_wr", 0 0;
v000001e3af6243b0_0 .net "reserved", 2 0, L_000001e3af706bc0;  1 drivers
v000001e3af624450_0 .var "sel_addpc", 0 0;
v000001e3af6244f0_0 .var "sel_b", 0 0;
v000001e3af624770_0 .var "sel_data", 0 0;
v000001e3af6131c0_0 .var "sel_pc", 0 0;
v000001e3af6129a0_0 .var "sel_wr", 0 0;
v000001e3af611780_0 .net "z_flag", 0 0, L_000001e3af706b20;  alias, 1 drivers
E_000001e3af60cc40 .event anyedge, L_000001e3af61a430;
E_000001e3af60cfc0 .event anyedge, v000001e3af6241d0_0;
E_000001e3af60d340 .event anyedge, v000001e3af6239b0_0, v000001e3af6241d0_0;
L_000001e3af706080 .cmp/ne 6, L_000001e3af6acc30, L_000001e3af6ad300;
L_000001e3af706c60 .cmp/ne 3, L_000001e3af706bc0, L_000001e3af6ad348;
S_000001e3af5a7030 .scope module, "EXTENDER" "extender" 3 64, 6 10 0, S_000001e3af597c00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data32";
    .port_info 1 /INPUT 16 "data16";
    .port_info 2 /INPUT 2 "ext_ops";
v000001e3af6125e0_0 .net "data16", 15 0, L_000001e3af6ab290;  alias, 1 drivers
v000001e3af611e60_0 .var "data32", 31 0;
v000001e3af611fa0_0 .net "ext_ops", 1 0, v000001e3af623eb0_0;  alias, 1 drivers
E_000001e3af60cb80 .event anyedge, v000001e3af6125e0_0, v000001e3af623eb0_0;
S_000001e3af5a71c0 .scope module, "MUXADDPC" "mux2_1" 3 46, 7 9 0, S_000001e3af597c00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 30 "out";
    .port_info 1 /INPUT 30 "in0";
    .port_info 2 /INPUT 30 "in1";
    .port_info 3 /INPUT 1 "sel";
P_000001e3af60d2c0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000011110>;
L_000001e3af6ad198 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3af611aa0_0 .net "in0", 29 0, L_000001e3af6ad198;  1 drivers
v000001e3af6127c0_0 .net "in1", 29 0, L_000001e3af6ac550;  1 drivers
v000001e3af6120e0_0 .net "out", 29 0, L_000001e3af6ac4b0;  alias, 1 drivers
v000001e3af612ae0_0 .net "sel", 0 0, v000001e3af624450_0;  alias, 1 drivers
L_000001e3af6ac4b0 .functor MUXZ 30, L_000001e3af6ad198, L_000001e3af6ac550, v000001e3af624450_0, C4<>;
S_000001e3af59a4c0 .scope module, "MUXB" "mux2_1" 3 93, 7 9 0, S_000001e3af597c00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /INPUT 1 "sel";
P_000001e3af60d600 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000100000>;
v000001e3af611b40_0 .net "in0", 31 0, L_000001e3af61a740;  alias, 1 drivers
v000001e3af612c20_0 .net "in1", 31 0, v000001e3af611e60_0;  alias, 1 drivers
v000001e3af612e00_0 .net "out", 31 0, L_000001e3af706260;  alias, 1 drivers
v000001e3af6122c0_0 .net "sel", 0 0, v000001e3af6244f0_0;  alias, 1 drivers
L_000001e3af706260 .functor MUXZ 32, L_000001e3af61a740, v000001e3af611e60_0, v000001e3af6244f0_0, C4<>;
S_000001e3af59a650 .scope module, "MUXDATA" "mux2_1" 3 92, 7 9 0, S_000001e3af597c00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in0";
    .port_info 2 /INPUT 32 "in1";
    .port_info 3 /INPUT 1 "sel";
P_000001e3af60d500 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000100000>;
v000001e3af613260_0 .net "in0", 31 0, v000001e3af623d70_0;  alias, 1 drivers
v000001e3af6133a0_0 .net "in1", 31 0, L_000001e3af61a5f0;  alias, 1 drivers
v000001e3af613440_0 .net "out", 31 0, L_000001e3af705ea0;  alias, 1 drivers
v000001e3af5fef50_0 .net "sel", 0 0, v000001e3af624770_0;  alias, 1 drivers
L_000001e3af705ea0 .functor MUXZ 32, v000001e3af623d70_0, L_000001e3af61a5f0, v000001e3af624770_0, C4<>;
S_000001e3af5cc6b0 .scope module, "MUXRW" "mux2_1" 3 90, 7 9 0, S_000001e3af597c00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 5 "out";
    .port_info 1 /INPUT 5 "in0";
    .port_info 2 /INPUT 5 "in1";
    .port_info 3 /INPUT 1 "sel";
P_000001e3af60c700 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000000101>;
v000001e3af5ff3b0_0 .net "in0", 4 0, L_000001e3af6ab790;  alias, 1 drivers
v000001e3af5ff950_0 .net "in1", 4 0, L_000001e3af6ace10;  alias, 1 drivers
v000001e3af5feff0_0 .net "out", 4 0, L_000001e3af7061c0;  alias, 1 drivers
v000001e3af63e400_0 .net "sel", 0 0, v000001e3af6129a0_0;  alias, 1 drivers
L_000001e3af7061c0 .functor MUXZ 5, L_000001e3af6ab790, L_000001e3af6ace10, v000001e3af6129a0_0, C4<>;
S_000001e3af5cc840 .scope module, "MUXSELPC" "mux2_1" 3 47, 7 9 0, S_000001e3af597c00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 30 "out";
    .port_info 1 /INPUT 30 "in0";
    .port_info 2 /INPUT 30 "in1";
    .port_info 3 /INPUT 1 "sel";
P_000001e3af60c7c0 .param/l "WIDTH" 0 7 10, +C4<00000000000000000000000000011110>;
v000001e3af63d960_0 .net "in0", 29 0, L_000001e3af6ab330;  alias, 1 drivers
v000001e3af63daa0_0 .net "in1", 29 0, L_000001e3af6ac050;  alias, 1 drivers
v000001e3af63d820_0 .net "out", 29 0, L_000001e3af6abf10;  alias, 1 drivers
v000001e3af63cd80_0 .net "sel", 0 0, v000001e3af6131c0_0;  alias, 1 drivers
L_000001e3af6abf10 .functor MUXZ 30, L_000001e3af6ab330, L_000001e3af6ac050, v000001e3af6131c0_0, C4<>;
S_000001e3af5d0b60 .scope module, "PCADDER" "adder" 3 45, 8 9 0, S_000001e3af597c00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 30 "S";
    .port_info 1 /OUTPUT 1 "Cout";
    .port_info 2 /INPUT 30 "A";
    .port_info 3 /INPUT 30 "B";
    .port_info 4 /INPUT 1 "Cin";
P_000001e3af60d000 .param/l "WIDTH" 0 8 10, +C4<00000000000000000000000000011110>;
v000001e3af63d780_0 .net "A", 29 0, L_000001e3af6abe70;  1 drivers
v000001e3af63d8c0_0 .net "B", 29 0, L_000001e3af6ac4b0;  alias, 1 drivers
L_000001e3af6ad150 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v000001e3af63c9c0_0 .net "Cin", 0 0, L_000001e3af6ad150;  1 drivers
v000001e3af63d320_0 .net "Cout", 0 0, L_000001e3af6ac410;  alias, 1 drivers
v000001e3af63dfa0_0 .net "S", 29 0, L_000001e3af6ab330;  alias, 1 drivers
L_000001e3af6ad108 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3af63e180_0 .net *"_ivl_10", 0 0, L_000001e3af6ad108;  1 drivers
v000001e3af63db40_0 .net *"_ivl_11", 30 0, L_000001e3af6ab5b0;  1 drivers
L_000001e3af6ad4b0 .functor BUFT 1, C4<0000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e3af63dc80_0 .net *"_ivl_13", 30 0, L_000001e3af6ad4b0;  1 drivers
v000001e3af63c920_0 .net *"_ivl_17", 30 0, L_000001e3af6ab8d0;  1 drivers
v000001e3af63da00_0 .net *"_ivl_3", 30 0, L_000001e3af6ac2d0;  1 drivers
L_000001e3af6ad0c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3af63d640_0 .net *"_ivl_6", 0 0, L_000001e3af6ad0c0;  1 drivers
v000001e3af63dbe0_0 .net *"_ivl_7", 30 0, L_000001e3af6ab3d0;  1 drivers
L_000001e3af6ac410 .part L_000001e3af6ab8d0, 30, 1;
L_000001e3af6ab330 .part L_000001e3af6ab8d0, 0, 30;
L_000001e3af6ac2d0 .concat [ 30 1 0 0], L_000001e3af6abe70, L_000001e3af6ad0c0;
L_000001e3af6ab3d0 .concat [ 30 1 0 0], L_000001e3af6ac4b0, L_000001e3af6ad108;
L_000001e3af6ab5b0 .arith/sum 31, L_000001e3af6ac2d0, L_000001e3af6ab3d0;
L_000001e3af6ab8d0 .arith/sum 31, L_000001e3af6ab5b0, L_000001e3af6ad4b0;
S_000001e3af5d0cf0 .scope module, "REGFILE" "regfile" 3 91, 9 9 0, S_000001e3af597c00;
 .timescale -8 -8;
    .port_info 0 /OUTPUT 32 "A";
    .port_info 1 /OUTPUT 32 "B";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 5 "ra";
    .port_info 4 /INPUT 5 "rb";
    .port_info 5 /INPUT 5 "rw";
    .port_info 6 /INPUT 1 "nwr";
    .port_info 7 /INPUT 1 "clock";
L_000001e3af61a6d0 .functor BUFZ 32, L_000001e3af7057c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e3af61a740 .functor BUFZ 32, L_000001e3af7063a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e3af63cce0_0 .net "A", 31 0, L_000001e3af61a6d0;  alias, 1 drivers
v000001e3af63d140_0 .net "B", 31 0, L_000001e3af61a740;  alias, 1 drivers
v000001e3af63ca60_0 .net *"_ivl_0", 31 0, L_000001e3af7057c0;  1 drivers
v000001e3af63d460_0 .net *"_ivl_10", 6 0, L_000001e3af705860;  1 drivers
L_000001e3af6ad2b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e3af63d500_0 .net *"_ivl_13", 1 0, L_000001e3af6ad2b8;  1 drivers
v000001e3af63dd20_0 .net *"_ivl_2", 6 0, L_000001e3af706a80;  1 drivers
L_000001e3af6ad270 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e3af63e220_0 .net *"_ivl_5", 1 0, L_000001e3af6ad270;  1 drivers
v000001e3af63ddc0_0 .net *"_ivl_8", 31 0, L_000001e3af7063a0;  1 drivers
v000001e3af63de60_0 .net "clock", 0 0, o000001e3af651318;  alias, 0 drivers
v000001e3af63cec0_0 .net "data", 31 0, L_000001e3af705ea0;  alias, 1 drivers
v000001e3af63ce20_0 .var/i "i", 31 0;
v000001e3af63cb00_0 .net "nwr", 0 0, L_000001e3af61a2e0;  1 drivers
v000001e3af63e2c0_0 .net "ra", 4 0, L_000001e3af6abbf0;  alias, 1 drivers
v000001e3af63df00_0 .net "rb", 4 0, L_000001e3af6ace10;  alias, 1 drivers
v000001e3af63e040 .array "regs", 0 31, 31 0;
v000001e3af63d6e0_0 .net "rw", 4 0, L_000001e3af7061c0;  alias, 1 drivers
E_000001e3af60cec0 .event posedge, v000001e3af63de60_0;
L_000001e3af7057c0 .array/port v000001e3af63e040, L_000001e3af706a80;
L_000001e3af706a80 .concat [ 5 2 0 0], L_000001e3af6abbf0, L_000001e3af6ad270;
L_000001e3af7063a0 .array/port v000001e3af63e040, L_000001e3af705860;
L_000001e3af705860 .concat [ 5 2 0 0], L_000001e3af6ace10, L_000001e3af6ad2b8;
S_000001e3af5be550 .scope module, "DATAMEM" "memory" 2 27, 10 10 0, S_000001e3af632190;
 .timescale -9 -12;
    .port_info 0 /INOUT 32 "data";
    .port_info 1 /INPUT 16 "address";
    .port_info 2 /INPUT 1 "wr";
    .port_info 3 /INPUT 1 "clock";
    .port_info 4 /INPUT 12 "sw";
    .port_info 5 /OUTPUT 7 "seg";
    .port_info 6 /OUTPUT 4 "an";
    .port_info 7 /OUTPUT 1 "dp";
P_000001e3af57bc10 .param/l "ADDR_WIDTH" 0 10 12, +C4<00000000000000000000000000010000>;
P_000001e3af57bc48 .param/l "DATA_WIDTH" 0 10 11, +C4<00000000000000000000000000100000>;
L_000001e3af61a890 .functor BUFZ 1, o000001e3af651318, C4<0>, C4<0>, C4<0>;
v000001e3af6a8d50_0 .net *"_ivl_54", 31 0, L_000001e3af706940;  1 drivers
L_000001e3af6ad3d8 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3af6a7590_0 .net *"_ivl_57", 30 0, L_000001e3af6ad3d8;  1 drivers
L_000001e3af6ad420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e3af6a7a90_0 .net/2u *"_ivl_58", 31 0, L_000001e3af6ad420;  1 drivers
v000001e3af6a8ad0_0 .net *"_ivl_60", 0 0, L_000001e3af705360;  1 drivers
o000001e3af652e48 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
; Elide local net with no drivers, v000001e3af6a8670_0 name=_ivl_62
v000001e3af6a8b70_0 .net *"_ivl_70", 0 0, L_000001e3af61a890;  1 drivers
v000001e3af6a7630_0 .net "address", 15 0, L_000001e3af705540;  1 drivers
v000001e3af6a8df0_0 .net "an", 3 0, L_000001e3af7054a0;  alias, 1 drivers
v000001e3af6a8f30_0 .net "an0", 0 0, L_000001e3af706ee0;  1 drivers
v000001e3af6a7bd0_0 .net "an1", 0 0, L_000001e3af7069e0;  1 drivers
v000001e3af6a7db0_0 .net "an2", 0 0, L_000001e3af7055e0;  1 drivers
v000001e3af6a7ef0_0 .net "an3", 0 0, L_000001e3af705a40;  1 drivers
v000001e3af6acaf0_0 .net "clock", 0 0, o000001e3af651318;  alias, 0 drivers
v000001e3af6ac690_0 .net8 "data", 31 0, RS_000001e3af651708;  alias, 2 drivers
v000001e3af6ac870_0 .var "data_out", 31 0;
v000001e3af6ac730_0 .net "dp", 0 0, L_000001e3af6ad468;  alias, 1 drivers
v000001e3af6ab830 .array "mem", 32768 0, 31 0;
v000001e3af6ac0f0_0 .var "num0", 3 0;
v000001e3af6ab650_0 .var "num1", 3 0;
v000001e3af6ab510_0 .var "num2", 3 0;
v000001e3af6ab970_0 .var "num3", 3 0;
v000001e3af6ab470_0 .net "seg", 6 0, L_000001e3af61a900;  alias, 1 drivers
v000001e3af6ac910_0 .net "sw", 11 0, o000001e3af652f38;  alias, 0 drivers
v000001e3af6aceb0_0 .net "targetClk", 0 0, v000001e3af6a3320_0;  1 drivers
v000001e3af6acf50_0 .net "tclk", 18 0, L_000001e3af7052c0;  1 drivers
v000001e3af6acb90_0 .net "wr", 0 0, v000001e3af624130_0;  alias, 1 drivers
E_000001e3af60cbc0 .event anyedge, v000001e3af6a7630_0;
L_000001e3af705ae0 .part L_000001e3af7052c0, 0, 1;
L_000001e3af705c20 .part L_000001e3af7052c0, 1, 1;
L_000001e3af706d00 .part L_000001e3af7052c0, 2, 1;
L_000001e3af7066c0 .part L_000001e3af7052c0, 3, 1;
L_000001e3af705680 .part L_000001e3af7052c0, 4, 1;
L_000001e3af706580 .part L_000001e3af7052c0, 5, 1;
L_000001e3af705d60 .part L_000001e3af7052c0, 6, 1;
L_000001e3af706da0 .part L_000001e3af7052c0, 7, 1;
L_000001e3af7059a0 .part L_000001e3af7052c0, 8, 1;
L_000001e3af706300 .part L_000001e3af7052c0, 9, 1;
L_000001e3af705220 .part L_000001e3af7052c0, 10, 1;
L_000001e3af706e40 .part L_000001e3af7052c0, 11, 1;
L_000001e3af706620 .part L_000001e3af7052c0, 12, 1;
L_000001e3af706760 .part L_000001e3af7052c0, 13, 1;
L_000001e3af705e00 .part L_000001e3af7052c0, 14, 1;
L_000001e3af7068a0 .part L_000001e3af7052c0, 15, 1;
L_000001e3af705f40 .part L_000001e3af7052c0, 16, 1;
L_000001e3af705400 .part L_000001e3af7052c0, 17, 1;
L_000001e3af706940 .concat [ 1 31 0 0], v000001e3af624130_0, L_000001e3af6ad3d8;
L_000001e3af705360 .cmp/eq 32, L_000001e3af706940, L_000001e3af6ad420;
L_000001e3af705720 .functor MUXZ 32, o000001e3af652e48, v000001e3af6ac870_0, L_000001e3af705360, C4<>;
LS_000001e3af7052c0_0_0 .concat8 [ 1 1 1 1], L_000001e3af61a890, v000001e3af6a33c0_0, v000001e3af6a2100_0, v000001e3af6a2600_0;
LS_000001e3af7052c0_0_4 .concat8 [ 1 1 1 1], v000001e3af6a21a0_0, v000001e3af6a3460_0, v000001e3af6a2920_0, v000001e3af6a3820_0;
LS_000001e3af7052c0_0_8 .concat8 [ 1 1 1 1], v000001e3af6a2ce0_0, v000001e3af6a8350_0, v000001e3af6a71d0_0, v000001e3af6a87b0_0;
LS_000001e3af7052c0_0_12 .concat8 [ 1 1 1 1], v000001e3af6a7810_0, v000001e3af6a8c10_0, v000001e3af6a80d0_0, v000001e3af6a8170_0;
LS_000001e3af7052c0_0_16 .concat8 [ 1 1 1 0], v000001e3af6a8990_0, v000001e3af6a78b0_0, v000001e3af6a88f0_0;
LS_000001e3af7052c0_1_0 .concat8 [ 4 4 4 4], LS_000001e3af7052c0_0_0, LS_000001e3af7052c0_0_4, LS_000001e3af7052c0_0_8, LS_000001e3af7052c0_0_12;
LS_000001e3af7052c0_1_4 .concat8 [ 3 0 0 0], LS_000001e3af7052c0_0_16;
L_000001e3af7052c0 .concat8 [ 16 3 0 0], LS_000001e3af7052c0_1_0, LS_000001e3af7052c0_1_4;
L_000001e3af705900 .part L_000001e3af7052c0, 18, 1;
L_000001e3af7054a0 .concat [ 1 1 1 1], L_000001e3af706ee0, L_000001e3af7069e0, L_000001e3af7055e0, L_000001e3af705a40;
S_000001e3af5ae970 .scope begin, "MEM_WRITE" "MEM_WRITE" 10 65, 10 65 0, S_000001e3af5be550;
 .timescale -9 -12;
S_000001e3af5aeb00 .scope module, "fdivTarget" "clockDiv" 10 38, 11 1 0, S_000001e3af5be550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a2560_0 .net "clk", 0 0, L_000001e3af705900;  1 drivers
v000001e3af6a3320_0 .var "clkDiv", 0 0;
E_000001e3af60d300 .event posedge, v000001e3af6a2560_0;
S_000001e3af5a7d70 .scope generate, "genblk1[0]" "genblk1[0]" 10 35, 10 35 0, S_000001e3af5be550;
 .timescale -9 -12;
P_000001e3af60d3c0 .param/l "c" 0 10 35, +C4<00>;
S_000001e3af5a7f00 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_000001e3af5a7d70;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a3dc0_0 .net "clk", 0 0, L_000001e3af705ae0;  1 drivers
v000001e3af6a33c0_0 .var "clkDiv", 0 0;
E_000001e3af60d400 .event posedge, v000001e3af6a3dc0_0;
S_000001e3af6a4070 .scope generate, "genblk1[1]" "genblk1[1]" 10 35, 10 35 0, S_000001e3af5be550;
 .timescale -9 -12;
P_000001e3af60ce40 .param/l "c" 0 10 35, +C4<01>;
S_000001e3af6a4520 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_000001e3af6a4070;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a2880_0 .net "clk", 0 0, L_000001e3af705c20;  1 drivers
v000001e3af6a2100_0 .var "clkDiv", 0 0;
E_000001e3af60d5c0 .event posedge, v000001e3af6a2880_0;
S_000001e3af6a49d0 .scope generate, "genblk1[2]" "genblk1[2]" 10 35, 10 35 0, S_000001e3af5be550;
 .timescale -9 -12;
P_000001e3af60d440 .param/l "c" 0 10 35, +C4<010>;
S_000001e3af6a4cf0 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_000001e3af6a49d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a2060_0 .net "clk", 0 0, L_000001e3af706d00;  1 drivers
v000001e3af6a2600_0 .var "clkDiv", 0 0;
E_000001e3af60d480 .event posedge, v000001e3af6a2060_0;
S_000001e3af6a4e80 .scope generate, "genblk1[3]" "genblk1[3]" 10 35, 10 35 0, S_000001e3af5be550;
 .timescale -9 -12;
P_000001e3af60c780 .param/l "c" 0 10 35, +C4<011>;
S_000001e3af6a4b60 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_000001e3af6a4e80;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a2c40_0 .net "clk", 0 0, L_000001e3af7066c0;  1 drivers
v000001e3af6a21a0_0 .var "clkDiv", 0 0;
E_000001e3af60d4c0 .event posedge, v000001e3af6a2c40_0;
S_000001e3af6a46b0 .scope generate, "genblk1[4]" "genblk1[4]" 10 35, 10 35 0, S_000001e3af5be550;
 .timescale -9 -12;
P_000001e3af60d080 .param/l "c" 0 10 35, +C4<0100>;
S_000001e3af6a4200 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_000001e3af6a46b0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a2f60_0 .net "clk", 0 0, L_000001e3af705680;  1 drivers
v000001e3af6a3460_0 .var "clkDiv", 0 0;
E_000001e3af60cc80 .event posedge, v000001e3af6a2f60_0;
S_000001e3af6a4390 .scope generate, "genblk1[5]" "genblk1[5]" 10 35, 10 35 0, S_000001e3af5be550;
 .timescale -9 -12;
P_000001e3af60c800 .param/l "c" 0 10 35, +C4<0101>;
S_000001e3af6a4840 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_000001e3af6a4390;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a3780_0 .net "clk", 0 0, L_000001e3af706580;  1 drivers
v000001e3af6a2920_0 .var "clkDiv", 0 0;
E_000001e3af60cc00 .event posedge, v000001e3af6a3780_0;
S_000001e3af6a56c0 .scope generate, "genblk1[6]" "genblk1[6]" 10 35, 10 35 0, S_000001e3af5be550;
 .timescale -9 -12;
P_000001e3af60d100 .param/l "c" 0 10 35, +C4<0110>;
S_000001e3af6a59e0 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_000001e3af6a56c0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a2420_0 .net "clk", 0 0, L_000001e3af705d60;  1 drivers
v000001e3af6a3820_0 .var "clkDiv", 0 0;
E_000001e3af60c8c0 .event posedge, v000001e3af6a2420_0;
S_000001e3af6a5d00 .scope generate, "genblk1[7]" "genblk1[7]" 10 35, 10 35 0, S_000001e3af5be550;
 .timescale -9 -12;
P_000001e3af60ccc0 .param/l "c" 0 10 35, +C4<0111>;
S_000001e3af6a67f0 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_000001e3af6a5d00;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a29c0_0 .net "clk", 0 0, L_000001e3af706da0;  1 drivers
v000001e3af6a2ce0_0 .var "clkDiv", 0 0;
E_000001e3af60cd00 .event posedge, v000001e3af6a29c0_0;
S_000001e3af6a6e30 .scope generate, "genblk1[8]" "genblk1[8]" 10 35, 10 35 0, S_000001e3af5be550;
 .timescale -9 -12;
P_000001e3af60cd40 .param/l "c" 0 10 35, +C4<01000>;
S_000001e3af6a5850 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_000001e3af6a6e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a2ec0_0 .net "clk", 0 0, L_000001e3af7059a0;  1 drivers
v000001e3af6a8350_0 .var "clkDiv", 0 0;
E_000001e3af60cd80 .event posedge, v000001e3af6a2ec0_0;
S_000001e3af6a6980 .scope generate, "genblk1[9]" "genblk1[9]" 10 35, 10 35 0, S_000001e3af5be550;
 .timescale -9 -12;
P_000001e3af60cdc0 .param/l "c" 0 10 35, +C4<01001>;
S_000001e3af6a5b70 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_000001e3af6a6980;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a7d10_0 .net "clk", 0 0, L_000001e3af706300;  1 drivers
v000001e3af6a71d0_0 .var "clkDiv", 0 0;
E_000001e3af60cf00 .event posedge, v000001e3af6a7d10_0;
S_000001e3af6a5e90 .scope generate, "genblk1[10]" "genblk1[10]" 10 35, 10 35 0, S_000001e3af5be550;
 .timescale -9 -12;
P_000001e3af60cf40 .param/l "c" 0 10 35, +C4<01010>;
S_000001e3af6a6020 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_000001e3af6a5e90;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a8e90_0 .net "clk", 0 0, L_000001e3af705220;  1 drivers
v000001e3af6a87b0_0 .var "clkDiv", 0 0;
E_000001e3af60cf80 .event posedge, v000001e3af6a8e90_0;
S_000001e3af6a5210 .scope generate, "genblk1[11]" "genblk1[11]" 10 35, 10 35 0, S_000001e3af5be550;
 .timescale -9 -12;
P_000001e3af609840 .param/l "c" 0 10 35, +C4<01011>;
S_000001e3af6a61b0 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_000001e3af6a5210;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a76d0_0 .net "clk", 0 0, L_000001e3af706e40;  1 drivers
v000001e3af6a7810_0 .var "clkDiv", 0 0;
E_000001e3af60a600 .event posedge, v000001e3af6a76d0_0;
S_000001e3af6a6340 .scope generate, "genblk1[12]" "genblk1[12]" 10 35, 10 35 0, S_000001e3af5be550;
 .timescale -9 -12;
P_000001e3af6096c0 .param/l "c" 0 10 35, +C4<01100>;
S_000001e3af6a5080 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_000001e3af6a6340;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a7f90_0 .net "clk", 0 0, L_000001e3af706620;  1 drivers
v000001e3af6a8c10_0 .var "clkDiv", 0 0;
E_000001e3af60a280 .event posedge, v000001e3af6a7f90_0;
S_000001e3af6a64d0 .scope generate, "genblk1[13]" "genblk1[13]" 10 35, 10 35 0, S_000001e3af5be550;
 .timescale -9 -12;
P_000001e3af609bc0 .param/l "c" 0 10 35, +C4<01101>;
S_000001e3af6a6660 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_000001e3af6a64d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a83f0_0 .net "clk", 0 0, L_000001e3af706760;  1 drivers
v000001e3af6a80d0_0 .var "clkDiv", 0 0;
E_000001e3af609940 .event posedge, v000001e3af6a83f0_0;
S_000001e3af6a6b10 .scope generate, "genblk1[14]" "genblk1[14]" 10 35, 10 35 0, S_000001e3af5be550;
 .timescale -9 -12;
P_000001e3af609c80 .param/l "c" 0 10 35, +C4<01110>;
S_000001e3af6a5530 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_000001e3af6a6b10;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a7770_0 .net "clk", 0 0, L_000001e3af705e00;  1 drivers
v000001e3af6a8170_0 .var "clkDiv", 0 0;
E_000001e3af609e00 .event posedge, v000001e3af6a7770_0;
S_000001e3af6a53a0 .scope generate, "genblk1[15]" "genblk1[15]" 10 35, 10 35 0, S_000001e3af5be550;
 .timescale -9 -12;
P_000001e3af60ae80 .param/l "c" 0 10 35, +C4<01111>;
S_000001e3af6a6ca0 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_000001e3af6a53a0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a8850_0 .net "clk", 0 0, L_000001e3af7068a0;  1 drivers
v000001e3af6a8990_0 .var "clkDiv", 0 0;
E_000001e3af60ac00 .event posedge, v000001e3af6a8850_0;
S_000001e3af6aa360 .scope generate, "genblk1[16]" "genblk1[16]" 10 35, 10 35 0, S_000001e3af5be550;
 .timescale -9 -12;
P_000001e3af60aac0 .param/l "c" 0 10 35, +C4<010000>;
S_000001e3af6aa4f0 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_000001e3af6aa360;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a7950_0 .net "clk", 0 0, L_000001e3af705f40;  1 drivers
v000001e3af6a78b0_0 .var "clkDiv", 0 0;
E_000001e3af60b080 .event posedge, v000001e3af6a7950_0;
S_000001e3af6aab30 .scope generate, "genblk1[17]" "genblk1[17]" 10 35, 10 35 0, S_000001e3af5be550;
 .timescale -9 -12;
P_000001e3af60b180 .param/l "c" 0 10 35, +C4<010001>;
S_000001e3af6aa680 .scope module, "fDiv" "clockDiv" 10 36, 11 1 0, S_000001e3af6aab30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "clkDiv";
    .port_info 1 /INPUT 1 "clk";
v000001e3af6a8a30_0 .net "clk", 0 0, L_000001e3af705400;  1 drivers
v000001e3af6a88f0_0 .var "clkDiv", 0 0;
E_000001e3af60ac80 .event posedge, v000001e3af6a8a30_0;
S_000001e3af6a90a0 .scope module, "heptaSeg" "heptaSeg" 10 43, 12 35 0, S_000001e3af5be550;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 7 "seg";
    .port_info 1 /OUTPUT 1 "dp";
    .port_info 2 /OUTPUT 1 "an0";
    .port_info 3 /OUTPUT 1 "an1";
    .port_info 4 /OUTPUT 1 "an2";
    .port_info 5 /OUTPUT 1 "an3";
    .port_info 6 /INPUT 4 "num0";
    .port_info 7 /INPUT 4 "num1";
    .port_info 8 /INPUT 4 "num2";
    .port_info 9 /INPUT 4 "num3";
    .port_info 10 /INPUT 1 "clk";
L_000001e3af61a900 .functor BUFZ 7, v000001e3af6a8030_0, C4<0000000>, C4<0000000>, C4<0000000>;
L_000001e3af61a970 .functor NOT 4, v000001e3af6a74f0_0, C4<0000>, C4<0000>, C4<0000>;
v000001e3af6a82b0_0 .net *"_ivl_9", 3 0, L_000001e3af61a970;  1 drivers
v000001e3af6a7130_0 .net "an0", 0 0, L_000001e3af706ee0;  alias, 1 drivers
v000001e3af6a7270_0 .net "an1", 0 0, L_000001e3af7069e0;  alias, 1 drivers
v000001e3af6a7450_0 .net "an2", 0 0, L_000001e3af7055e0;  alias, 1 drivers
v000001e3af6a8cb0_0 .net "an3", 0 0, L_000001e3af705a40;  alias, 1 drivers
v000001e3af6a8710_0 .net "clk", 0 0, v000001e3af6a3320_0;  alias, 1 drivers
v000001e3af6a74f0_0 .var "dispEn", 3 0;
v000001e3af6a79f0_0 .net "dp", 0 0, L_000001e3af6ad468;  alias, 1 drivers
v000001e3af6a8490_0 .var "hexIn", 3 0;
v000001e3af6a7090_0 .var "ns", 1 0;
v000001e3af6a7b30_0 .net "num0", 3 0, v000001e3af6ac0f0_0;  1 drivers
v000001e3af6a7c70_0 .net "num1", 3 0, v000001e3af6ab650_0;  1 drivers
v000001e3af6a7310_0 .net "num2", 3 0, v000001e3af6ab510_0;  1 drivers
v000001e3af6a8530_0 .net "num3", 3 0, v000001e3af6ab970_0;  1 drivers
v000001e3af6a85d0_0 .var "ps", 1 0;
v000001e3af6a73b0_0 .net "seg", 6 0, L_000001e3af61a900;  alias, 1 drivers
v000001e3af6a7e50_0 .net "segments", 6 0, v000001e3af6a8030_0;  1 drivers
E_000001e3af60ad40 .event anyedge, v000001e3af6a85d0_0;
E_000001e3af60b4c0 .event posedge, v000001e3af6a3320_0;
L_000001e3af705a40 .part L_000001e3af61a970, 3, 1;
L_000001e3af7055e0 .part L_000001e3af61a970, 2, 1;
L_000001e3af7069e0 .part L_000001e3af61a970, 1, 1;
L_000001e3af706ee0 .part L_000001e3af61a970, 0, 1;
S_000001e3af6a9d20 .scope module, "segmentDecode" "hex2heptaSegModule" 12 57, 12 2 0, S_000001e3af6a90a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "hex";
    .port_info 1 /OUTPUT 7 "segments";
v000001e3af6a8210_0 .net "hex", 3 0, v000001e3af6a8490_0;  1 drivers
v000001e3af6a8030_0 .var "segments", 6 0;
E_000001e3af60aec0 .event anyedge, v000001e3af6a8210_0;
S_000001e3af6a9b90 .scope module, "PROGMEM" "rom" 2 26, 13 9 0, S_000001e3af632190;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "data";
    .port_info 1 /INPUT 16 "address";
P_000001e3af57d690 .param/l "ADDR_WIDTH" 0 13 11, +C4<00000000000000000000000000010000>;
P_000001e3af57d6c8 .param/l "DATA_WIDTH" 0 13 10, +C4<00000000000000000000000000100000>;
L_000001e3af61a820 .functor BUFZ 32, L_000001e3af705180, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e3af6accd0_0 .net *"_ivl_0", 31 0, L_000001e3af705180;  1 drivers
v000001e3af6abc90_0 .net *"_ivl_2", 16 0, L_000001e3af7064e0;  1 drivers
L_000001e3af6ad390 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001e3af6acd70_0 .net *"_ivl_5", 0 0, L_000001e3af6ad390;  1 drivers
v000001e3af6ab0b0_0 .net "address", 15 0, L_000001e3af706440;  1 drivers
v000001e3af6ab6f0_0 .net "data", 31 0, L_000001e3af61a820;  alias, 1 drivers
v000001e3af6ac9b0 .array "mem", 32768 0, 31 0;
L_000001e3af705180 .array/port v000001e3af6ac9b0, L_000001e3af7064e0;
L_000001e3af7064e0 .concat [ 16 1 0 0], L_000001e3af706440, L_000001e3af6ad390;
    .scope S_000001e3af5a7030;
T_0 ;
    %wait E_000001e3af60cb80;
    %load/vec4 v000001e3af611fa0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v000001e3af6125e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e3af611e60_0, 0, 32;
    %jmp T_0.3;
T_0.0 ;
    %load/vec4 v000001e3af6125e0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v000001e3af6125e0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001e3af611e60_0, 0, 32;
    %jmp T_0.3;
T_0.1 ;
    %load/vec4 v000001e3af6125e0_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v000001e3af611e60_0, 0, 32;
    %jmp T_0.3;
T_0.3 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e3af5d0cf0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e3af63ce20_0, 0, 32;
T_1.0 ;
    %load/vec4 v000001e3af63ce20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v000001e3af63ce20_0;
    %store/vec4a v000001e3af63e040, 4, 0;
    %load/vec4 v000001e3af63ce20_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e3af63ce20_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %end;
    .thread T_1;
    .scope S_000001e3af5d0cf0;
T_2 ;
    %wait E_000001e3af60cec0;
    %vpi_call 9 34 "$display", "%10d - A(REG[%d]) -  %h, B(REG[%d]) -  %h\012", $time, v000001e3af63e2c0_0, v000001e3af63cce0_0, v000001e3af63df00_0, v000001e3af63d140_0 {0 0 0};
    %load/vec4 v000001e3af63cb00_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v000001e3af63cec0_0;
    %load/vec4 v000001e3af63d6e0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v000001e3af63e040, 4, 0;
    %vpi_call 9 38 "$display", "%10d - REG[%d] <- %h", $time, v000001e3af63d6e0_0, v000001e3af63cec0_0 {0 0 0};
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001e3af597d90;
T_3 ;
    %wait E_000001e3af60c900;
    %load/vec4 v000001e3af6230f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %jmp T_3.8;
T_3.0 ;
    %load/vec4 v000001e3af624590_0;
    %pad/u 33;
    %load/vec4 v000001e3af622dd0_0;
    %pad/u 33;
    %add;
    %load/vec4 v000001e3af623910_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %store/vec4 v000001e3af623d70_0, 0, 32;
    %store/vec4 v000001e3af622fb0_0, 0, 1;
    %jmp T_3.8;
T_3.1 ;
    %load/vec4 v000001e3af624590_0;
    %pad/u 33;
    %load/vec4 v000001e3af622dd0_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %store/vec4 v000001e3af623d70_0, 0, 32;
    %store/vec4 v000001e3af622fb0_0, 0, 1;
    %jmp T_3.8;
T_3.2 ;
    %load/vec4 v000001e3af624590_0;
    %load/vec4 v000001e3af622dd0_0;
    %or;
    %store/vec4 v000001e3af623d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af622fb0_0, 0, 1;
    %jmp T_3.8;
T_3.3 ;
    %load/vec4 v000001e3af624590_0;
    %load/vec4 v000001e3af622dd0_0;
    %and;
    %store/vec4 v000001e3af623d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af622fb0_0, 0, 1;
    %jmp T_3.8;
T_3.4 ;
    %load/vec4 v000001e3af624590_0;
    %load/vec4 v000001e3af622dd0_0;
    %xor;
    %store/vec4 v000001e3af623d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af622fb0_0, 0, 1;
    %jmp T_3.8;
T_3.5 ;
    %load/vec4 v000001e3af624590_0;
    %inv;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001e3af623d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af622fb0_0, 0, 1;
    %jmp T_3.8;
T_3.6 ;
    %load/vec4 v000001e3af624590_0;
    %inv;
    %store/vec4 v000001e3af623d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af622fb0_0, 0, 1;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v000001e3af622dd0_0;
    %inv;
    %store/vec4 v000001e3af623d70_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af622fb0_0, 0, 1;
    %jmp T_3.8;
T_3.8 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e3af64e010;
T_4 ;
    %wait E_000001e3af60cfc0;
    %load/vec4 v000001e3af6241d0_0;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6131c0_0, 0, 1;
    %jmp T_4.2;
T_4.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3af6131c0_0, 0, 1;
    %jmp T_4.2;
T_4.2 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001e3af64e010;
T_5 ;
    %wait E_000001e3af60d340;
    %load/vec4 v000001e3af6241d0_0;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af624450_0, 0, 1;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v000001e3af611780_0;
    %store/vec4 v000001e3af624450_0, 0, 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001e3af64e010;
T_6 ;
    %wait E_000001e3af60cfc0;
    %load/vec4 v000001e3af6241d0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6129a0_0, 0, 1;
    %jmp T_6.4;
T_6.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3af6129a0_0, 0, 1;
    %jmp T_6.4;
T_6.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3af6129a0_0, 0, 1;
    %jmp T_6.4;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3af6129a0_0, 0, 1;
    %jmp T_6.4;
T_6.4 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e3af64e010;
T_7 ;
    %wait E_000001e3af60cfc0;
    %load/vec4 v000001e3af6241d0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6244f0_0, 0, 1;
    %jmp T_7.5;
T_7.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3af6244f0_0, 0, 1;
    %jmp T_7.5;
T_7.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3af6244f0_0, 0, 1;
    %jmp T_7.5;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3af6244f0_0, 0, 1;
    %jmp T_7.5;
T_7.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3af6244f0_0, 0, 1;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001e3af64e010;
T_8 ;
    %wait E_000001e3af60cfc0;
    %load/vec4 v000001e3af6241d0_0;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af624770_0, 0, 1;
    %jmp T_8.2;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3af624770_0, 0, 1;
    %jmp T_8.2;
T_8.2 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001e3af64e010;
T_9 ;
    %wait E_000001e3af60cfc0;
    %load/vec4 v000001e3af6241d0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af624270_0, 0, 1;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3af624270_0, 0, 1;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3af624270_0, 0, 1;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3af624270_0, 0, 1;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3af624270_0, 0, 1;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001e3af64e010;
T_10 ;
    %wait E_000001e3af60cfc0;
    %load/vec4 v000001e3af6241d0_0;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af624130_0, 0, 1;
    %jmp T_10.2;
T_10.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3af624130_0, 0, 1;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_000001e3af64e010;
T_11 ;
    %wait E_000001e3af60cfc0;
    %load/vec4 v000001e3af6241d0_0;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001e3af623eb0_0, 0, 2;
    %jmp T_11.5;
T_11.0 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001e3af623eb0_0, 0, 2;
    %jmp T_11.5;
T_11.1 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e3af623eb0_0, 0, 2;
    %jmp T_11.5;
T_11.2 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e3af623eb0_0, 0, 2;
    %jmp T_11.5;
T_11.3 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001e3af623eb0_0, 0, 2;
    %jmp T_11.5;
T_11.5 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001e3af64e010;
T_12 ;
    %wait E_000001e3af60cc40;
    %load/vec4 v000001e3af6241d0_0;
    %dup/vec4;
    %pushi/vec4 16, 0, 6;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001e3af623af0_0, 0, 3;
    %jmp T_12.5;
T_12.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e3af623af0_0, 0, 3;
    %jmp T_12.5;
T_12.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001e3af623af0_0, 0, 3;
    %jmp T_12.5;
T_12.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001e3af623af0_0, 0, 3;
    %jmp T_12.5;
T_12.3 ;
    %load/vec4 v000001e3af6243b0_0;
    %store/vec4 v000001e3af623af0_0, 0, 3;
    %jmp T_12.5;
T_12.5 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_000001e3af597c00;
T_13 ;
    %wait E_000001e3af60cec0;
    %load/vec4 v000001e3af6a3e60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_13.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e3af6a31e0_0, 0, 32;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v000001e3af6a2d80_0;
    %concati/vec4 0, 0, 2;
    %store/vec4 v000001e3af6a31e0_0, 0, 32;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_000001e3af597c00;
T_14 ;
    %wait E_000001e3af60cec0;
    %load/vec4 v000001e3af6a3e60_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a3d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af63d1e0_0, 0, 1;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001e3af6a3f00_0;
    %store/vec4 v000001e3af6a3d20_0, 0, 1;
    %load/vec4 v000001e3af63d280_0;
    %store/vec4 v000001e3af63d1e0_0, 0, 1;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001e3af6a9b90;
T_15 ;
    %vpi_call 13 21 "$readmemb", "prog.list", v000001e3af6ac9b0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_000001e3af5a7f00;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a33c0_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_000001e3af5a7f00;
T_17 ;
    %wait E_000001e3af60d400;
    %load/vec4 v000001e3af6a33c0_0;
    %inv;
    %store/vec4 v000001e3af6a33c0_0, 0, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_000001e3af6a4520;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a2100_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_000001e3af6a4520;
T_19 ;
    %wait E_000001e3af60d5c0;
    %load/vec4 v000001e3af6a2100_0;
    %inv;
    %store/vec4 v000001e3af6a2100_0, 0, 1;
    %jmp T_19;
    .thread T_19;
    .scope S_000001e3af6a4cf0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a2600_0, 0, 1;
    %end;
    .thread T_20;
    .scope S_000001e3af6a4cf0;
T_21 ;
    %wait E_000001e3af60d480;
    %load/vec4 v000001e3af6a2600_0;
    %inv;
    %store/vec4 v000001e3af6a2600_0, 0, 1;
    %jmp T_21;
    .thread T_21;
    .scope S_000001e3af6a4b60;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a21a0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000001e3af6a4b60;
T_23 ;
    %wait E_000001e3af60d4c0;
    %load/vec4 v000001e3af6a21a0_0;
    %inv;
    %store/vec4 v000001e3af6a21a0_0, 0, 1;
    %jmp T_23;
    .thread T_23;
    .scope S_000001e3af6a4200;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a3460_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_000001e3af6a4200;
T_25 ;
    %wait E_000001e3af60cc80;
    %load/vec4 v000001e3af6a3460_0;
    %inv;
    %store/vec4 v000001e3af6a3460_0, 0, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_000001e3af6a4840;
T_26 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a2920_0, 0, 1;
    %end;
    .thread T_26;
    .scope S_000001e3af6a4840;
T_27 ;
    %wait E_000001e3af60cc00;
    %load/vec4 v000001e3af6a2920_0;
    %inv;
    %store/vec4 v000001e3af6a2920_0, 0, 1;
    %jmp T_27;
    .thread T_27;
    .scope S_000001e3af6a59e0;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a3820_0, 0, 1;
    %end;
    .thread T_28;
    .scope S_000001e3af6a59e0;
T_29 ;
    %wait E_000001e3af60c8c0;
    %load/vec4 v000001e3af6a3820_0;
    %inv;
    %store/vec4 v000001e3af6a3820_0, 0, 1;
    %jmp T_29;
    .thread T_29;
    .scope S_000001e3af6a67f0;
T_30 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a2ce0_0, 0, 1;
    %end;
    .thread T_30;
    .scope S_000001e3af6a67f0;
T_31 ;
    %wait E_000001e3af60cd00;
    %load/vec4 v000001e3af6a2ce0_0;
    %inv;
    %store/vec4 v000001e3af6a2ce0_0, 0, 1;
    %jmp T_31;
    .thread T_31;
    .scope S_000001e3af6a5850;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a8350_0, 0, 1;
    %end;
    .thread T_32;
    .scope S_000001e3af6a5850;
T_33 ;
    %wait E_000001e3af60cd80;
    %load/vec4 v000001e3af6a8350_0;
    %inv;
    %store/vec4 v000001e3af6a8350_0, 0, 1;
    %jmp T_33;
    .thread T_33;
    .scope S_000001e3af6a5b70;
T_34 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a71d0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_000001e3af6a5b70;
T_35 ;
    %wait E_000001e3af60cf00;
    %load/vec4 v000001e3af6a71d0_0;
    %inv;
    %store/vec4 v000001e3af6a71d0_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_000001e3af6a6020;
T_36 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a87b0_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_000001e3af6a6020;
T_37 ;
    %wait E_000001e3af60cf80;
    %load/vec4 v000001e3af6a87b0_0;
    %inv;
    %store/vec4 v000001e3af6a87b0_0, 0, 1;
    %jmp T_37;
    .thread T_37;
    .scope S_000001e3af6a61b0;
T_38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a7810_0, 0, 1;
    %end;
    .thread T_38;
    .scope S_000001e3af6a61b0;
T_39 ;
    %wait E_000001e3af60a600;
    %load/vec4 v000001e3af6a7810_0;
    %inv;
    %store/vec4 v000001e3af6a7810_0, 0, 1;
    %jmp T_39;
    .thread T_39;
    .scope S_000001e3af6a5080;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a8c10_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_000001e3af6a5080;
T_41 ;
    %wait E_000001e3af60a280;
    %load/vec4 v000001e3af6a8c10_0;
    %inv;
    %store/vec4 v000001e3af6a8c10_0, 0, 1;
    %jmp T_41;
    .thread T_41;
    .scope S_000001e3af6a6660;
T_42 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a80d0_0, 0, 1;
    %end;
    .thread T_42;
    .scope S_000001e3af6a6660;
T_43 ;
    %wait E_000001e3af609940;
    %load/vec4 v000001e3af6a80d0_0;
    %inv;
    %store/vec4 v000001e3af6a80d0_0, 0, 1;
    %jmp T_43;
    .thread T_43;
    .scope S_000001e3af6a5530;
T_44 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a8170_0, 0, 1;
    %end;
    .thread T_44;
    .scope S_000001e3af6a5530;
T_45 ;
    %wait E_000001e3af609e00;
    %load/vec4 v000001e3af6a8170_0;
    %inv;
    %store/vec4 v000001e3af6a8170_0, 0, 1;
    %jmp T_45;
    .thread T_45;
    .scope S_000001e3af6a6ca0;
T_46 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a8990_0, 0, 1;
    %end;
    .thread T_46;
    .scope S_000001e3af6a6ca0;
T_47 ;
    %wait E_000001e3af60ac00;
    %load/vec4 v000001e3af6a8990_0;
    %inv;
    %store/vec4 v000001e3af6a8990_0, 0, 1;
    %jmp T_47;
    .thread T_47;
    .scope S_000001e3af6aa4f0;
T_48 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a78b0_0, 0, 1;
    %end;
    .thread T_48;
    .scope S_000001e3af6aa4f0;
T_49 ;
    %wait E_000001e3af60b080;
    %load/vec4 v000001e3af6a78b0_0;
    %inv;
    %store/vec4 v000001e3af6a78b0_0, 0, 1;
    %jmp T_49;
    .thread T_49;
    .scope S_000001e3af6aa680;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a88f0_0, 0, 1;
    %end;
    .thread T_50;
    .scope S_000001e3af6aa680;
T_51 ;
    %wait E_000001e3af60ac80;
    %load/vec4 v000001e3af6a88f0_0;
    %inv;
    %store/vec4 v000001e3af6a88f0_0, 0, 1;
    %jmp T_51;
    .thread T_51;
    .scope S_000001e3af5aeb00;
T_52 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e3af6a3320_0, 0, 1;
    %end;
    .thread T_52;
    .scope S_000001e3af5aeb00;
T_53 ;
    %wait E_000001e3af60d300;
    %load/vec4 v000001e3af6a3320_0;
    %inv;
    %store/vec4 v000001e3af6a3320_0, 0, 1;
    %jmp T_53;
    .thread T_53;
    .scope S_000001e3af6a9d20;
T_54 ;
    %wait E_000001e3af60aec0;
    %load/vec4 v000001e3af6a8210_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_54.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_54.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_54.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_54.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_54.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_54.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_54.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_54.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_54.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_54.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_54.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_54.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_54.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_54.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_54.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_54.15, 6;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001e3af6a8030_0, 0, 7;
    %jmp T_54.17;
T_54.0 ;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v000001e3af6a8030_0, 0, 7;
    %jmp T_54.17;
T_54.1 ;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v000001e3af6a8030_0, 0, 7;
    %jmp T_54.17;
T_54.2 ;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v000001e3af6a8030_0, 0, 7;
    %jmp T_54.17;
T_54.3 ;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v000001e3af6a8030_0, 0, 7;
    %jmp T_54.17;
T_54.4 ;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v000001e3af6a8030_0, 0, 7;
    %jmp T_54.17;
T_54.5 ;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v000001e3af6a8030_0, 0, 7;
    %jmp T_54.17;
T_54.6 ;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v000001e3af6a8030_0, 0, 7;
    %jmp T_54.17;
T_54.7 ;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v000001e3af6a8030_0, 0, 7;
    %jmp T_54.17;
T_54.8 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v000001e3af6a8030_0, 0, 7;
    %jmp T_54.17;
T_54.9 ;
    %pushi/vec4 16, 0, 7;
    %store/vec4 v000001e3af6a8030_0, 0, 7;
    %jmp T_54.17;
T_54.10 ;
    %pushi/vec4 8, 0, 7;
    %store/vec4 v000001e3af6a8030_0, 0, 7;
    %jmp T_54.17;
T_54.11 ;
    %pushi/vec4 3, 0, 7;
    %store/vec4 v000001e3af6a8030_0, 0, 7;
    %jmp T_54.17;
T_54.12 ;
    %pushi/vec4 70, 0, 7;
    %store/vec4 v000001e3af6a8030_0, 0, 7;
    %jmp T_54.17;
T_54.13 ;
    %pushi/vec4 33, 0, 7;
    %store/vec4 v000001e3af6a8030_0, 0, 7;
    %jmp T_54.17;
T_54.14 ;
    %pushi/vec4 6, 0, 7;
    %store/vec4 v000001e3af6a8030_0, 0, 7;
    %jmp T_54.17;
T_54.15 ;
    %pushi/vec4 14, 0, 7;
    %store/vec4 v000001e3af6a8030_0, 0, 7;
    %jmp T_54.17;
T_54.17 ;
    %pop/vec4 1;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_000001e3af6a90a0;
T_55 ;
    %wait E_000001e3af60b4c0;
    %load/vec4 v000001e3af6a7090_0;
    %store/vec4 v000001e3af6a85d0_0, 0, 2;
    %jmp T_55;
    .thread T_55;
    .scope S_000001e3af6a90a0;
T_56 ;
    %wait E_000001e3af60ad40;
    %load/vec4 v000001e3af6a85d0_0;
    %addi 1, 0, 2;
    %store/vec4 v000001e3af6a7090_0, 0, 2;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_000001e3af6a90a0;
T_57 ;
    %wait E_000001e3af60ad40;
    %load/vec4 v000001e3af6a85d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_57.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_57.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_57.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_57.3, 6;
    %jmp T_57.4;
T_57.0 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001e3af6a74f0_0, 0, 4;
    %jmp T_57.4;
T_57.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001e3af6a74f0_0, 0, 4;
    %jmp T_57.4;
T_57.2 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001e3af6a74f0_0, 0, 4;
    %jmp T_57.4;
T_57.3 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001e3af6a74f0_0, 0, 4;
    %jmp T_57.4;
T_57.4 ;
    %pop/vec4 1;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_000001e3af6a90a0;
T_58 ;
    %wait E_000001e3af60ad40;
    %load/vec4 v000001e3af6a85d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_58.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_58.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_58.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_58.3, 6;
    %jmp T_58.4;
T_58.0 ;
    %load/vec4 v000001e3af6a7b30_0;
    %store/vec4 v000001e3af6a8490_0, 0, 4;
    %jmp T_58.4;
T_58.1 ;
    %load/vec4 v000001e3af6a7c70_0;
    %store/vec4 v000001e3af6a8490_0, 0, 4;
    %jmp T_58.4;
T_58.2 ;
    %load/vec4 v000001e3af6a7310_0;
    %store/vec4 v000001e3af6a8490_0, 0, 4;
    %jmp T_58.4;
T_58.3 ;
    %load/vec4 v000001e3af6a8530_0;
    %store/vec4 v000001e3af6a8490_0, 0, 4;
    %jmp T_58.4;
T_58.4 ;
    %pop/vec4 1;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_000001e3af5be550;
T_59 ;
    %vpi_call 10 48 "$readmemb", "data.list", v000001e3af6ab830 {0 0 0};
    %end;
    .thread T_59;
    .scope S_000001e3af5be550;
T_60 ;
    %wait E_000001e3af60cbc0;
    %load/vec4 v000001e3af6a7630_0;
    %dup/vec4;
    %pushi/vec4 65520, 0, 16;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 65524, 0, 16;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 65528, 0, 16;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 65532, 0, 16;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %dup/vec4;
    %pushi/vec4 65504, 0, 16;
    %cmp/u;
    %jmp/1 T_60.4, 6;
    %dup/vec4;
    %pushi/vec4 65508, 0, 16;
    %cmp/u;
    %jmp/1 T_60.5, 6;
    %dup/vec4;
    %pushi/vec4 65512, 0, 16;
    %cmp/u;
    %jmp/1 T_60.6, 6;
    %load/vec4 v000001e3af6a7630_0;
    %pad/u 17;
    %ix/vec4 4;
    %load/vec4a v000001e3af6ab830, 4;
    %store/vec4 v000001e3af6ac870_0, 0, 32;
    %jmp T_60.8;
T_60.0 ;
    %load/vec4 v000001e3af6ac0f0_0;
    %pad/u 32;
    %store/vec4 v000001e3af6ac870_0, 0, 32;
    %jmp T_60.8;
T_60.1 ;
    %load/vec4 v000001e3af6ab650_0;
    %pad/u 32;
    %store/vec4 v000001e3af6ac870_0, 0, 32;
    %jmp T_60.8;
T_60.2 ;
    %load/vec4 v000001e3af6ab510_0;
    %pad/u 32;
    %store/vec4 v000001e3af6ac870_0, 0, 32;
    %jmp T_60.8;
T_60.3 ;
    %load/vec4 v000001e3af6ab970_0;
    %pad/u 32;
    %store/vec4 v000001e3af6ac870_0, 0, 32;
    %jmp T_60.8;
T_60.4 ;
    %load/vec4 v000001e3af6ac910_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %store/vec4 v000001e3af6ac870_0, 0, 32;
    %jmp T_60.8;
T_60.5 ;
    %load/vec4 v000001e3af6ac910_0;
    %parti/s 4, 4, 4;
    %pad/u 32;
    %store/vec4 v000001e3af6ac870_0, 0, 32;
    %jmp T_60.8;
T_60.6 ;
    %load/vec4 v000001e3af6ac910_0;
    %parti/s 4, 8, 5;
    %pad/u 32;
    %store/vec4 v000001e3af6ac870_0, 0, 32;
    %jmp T_60.8;
T_60.8 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_000001e3af5be550;
T_61 ;
    %wait E_000001e3af60cec0;
    %fork t_1, S_000001e3af5ae970;
    %jmp t_0;
    .scope S_000001e3af5ae970;
t_1 ;
    %load/vec4 v000001e3af6acb90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %load/vec4 v000001e3af6a7630_0;
    %dup/vec4;
    %pushi/vec4 65520, 0, 16;
    %cmp/u;
    %jmp/1 T_61.2, 6;
    %dup/vec4;
    %pushi/vec4 65524, 0, 16;
    %cmp/u;
    %jmp/1 T_61.3, 6;
    %dup/vec4;
    %pushi/vec4 65528, 0, 16;
    %cmp/u;
    %jmp/1 T_61.4, 6;
    %dup/vec4;
    %pushi/vec4 65532, 0, 16;
    %cmp/u;
    %jmp/1 T_61.5, 6;
    %load/vec4 v000001e3af6ac690_0;
    %load/vec4 v000001e3af6a7630_0;
    %pad/u 17;
    %ix/vec4 4;
    %store/vec4a v000001e3af6ab830, 4, 0;
    %jmp T_61.7;
T_61.2 ;
    %load/vec4 v000001e3af6ac690_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001e3af6ac0f0_0, 0, 4;
    %jmp T_61.7;
T_61.3 ;
    %load/vec4 v000001e3af6ac690_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001e3af6ab650_0, 0, 4;
    %jmp T_61.7;
T_61.4 ;
    %load/vec4 v000001e3af6ac690_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001e3af6ab510_0, 0, 4;
    %jmp T_61.7;
T_61.5 ;
    %load/vec4 v000001e3af6ac690_0;
    %parti/s 4, 4, 4;
    %store/vec4 v000001e3af6ab970_0, 0, 4;
    %jmp T_61.7;
T_61.7 ;
    %pop/vec4 1;
    %vpi_call 10 74 "$display", "%10d - MEM[%h] <- %h", $time, v000001e3af6a7630_0, v000001e3af6ac690_0 {0 0 0};
T_61.0 ;
    %end;
    .scope S_000001e3af5be550;
t_0 %join;
    %jmp T_61;
    .thread T_61;
    .scope S_000001e3af632190;
T_62 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e3af6ac5f0_0, 0, 1;
    %end;
    .thread T_62;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "nano_sc_system.v";
    "nanocpu.v";
    "alu.v";
    "control.v";
    "extender.v";
    "mux2_1.v";
    "adder.v";
    "regfile.v";
    "memory.v";
    "clkDiv.v";
    "7seg.v";
    "rom.v";
