02:06:13 INFO  : Launching XSCT server: xsct -n  -interactive /home/anubhav/workspace/axilite_ex/vitis/temp_xsdb_launch_script.tcl
02:06:13 INFO  : Registering command handlers for Vitis TCF services
02:06:18 INFO  : Platform repository initialization has completed.
02:06:18 INFO  : XSCT server has started successfully.
02:06:18 INFO  : Successfully done setting XSCT server connection channel  
02:06:18 INFO  : plnx-install-location is set to ''
02:06:18 INFO  : Successfully done setting workspace for the tool. 
02:06:18 INFO  : Successfully done query RDI_DATADIR 
02:18:53 INFO  : Result from executing command 'getProjects': axilte
02:18:53 INFO  : Result from executing command 'getPlatforms': ULTRA96V2|/opt/xilinx/platforms/ULTRA96V2/ULTRA96V2.xpfm;u96v2_sbc_base|/opt/xilinx/platforms/u96v2_sbc_base/u96v2_sbc_base.xpfm
02:18:53 WARN  : An unexpected exception occurred in the module 'platform project logging'
02:18:53 INFO  : Platform 'axilte' is added to custom repositories.
02:19:01 INFO  : Platform 'axilte' is added to custom repositories.
02:32:02 INFO  : Result from executing command 'getProjects': axilte
02:32:02 INFO  : Result from executing command 'getPlatforms': ULTRA96V2|/opt/xilinx/platforms/ULTRA96V2/ULTRA96V2.xpfm;axilte|/home/anubhav/workspace/axilite_ex/vitis/axilte/export/axilte/axilte.xpfm;u96v2_sbc_base|/opt/xilinx/platforms/u96v2_sbc_base/u96v2_sbc_base.xpfm
02:32:07 INFO  : Checking for BSP changes to sync application flags for project 'axilite_ex'...
02:32:52 INFO  : Checking for BSP changes to sync application flags for project 'axilite_ex'...
02:33:49 INFO  : Checking for BSP changes to sync application flags for project 'axilite_ex'...
02:40:53 INFO  : Checking for BSP changes to sync application flags for project 'axilite_ex'...
02:42:05 INFO  : Checking for BSP changes to sync application flags for project 'axilite_ex'...
02:42:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:42:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:42:45 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:42:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:43:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:43:15 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:43:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:44:09 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:44:09 INFO  : 'jtag frequency' command is executed.
02:44:09 INFO  : Context for 'APU' is selected.
02:44:09 INFO  : System reset is completed.
02:44:12 INFO  : 'after 3000' command is executed.
02:44:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
02:44:15 INFO  : Device configured successfully with "/home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/bitstream/axilte.bit"
02:44:15 INFO  : Context for 'APU' is selected.
02:44:15 INFO  : Hardware design and registers information is loaded from '/home/anubhav/workspace/axilite_ex/vitis/axilte/export/axilte/hw/axilte.xsa'.
02:44:15 INFO  : 'configparams force-mem-access 1' command is executed.
02:44:15 INFO  : Context for 'APU' is selected.
02:44:15 INFO  : Sourcing of '/home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/psinit/ps7_init.tcl' is done.
02:44:15 INFO  : 'ps7_init' command is executed.
02:44:15 INFO  : 'ps7_post_config' command is executed.
02:44:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:44:15 INFO  : The application '/home/anubhav/workspace/axilite_ex/vitis/axilite_ex/Debug/axilite_ex.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:44:15 INFO  : 'configparams force-mem-access 0' command is executed.
02:44:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/bitstream/axilte.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/anubhav/workspace/axilite_ex/vitis/axilte/export/axilte/hw/axilte.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/anubhav/workspace/axilite_ex/vitis/axilite_ex/Debug/axilite_ex.elf
configparams force-mem-access 0
----------------End of Script----------------

02:44:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:44:15 INFO  : 'con' command is executed.
02:44:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:44:15 INFO  : Launch script is exported to file '/home/anubhav/workspace/axilite_ex/vitis/axilite_ex_system/_ide/scripts/systemdebugger_axilite_ex_system_standalone.tcl'
02:45:52 INFO  : Disconnected from the channel tcfchan#2.
02:45:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:45:52 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:45:52 INFO  : 'jtag frequency' command is executed.
02:45:52 INFO  : Context for 'APU' is selected.
02:45:52 INFO  : System reset is completed.
02:45:55 INFO  : 'after 3000' command is executed.
02:45:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
02:45:58 INFO  : Device configured successfully with "/home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/bitstream/axilte.bit"
02:45:58 INFO  : Context for 'APU' is selected.
02:45:58 INFO  : Hardware design and registers information is loaded from '/home/anubhav/workspace/axilite_ex/vitis/axilte/export/axilte/hw/axilte.xsa'.
02:45:58 INFO  : 'configparams force-mem-access 1' command is executed.
02:45:58 INFO  : Context for 'APU' is selected.
02:45:58 INFO  : Sourcing of '/home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/psinit/ps7_init.tcl' is done.
02:45:58 INFO  : 'ps7_init' command is executed.
02:45:58 INFO  : 'ps7_post_config' command is executed.
02:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:58 INFO  : The application '/home/anubhav/workspace/axilite_ex/vitis/axilite_ex/Debug/axilite_ex.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:45:58 INFO  : 'configparams force-mem-access 0' command is executed.
02:45:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/bitstream/axilte.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/anubhav/workspace/axilite_ex/vitis/axilte/export/axilte/hw/axilte.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/anubhav/workspace/axilite_ex/vitis/axilite_ex/Debug/axilite_ex.elf
configparams force-mem-access 0
----------------End of Script----------------

02:45:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:45:58 INFO  : 'con' command is executed.
02:45:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:45:58 INFO  : Launch script is exported to file '/home/anubhav/workspace/axilite_ex/vitis/axilite_ex_system/_ide/scripts/systemdebugger_axilite_ex_system_standalone.tcl'
02:47:32 INFO  : Disconnected from the channel tcfchan#3.
02:47:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:47:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:47:41 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:47:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:48:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:48:01 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:48:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:48:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

02:48:19 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
02:48:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:48:43 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:48:43 INFO  : 'jtag frequency' command is executed.
02:48:43 INFO  : Context for 'APU' is selected.
02:48:43 INFO  : System reset is completed.
02:48:46 INFO  : 'after 3000' command is executed.
02:48:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
02:48:49 INFO  : Device configured successfully with "/home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/bitstream/axilte.bit"
02:48:49 INFO  : Context for 'APU' is selected.
02:48:49 INFO  : Hardware design and registers information is loaded from '/home/anubhav/workspace/axilite_ex/vitis/axilte/export/axilte/hw/axilte.xsa'.
02:48:49 INFO  : 'configparams force-mem-access 1' command is executed.
02:48:49 INFO  : Context for 'APU' is selected.
02:48:49 INFO  : Sourcing of '/home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/psinit/ps7_init.tcl' is done.
02:48:49 INFO  : 'ps7_init' command is executed.
02:48:49 INFO  : 'ps7_post_config' command is executed.
02:48:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:48:49 INFO  : The application '/home/anubhav/workspace/axilite_ex/vitis/axilite_ex/Debug/axilite_ex.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:48:49 INFO  : 'configparams force-mem-access 0' command is executed.
02:48:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/bitstream/axilte.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/anubhav/workspace/axilite_ex/vitis/axilte/export/axilte/hw/axilte.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/anubhav/workspace/axilite_ex/vitis/axilite_ex/Debug/axilite_ex.elf
configparams force-mem-access 0
----------------End of Script----------------

02:48:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:48:49 INFO  : 'con' command is executed.
02:48:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:48:49 INFO  : Launch script is exported to file '/home/anubhav/workspace/axilite_ex/vitis/axilite_ex_system/_ide/scripts/systemdebugger_axilite_ex_system_standalone.tcl'
02:51:47 INFO  : Disconnected from the channel tcfchan#4.
02:51:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:51:48 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:51:48 INFO  : 'jtag frequency' command is executed.
02:51:48 INFO  : Context for 'APU' is selected.
02:51:48 INFO  : System reset is completed.
02:51:51 INFO  : 'after 3000' command is executed.
02:51:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
02:51:53 INFO  : Device configured successfully with "/home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/bitstream/axilte.bit"
02:51:53 INFO  : Context for 'APU' is selected.
02:51:53 INFO  : Hardware design and registers information is loaded from '/home/anubhav/workspace/axilite_ex/vitis/axilte/export/axilte/hw/axilte.xsa'.
02:51:53 INFO  : 'configparams force-mem-access 1' command is executed.
02:51:53 INFO  : Context for 'APU' is selected.
02:51:53 INFO  : Sourcing of '/home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/psinit/ps7_init.tcl' is done.
02:51:54 INFO  : 'ps7_init' command is executed.
02:51:54 INFO  : 'ps7_post_config' command is executed.
02:51:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:54 INFO  : The application '/home/anubhav/workspace/axilite_ex/vitis/axilite_ex/Debug/axilite_ex.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:51:54 INFO  : 'configparams force-mem-access 0' command is executed.
02:51:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/bitstream/axilte.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/anubhav/workspace/axilite_ex/vitis/axilte/export/axilte/hw/axilte.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/anubhav/workspace/axilite_ex/vitis/axilite_ex/Debug/axilite_ex.elf
configparams force-mem-access 0
----------------End of Script----------------

02:51:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:54 INFO  : 'con' command is executed.
02:51:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

02:51:54 INFO  : Launch script is exported to file '/home/anubhav/workspace/axilite_ex/vitis/axilite_ex_system/_ide/scripts/systemdebugger_axilite_ex_system_standalone.tcl'
03:03:14 INFO  : Checking for BSP changes to sync application flags for project 'axilite_ex'...
03:03:18 INFO  : Disconnected from the channel tcfchan#5.
03:03:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
03:03:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
03:03:18 INFO  : 'jtag frequency' command is executed.
03:03:18 INFO  : Context for 'APU' is selected.
03:03:18 INFO  : System reset is completed.
03:03:21 INFO  : 'after 3000' command is executed.
03:03:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}' command is executed.
03:03:24 INFO  : Device configured successfully with "/home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/bitstream/axilte.bit"
03:03:24 INFO  : Context for 'APU' is selected.
03:03:24 INFO  : Hardware design and registers information is loaded from '/home/anubhav/workspace/axilite_ex/vitis/axilte/export/axilte/hw/axilte.xsa'.
03:03:24 INFO  : 'configparams force-mem-access 1' command is executed.
03:03:24 INFO  : Context for 'APU' is selected.
03:03:24 INFO  : Sourcing of '/home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/psinit/ps7_init.tcl' is done.
03:03:24 INFO  : 'ps7_init' command is executed.
03:03:24 INFO  : 'ps7_post_config' command is executed.
03:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:24 INFO  : The application '/home/anubhav/workspace/axilite_ex/vitis/axilite_ex/Debug/axilite_ex.elf' is downloaded to processor 'ps7_cortexa9_0'.
03:03:24 INFO  : 'configparams force-mem-access 0' command is executed.
03:03:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0 && jtag_device_ctx=="jsn-TUL-1234-tulA-23727093-0"}
fpga -file /home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/bitstream/axilte.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/anubhav/workspace/axilite_ex/vitis/axilte/export/axilte/hw/axilte.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/anubhav/workspace/axilite_ex/vitis/axilite_ex/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/anubhav/workspace/axilite_ex/vitis/axilite_ex/Debug/axilite_ex.elf
configparams force-mem-access 0
----------------End of Script----------------

03:03:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
03:03:25 INFO  : 'con' command is executed.
03:03:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

03:03:25 INFO  : Launch script is exported to file '/home/anubhav/workspace/axilite_ex/vitis/axilite_ex_system/_ide/scripts/systemdebugger_axilite_ex_system_standalone.tcl'
08:14:04 ERROR : (XSDB Server)Hangup

