module add
(
  input  [31:0] rs, rt, 
  output [31:0] in
);

  assign in = rs + rt;
  
endmodule
Â©