{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1715521554039 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "RISCV_CPU EP4CE10F17C8 " "Selected device EP4CE10F17C8 for design \"RISCV_CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1715521554111 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715521554145 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715521554147 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1715521554147 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1715521554540 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715521554911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715521554911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C8 " "Device EP4CE22F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1715521554911 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1715521554911 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 14730 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715521554942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 14732 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715521554942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 14734 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715521554942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 14736 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715521554942 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 14738 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1715521554942 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1715521554942 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1715521554945 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_o\[0\] " "Pin value_o\[0\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { value_o[0] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 14 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_o\[1\] " "Pin value_o\[1\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { value_o[1] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 14 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_o\[2\] " "Pin value_o\[2\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { value_o[2] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 14 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_o\[3\] " "Pin value_o\[3\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { value_o[3] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 14 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_o\[4\] " "Pin value_o\[4\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { value_o[4] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 14 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_o\[5\] " "Pin value_o\[5\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { value_o[5] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 14 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_o\[6\] " "Pin value_o\[6\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { value_o[6] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 14 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "value_o\[7\] " "Pin value_o\[7\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { value_o[7] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 14 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { value_o[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[4\] " "Pin address\[4\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { address[4] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 10 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[3\] " "Pin address\[3\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { address[3] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 10 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[1\] " "Pin address\[1\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { address[1] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 10 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vout_addr\[1\] " "Pin vout_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { vout_addr[1] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 9 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vout_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "vout_addr\[0\] " "Pin vout_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { vout_addr[0] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 9 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { vout_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[0\] " "Pin address\[0\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { address[0] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 10 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DataOrReg " "Pin DataOrReg not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { DataOrReg } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 8 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DataOrReg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "address\[2\] " "Pin address\[2\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { address[2] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 10 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { address[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_clk " "Pin sys_clk not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { sys_clk } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 6 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "sys_reset " "Pin sys_reset not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { sys_reset } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 7 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_i\[1\] " "Pin instr_i\[1\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { instr_i[1] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 11 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_i\[2\] " "Pin instr_i\[2\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { instr_i[2] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 11 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_i\[3\] " "Pin instr_i\[3\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { instr_i[3] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 11 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_i\[4\] " "Pin instr_i\[4\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { instr_i[4] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 11 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr_i[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_i\[5\] " "Pin instr_i\[5\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { instr_i[5] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 11 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr_i[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_i\[6\] " "Pin instr_i\[6\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { instr_i[6] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 11 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr_i[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_i\[7\] " "Pin instr_i\[7\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { instr_i[7] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 11 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr_i[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr_i\[0\] " "Pin instr_i\[0\] not assigned to an exact location on the device" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/pin_planner.ppl" { instr_i[0] } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 11 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instr_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1715521555401 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1715521555401 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "102 " "TimeQuest Timing Analyzer is analyzing 102 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1715521556287 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "RISCV_CPU.sdc " "Synopsys Design Constraints File file not found: 'RISCV_CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1715521556297 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1715521556298 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: ALU_control\|Mux11~3  from: dataa  to: combout " "Cell: ALU_control\|Mux11~3  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1715521556340 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1715521556340 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1715521556377 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1715521556377 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1715521556382 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node sys_clk~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715521556777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EX:ID_EX\|instr_o\[29\] " "Destination node ID_EX:ID_EX\|instr_o\[29\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 72 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_EX:ID_EX|instr_o[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 1644 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EX:ID_EX\|instr_o\[28\] " "Destination node ID_EX:ID_EX\|instr_o\[28\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 72 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_EX:ID_EX|instr_o[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 1645 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EX:ID_EX\|instr_o\[27\] " "Destination node ID_EX:ID_EX\|instr_o\[27\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 72 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_EX:ID_EX|instr_o[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 1646 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EX:ID_EX\|instr_o\[26\] " "Destination node ID_EX:ID_EX\|instr_o\[26\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 72 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_EX:ID_EX|instr_o[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 1647 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EX:ID_EX\|instr_o\[25\] " "Destination node ID_EX:ID_EX\|instr_o\[25\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 72 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_EX:ID_EX|instr_o[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 1648 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EX:ID_EX\|ALUop_o\[1\] " "Destination node ID_EX:ID_EX\|ALUop_o\[1\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 72 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_EX:ID_EX|ALUop_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 1759 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EX:ID_EX\|ALUop_o\[2\] " "Destination node ID_EX:ID_EX\|ALUop_o\[2\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 72 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_EX:ID_EX|ALUop_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 1758 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EX:ID_EX\|instr_o\[30\] " "Destination node ID_EX:ID_EX\|instr_o\[30\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 72 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_EX:ID_EX|instr_o[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 1643 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EX:ID_EX\|SignExtended_o\[31\] " "Destination node ID_EX:ID_EX\|SignExtended_o\[31\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 72 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_EX:ID_EX|SignExtended_o[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 1721 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ID_EX:ID_EX\|instr_o\[14\] " "Destination node ID_EX:ID_EX\|instr_o\[14\]" {  } { { "../rtl/cpu/ID_EX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ID_EX.v" 72 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ID_EX:ID_EX|instr_o[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 1649 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556777 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1715521556777 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715521556777 ""}  } { { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 6 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 14716 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715521556777 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "EX_MEM:EX_MEM\|ALU_result_o\[25\]~32  " "Automatically promoted node EX_MEM:EX_MEM\|ALU_result_o\[25\]~32 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715521556778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:ALU_mux\|data_o\[4\]~36 " "Destination node mux:ALU_mux\|data_o\[4\]~36" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:ALU_mux|data_o[4]~36 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 8081 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:ALU_mux\|data_o\[7\]~39 " "Destination node mux:ALU_mux\|data_o\[7\]~39" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:ALU_mux|data_o[7]~39 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 8088 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:ALU_mux\|data_o\[7\]~72 " "Destination node mux:ALU_mux\|data_o\[7\]~72" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:ALU_mux|data_o[7]~72 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 8214 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:ALU_mux\|data_o\[6\]~80 " "Destination node mux:ALU_mux\|data_o\[6\]~80" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:ALU_mux|data_o[6]~80 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 8237 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:ALU_mux\|data_o\[24\]~174 " "Destination node mux:ALU_mux\|data_o\[24\]~174" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:ALU_mux|data_o[24]~174 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 8491 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:ALU_mux\|data_o\[24\]~177 " "Destination node mux:ALU_mux\|data_o\[24\]~177" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:ALU_mux|data_o[24]~177 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 8494 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:ALU_mux\|data_o\[25\]~182 " "Destination node mux:ALU_mux\|data_o\[25\]~182" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:ALU_mux|data_o[25]~182 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 8504 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:ALU_mux\|data_o\[26\]~189 " "Destination node mux:ALU_mux\|data_o\[26\]~189" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:ALU_mux|data_o[26]~189 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 8516 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:ALU_mux\|data_o\[27\]~196 " "Destination node mux:ALU_mux\|data_o\[27\]~196" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:ALU_mux|data_o[27]~196 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 8528 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "mux:ALU_mux\|data_o\[5\]~225 " "Destination node mux:ALU_mux\|data_o\[5\]~225" {  } { { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:ALU_mux|data_o[5]~225 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 8759 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556778 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715521556778 ""}  } { { "../rtl/cpu/EX_MEM.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/EX_MEM.v" 47 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EX_MEM:EX_MEM|ALU_result_o[25]~32 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 8076 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715521556778 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU_control:ALU_control\|Mux11~3  " "Automatically promoted node ALU_control:ALU_control\|Mux11~3 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715521556778 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ALU_control:ALU_control\|ALU_Ctrl_o\[3\] " "Destination node ALU_control:ALU_control\|ALU_Ctrl_o\[3\]" {  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 16 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_control:ALU_control|ALU_Ctrl_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 1579 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556778 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715521556778 ""}  } { { "../rtl/cpu/ALU_control.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/ALU_control.v" 16 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ALU_control:ALU_control|Mux11~3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 10320 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715521556778 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node sys_reset~input (placed in PIN M2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715521556780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_memory:instruction_memory\|instr_memory\[63\]\[21\]~284 " "Destination node instruction_memory:instruction_memory\|instr_memory\[63\]\[21\]~284" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 89 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction_memory:instruction_memory|instr_memory[63][21]~284 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 13981 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_memory:instruction_memory\|instr_memory\[63\]\[24\]~319 " "Destination node instruction_memory:instruction_memory\|instr_memory\[63\]\[24\]~319" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 89 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction_memory:instruction_memory|instr_memory[63][24]~319 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 14017 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_memory:instruction_memory\|instr_memory\[63\]\[6\]~354 " "Destination node instruction_memory:instruction_memory\|instr_memory\[63\]\[6\]~354" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 89 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction_memory:instruction_memory|instr_memory[63][6]~354 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 14053 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instruction_memory:instruction_memory\|instr_memory\[63\]\[8\]~389 " "Destination node instruction_memory:instruction_memory\|instr_memory\[63\]\[8\]~389" {  } { { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 89 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction_memory:instruction_memory|instr_memory[63][8]~389 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 14089 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556780 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715521556780 ""}  } { { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 7 0 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_reset~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 14717 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715521556780 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sys_start  " "Automatically promoted node sys_start " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1715521556780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_ID:IF_ID\|instr_o\[0\] " "Destination node IF_ID:IF_ID\|instr_o\[0\]" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 16 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID:IF_ID|instr_o[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2932 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_ID:IF_ID\|instr_o\[1\] " "Destination node IF_ID:IF_ID\|instr_o\[1\]" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 16 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID:IF_ID|instr_o[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2933 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_ID:IF_ID\|instr_o\[2\] " "Destination node IF_ID:IF_ID\|instr_o\[2\]" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 16 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID:IF_ID|instr_o[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2934 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_ID:IF_ID\|instr_o\[3\] " "Destination node IF_ID:IF_ID\|instr_o\[3\]" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 16 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID:IF_ID|instr_o[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2935 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_ID:IF_ID\|instr_o\[4\] " "Destination node IF_ID:IF_ID\|instr_o\[4\]" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 16 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID:IF_ID|instr_o[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2936 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_ID:IF_ID\|instr_o\[5\] " "Destination node IF_ID:IF_ID\|instr_o\[5\]" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 16 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID:IF_ID|instr_o[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2937 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_ID:IF_ID\|instr_o\[6\] " "Destination node IF_ID:IF_ID\|instr_o\[6\]" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 16 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID:IF_ID|instr_o[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2938 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_ID:IF_ID\|instr_o\[24\] " "Destination node IF_ID:IF_ID\|instr_o\[24\]" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 16 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID:IF_ID|instr_o[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2956 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_ID:IF_ID\|instr_o\[11\] " "Destination node IF_ID:IF_ID\|instr_o\[11\]" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 16 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID:IF_ID|instr_o[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2943 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "IF_ID:IF_ID\|instr_o\[25\] " "Destination node IF_ID:IF_ID\|instr_o\[25\]" {  } { { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 16 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID:IF_ID|instr_o[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 2957 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1715521556780 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1715521556780 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1715521556780 ""}  } { { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 112 -1 0 } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sys_start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 0 { 0 ""} 0 5188 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1715521556780 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1715521557771 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715521557780 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1715521557781 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715521557788 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1715521557800 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1715521557810 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1715521558104 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1715521558113 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1715521558113 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "24 unused 2.5V 16 8 0 " "Number of I/O pins in group: 24 (unused VREF, 2.5V VCCIO, 16 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1715521558121 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1715521558121 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1715521558121 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715521558121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 18 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715521558121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715521558121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715521558121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715521558121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715521558121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715521558121 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1715521558121 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1715521558121 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1715521558121 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715521558222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715521559268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715521563248 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715521563297 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715521585813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:23 " "Fitter placement operations ending: elapsed time is 00:00:23" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715521585813 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715521587123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 1.6% " "5e+02 ns of routing delay (approximately 1.6% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1715521591613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "44 " "Router estimated average interconnect usage is 44% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "55 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 55% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1715521593522 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715521593522 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1715521640943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:11:48 " "Fitter routing operations ending: elapsed time is 00:11:48" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715522295390 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "13 " "Failed to route the following 13 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "mux:MemToReg_MUX\|data_o\[1\]~7 " "Signal \"mux:MemToReg_MUX\|data_o\[1\]~7\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:MemToReg_MUX|data_o[1]~7 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MemToReg_MUX\|data_o\[1\]~7" } } } } { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "MEM_WB:MEM_WB\|RD_addr_o\[4\] " "Signal \"MEM_WB:MEM_WB\|RD_addr_o\[4\]\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MEM_WB:MEM_WB|RD_addr_o[4] } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MEM_WB:MEM_WB\|RD_addr_o\[4\]" } } } } { "../rtl/cpu/MEM_WB.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/MEM_WB.v" 33 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "mux:MemToReg_MUX\|data_o\[31\]~28 " "Signal \"mux:MemToReg_MUX\|data_o\[31\]~28\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:MemToReg_MUX|data_o[31]~28 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MemToReg_MUX\|data_o\[31\]~28" } } } } { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Mux3~95 " "Signal \"Mux3~95\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux3~95 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Mux3~95" } } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 179 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "data_memory:data_memory\|data_memory\[24\]\[4\] " "Signal \"data_memory:data_memory\|data_memory\[24\]\[4\]\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_memory:data_memory|data_memory[24][4] } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_memory:data_memory\|data_memory\[24\]\[4\]" } } } } { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 97 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Register:Register_file\|Mux29~5 " "Signal \"Register:Register_file\|Mux29~5\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:Register_file|Mux29~5 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Register:Register_file\|Mux29~5" } } } } { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 29 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Register:Register_file\|Mux20~5 " "Signal \"Register:Register_file\|Mux20~5\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:Register_file|Mux20~5 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Register:Register_file\|Mux20~5" } } } } { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 29 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Register:Register_file\|register_file\[11\]\[12\] " "Signal \"Register:Register_file\|register_file\[11\]\[12\]\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:Register_file|register_file[11][12] } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Register:Register_file\|register_file\[11\]\[12\]" } } } } { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 44 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Register:Register_file\|register_file\[0\]\[10\] " "Signal \"Register:Register_file\|register_file\[0\]\[10\]\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:Register_file|register_file[0][10] } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Register:Register_file\|register_file\[0\]\[10\]" } } } } { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 44 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "mux:MemToReg_MUX\|data_o\[6\]~27 " "Signal \"mux:MemToReg_MUX\|data_o\[6\]~27\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:MemToReg_MUX|data_o[6]~27 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MemToReg_MUX\|data_o\[6\]~27" } } } } { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Register:Register_file\|Mux48~17 " "Signal \"Register:Register_file\|Mux48~17\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:Register_file|Mux48~17 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Register:Register_file\|Mux48~17" } } } } { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 30 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "data_memory:data_memory\|data_memory\[1\]\[0\]~149 " "Signal \"data_memory:data_memory\|data_memory\[1\]\[0\]~149\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_memory:data_memory|data_memory[1][0]~149 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_memory:data_memory\|data_memory\[1\]\[0\]~149" } } } } { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 97 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Register:Register_file\|register_file\[3\]\[10\] " "Signal \"Register:Register_file\|register_file\[3\]\[10\]\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:Register_file|register_file[3][10] } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Register:Register_file\|register_file\[3\]\[10\]" } } } } { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 44 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522295404 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "14 " "Cannot fit design in device -- following 14 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X10_Y18, I5) " "Routing resource R4 interconnect (X10_Y18, I5)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X12_Y19, I12) " "Routing resource R4 interconnect (X12_Y19, I12)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X30_Y10, I22) " "Routing resource R4 interconnect (X30_Y10, I22)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X8_Y10, I24) " "Routing resource R4 interconnect (X8_Y10, I24)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X1_Y19, I28) " "Routing resource R4 interconnect (X1_Y19, I28)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X30_Y8, I33) " "Routing resource R4 interconnect (X30_Y8, I33)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X15_Y17, I16) " "Routing resource C4 interconnect (X15_Y17, I16)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X17_Y14, I17) " "Routing resource C4 interconnect (X17_Y14, I17)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X11_Y9, I18) " "Routing resource C4 interconnect (X11_Y9, I18)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X9_Y23, I14) " "Routing resource LAB Block interconnect (X9_Y23, I14)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X10_Y18, I30) " "Routing resource LAB Block interconnect (X10_Y18, I30)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X10_Y18, I33) " "Routing resource LAB Block interconnect (X10_Y18, I33)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X8_Y21, I34) " "Routing resource LAB Block interconnect (X8_Y21, I34)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522295404 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X29_Y10, I64) " "Routing resource LAB Input (X29_Y10, I64)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522295404 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Quartus II" 0 -1 1715522295404 ""}  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/user/side project/RISV-V CPU/quartus_prj/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1715522295404 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1715522295407 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715522295736 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715522297586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715522297586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715522298859 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "5e+02 ns 1.5% " "5e+02 ns of routing delay (approximately 1.5% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1715522305363 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "44 " "Router estimated average interconnect usage is 44% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "56 X11_Y12 X22_Y24 " "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24" {  } { { "loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} { { 11 { 0 "Router estimated peak interconnect usage is 56% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24"} 11 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1715522308330 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715522308330 ""}
{ "Info" "IVPR20K_VPR_STATUS_ROUTER_HOLD_BACKOFF_ENGAGED" "" "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." {  } {  } 0 188005 "Design requires adding a large amount of routing delay for some signals to meet hold time requirements, and there is an excessive demand for the available routing resources. The Fitter is reducing the routing delays of some signals to help the routing algorithm converge, but doing so may cause hold time failures. For more information, refer to the \"Estimated Delay Added for Hold Timing\" section in the Fitter report." 0 0 "Fitter" 0 -1 1715522371875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:09:40 " "Fitter routing operations ending: elapsed time is 00:09:40" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715522878862 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_RETRY_PLACEMENT_MORE_EFFORT" "" "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" { { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_UNROUTED_SIGNALS" "24 " "Failed to route the following 24 signal(s)" { { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "IF_ID:IF_ID\|instr_o\[17\] " "Signal \"IF_ID:IF_ID\|instr_o\[17\]\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID:IF_ID|instr_o[17] } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IF_ID:IF_ID\|instr_o\[17\]" } } } } { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 16 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "IF_ID:IF_ID\|instr_o\[16\] " "Signal \"IF_ID:IF_ID\|instr_o\[16\]\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID:IF_ID|instr_o[16] } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IF_ID:IF_ID\|instr_o\[16\]" } } } } { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 16 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "forwardingMUX:ForwardToData1\|Mux27~1 " "Signal \"forwardingMUX:ForwardToData1\|Mux27~1\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { forwardingMUX:ForwardToData1|Mux27~1 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "forwardingMUX:ForwardToData1\|Mux27~1" } } } } { "../rtl/cpu/forwardingMUX.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/forwardingMUX.v" 13 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "pc:pc\|pc_o\[2\] " "Signal \"pc:pc\|pc_o\[2\]\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pc:pc|pc_o[2] } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "pc:pc\|pc_o\[2\]" } } } } { "../rtl/cpu/pc.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/pc.v" 33 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "data_memory:data_memory\|data_memory\[22\]\[0\]~5 " "Signal \"data_memory:data_memory\|data_memory\[22\]\[0\]~5\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_memory:data_memory|data_memory[22][0]~5 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_memory:data_memory\|data_memory\[22\]\[0\]~5" } } } } { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 97 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "mux:MemToReg_MUX\|data_o\[24\]~1 " "Signal \"mux:MemToReg_MUX\|data_o\[24\]~1\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:MemToReg_MUX|data_o[24]~1 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MemToReg_MUX\|data_o\[24\]~1" } } } } { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "mux:MemToReg_MUX\|data_o\[26\]~9 " "Signal \"mux:MemToReg_MUX\|data_o\[26\]~9\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:MemToReg_MUX|data_o[26]~9 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MemToReg_MUX\|data_o\[26\]~9" } } } } { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "mux:MemToReg_MUX\|data_o\[18\]~10 " "Signal \"mux:MemToReg_MUX\|data_o\[18\]~10\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:MemToReg_MUX|data_o[18]~10 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MemToReg_MUX\|data_o\[18\]~10" } } } } { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "mux:MemToReg_MUX\|data_o\[20\]~18 " "Signal \"mux:MemToReg_MUX\|data_o\[20\]~18\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { mux:MemToReg_MUX|data_o[20]~18 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "mux:MemToReg_MUX\|data_o\[20\]~18" } } } } { "../rtl/cpu/mux.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/mux.v" 8 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Register:Register_file\|register_file\[13\]\[21\] " "Signal \"Register:Register_file\|register_file\[13\]\[21\]\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:Register_file|register_file[13][21] } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Register:Register_file\|register_file\[13\]\[21\]" } } } } { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 44 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Mux3~19 " "Signal \"Mux3~19\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux3~19 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Mux3~19" } } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 179 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Mux4~64 " "Signal \"Mux4~64\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Mux4~64 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Mux4~64" } } } } { "../rtl/cpu/RISC_V_CPU.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/RISC_V_CPU.v" 179 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Register:Register_file\|register_file\[25\]\[10\] " "Signal \"Register:Register_file\|register_file\[25\]\[10\]\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:Register_file|register_file[25][10] } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Register:Register_file\|register_file\[25\]\[10\]" } } } } { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 44 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Register:Register_file\|register_file\[15\]\[9\] " "Signal \"Register:Register_file\|register_file\[15\]\[9\]\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:Register_file|register_file[15][9] } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Register:Register_file\|register_file\[15\]\[9\]" } } } } { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 44 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Register:Register_file\|Mux23~14 " "Signal \"Register:Register_file\|Mux23~14\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:Register_file|Mux23~14 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Register:Register_file\|Mux23~14" } } } } { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 29 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Register:Register_file\|Mux23~10 " "Signal \"Register:Register_file\|Mux23~10\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:Register_file|Mux23~10 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Register:Register_file\|Mux23~10" } } } } { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 29 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Register:Register_file\|register_file\[19\]\[0\] " "Signal \"Register:Register_file\|register_file\[19\]\[0\]\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:Register_file|register_file[19][0] } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Register:Register_file\|register_file\[19\]\[0\]" } } } } { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 44 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Register:Register_file\|register_file\[16\]\[29\] " "Signal \"Register:Register_file\|register_file\[16\]\[29\]\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:Register_file|register_file[16][29] } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Register:Register_file\|register_file\[16\]\[29\]" } } } } { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 44 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Register:Register_file\|Mux58~3 " "Signal \"Register:Register_file\|Mux58~3\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:Register_file|Mux58~3 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Register:Register_file\|Mux58~3" } } } } { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 30 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "data_memory:data_memory\|data_memory\[2\]\[1\] " "Signal \"data_memory:data_memory\|data_memory\[2\]\[1\]\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_memory:data_memory|data_memory[2][1] } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_memory:data_memory\|data_memory\[2\]\[1\]" } } } } { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 97 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "Register:Register_file\|register_file\[29\]\[15\] " "Signal \"Register:Register_file\|register_file\[29\]\[15\]\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Register:Register_file|register_file[29][15] } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Register:Register_file\|register_file\[29\]\[15\]" } } } } { "../rtl/cpu/Rigister.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/Rigister.v" 44 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "instruction_memory:instruction_memory\|instr_memory\[53\]\[8\]~488 " "Signal \"instruction_memory:instruction_memory\|instr_memory\[53\]\[8\]~488\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { instruction_memory:instruction_memory|instr_memory[53][8]~488 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "instruction_memory:instruction_memory\|instr_memory\[53\]\[8\]~488" } } } } { "../rtl/cpu/instruction_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/instruction_memory.v" 89 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "IF_ID:IF_ID\|instr_o~1020 " "Signal \"IF_ID:IF_ID\|instr_o~1020\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { IF_ID:IF_ID|instr_o~1020 } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IF_ID:IF_ID\|instr_o~1020" } } } } { "../rtl/cpu/IF_ID.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/IF_ID.v" 14 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_UNROUTED_SIGNAL_NAME" "data_memory:data_memory\|data_memory\[52\]\[4\] " "Signal \"data_memory:data_memory\|data_memory\[52\]\[4\]\"" {  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_memory:data_memory|data_memory[52][4] } "NODE_NAME" } } { "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/users/user/fpga soft/quartusii_13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "data_memory:data_memory\|data_memory\[52\]\[4\]" } } } } { "../rtl/cpu/data_memory.v" "" { Text "C:/Users/user/side project/RISV-V CPU/rtl/cpu/data_memory.v" 97 -1 0 } }  } 0 170139 "Signal \"%1!s!\"" 0 0 "Quartus II" 0 -1 1715522878874 ""}  } {  } 0 170138 "Failed to route the following %1!d! signal(s)" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_NUM_OF_OVERUSED_ROUTING_RESOURCES" "26 " "Cannot fit design in device -- following 26 routing resource(s) needed by more than one signal during the last fitting attempt" { { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X21_Y23, I1) " "Routing resource R4 interconnect (X21_Y23, I1)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X17_Y22, I8) " "Routing resource R4 interconnect (X17_Y22, I8)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X9_Y10, I16) " "Routing resource R4 interconnect (X9_Y10, I16)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X10_Y11, I16) " "Routing resource R4 interconnect (X10_Y11, I16)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X18_Y19, I17) " "Routing resource R4 interconnect (X18_Y19, I17)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X14_Y19, I20) " "Routing resource R4 interconnect (X14_Y19, I20)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "R4 interconnect (X10_Y22, I23) " "Routing resource R4 interconnect (X10_Y22, I23)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X16_Y19, I1) " "Routing resource C4 interconnect (X16_Y19, I1)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X9_Y3, I2) " "Routing resource C4 interconnect (X9_Y3, I2)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X11_Y20, I6) " "Routing resource C4 interconnect (X11_Y20, I6)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X9_Y13, I7) " "Routing resource C4 interconnect (X9_Y13, I7)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X19_Y12, I10) " "Routing resource C4 interconnect (X19_Y12, I10)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X27_Y4, I11) " "Routing resource C4 interconnect (X27_Y4, I11)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X31_Y2, I12) " "Routing resource C4 interconnect (X31_Y2, I12)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X17_Y6, I13) " "Routing resource C4 interconnect (X17_Y6, I13)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X11_Y11, I14) " "Routing resource C4 interconnect (X11_Y11, I14)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X16_Y17, I16) " "Routing resource C4 interconnect (X16_Y17, I16)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X10_Y3, I17) " "Routing resource C4 interconnect (X10_Y3, I17)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X14_Y13, I18) " "Routing resource C4 interconnect (X14_Y13, I18)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X6_Y6, I21) " "Routing resource C4 interconnect (X6_Y6, I21)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "C4 interconnect (X21_Y9, I23) " "Routing resource C4 interconnect (X21_Y9, I23)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X10_Y22, I2) " "Routing resource LAB Block interconnect (X10_Y22, I2)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X9_Y22, I18) " "Routing resource LAB Block interconnect (X9_Y22, I18)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Block interconnect (X10_Y15, I23) " "Routing resource LAB Block interconnect (X10_Y15, I23)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X10_Y22, I7) " "Routing resource LAB Input (X10_Y22, I7)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""} { "Info" "IFITAPI_FITAPI_INFO_OVERUSED_ROUTING_RESOURCE" "LAB Input (X11_Y23, I28) " "Routing resource LAB Input (X11_Y23, I28)" {  } {  } 0 170141 "Routing resource %1!s!" 0 0 "Quartus II" 0 -1 1715522878874 ""}  } {  } 0 170140 "Cannot fit design in device -- following %1!d! routing resource(s) needed by more than one signal during the last fitting attempt" 0 0 "Quartus II" 0 -1 1715522878874 ""}  } { { "c:/users/user/fpga soft/quartusii_13.0/quartus/common/advisors/oa_resource_table.xml" "" { Advisor "C:/Users/user/side project/RISV-V CPU/quartus_prj/" "ROUTE" } }  } 0 170134 "Cannot fit design in device -- retrying with increased optimization that can result in longer processing time" 0 0 "Fitter" 0 -1 1715522878874 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1715522878878 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_MODIFIED_FOR_RETRY_LOOP" "" "The Fitter will not skip routability optimizations in all subsequent fit attempts" {  } {  } 0 170197 "The Fitter will not skip routability optimizations in all subsequent fit attempts" 0 0 "Fitter" 0 -1 1715522879197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1715522879197 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:05 " "Fitter placement preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715522884246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1715522884291 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1715523025872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:02:22 " "Fitter placement operations ending: elapsed time is 00:02:22" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715523025872 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1715523027167 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "3e+02 ns 1.1% " "3e+02 ns of routing delay (approximately 1.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1715523034001 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "39 " "Router estimated average interconnect usage is 39% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "45 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/user/side project/RISV-V CPU/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 45% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1715523036651 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1715523036651 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:47 " "Fitter routing operations ending: elapsed time is 00:00:47" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715523074182 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_NOT_USED" "" "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." {  } {  } 0 170202 "The Fitter performed an Auto Fit compilation.  No optimizations were skipped because the design's timing and routability requirements required full optimization." 0 0 "Fitter" 0 -1 1715523074186 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "12.94 " "Total time spent on timing analysis during the Fitter is 12.94 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1715523074420 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715523074478 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715523076093 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1715523076185 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1715523077977 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1715523079608 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/user/side project/RISV-V CPU/quartus_prj/output_files/RISCV_CPU.fit.smsg " "Generated suppressed messages file C:/Users/user/side project/RISV-V CPU/quartus_prj/output_files/RISCV_CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1715523081123 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5376 " "Peak virtual memory: 5376 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1715523083145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 12 22:11:23 2024 " "Processing ended: Sun May 12 22:11:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1715523083145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:25:30 " "Elapsed time: 00:25:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1715523083145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:24:21 " "Total CPU time (on all processors): 00:24:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1715523083145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1715523083145 ""}
