# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do v2_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_INTERFACE_PKG.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:42 on Jun 17,2018
# vcom -reportprogress 300 -93 -work work C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_INTERFACE_PKG.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling package RS232_INTERFACE_PKG
# End time: 19:59:43 on Jun 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/BINTOASCII.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:43 on Jun 17,2018
# vcom -reportprogress 300 -93 -work work C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/BINTOASCII.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity BINTOASCII
# -- Compiling architecture BINTOASCII_ARCH of BINTOASCII
# End time: 19:59:43 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/ASCIITOBIN.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:43 on Jun 17,2018
# vcom -reportprogress 300 -93 -work work C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/ASCIITOBIN.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity ASCIITOBIN
# -- Compiling architecture ASCIITOBIN_ARCH of ASCIITOBIN
# End time: 19:59:43 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPROUND.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:43 on Jun 17,2018
# vcom -reportprogress 300 -93 -work work C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPROUND.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity SIPROUND
# -- Compiling architecture ARCH_SIPROUND of SIPROUND
# End time: 19:59:43 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:43 on Jun 17,2018
# vcom -reportprogress 300 -93 -work work C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/EXAMPLE2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity EXAMPLEX
# -- Compiling architecture EXAMPLEX_ARCH of EXAMPLEX
# End time: 19:59:43 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/COMMAND_CONTROL.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:43 on Jun 17,2018
# vcom -reportprogress 300 -93 -work work C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/COMMAND_CONTROL.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity COMMAND_CONTROL
# -- Compiling architecture COMMAND_CONTROL_ARCH of COMMAND_CONTROL
# -- Loading entity ASCIITOBIN
# -- Loading entity BINTOASCII
# End time: 19:59:43 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPHASHSTATES.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:43 on Jun 17,2018
# vcom -reportprogress 300 -93 -work work C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPHASHSTATES.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity SIPHASHSTATES
# -- Compiling architecture SIPHASHSTATES_ARCH of SIPHASHSTATES
# -- Loading entity SIPROUND
# End time: 19:59:43 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_STANDARD_INTERFACE.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:43 on Jun 17,2018
# vcom -reportprogress 300 -93 -work work C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_STANDARD_INTERFACE.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity RS232_STANDARD_INTERFACE
# -- Compiling architecture RS232_STANDARD_INTERFACE_ARCH of RS232_STANDARD_INTERFACE
# ** Error: (vcom-11) Could not find work.rs232_interface.
# ** Error (suppressible): C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_STANDARD_INTERFACE.vhd(38): (vcom-1195) Cannot find expanded name "work.RS232_INTERFACE".
# ** Error: C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_STANDARD_INTERFACE.vhd(38): Unknown expanded name.
# -- Loading entity COMMAND_CONTROL
# ** Error: C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_STANDARD_INTERFACE.vhd(41): VHDL Compiler exiting
# End time: 19:59:43 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./v2_run_msim_rtl_vhdl.do line 15
# C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/RS232_STANDARD_INTERFACE.vhd}"
vcom -reportprogress 300 -work work {C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 19:59:54 on Jun 17,2018
# vcom -reportprogress 300 -work work C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity FPGAY_TB
# -- Compiling architecture FPGAY_TB_ATCH of FPGAY_TB
# ** Warning: C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY_TB.vhd(21): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 19:59:54 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -gui -l msim_transcript work.fpgay_tb
# vsim -gui -l msim_transcript work.fpgay_tb 
# Start time: 20:00:01 on Jun 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fpgay_tb(fpgay_tb_atch)
# ** Warning: (vsim-3473) Component instance "DUT : FPGAY" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /fpgay_tb File: C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY_TB.vhd
add wave -position end  sim:/fpgay_tb/WR
add wave -position end  sim:/fpgay_tb/CLK
add wave -position end  sim:/fpgay_tb/RD
add wave -position end  sim:/fpgay_tb/ADDR
add wave -position end  sim:/fpgay_tb/DIN
add wave -position end  sim:/fpgay_tb/DOUT
add wave -position end  sim:/fpgay_tb/CLKp
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MarWin  Hostname: DESKTOP-BVUAOTK  ProcessID: 6936
#           Attempting to use alternate WLF file "./wlft1ehsa4".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft1ehsa4
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 20:01:39 on Jun 17,2018, Elapsed time: 0:01:38
# Errors: 0, Warnings: 3
vsim -gui -l msim_transcript work.fpgay_tb
# vsim -gui -l msim_transcript work.fpgay_tb 
# Start time: 20:01:44 on Jun 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fpgay_tb(fpgay_tb_atch)
# ** Warning: (vsim-3473) Component instance "DUT : FPGAY" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /fpgay_tb File: C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY_TB.vhd
add wave -position end  sim:/fpgay_tb/WR
add wave -position end  sim:/fpgay_tb/CLK
add wave -position end  sim:/fpgay_tb/RD
add wave -position end  sim:/fpgay_tb/ADDR
add wave -position end  sim:/fpgay_tb/DIN
add wave -position end  sim:/fpgay_tb/DOUT
add wave -position end  sim:/fpgay_tb/CLKp
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MarWin  Hostname: DESKTOP-BVUAOTK  ProcessID: 6936
#           Attempting to use alternate WLF file "./wlftg2qbza".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg2qbza
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 20:03:45 on Jun 17,2018, Elapsed time: 0:02:01
# Errors: 0, Warnings: 3
vcom -reportprogress 300 -work work {C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:48 on Jun 17,2018
# vcom -reportprogress 300 -work work C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity FPGAY_TB
# -- Compiling architecture FPGAY_TB_ATCH of FPGAY_TB
# ** Warning: C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY_TB.vhd(21): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 20:03:48 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work {C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:03:58 on Jun 17,2018
# vcom -reportprogress 300 -work work C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity FPGAY
# -- Compiling architecture FPGAY_ARCH of FPGAY
# -- Loading entity EXAMPLEX
# -- Loading entity SIPHASHSTATES
# End time: 20:03:58 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.fpgay_tb
# vsim -gui -l msim_transcript work.fpgay_tb 
# Start time: 20:04:06 on Jun 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fpgay_tb(fpgay_tb_atch)
# Loading work.fpgay(fpgay_arch)
# Loading work.examplex(examplex_arch)
# Loading work.siphashstates(siphashstates_arch)
# Loading work.sipround(arch_sipround)
add wave -position end  sim:/fpgay_tb/WR
add wave -position end  sim:/fpgay_tb/CLK
add wave -position end  sim:/fpgay_tb/RD
add wave -position end  sim:/fpgay_tb/ADDR
add wave -position end  sim:/fpgay_tb/DIN
add wave -position end  sim:/fpgay_tb/DOUT
add wave -position end  sim:/fpgay_tb/CLKp
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MarWin  Hostname: DESKTOP-BVUAOTK  ProcessID: 6936
#           Attempting to use alternate WLF file "./wlftfj7ces".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfj7ces
run
run
run
run
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 20:04:46 on Jun 17,2018, Elapsed time: 0:00:40
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work {C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAX.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:49 on Jun 17,2018
# vcom -reportprogress 300 -work work C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAX.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity FPGAX
# -- Compiling architecture FPGAX_ARCH of FPGAX
# -- Loading entity RS232_STANDARD_INTERFACE
# -- Loading entity EXAMPLEX
# -- Loading entity SIPHASHSTATES
# End time: 20:04:49 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:50 on Jun 17,2018
# vcom -reportprogress 300 -work work C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Loading package NUMERIC_STD
# -- Compiling entity FPGAY
# -- Compiling architecture FPGAY_ARCH of FPGAY
# -- Loading entity EXAMPLEX
# -- Loading entity SIPHASHSTATES
# End time: 20:04:50 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work {C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:51 on Jun 17,2018
# vcom -reportprogress 300 -work work C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity FPGAY_TB
# -- Compiling architecture FPGAY_TB_ATCH of FPGAY_TB
# ** Warning: C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY_TB.vhd(21): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 20:04:51 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work {C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:04:51 on Jun 17,2018
# vcom -reportprogress 300 -work work C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity FPGAY_TB
# -- Compiling architecture FPGAY_TB_ATCH of FPGAY_TB
# ** Warning: C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/FPGAY_TB.vhd(21): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 20:04:51 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -gui -l msim_transcript work.fpgay_tb
# vsim -gui -l msim_transcript work.fpgay_tb 
# Start time: 20:04:56 on Jun 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fpgay_tb(fpgay_tb_atch)
# Loading work.fpgay(fpgay_arch)
# Loading work.examplex(examplex_arch)
# Loading work.siphashstates(siphashstates_arch)
# Loading work.sipround(arch_sipround)
add wave -position end  sim:/fpgay_tb/WR
add wave -position end  sim:/fpgay_tb/CLK
add wave -position end  sim:/fpgay_tb/RD
add wave -position end  sim:/fpgay_tb/ADDR
add wave -position end  sim:/fpgay_tb/DIN
add wave -position end  sim:/fpgay_tb/DOUT
add wave -position end  sim:/fpgay_tb/CLKp
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MarWin  Hostname: DESKTOP-BVUAOTK  ProcessID: 6936
#           Attempting to use alternate WLF file "./wlftesqh8z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftesqh8z
run -all
run
quit -sim
# End time: 20:05:21 on Jun 17,2018, Elapsed time: 0:00:25
# Errors: 0, Warnings: 2
vsim -gui -l msim_transcript work.fpgay_tb
# vsim -gui -l msim_transcript work.fpgay_tb 
# Start time: 20:05:25 on Jun 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.fpgay_tb(fpgay_tb_atch)
# Loading work.fpgay(fpgay_arch)
# Loading work.examplex(examplex_arch)
# Loading work.siphashstates(siphashstates_arch)
# Loading work.sipround(arch_sipround)
add wave -position end  sim:/fpgay_tb/WR
add wave -position end  sim:/fpgay_tb/CLK
add wave -position end  sim:/fpgay_tb/RD
add wave -position end  sim:/fpgay_tb/ADDR
add wave -position end  sim:/fpgay_tb/DIN
add wave -position end  sim:/fpgay_tb/DOUT
add wave -position end  sim:/fpgay_tb/CLKp
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MarWin  Hostname: DESKTOP-BVUAOTK  ProcessID: 6936
#           Attempting to use alternate WLF file "./wlfta2nimd".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfta2nimd
run
run
run
run
run
run
run
run
run
quit -sim
# End time: 20:08:26 on Jun 17,2018, Elapsed time: 0:03:01
# Errors: 0, Warnings: 2
# Load canceled
vcom -reportprogress 300 -work work {C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPHASHSTATES_TB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:08:37 on Jun 17,2018
# vcom -reportprogress 300 -work work C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPHASHSTATES_TB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_textio
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity SIPHASHSTATES_TB
# -- Compiling architecture SIPHASHSTATES_TB_ATCH of SIPHASHSTATES_TB
# ** Warning: C:/Users/MarWin/Desktop/SEMESTR 8/MUC/FPGACOMMEXAMPLE2/SIPHASHSTATES_TB.vhd(22): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 20:08:37 on Jun 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vsim -gui -l msim_transcript work.siphashstates_tb
# vsim -gui -l msim_transcript work.siphashstates_tb 
# Start time: 20:08:42 on Jun 17,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.siphashstates_tb(siphashstates_tb_atch)
# Loading work.siphashstates(siphashstates_arch)
# Loading work.sipround(arch_sipround)
add wave -position end  sim:/siphashstates_tb/DUT/CLK
add wave -position end  sim:/siphashstates_tb/DUT/MESSAGE
add wave -position end  sim:/siphashstates_tb/DUT/KEY_0
add wave -position end  sim:/siphashstates_tb/DUT/KEY_1
add wave -position end  sim:/siphashstates_tb/DUT/NRBYTES
add wave -position end  sim:/siphashstates_tb/DUT/HASH
add wave -position end  sim:/siphashstates_tb/DUT/HASH_READY
add wave -position end  sim:/siphashstates_tb/DUT/BLOCK_COUNTER
add wave -position end  sim:/siphashstates_tb/DUT/CURRENT_COUNT
add wave -position end  sim:/siphashstates_tb/DUT/TOTAL_BYTES
add wave -position end  sim:/siphashstates_tb/DUT/STATE
add wave -position end  sim:/siphashstates_tb/DUT/V0_0
add wave -position end  sim:/siphashstates_tb/DUT/V1_0
add wave -position end  sim:/siphashstates_tb/DUT/V2_0
add wave -position end  sim:/siphashstates_tb/DUT/V3_0
add wave -position end  sim:/siphashstates_tb/DUT/V0_1
add wave -position end  sim:/siphashstates_tb/DUT/V1_1
add wave -position end  sim:/siphashstates_tb/DUT/V2_1
add wave -position end  sim:/siphashstates_tb/DUT/V3_1
add wave -position end  sim:/siphashstates_tb/DUT/V0_2
add wave -position end  sim:/siphashstates_tb/DUT/V1_2
add wave -position end  sim:/siphashstates_tb/DUT/V2_2
add wave -position end  sim:/siphashstates_tb/DUT/V3_2
add wave -position end  sim:/siphashstates_tb/DUT/THIS_M
add wave -position end  sim:/siphashstates_tb/DUT/LAST_M
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: MarWin  Hostname: DESKTOP-BVUAOTK  ProcessID: 6936
#           Attempting to use alternate WLF file "./wlft658izb".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft658izb
run
run
run
run
# End time: 20:15:52 on Jun 17,2018, Elapsed time: 0:07:10
# Errors: 0, Warnings: 2
