Info: Revision Name = lab1
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Apr  5 11:42:50 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab1 -c lab1
Info (20032): Parallel compilation is enabled and will use up to 3 processors
Warning (10229): Verilog HDL Expression warning at audio_and_video_config.v(75): truncated literal to match 9 bits File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/audio_and_video_config.v Line: 75
Warning (10275): Verilog HDL Module Instantiation warning at lab1.sv(94): ignored dangling comma in List of Port Connections File: /home/quartus/CSEE4840/notShazam/AudioTesting/lab1.sv Line: 94
Info (12021): Found 18 design units, including 18 entities, in source file lab1.sv
    Info (12023): Found entity 1: xck_generator File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/xck_generator.v Line: 8
    Info (12023): Found entity 2: xck_generator_0002 File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/xck_generator/xck_generator_0002.v Line: 2
    Info (12023): Found entity 3: Altera_UP_Audio_Bit_Counter File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/Altera_UP_Audio_Bit_Counter.v Line: 49
    Info (12023): Found entity 4: Altera_UP_Audio_In_Deserializer File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/Altera_UP_Audio_In_Deserializer.v Line: 47
    Info (12023): Found entity 5: Altera_UP_Audio_Out_Serializer File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/Altera_UP_Audio_Out_Serializer.v Line: 47
    Info (12023): Found entity 6: Altera_UP_Clock_Edge File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/Altera_UP_Clock_Edge.v Line: 48
    Info (12023): Found entity 7: Altera_UP_I2C File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/Altera_UP_I2C.v Line: 48
    Info (12023): Found entity 8: Altera_UP_I2C_AV_Auto_Initialize File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/Altera_UP_I2C_AV_Auto_Initialize.v Line: 48
    Info (12023): Found entity 9: Altera_UP_I2C_DC_Auto_Initialize File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/Altera_UP_I2C_DC_Auto_Initialize.v Line: 48
    Info (12023): Found entity 10: Altera_UP_I2C_LCM_Auto_Initialize File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/Altera_UP_I2C_LCM_Auto_Initialize.v Line: 48
    Info (12023): Found entity 11: Altera_UP_Slow_Clock_Generator File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/Altera_UP_Slow_Clock_Generator.v Line: 53
    Info (12023): Found entity 12: Altera_UP_SYNC_FIFO File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/Altera_UP_SYNC_FIFO.v Line: 47
    Info (12023): Found entity 13: audio_and_video_config File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/audio_and_video_config.v Line: 49
    Info (12023): Found entity 14: audio_codec File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/audio_codec.v Line: 49
    Info (12023): Found entity 15: audio_driver File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/audio_driver.sv Line: 63
    Info (12023): Found entity 16: I2C_Driver File: /home/quartus/CSEE4840/notShazam/AudioTesting/I2C.sv Line: 7
    Info (12023): Found entity 17: lab1 File: /home/quartus/CSEE4840/notShazam/AudioTesting/lab1.sv Line: 9
    Info (12023): Found entity 18: hex7seg File: /home/quartus/CSEE4840/notShazam/AudioTesting/lab1.sv Line: 151
Warning (10236): Verilog HDL Implicit Net warning at I2C.sv(48): created implicit net for "ackBit" File: /home/quartus/CSEE4840/notShazam/AudioTesting/I2C.sv Line: 48
Critical Warning (10846): Verilog HDL Instantiation warning at lab1.sv(65): instance has no name File: /home/quartus/CSEE4840/notShazam/AudioTesting/lab1.sv Line: 65
Info (12127): Elaborating entity "lab1" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at lab1.sv(27): object "a" assigned a value but never read File: /home/quartus/CSEE4840/notShazam/AudioTesting/lab1.sv Line: 27
Warning (10230): Verilog HDL assignment warning at lab1.sv(106): truncated value with size 32 to match size of target (13) File: /home/quartus/CSEE4840/notShazam/AudioTesting/lab1.sv Line: 106
Warning (10230): Verilog HDL assignment warning at lab1.sv(119): truncated value with size 32 to match size of target (1) File: /home/quartus/CSEE4840/notShazam/AudioTesting/lab1.sv Line: 119
Warning (10230): Verilog HDL assignment warning at lab1.sv(129): truncated value with size 32 to match size of target (1) File: /home/quartus/CSEE4840/notShazam/AudioTesting/lab1.sv Line: 129
Info (12128): Elaborating entity "audio_driver" for hierarchy "audio_driver:comb_5" File: /home/quartus/CSEE4840/notShazam/AudioTesting/lab1.sv Line: 65
Info (12128): Elaborating entity "xck_generator" for hierarchy "audio_driver:comb_5|xck_generator:xck_source" File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/audio_driver.sv Line: 115
Info (12128): Elaborating entity "xck_generator_0002" for hierarchy "audio_driver:comb_5|xck_generator:xck_source|xck_generator_0002:xck_generator_inst" File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/xck_generator.v Line: 20
Info (12128): Elaborating entity "altera_pll" for hierarchy "audio_driver:comb_5|xck_generator:xck_source|xck_generator_0002:xck_generator_inst|altera_pll:altera_pll_i" File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/xck_generator/xck_generator_0002.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "audio_driver:comb_5|xck_generator:xck_source|xck_generator_0002:xck_generator_inst|altera_pll:altera_pll_i" File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/xck_generator/xck_generator_0002.v Line: 85
Info (12133): Instantiated megafunction "audio_driver:comb_5|xck_generator:xck_source|xck_generator_0002:xck_generator_inst|altera_pll:altera_pll_i" with the following parameter: File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/xck_generator/xck_generator_0002.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "true"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.288000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "audio_and_video_config" for hierarchy "audio_driver:comb_5|audio_and_video_config:cfg" File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/audio_driver.sv Line: 142
Info (12128): Elaborating entity "Altera_UP_Slow_Clock_Generator" for hierarchy "audio_driver:comb_5|audio_and_video_config:cfg|Altera_UP_Slow_Clock_Generator:Clock_Generator_400KHz" File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/audio_and_video_config.v Line: 180
Info (12128): Elaborating entity "Altera_UP_I2C_AV_Auto_Initialize" for hierarchy "audio_driver:comb_5|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize" File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/audio_and_video_config.v Line: 205
Info (12128): Elaborating entity "Altera_UP_I2C" for hierarchy "audio_driver:comb_5|audio_and_video_config:cfg|Altera_UP_I2C:I2C_Controller" File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/audio_and_video_config.v Line: 252
Info (12128): Elaborating entity "audio_codec" for hierarchy "audio_driver:comb_5|audio_codec:codec" File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/audio_driver.sv Line: 163
Info (12128): Elaborating entity "Altera_UP_Clock_Edge" for hierarchy "audio_driver:comb_5|audio_codec:codec|Altera_UP_Clock_Edge:Bit_Clock_Edges" File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/audio_codec.v Line: 181
Info (12128): Elaborating entity "Altera_UP_Audio_In_Deserializer" for hierarchy "audio_driver:comb_5|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer" File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/audio_codec.v Line: 238
Info (12128): Elaborating entity "Altera_UP_Audio_Bit_Counter" for hierarchy "audio_driver:comb_5|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter" File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/Altera_UP_Audio_In_Deserializer.v Line: 197
Info (12128): Elaborating entity "Altera_UP_SYNC_FIFO" for hierarchy "audio_driver:comb_5|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO" File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/Altera_UP_Audio_In_Deserializer.v Line: 219
Info (12128): Elaborating entity "scfifo" for hierarchy "audio_driver:comb_5|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/Altera_UP_SYNC_FIFO.v Line: 153
Info (12130): Elaborated megafunction instantiation "audio_driver:comb_5|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/Altera_UP_SYNC_FIFO.v Line: 153
Info (12133): Instantiated megafunction "audio_driver:comb_5|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/Altera_UP_SYNC_FIFO.v Line: 153
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1 File: /home/quartus/CSEE4840/notShazam/AudioTesting/db/scfifo_8ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "audio_driver:comb_5|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated" File: /opt/altera/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1 File: /home/quartus/CSEE4840/notShazam/AudioTesting/db/a_dpfifo_r2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "audio_driver:comb_5|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo" File: /home/quartus/CSEE4840/notShazam/AudioTesting/db/scfifo_8ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf
    Info (12023): Found entity 1: altsyncram_p3i1 File: /home/quartus/CSEE4840/notShazam/AudioTesting/db/altsyncram_p3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p3i1" for hierarchy "audio_driver:comb_5|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram" File: /home/quartus/CSEE4840/notShazam/AudioTesting/db/a_dpfifo_r2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: /home/quartus/CSEE4840/notShazam/AudioTesting/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_driver:comb_5|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: /home/quartus/CSEE4840/notShazam/AudioTesting/db/a_dpfifo_r2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "audio_driver:comb_5|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison" File: /home/quartus/CSEE4840/notShazam/AudioTesting/db/a_dpfifo_r2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: /home/quartus/CSEE4840/notShazam/AudioTesting/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "audio_driver:comb_5|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: /home/quartus/CSEE4840/notShazam/AudioTesting/db/a_dpfifo_r2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: /home/quartus/CSEE4840/notShazam/AudioTesting/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "audio_driver:comb_5|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter" File: /home/quartus/CSEE4840/notShazam/AudioTesting/db/a_dpfifo_r2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: /home/quartus/CSEE4840/notShazam/AudioTesting/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "audio_driver:comb_5|audio_codec:codec|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr" File: /home/quartus/CSEE4840/notShazam/AudioTesting/db/a_dpfifo_r2a1.tdf Line: 58
Info (12128): Elaborating entity "Altera_UP_Audio_Out_Serializer" for hierarchy "audio_driver:comb_5|audio_codec:codec|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer" File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/audio_codec.v Line: 267
Info (12128): Elaborating entity "I2C_Driver" for hierarchy "I2C_Driver:i2c" File: /home/quartus/CSEE4840/notShazam/AudioTesting/lab1.sv Line: 94
Warning (10036): Verilog HDL or VHDL warning at I2C.sv(38): object "write_Buffer" assigned a value but never read File: /home/quartus/CSEE4840/notShazam/AudioTesting/I2C.sv Line: 38
Warning (10230): Verilog HDL assignment warning at I2C.sv(45): truncated value with size 32 to match size of target (10) File: /home/quartus/CSEE4840/notShazam/AudioTesting/I2C.sv Line: 45
Warning (10230): Verilog HDL assignment warning at I2C.sv(77): truncated value with size 32 to match size of target (7) File: /home/quartus/CSEE4840/notShazam/AudioTesting/I2C.sv Line: 77
Warning (10034): Output port "dataRecieved" at I2C.sv(19) has no driver File: /home/quartus/CSEE4840/notShazam/AudioTesting/I2C.sv Line: 19
Info (12128): Elaborating entity "hex7seg" for hierarchy "hex7seg:h5" File: /home/quartus/CSEE4840/notShazam/AudioTesting/lab1.sv Line: 97
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "audio_driver:comb_5|audio_and_video_config:cfg|Altera_UP_I2C_AV_Auto_Initialize:Auto_Initialize|Ram0" is uninferred due to inappropriate RAM size File: /home/quartus/CSEE4840/notShazam/AudioTesting/starterkit/Altera_UP_I2C_AV_Auto_Initialize.v Line: 305
Info (278001): Inferred 1 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "I2C_Driver:i2c|Mod0" File: /home/quartus/CSEE4840/notShazam/AudioTesting/I2C.sv Line: 48
Info (12130): Elaborated megafunction instantiation "I2C_Driver:i2c|lpm_divide:Mod0" File: /home/quartus/CSEE4840/notShazam/AudioTesting/I2C.sv Line: 48
Info (12133): Instantiated megafunction "I2C_Driver:i2c|lpm_divide:Mod0" with the following parameter: File: /home/quartus/CSEE4840/notShazam/AudioTesting/I2C.sv Line: 48
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_l3m.tdf
    Info (12023): Found entity 1: lpm_divide_l3m File: /home/quartus/CSEE4840/notShazam/AudioTesting/db/lpm_divide_l3m.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info (12023): Found entity 1: sign_div_unsign_olh File: /home/quartus/CSEE4840/notShazam/AudioTesting/db/sign_div_unsign_olh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf
    Info (12023): Found entity 1: alt_u_div_mve File: /home/quartus/CSEE4840/notShazam/AudioTesting/db/alt_u_div_mve.tdf Line: 22
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (286030): Timing-Driven Synthesis is running
Info (17049): 6 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 7 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 823 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 45 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 671 logic cells
    Info (21064): Implemented 96 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 1195 megabytes
    Info: Processing ended: Fri Apr  5 11:44:14 2019
    Info: Elapsed time: 00:01:24
    Info: Total CPU time (on all processors): 00:02:00
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Apr  5 11:44:20 2019
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab1 -c lab1
Info: qfit2_default_script.tcl version: #1
Info: Project  = lab1
Info: Revision = lab1
Info (20032): Parallel compilation is enabled and will use up to 3 processors
Info (119006): Selected device 5CSEMA5F31C6 for design "lab1"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (21300): LOCKED port on the PLL is not properly connected on instance "audio_driver:comb_5|xck_generator:xck_source|xck_generator_0002:xck_generator_inst|altera_pll:altera_pll_i|general[0].gpll". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info (184020): Starting Fitter periphery placement operations
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL audio_driver:comb_5|xck_generator:xck_source|xck_generator_0002:xck_generator_inst|altera_pll:altera_pll_i|general[0].gpll~FRACTIONAL_PLL
Info (11178): Promoted 1 clock (1 global)
    Info (11162): audio_driver:comb_5|xck_generator:xck_source|xck_generator_0002:xck_generator_inst|altera_pll:altera_pll_i|outclk_wire[0]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G6
Info (11191): Automatically promoted 1 clock (1 global)
    Info (11162): CLOCK_50~inputCLKENA0 with 497 fanout uses global clock CLKCTRL_G4
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:01
Info (332104): Reading SDC File: 'lab1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 64 -multiply_by 519 -duty_cycle 50.00 -name {comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 33 -duty_cycle 50.00 -name {comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: I2C_Driver:i2c|clockCounter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_Driver:i2c|SCLK is being clocked by I2C_Driver:i2c|clockCounter[9]
Warning (332060): Node: audio_driver:comb_5|write was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dac_right_in[0] is being clocked by audio_driver:comb_5|write
Warning (332060): Node: counter[12] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register adc_out_buffer[0] is being clocked by counter[12]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 3 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000     CLOCK_50
    Info (332111):    2.466 comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]
    Info (332111):   81.387 comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (11798): Fitter preparation operations ending: elapsed time is 00:01:23
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:29
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:53
Info (11888): Total time spent on timing analysis during the Fitter is 16.37 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:00:36
Info: Quartus Prime Fitter was successful. 0 errors, 7 warnings
    Info: Peak virtual memory: 2468 megabytes
    Info: Processing ended: Fri Apr  5 11:52:20 2019
    Info: Elapsed time: 00:08:00
    Info: Total CPU time (on all processors): 00:06:24
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Apr  5 11:53:19 2019
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab1 -c lab1
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 1066 megabytes
    Info: Processing ended: Fri Apr  5 11:54:05 2019
    Info: Elapsed time: 00:00:46
    Info: Total CPU time (on all processors): 00:00:35
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Apr  5 11:54:25 2019
Info: Command: quartus_sta lab1 -c lab1
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 3 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'lab1.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|refclkin} -divide_by 64 -multiply_by 519 -duty_cycle 50.00 -name {comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]} {comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0]}
    Info (332110): create_generated_clock -source {comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|vco0ph[0]} -divide_by 33 -duty_cycle 50.00 -name {comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk} {comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER|divclk}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332060): Node: I2C_Driver:i2c|clockCounter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_Driver:i2c|SCLK is being clocked by I2C_Driver:i2c|clockCounter[9]
Warning (332060): Node: audio_driver:comb_5|write was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dac_left_in[11] is being clocked by audio_driver:comb_5|write
Warning (332060): Node: counter[12] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register adc_out_buffer[0] is being clocked by counter[12]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info (332146): Worst-case setup slack is 14.558
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.558               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.216
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.216               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.233               0.000 comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     8.811               0.000 CLOCK_50 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: I2C_Driver:i2c|clockCounter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_Driver:i2c|SCLK is being clocked by I2C_Driver:i2c|clockCounter[9]
Warning (332060): Node: audio_driver:comb_5|write was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dac_left_in[11] is being clocked by audio_driver:comb_5|write
Warning (332060): Node: counter[12] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register adc_out_buffer[0] is being clocked by counter[12]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 14.797
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    14.797               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.203
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.203               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.233               0.000 comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     8.754               0.000 CLOCK_50 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: I2C_Driver:i2c|clockCounter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_Driver:i2c|SCLK is being clocked by I2C_Driver:i2c|clockCounter[9]
Warning (332060): Node: audio_driver:comb_5|write was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dac_left_in[11] is being clocked by audio_driver:comb_5|write
Warning (332060): Node: counter[12] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register adc_out_buffer[0] is being clocked by counter[12]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.400
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.400               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.130
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.130               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.233               0.000 comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     8.483               0.000 CLOCK_50 
Info: Analyzing Fast 1100mV 0C Model
Warning (332060): Node: I2C_Driver:i2c|clockCounter[9] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register I2C_Driver:i2c|SCLK is being clocked by I2C_Driver:i2c|clockCounter[9]
Warning (332060): Node: audio_driver:comb_5|write was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register dac_left_in[11] is being clocked by audio_driver:comb_5|write
Warning (332060): Node: counter[12] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register adc_out_buffer[0] is being clocked by counter[12]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT  from: clkin[0]  to: clkout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 16.807
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.807               0.000 CLOCK_50 
Info (332146): Worst-case hold slack is 0.116
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.116               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.233
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.233               0.000 comb_5|xck_source|xck_generator_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL|vcoph[0] 
    Info (332119):     8.437               0.000 CLOCK_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 1343 megabytes
    Info: Processing ended: Fri Apr  5 11:55:10 2019
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:00:39
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 32 warnings
Info (23030): Evaluation of Tcl script /opt/altera/18.1/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 32 warnings
    Info: Peak virtual memory: 902 megabytes
    Info: Processing ended: Fri Apr  5 11:55:20 2019
    Info: Elapsed time: 00:12:38
    Info: Total CPU time (on all processors): 00:10:11
quartus_pgm -c 1 -m jtag -o "p;output_files/lab1.sof@2"
Info: *******************************************************************
Info: Running Quartus Prime Programmer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Fri Apr  5 11:55:33 2019
Info: Command: quartus_pgm -c 1 -m jtag -o p;output_files/lab1.sof@2
Info (213045): Using programming cable "DE-SoC [1-1]"
Info (213011): Using programming file output_files/lab1.sof with checksum 0x00CE1EA0 for device 5CSEMA5F31@2
Info (209060): Started Programmer operation at Fri Apr  5 11:56:14 2019
Info (209016): Configuring device index 2
Info (209017): Device 2 contains JTAG ID code 0x02D120DD
Info (209007): Configuration succeeded -- 1 device(s) configured
Info (209011): Successfully performed operation(s)
Info (209061): Ended Programmer operation at Fri Apr  5 11:56:18 2019
Info: Quartus Prime Programmer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 468 megabytes
    Info: Processing ended: Fri Apr  5 11:56:18 2019
    Info: Elapsed time: 00:00:45
    Info: Total CPU time (on all processors): 00:00:08

