<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-834-g719f9ec
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-svn/2011-April/index.html" >
   <LINK REL="made" HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.4.0-834-g719f9ec&In-Reply-To=%3Cmailman.51.1331736153.7625.openocd-svn%40lists.berlios.de%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="002565.html">
   <LINK REL="Next"  HREF="002567.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-834-g719f9ec</H1>
    <B>&#216;yvind Harboe</B> 
    <A HREF="mailto:openocd-svn%40lists.berlios.de?Subject=Re%3A%20%5Bopenocd-svn%5D%20Main%20OpenOCD%20repository%20branch%2C%20master%2C%0A%09updated.%20v0.4.0-834-g719f9ec&In-Reply-To=%3Cmailman.51.1331736153.7625.openocd-svn%40lists.berlios.de%3E"
       TITLE="[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-834-g719f9ec">gowinex at users.sourceforge.net
       </A><BR>
    <I>Tue Apr  5 08:23:48 CEST 2011</I>
    <P><UL>
        <LI>Previous message: <A HREF="002565.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-831-g3fea990
</A></li>
        <LI>Next message: <A HREF="002567.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-835-g5e86c51
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2566">[ date ]</a>
              <a href="thread.html#2566">[ thread ]</a>
              <a href="subject.html#2566">[ subject ]</a>
              <a href="author.html#2566">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>This is an automated email from the git hooks/post-receive script. It was
generated because a ref change was pushed to the repository containing
the project &quot;Main OpenOCD repository&quot;.

The branch, master has been updated
       via  719f9ecde32ab60bcb65913454a9340c5754cee4 (commit)
       via  bc9afcd4d1cb3fb09d7fae40eb355fa4987b9dec (commit)
       via  b1256894598296b54a1827e7ac797ad1c60a0b18 (commit)
      from  3fea99097efc1d1a38e73ba646261c2a7a79bd12 (commit)

Those revisions listed above that are new to this repository have
not appeared on any other notification email; so we list those
revisions in full, below.

- Log -----------------------------------------------------------------
commit 719f9ecde32ab60bcb65913454a9340c5754cee4
Author: Drasko DRASKOVIC &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">drasko.draskovic at gmail.com</A>&gt;
Date:   Mon Apr 4 15:33:04 2011 +0200

    Added mips_ejtag_drscan_32_out() for optimization.

diff --git a/src/target/mips32_pracc.c b/src/target/mips32_pracc.c
index ef132fe..178f68e 100644
--- a/src/target/mips32_pracc.c
+++ b/src/target/mips32_pracc.c
@@ -188,12 +188,12 @@ static int mips32_pracc_exec_read(struct mips32_pracc_context *ctx, uint32_t add
 
 	/* Send the data out */
 	mips_ejtag_set_instr(ctx-&gt;ejtag_info, EJTAG_INST_DATA);
-	mips_ejtag_drscan_32(ctx-&gt;ejtag_info, &amp;data);
+	mips_ejtag_drscan_32_out(ctx-&gt;ejtag_info, data);
 
 	/* Clear the access pending bit (let the processor eat!) */
 	ejtag_ctrl = ejtag_info-&gt;ejtag_ctrl &amp; ~EJTAG_CTRL_PRACC;
 	mips_ejtag_set_instr(ctx-&gt;ejtag_info, EJTAG_INST_CONTROL);
-	mips_ejtag_drscan_32(ctx-&gt;ejtag_info, &amp;ejtag_ctrl);
+	mips_ejtag_drscan_32_out(ctx-&gt;ejtag_info, ejtag_ctrl);
 
 	return jtag_execute_queue();
 }
@@ -213,7 +213,7 @@ static int mips32_pracc_exec_write(struct mips32_pracc_context *ctx, uint32_t ad
 	/* Clear access pending bit */
 	ejtag_ctrl = ejtag_info-&gt;ejtag_ctrl &amp; ~EJTAG_CTRL_PRACC;
 	mips_ejtag_set_instr(ctx-&gt;ejtag_info, EJTAG_INST_CONTROL);
-	mips_ejtag_drscan_32(ctx-&gt;ejtag_info, &amp;ejtag_ctrl);
+	mips_ejtag_drscan_32_out(ctx-&gt;ejtag_info, ejtag_ctrl);
 
 	retval = jtag_execute_queue();
 	if (retval != ERROR_OK)
@@ -1026,12 +1026,12 @@ int mips32_pracc_fastdata_xfer(struct mips_ejtag *ejtag_info, struct working_are
 			return retval;
 
 		mips_ejtag_set_instr(ejtag_info, EJTAG_INST_DATA);
-		mips_ejtag_drscan_32(ejtag_info, &amp;jmp_code[i]);
+		mips_ejtag_drscan_32_out(ejtag_info, jmp_code[i]);
 
 		/* Clear the access pending bit (let the processor eat!) */
 		ejtag_ctrl = ejtag_info-&gt;ejtag_ctrl &amp; ~EJTAG_CTRL_PRACC;
 		mips_ejtag_set_instr(ejtag_info, EJTAG_INST_CONTROL);
-		mips_ejtag_drscan_32(ejtag_info, &amp;ejtag_ctrl);
+		mips_ejtag_drscan_32_out(ejtag_info, ejtag_ctrl);
 	}
 
 	if ((retval = wait_for_pracc_rw(ejtag_info, &amp;ejtag_ctrl)) != ERROR_OK)
diff --git a/src/target/mips_ejtag.c b/src/target/mips_ejtag.c
index 087be07..6229055 100644
--- a/src/target/mips_ejtag.c
+++ b/src/target/mips_ejtag.c
@@ -121,6 +121,21 @@ int mips_ejtag_drscan_32(struct mips_ejtag *ejtag_info, uint32_t *data)
 	return ERROR_OK;
 }
 
+void mips_ejtag_drscan_32_out(struct mips_ejtag *ejtag_info, uint32_t data)
+{
+	struct jtag_tap *tap;
+	tap  = ejtag_info-&gt;tap;
+	assert(tap != NULL);
+
+	struct scan_field field;
+
+	field.num_bits = 32;
+	field.out_value = (uint8_t *)&data;
+	field.in_value = NULL;
+
+	jtag_add_dr_scan(tap, 1, &amp;field, TAP_IDLE);
+}
+
 int mips_ejtag_drscan_8(struct mips_ejtag *ejtag_info, uint32_t *data)
 {
 	struct jtag_tap *tap;
diff --git a/src/target/mips_ejtag.h b/src/target/mips_ejtag.h
index aa890d2..a6ed95a 100644
--- a/src/target/mips_ejtag.h
+++ b/src/target/mips_ejtag.h
@@ -136,6 +136,7 @@ void mips_ejtag_set_instr(struct mips_ejtag *ejtag_info,
 int mips_ejtag_enter_debug(struct mips_ejtag *ejtag_info);
 int mips_ejtag_exit_debug(struct mips_ejtag *ejtag_info);
 int mips_ejtag_get_idcode(struct mips_ejtag *ejtag_info, uint32_t *idcode);
+void mips_ejtag_drscan_32_out(struct mips_ejtag *ejtag_info, uint32_t data);
 int mips_ejtag_drscan_32(struct mips_ejtag *ejtag_info, uint32_t *data);
 void mips_ejtag_drscan_8_out(struct mips_ejtag *ejtag_info, uint8_t data);
 int mips_ejtag_drscan_8(struct mips_ejtag *ejtag_info, uint32_t *data);
diff --git a/src/target/mips_m4k.c b/src/target/mips_m4k.c
index 74d0d50..1166b87 100644
--- a/src/target/mips_m4k.c
+++ b/src/target/mips_m4k.c
@@ -274,7 +274,7 @@ static int mips_m4k_assert_reset(struct target *target)
 			uint32_t ejtag_ctrl = ejtag_info-&gt;ejtag_ctrl | EJTAG_CTRL_PRRST | EJTAG_CTRL_PERRST;
 			LOG_DEBUG(&quot;Using EJTAG reset (PRRST) to reset processor...&quot;);
 			mips_ejtag_set_instr(ejtag_info, EJTAG_INST_CONTROL);
-			mips_ejtag_drscan_32(ejtag_info, &amp;ejtag_ctrl);
+			mips_ejtag_drscan_32_out(ejtag_info, ejtag_ctrl);
 		}
 	}
 

commit bc9afcd4d1cb3fb09d7fae40eb355fa4987b9dec
Author: Drasko DRASKOVIC &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">drasko.draskovic at gmail.com</A>&gt;
Date:   Mon Apr 4 15:24:59 2011 +0200

    Corrected waiting on PrAcc in wait_for_pracc_rw(). Added necessary check that PrAcc is &quot;1&quot; before FASTDATA access.

diff --git a/src/target/mips32_pracc.c b/src/target/mips32_pracc.c
index 816f352..ef132fe 100644
--- a/src/target/mips32_pracc.c
+++ b/src/target/mips32_pracc.c
@@ -74,6 +74,8 @@ Nico Coesel
 #include &quot;config.h&quot;
 #endif
 
+#include &lt;helper/time_support.h&gt;
+
 #include &quot;mips32.h&quot;
 #include &quot;mips32_pracc.h&quot;
 
@@ -111,16 +113,34 @@ static int mips32_pracc_write_u32(struct mips_ejtag *ejtag_info,
 static int wait_for_pracc_rw(struct mips_ejtag *ejtag_info, uint32_t *ctrl)
 {
 	uint32_t ejtag_ctrl;
+	long long then = timeval_ms();
+	int timeout;
+
+	/* wait for the PrAcc to become &quot;1&quot; */
+	mips_ejtag_set_instr(ejtag_info, EJTAG_INST_CONTROL);
+	ejtag_ctrl = ejtag_info-&gt;ejtag_ctrl;
+
+	int retval;
+	if ((retval = jtag_execute_queue()) != ERROR_OK)
+	{
+		LOG_ERROR(&quot;fastdata load failed&quot;);
+		return retval;
+	}
 
 	while (1)
 	{
-		mips_ejtag_set_instr(ejtag_info, EJTAG_INST_CONTROL);
-		ejtag_ctrl = ejtag_info-&gt;ejtag_ctrl;
-		mips_ejtag_drscan_32(ejtag_info, &amp;ejtag_ctrl);
+		retval = mips_ejtag_drscan_32(ejtag_info, &amp;ejtag_ctrl);
+		if (retval != ERROR_OK)
+			return retval;
+
 		if (ejtag_ctrl &amp; EJTAG_CTRL_PRACC)
 			break;
-		LOG_DEBUG(&quot;DEBUGMODULE: No memory access in progress!&quot;);
-		return ERROR_JTAG_DEVICE_ERROR;
+
+		if ( (timeout = timeval_ms()-then) &gt; 1000 )
+		{
+			LOG_DEBUG(&quot;DEBUGMODULE: No memory access in progress!&quot;);
+			return ERROR_JTAG_DEVICE_ERROR;
+		}
 	}
 
 	*ctrl = ejtag_ctrl;
@@ -175,7 +195,6 @@ static int mips32_pracc_exec_read(struct mips32_pracc_context *ctx, uint32_t add
 	mips_ejtag_set_instr(ctx-&gt;ejtag_info, EJTAG_INST_CONTROL);
 	mips_ejtag_drscan_32(ctx-&gt;ejtag_info, &amp;ejtag_ctrl);
 
-	jtag_add_clocks(5);
 	return jtag_execute_queue();
 }
 
@@ -184,17 +203,18 @@ static int mips32_pracc_exec_write(struct mips32_pracc_context *ctx, uint32_t ad
 	uint32_t ejtag_ctrl,data;
 	int offset;
 	struct mips_ejtag *ejtag_info = ctx-&gt;ejtag_info;
+	int retval;
 
 	mips_ejtag_set_instr(ctx-&gt;ejtag_info, EJTAG_INST_DATA);
-	mips_ejtag_drscan_32(ctx-&gt;ejtag_info, &amp;data);
+	retval = mips_ejtag_drscan_32(ctx-&gt;ejtag_info, &amp;data);
+	if (retval != ERROR_OK)
+		return retval;
 
 	/* Clear access pending bit */
 	ejtag_ctrl = ejtag_info-&gt;ejtag_ctrl &amp; ~EJTAG_CTRL_PRACC;
 	mips_ejtag_set_instr(ctx-&gt;ejtag_info, EJTAG_INST_CONTROL);
 	mips_ejtag_drscan_32(ctx-&gt;ejtag_info, &amp;ejtag_ctrl);
 
-	jtag_add_clocks(5);
-	int retval;
 	retval = jtag_execute_queue();
 	if (retval != ERROR_OK)
 		return retval;
@@ -250,7 +270,9 @@ int mips32_pracc_exec(struct mips_ejtag *ejtag_info, int code_len, const uint32_
 
 		address = data = 0;
 		mips_ejtag_set_instr(ejtag_info, EJTAG_INST_ADDRESS);
-		mips_ejtag_drscan_32(ejtag_info, &amp;address);
+		retval = mips_ejtag_drscan_32(ejtag_info, &amp;address);
+		if (retval != ERROR_OK)
+			return retval;
 
 		/* Check for read or write */
 		if (ejtag_ctrl &amp; EJTAG_CTRL_PRNW)
@@ -1018,11 +1040,17 @@ int mips32_pracc_fastdata_xfer(struct mips_ejtag *ejtag_info, struct working_are
 	/* next fetch to dmseg should be in FASTDATA_AREA, check */
 	address = 0;
 	mips_ejtag_set_instr(ejtag_info, EJTAG_INST_ADDRESS);
-	mips_ejtag_drscan_32(ejtag_info, &amp;address);
+	retval = mips_ejtag_drscan_32(ejtag_info, &amp;address);
+	if (retval != ERROR_OK)
+		return retval;
 
 	if (address != MIPS32_PRACC_FASTDATA_AREA)
 		return ERROR_FAIL;
 
+	/* wait PrAcc pending bit for FASTDATA write */
+	if ((retval = wait_for_pracc_rw(ejtag_info, &amp;ejtag_ctrl)) != ERROR_OK)
+		return retval;
+
 	/* Send the load start address */
 	val = addr;
 	mips_ejtag_set_instr(ejtag_info, EJTAG_INST_FASTDATA);
@@ -1030,12 +1058,10 @@ int mips32_pracc_fastdata_xfer(struct mips_ejtag *ejtag_info, struct working_are
 
 	/* Send the load end address */
 	val = addr + (count - 1) * 4;
-	mips_ejtag_set_instr(ejtag_info, EJTAG_INST_FASTDATA);
 	mips_ejtag_fastdata_scan(ejtag_info, 1, &amp;val);
 
 	for (i = 0; i &lt; count; i++)
 	{
-		/* Send the data out using fastdata (clears the access pending bit) */
 		if ((retval = mips_ejtag_fastdata_scan(ejtag_info, write_t, buf++)) != ERROR_OK)
 			return retval;
 	}
@@ -1051,7 +1077,9 @@ int mips32_pracc_fastdata_xfer(struct mips_ejtag *ejtag_info, struct working_are
 
 	address = 0;
 	mips_ejtag_set_instr(ejtag_info, EJTAG_INST_ADDRESS);
-	mips_ejtag_drscan_32(ejtag_info, &amp;address);
+	retval = mips_ejtag_drscan_32(ejtag_info, &amp;address);
+	if (retval != ERROR_OK)
+		return retval;
 
 	if (address != MIPS32_PRACC_TEXT)
 		LOG_ERROR(&quot;mini program did not return to start&quot;);

commit b1256894598296b54a1827e7ac797ad1c60a0b18
Author: Drasko DRASKOVIC &lt;<A HREF="https://lists.berlios.de/mailman/listinfo/openocd-svn">drasko.draskovic at gmail.com</A>&gt;
Date:   Mon Apr 4 13:06:18 2011 +0200

    Added correct endianess treatment for big endian targets. Now it is possible to use mips_m4k_write_memory() and mips_m4k_read_memory() to correctly set-up SDRAM, as well as bulk data write, which already handled endianess well. Also added correct endianess manipulation in case of fallback from erroneus bulk write to simple write (to avoid byte swapping two times).

diff --git a/src/target/mips_m4k.c b/src/target/mips_m4k.c
index 7530cbd..74d0d50 100644
--- a/src/target/mips_m4k.c
+++ b/src/target/mips_m4k.c
@@ -120,7 +120,9 @@ static int mips_m4k_poll(struct target *target)
 
 	/* read ejtag control reg */
 	mips_ejtag_set_instr(ejtag_info, EJTAG_INST_CONTROL);
-	mips_ejtag_drscan_32(ejtag_info, &amp;ejtag_ctrl);
+	retval = mips_ejtag_drscan_32(ejtag_info, &amp;ejtag_ctrl);
+	if (retval != ERROR_OK)
+		return retval;
 
 	/* clear this bit before handling polling
 	 * as after reset registers will read zero */
@@ -131,7 +133,9 @@ static int mips_m4k_poll(struct target *target)
 		ejtag_ctrl = ejtag_info-&gt;ejtag_ctrl &amp; ~EJTAG_CTRL_ROCC;
 
 		mips_ejtag_set_instr(ejtag_info, EJTAG_INST_CONTROL);
-		mips_ejtag_drscan_32(ejtag_info, &amp;ejtag_ctrl);
+		retval = mips_ejtag_drscan_32(ejtag_info, &amp;ejtag_ctrl);
+		if (retval != ERROR_OK)
+			return retval;
 		LOG_DEBUG(&quot;Reset Detected&quot;);
 	}
 
@@ -864,6 +868,28 @@ static int mips_m4k_read_memory(struct target *target, uint32_t address,
 	if (ERROR_OK != retval)
 		return retval;
 
+	/* TAP data register is loaded LSB first (little endian) */
+	if (target-&gt;endianness == TARGET_BIG_ENDIAN)
+	{
+		uint32_t i, t32;
+		uint16_t t16;
+
+		for(i = 0; i &lt; (count*size); i += size)
+		{
+			switch(size)
+			{
+				case 4:
+					t32 = le_to_h_u32(&amp;buffer[i]);
+					h_u32_to_be(&amp;buffer[i], t32);
+					break;
+				case 2:
+					t16 = le_to_h_u16(&amp;buffer[i]);
+					h_u16_to_be(&amp;buffer[i], t16);
+					break;
+			}
+		}
+	}
+
 	return ERROR_OK;
 }
 
@@ -889,11 +915,50 @@ static int mips_m4k_write_memory(struct target *target, uint32_t address,
 	if (((size == 4) &amp;&amp; (address &amp; 0x3u)) || ((size == 2) &amp;&amp; (address &amp; 0x1u)))
 		return ERROR_TARGET_UNALIGNED_ACCESS;
 
+	uint8_t * t = NULL;
+
+	/* TAP data register is loaded LSB first (little endian) */
+	if (target-&gt;endianness == TARGET_BIG_ENDIAN)
+	{
+		t = malloc(count * sizeof(uint32_t));
+		if (t == NULL)
+		{
+			LOG_ERROR(&quot;Out of memory&quot;);
+			return ERROR_FAIL;
+		}
+
+		uint32_t i, t32, t16;
+		for(i = 0; i &lt; (count*size); i += size)
+		{
+			switch(size)
+			{
+				case 4:
+					t32 = be_to_h_u32((uint8_t *) &amp;buffer[i]);
+					h_u32_to_le(&amp;t[i], t32);
+					break;
+				case 2:
+					t16 = be_to_h_u16((uint8_t *) &amp;buffer[i]);
+					h_u16_to_le(&amp;t[i], t16);
+					break;
+			}
+		}
+
+		buffer = t;
+	}
+
 	/* if noDMA off, use DMAACC mode for memory write */
+	int retval;
 	if (ejtag_info-&gt;impcode &amp; EJTAG_IMP_NODMA)
-		return mips32_pracc_write_mem(ejtag_info, address, size, count, (void *)buffer);
+		retval = mips32_pracc_write_mem(ejtag_info, address, size, count, (void *)buffer);
 	else
-		return mips32_dmaacc_write_mem(ejtag_info, address, size, count, (void *)buffer);
+		retval = mips32_dmaacc_write_mem(ejtag_info, address, size, count, (void *)buffer);
+	if (ERROR_OK != retval)
+		return retval;
+
+	if (t != NULL)
+		free(t);
+
+	return ERROR_OK;
 }
 
 static int mips_m4k_init_target(struct command_context *cmd_ctx,
@@ -1001,6 +1066,7 @@ static int mips_m4k_bulk_write_memory(struct target *target, uint32_t address,
 	}
 
 	uint8_t * t = NULL;
+	const uint8_t *ec_buffer = buffer;	/* endian-corrected buffer */
 
 	/* TAP data register is loaded LSB first (little endian) */
 	if (target-&gt;endianness == TARGET_BIG_ENDIAN)
@@ -1019,11 +1085,11 @@ static int mips_m4k_bulk_write_memory(struct target *target, uint32_t address,
 			h_u32_to_le(&amp;t[i], t32);
 		}
 
-		buffer = t;
+		ec_buffer = t;
 	}
 
 	retval = mips32_pracc_fastdata_xfer(ejtag_info, mips32-&gt;fast_data_area, write_t, address,
-			count, (uint32_t*) (void *)buffer);
+			count, (uint32_t*) (void *)ec_buffer);
 
 	if (t != NULL)
 		free(t);

-----------------------------------------------------------------------

Summary of changes:
 src/target/mips32_pracc.c |   66 ++++++++++++++++++++++++++-----------
 src/target/mips_ejtag.c   |   15 ++++++++
 src/target/mips_ejtag.h   |    1 +
 src/target/mips_m4k.c     |   80 +++++++++++++++++++++++++++++++++++++++++----
 4 files changed, 136 insertions(+), 26 deletions(-)


hooks/post-receive
-- 
Main OpenOCD repository

</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="002565.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-831-g3fea990
</A></li>
	<LI>Next message: <A HREF="002567.html">[openocd-svn] Main OpenOCD repository branch, master,	updated. v0.4.0-835-g5e86c51
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#2566">[ date ]</a>
              <a href="thread.html#2566">[ thread ]</a>
              <a href="subject.html#2566">[ subject ]</a>
              <a href="author.html#2566">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-svn">More information about the openocd-svn
mailing list</a><br>
</body></html>
