-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1.1 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi_rom is 
    generic(
             DWIDTH     : integer := 16; 
             AWIDTH     : integer := 7; 
             MEM_SIZE    : integer := 128
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "0000100011110010", 1 => "0000010110000100", 2 => "1111110100101101", 
    3 => "1111101101110001", 4 => "1111101001110000", 5 => "0000000101001110", 
    6 => "0000001010111101", 7 => "1111101111011111", 8 => "1111011000110111", 
    9 => "1111001110100001", 10 => "0000000010111101", 11 => "0000110010001010", 
    12 => "1111101111010000", 13 => "0000011000110110", 14 => "1110001010001001", 
    15 => "0000011101100000", 16 => "0000000011000110", 17 => "1111110011110000", 
    18 => "0000110000110011", 19 => "1111110010111010", 20 => "0000000001011100", 
    21 => "0000001000011111", 22 => "0000010011000100", 23 => "0000101001111001", 
    24 => "0000010110011110", 25 => "1111110000001001", 26 => "1111110111111100", 
    27 => "1111101010011001", 28 => "1110111110000100", 29 => "0000000001010010", 
    30 => "0000000001110010", 31 => "1111100011010001", 32 => "0000001101010010", 
    33 => "1111110011000001", 34 => "0000010010110010", 35 => "0000001111110110", 
    36 => "0000000011000110", 37 => "0000011110000011", 38 => "0001000100110011", 
    39 => "1111110010010101", 40 => "1111101111101010", 41 => "1111110110100000", 
    42 => "1111101001101100", 43 => "0000101111111010", 44 => "1111110111001100", 
    45 => "0000010000110000", 46 => "0000000111101110", 47 => "1111110011011011", 
    48 => "1111110101110100", 49 => "0000010110111011", 50 => "0000010100000110", 
    51 => "1111111000100110", 52 => "1111111100001110", 53 => "1111101101111011", 
    54 => "0000000111000110", 55 => "1111101010100111", 56 => "1111111111000111", 
    57 => "1111111001111111", 58 => "1111110011101111", 59 => "1111111001110111", 
    60 => "1111100000110011", 61 => "0000000111101010", 62 => "0000000111000101", 
    63 => "0000000010010011", 64 => "1111100111110000", 65 => "1111010010101100", 
    66 => "0000000111010111", 67 => "0000001010110001", 68 => "0001001001010100", 
    69 => "1111111101011000", 70 => "1111110011101011", 71 => "1111111110010010", 
    72 => "0000010111001111", 73 => "1110111110011001", 74 => "0000010101010000", 
    75 => "0000001011000110", 76 => "1111111001110001", 77 => "0000101101101001", 
    78 => "0000001011000111", 79 => "1111011111010000", 80 => "1111011110101110", 
    81 => "1111011000101011", 82 => "0000011000100011", 83 => "1111101100001101", 
    84 => "1111110101100011", 85 => "1111101111001011", 86 => "0000011011001101", 
    87 => "0000001011001011", 88 => "1111110001101111", 89 => "0001100110100000", 
    90 => "1111111110101110", 91 => "0000000100001100", 92 => "1110101100011000", 
    93 => "1111110100010011", 94 => "1110111010000111", 95 => "0000001001101100", 
    96 => "1111100111000111", 97 => "0000011100001110", 98 => "1111110100010001", 
    99 => "0000110010101111", 100 => "1111111001101000", 101 => "0000101110100111", 
    102 => "0000011010010111", 103 => "0000000110111011", 104 => "1111110100011100", 
    105 => "0000000111000000", 106 => "0000001110100000", 107 => "1111110111100110", 
    108 => "0000000001101000", 109 => "0000101000110111", 110 => "0000000000011100", 
    111 => "0000110100001001", 112 => "1111110110011010", 113 => "0000010011000001", 
    114 => "1111110110000001", 115 => "1111100000101110", 116 => "0001000000101111", 
    117 => "0101100100100101", 118 => "0000000101000101", 119 => "1111101001111101", 
    120 => "1111100000010111", 121 => "1111111000011110", 122 => "0000100100100101", 
    123 => "1111111110111001", 124 => "0000000001001011", 125 => "0000001101111100", 
    126 => "1111110101110110", 127 => "0000110110000000" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi is
    generic (
        DataWidth : INTEGER := 16;
        AddressRange : INTEGER := 128;
        AddressWidth : INTEGER := 7);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi is
    component StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi_rom_U :  component StreamingFCLayer_Batch_3_Matrix_Vector_Acthbi_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


