INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/Coarse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Coarse
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/DecodeStart.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeStart
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/DecodeStop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DecodeStop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/Edge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/Fine.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Fine
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/merging.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module merging
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/mique/Desktop/TDC-in-Artix-7/TDC/top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_tb
