\doxysection{DMA Channel selection}
\label{group___d_m_a___channel__selection}\index{DMA Channel selection@{DMA Channel selection}}


DMA channel selection.  


Collaboration diagram for DMA Channel selection\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{group___d_m_a___channel__selection}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ DMA\+\_\+\+CHANNEL\+\_\+0}~((uint32\+\_\+t)0x00000000U)
\item 
\#define \textbf{ DMA\+\_\+\+CHANNEL\+\_\+1}~((uint32\+\_\+t)0x02000000U)
\item 
\#define \textbf{ DMA\+\_\+\+CHANNEL\+\_\+2}~((uint32\+\_\+t)0x04000000U)
\item 
\#define \textbf{ DMA\+\_\+\+CHANNEL\+\_\+3}~((uint32\+\_\+t)0x06000000U)
\item 
\#define \textbf{ DMA\+\_\+\+CHANNEL\+\_\+4}~((uint32\+\_\+t)0x08000000U)
\item 
\#define \textbf{ DMA\+\_\+\+CHANNEL\+\_\+5}~((uint32\+\_\+t)0x0\+A000000U)
\item 
\#define \textbf{ DMA\+\_\+\+CHANNEL\+\_\+6}~((uint32\+\_\+t)0x0\+C000000U)
\item 
\#define \textbf{ DMA\+\_\+\+CHANNEL\+\_\+7}~((uint32\+\_\+t)0x0\+E000000U)
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
DMA channel selection. 



\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___d_m_a___channel__selection_gabd7de138931e93a90fc6c4eab5916bbe}} 
\index{DMA Channel selection@{DMA Channel selection}!DMA\_CHANNEL\_0@{DMA\_CHANNEL\_0}}
\index{DMA\_CHANNEL\_0@{DMA\_CHANNEL\_0}!DMA Channel selection@{DMA Channel selection}}
\doxysubsubsection{DMA\_CHANNEL\_0}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CHANNEL\+\_\+0~((uint32\+\_\+t)0x00000000U)}

DMA Channel 0 

Definition at line 220 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\label{group___d_m_a___channel__selection_ga283364370e9876af6406b9fa70e2944f}} 
\index{DMA Channel selection@{DMA Channel selection}!DMA\_CHANNEL\_1@{DMA\_CHANNEL\_1}}
\index{DMA\_CHANNEL\_1@{DMA\_CHANNEL\_1}!DMA Channel selection@{DMA Channel selection}}
\doxysubsubsection{DMA\_CHANNEL\_1}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CHANNEL\+\_\+1~((uint32\+\_\+t)0x02000000U)}

DMA Channel 1 

Definition at line 221 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\label{group___d_m_a___channel__selection_ga9688f3e78cbc2109d214b7ca049e22df}} 
\index{DMA Channel selection@{DMA Channel selection}!DMA\_CHANNEL\_2@{DMA\_CHANNEL\_2}}
\index{DMA\_CHANNEL\_2@{DMA\_CHANNEL\_2}!DMA Channel selection@{DMA Channel selection}}
\doxysubsubsection{DMA\_CHANNEL\_2}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CHANNEL\+\_\+2~((uint32\+\_\+t)0x04000000U)}

DMA Channel 2 

Definition at line 222 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\label{group___d_m_a___channel__selection_gac689673fec4d72ede49a0d657e3a7e70}} 
\index{DMA Channel selection@{DMA Channel selection}!DMA\_CHANNEL\_3@{DMA\_CHANNEL\_3}}
\index{DMA\_CHANNEL\_3@{DMA\_CHANNEL\_3}!DMA Channel selection@{DMA Channel selection}}
\doxysubsubsection{DMA\_CHANNEL\_3}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CHANNEL\+\_\+3~((uint32\+\_\+t)0x06000000U)}

DMA Channel 3 

Definition at line 223 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\label{group___d_m_a___channel__selection_ga51b51f5b39e23b28ad99520ad5be596f}} 
\index{DMA Channel selection@{DMA Channel selection}!DMA\_CHANNEL\_4@{DMA\_CHANNEL\_4}}
\index{DMA\_CHANNEL\_4@{DMA\_CHANNEL\_4}!DMA Channel selection@{DMA Channel selection}}
\doxysubsubsection{DMA\_CHANNEL\_4}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CHANNEL\+\_\+4~((uint32\+\_\+t)0x08000000U)}

DMA Channel 4 

Definition at line 224 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\label{group___d_m_a___channel__selection_gafbaa82f3cff89858e50363c04ed0cca0}} 
\index{DMA Channel selection@{DMA Channel selection}!DMA\_CHANNEL\_5@{DMA\_CHANNEL\_5}}
\index{DMA\_CHANNEL\_5@{DMA\_CHANNEL\_5}!DMA Channel selection@{DMA Channel selection}}
\doxysubsubsection{DMA\_CHANNEL\_5}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CHANNEL\+\_\+5~((uint32\+\_\+t)0x0\+A000000U)}

DMA Channel 5 

Definition at line 225 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\label{group___d_m_a___channel__selection_gad23679661d8da3bc1aaacc62f99821f7}} 
\index{DMA Channel selection@{DMA Channel selection}!DMA\_CHANNEL\_6@{DMA\_CHANNEL\_6}}
\index{DMA\_CHANNEL\_6@{DMA\_CHANNEL\_6}!DMA Channel selection@{DMA Channel selection}}
\doxysubsubsection{DMA\_CHANNEL\_6}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CHANNEL\+\_\+6~((uint32\+\_\+t)0x0\+C000000U)}

DMA Channel 6 

Definition at line 226 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

\mbox{\label{group___d_m_a___channel__selection_ga77ff4e8675a3991feb20e385242f34ab}} 
\index{DMA Channel selection@{DMA Channel selection}!DMA\_CHANNEL\_7@{DMA\_CHANNEL\_7}}
\index{DMA\_CHANNEL\_7@{DMA\_CHANNEL\_7}!DMA Channel selection@{DMA Channel selection}}
\doxysubsubsection{DMA\_CHANNEL\_7}
{\footnotesize\ttfamily \#define DMA\+\_\+\+CHANNEL\+\_\+7~((uint32\+\_\+t)0x0\+E000000U)}

DMA Channel 7 

Definition at line 227 of file stm32f4xx\+\_\+hal\+\_\+dma.\+h.

