-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read16 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read17 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read18 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read19 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read20 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read21 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read22 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read23 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read24 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read25 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read26 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read27 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read28 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read29 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read30 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read31 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read32 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read33 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read34 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read35 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read36 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read37 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read38 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read39 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read40 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read41 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read42 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read43 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read44 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read45 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read46 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read47 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read48 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read49 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read50 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read51 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read52 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read53 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read54 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read55 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read56 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read57 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read58 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read59 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read60 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read61 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read62 : IN STD_LOGIC_VECTOR (23 downto 0);
    p_read63 : IN STD_LOGIC_VECTOR (23 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (15 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
end;


architecture behav of myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv18_40 : STD_LOGIC_VECTOR (17 downto 0) := "000000000001000000";
    constant ap_const_lv18_10 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000010000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_3F : STD_LOGIC_VECTOR (5 downto 0) := "111111";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln46_fu_2449_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal w4_75_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal w4_75_ce0 : STD_LOGIC;
    signal w4_75_q0 : STD_LOGIC_VECTOR (41 downto 0);
    signal do_init_reg_713 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal phi_ln49_reg_728 : STD_LOGIC_VECTOR (5 downto 0);
    signal p_read64_phi_reg_1638 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read165_phi_reg_1650 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read266_phi_reg_1662 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read367_phi_reg_1674 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read468_phi_reg_1686 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read569_phi_reg_1698 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read670_phi_reg_1710 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read771_phi_reg_1722 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read872_phi_reg_1734 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read973_phi_reg_1746 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read1074_phi_reg_1758 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read1175_phi_reg_1770 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read1276_phi_reg_1782 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read1377_phi_reg_1794 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read1478_phi_reg_1806 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read1579_phi_reg_1818 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read1680_phi_reg_1830 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read1781_phi_reg_1842 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read1882_phi_reg_1854 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read1983_phi_reg_1866 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read2084_phi_reg_1878 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read2185_phi_reg_1890 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read2286_phi_reg_1902 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read2387_phi_reg_1914 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read2488_phi_reg_1926 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read2589_phi_reg_1938 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read2690_phi_reg_1950 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read2791_phi_reg_1962 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read2892_phi_reg_1974 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read2993_phi_reg_1986 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read3094_phi_reg_1998 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read3195_phi_reg_2010 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read3296_phi_reg_2022 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read3397_phi_reg_2034 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read3498_phi_reg_2046 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read3599_phi_reg_2058 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read36100_phi_reg_2070 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read37101_phi_reg_2082 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read38102_phi_reg_2094 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read39103_phi_reg_2106 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read40104_phi_reg_2118 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read41105_phi_reg_2130 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read42106_phi_reg_2142 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read43107_phi_reg_2154 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read44108_phi_reg_2166 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read45109_phi_reg_2178 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read46110_phi_reg_2190 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read47111_phi_reg_2202 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read48112_phi_reg_2214 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read49113_phi_reg_2226 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read50114_phi_reg_2238 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read51115_phi_reg_2250 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read52116_phi_reg_2262 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read53117_phi_reg_2274 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read54118_phi_reg_2286 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read55119_phi_reg_2298 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read56120_phi_reg_2310 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read57121_phi_reg_2322 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read58122_phi_reg_2334 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read59123_phi_reg_2346 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read60124_phi_reg_2358 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read61125_phi_reg_2370 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read62126_phi_reg_2382 : STD_LOGIC_VECTOR (23 downto 0);
    signal p_read63127_phi_reg_2394 : STD_LOGIC_VECTOR (23 downto 0);
    signal conv_i2_i87_reg_2406 : STD_LOGIC_VECTOR (17 downto 0);
    signal conv_i2_i_196_reg_2420 : STD_LOGIC_VECTOR (17 downto 0);
    signal w_index_fu_2443_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal w_index_reg_3140 : STD_LOGIC_VECTOR (5 downto 0);
    signal icmp_ln46_reg_3145 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln46_reg_3145_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln2_reg_3149 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln58_1_reg_3154 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln58_fu_2777_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal add_ln58_1_fu_2785_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_phi_mux_do_init_phi_fu_716_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_phi_mux_phi_ln49_phi_fu_731_p6 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_phi_mux_p_read64_phi_phi_fu_1642_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read64_phi_reg_1638 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read64_phi_reg_1638 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read165_phi_phi_fu_1654_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read165_phi_reg_1650 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read165_phi_reg_1650 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read266_phi_phi_fu_1666_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read266_phi_reg_1662 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read266_phi_reg_1662 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read367_phi_phi_fu_1678_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read367_phi_reg_1674 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read367_phi_reg_1674 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read468_phi_phi_fu_1690_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read468_phi_reg_1686 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read468_phi_reg_1686 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read569_phi_phi_fu_1702_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read569_phi_reg_1698 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read569_phi_reg_1698 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read670_phi_phi_fu_1714_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read670_phi_reg_1710 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read670_phi_reg_1710 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read771_phi_phi_fu_1726_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read771_phi_reg_1722 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read771_phi_reg_1722 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read872_phi_phi_fu_1738_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read872_phi_reg_1734 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read872_phi_reg_1734 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read973_phi_phi_fu_1750_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read973_phi_reg_1746 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read973_phi_reg_1746 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read1074_phi_phi_fu_1762_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read1074_phi_reg_1758 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read1074_phi_reg_1758 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read1175_phi_phi_fu_1774_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read1175_phi_reg_1770 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read1175_phi_reg_1770 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read1276_phi_phi_fu_1786_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read1276_phi_reg_1782 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read1276_phi_reg_1782 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read1377_phi_phi_fu_1798_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read1377_phi_reg_1794 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read1377_phi_reg_1794 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read1478_phi_phi_fu_1810_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read1478_phi_reg_1806 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read1478_phi_reg_1806 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read1579_phi_phi_fu_1822_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read1579_phi_reg_1818 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read1579_phi_reg_1818 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read1680_phi_phi_fu_1834_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read1680_phi_reg_1830 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read1680_phi_reg_1830 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read1781_phi_phi_fu_1846_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read1781_phi_reg_1842 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read1781_phi_reg_1842 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read1882_phi_phi_fu_1858_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read1882_phi_reg_1854 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read1882_phi_reg_1854 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read1983_phi_phi_fu_1870_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read1983_phi_reg_1866 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read1983_phi_reg_1866 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read2084_phi_phi_fu_1882_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read2084_phi_reg_1878 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read2084_phi_reg_1878 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read2185_phi_phi_fu_1894_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read2185_phi_reg_1890 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read2185_phi_reg_1890 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read2286_phi_phi_fu_1906_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read2286_phi_reg_1902 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read2286_phi_reg_1902 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read2387_phi_phi_fu_1918_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read2387_phi_reg_1914 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read2387_phi_reg_1914 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read2488_phi_phi_fu_1930_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read2488_phi_reg_1926 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read2488_phi_reg_1926 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read2589_phi_phi_fu_1942_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read2589_phi_reg_1938 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read2589_phi_reg_1938 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read2690_phi_phi_fu_1954_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read2690_phi_reg_1950 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read2690_phi_reg_1950 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read2791_phi_phi_fu_1966_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read2791_phi_reg_1962 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read2791_phi_reg_1962 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read2892_phi_phi_fu_1978_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read2892_phi_reg_1974 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read2892_phi_reg_1974 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read2993_phi_phi_fu_1990_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read2993_phi_reg_1986 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read2993_phi_reg_1986 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read3094_phi_phi_fu_2002_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read3094_phi_reg_1998 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read3094_phi_reg_1998 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read3195_phi_phi_fu_2014_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read3195_phi_reg_2010 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read3195_phi_reg_2010 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read3296_phi_phi_fu_2026_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read3296_phi_reg_2022 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read3296_phi_reg_2022 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read3397_phi_phi_fu_2038_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read3397_phi_reg_2034 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read3397_phi_reg_2034 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read3498_phi_phi_fu_2050_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read3498_phi_reg_2046 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read3498_phi_reg_2046 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read3599_phi_phi_fu_2062_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read3599_phi_reg_2058 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read3599_phi_reg_2058 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read36100_phi_phi_fu_2074_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read36100_phi_reg_2070 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read36100_phi_reg_2070 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read37101_phi_phi_fu_2086_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read37101_phi_reg_2082 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read37101_phi_reg_2082 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read38102_phi_phi_fu_2098_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read38102_phi_reg_2094 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read38102_phi_reg_2094 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read39103_phi_phi_fu_2110_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read39103_phi_reg_2106 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read39103_phi_reg_2106 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read40104_phi_phi_fu_2122_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read40104_phi_reg_2118 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read40104_phi_reg_2118 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read41105_phi_phi_fu_2134_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read41105_phi_reg_2130 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read41105_phi_reg_2130 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read42106_phi_phi_fu_2146_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read42106_phi_reg_2142 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read42106_phi_reg_2142 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read43107_phi_phi_fu_2158_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read43107_phi_reg_2154 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read43107_phi_reg_2154 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read44108_phi_phi_fu_2170_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read44108_phi_reg_2166 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read44108_phi_reg_2166 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read45109_phi_phi_fu_2182_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read45109_phi_reg_2178 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read45109_phi_reg_2178 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read46110_phi_phi_fu_2194_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read46110_phi_reg_2190 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read46110_phi_reg_2190 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read47111_phi_phi_fu_2206_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read47111_phi_reg_2202 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read47111_phi_reg_2202 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read48112_phi_phi_fu_2218_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read48112_phi_reg_2214 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read48112_phi_reg_2214 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read49113_phi_phi_fu_2230_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read49113_phi_reg_2226 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read49113_phi_reg_2226 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read50114_phi_phi_fu_2242_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read50114_phi_reg_2238 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read50114_phi_reg_2238 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read51115_phi_phi_fu_2254_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read51115_phi_reg_2250 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read51115_phi_reg_2250 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read52116_phi_phi_fu_2266_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read52116_phi_reg_2262 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read52116_phi_reg_2262 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read53117_phi_phi_fu_2278_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read53117_phi_reg_2274 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read53117_phi_reg_2274 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read54118_phi_phi_fu_2290_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read54118_phi_reg_2286 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read54118_phi_reg_2286 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read55119_phi_phi_fu_2302_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read55119_phi_reg_2298 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read55119_phi_reg_2298 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read56120_phi_phi_fu_2314_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read56120_phi_reg_2310 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read56120_phi_reg_2310 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read57121_phi_phi_fu_2326_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read57121_phi_reg_2322 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read57121_phi_reg_2322 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read58122_phi_phi_fu_2338_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read58122_phi_reg_2334 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read58122_phi_reg_2334 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read59123_phi_phi_fu_2350_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read59123_phi_reg_2346 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read59123_phi_reg_2346 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read60124_phi_phi_fu_2362_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read60124_phi_reg_2358 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read60124_phi_reg_2358 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read61125_phi_phi_fu_2374_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read61125_phi_reg_2370 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read61125_phi_reg_2370 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read62126_phi_phi_fu_2386_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read62126_phi_reg_2382 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read62126_phi_reg_2382 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_p_read63127_phi_phi_fu_2398_p4 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter0_p_read63127_phi_reg_2394 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_reg_pp0_iter1_p_read63127_phi_reg_2394 : STD_LOGIC_VECTOR (23 downto 0);
    signal ap_phi_mux_conv_i2_i87_phi_fu_2410_p6 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_loop_init_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_init_pp0_iter2_reg : STD_LOGIC;
    signal ap_phi_mux_conv_i2_i_196_phi_fu_2424_p6 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln46_fu_2438_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal a_fu_2455_p129 : STD_LOGIC_VECTOR (23 downto 0);
    signal a_fu_2455_p131 : STD_LOGIC_VECTOR (23 downto 0);
    signal w_fu_2719_p1 : STD_LOGIC_VECTOR (29 downto 0);
    signal mul_ln73_fu_2434_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal tmp_fu_2747_p4 : STD_LOGIC_VECTOR (11 downto 0);
    signal mul_ln73_1_fu_2761_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln58_fu_2782_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal trunc_ln46_64_fu_2795_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal trunc_ln46_fu_2791_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_return_0_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_return_1_preg : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal ap_continue_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_done_int_frp : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal frp_pipeline_valid_U_valid_out : STD_LOGIC_VECTOR (2 downto 0);
    signal frp_pipeline_valid_U_num_valid_datasets : STD_LOGIC_VECTOR (2 downto 0);
    signal pf_data_in_last : STD_LOGIC;
    signal pf_ap_return_0_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_0_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_0_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_0_U_pf_done : STD_LOGIC;
    signal pf_ap_return_1_U_data_out : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_ap_return_1_U_data_out_vld : STD_LOGIC;
    signal pf_ap_return_1_U_pf_ready : STD_LOGIC;
    signal pf_ap_return_1_U_pf_done : STD_LOGIC;
    signal ap_condition_frp_pvb_no_fwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_no_bkwd_prs : BOOLEAN;
    signal ap_condition_frp_pvb_pf_start : BOOLEAN;
    signal ap_frp_vld_in : STD_LOGIC;
    signal pf_ap_return_0_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal pf_sync_continue : STD_LOGIC;
    signal pf_all_done : STD_LOGIC;
    signal pf_ap_return_1_U_frpsig_data_in : STD_LOGIC_VECTOR (15 downto 0);
    signal a_fu_2455_p1 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p5 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p7 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p9 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p11 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p13 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p15 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p17 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p19 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p21 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p23 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p25 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p27 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p29 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p31 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p33 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p35 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p37 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p39 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p41 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p43 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p45 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p47 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p49 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p51 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p53 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p55 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p57 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p59 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p61 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p63 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p65 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p67 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p69 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p71 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p73 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p75 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p77 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p79 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p81 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p83 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p85 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p87 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p89 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p91 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p93 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p95 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p97 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p99 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p101 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p103 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p105 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p107 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p109 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p111 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p113 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p115 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p117 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p119 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p121 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p123 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p125 : STD_LOGIC_VECTOR (5 downto 0);
    signal a_fu_2455_p127 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component myproject_mul_30s_24s_38_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (29 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        dout : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;


    component myproject_sparsemux_129_6_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        CASE0 : STD_LOGIC_VECTOR (5 downto 0);
        din0_WIDTH : INTEGER;
        CASE1 : STD_LOGIC_VECTOR (5 downto 0);
        din1_WIDTH : INTEGER;
        CASE2 : STD_LOGIC_VECTOR (5 downto 0);
        din2_WIDTH : INTEGER;
        CASE3 : STD_LOGIC_VECTOR (5 downto 0);
        din3_WIDTH : INTEGER;
        CASE4 : STD_LOGIC_VECTOR (5 downto 0);
        din4_WIDTH : INTEGER;
        CASE5 : STD_LOGIC_VECTOR (5 downto 0);
        din5_WIDTH : INTEGER;
        CASE6 : STD_LOGIC_VECTOR (5 downto 0);
        din6_WIDTH : INTEGER;
        CASE7 : STD_LOGIC_VECTOR (5 downto 0);
        din7_WIDTH : INTEGER;
        CASE8 : STD_LOGIC_VECTOR (5 downto 0);
        din8_WIDTH : INTEGER;
        CASE9 : STD_LOGIC_VECTOR (5 downto 0);
        din9_WIDTH : INTEGER;
        CASE10 : STD_LOGIC_VECTOR (5 downto 0);
        din10_WIDTH : INTEGER;
        CASE11 : STD_LOGIC_VECTOR (5 downto 0);
        din11_WIDTH : INTEGER;
        CASE12 : STD_LOGIC_VECTOR (5 downto 0);
        din12_WIDTH : INTEGER;
        CASE13 : STD_LOGIC_VECTOR (5 downto 0);
        din13_WIDTH : INTEGER;
        CASE14 : STD_LOGIC_VECTOR (5 downto 0);
        din14_WIDTH : INTEGER;
        CASE15 : STD_LOGIC_VECTOR (5 downto 0);
        din15_WIDTH : INTEGER;
        CASE16 : STD_LOGIC_VECTOR (5 downto 0);
        din16_WIDTH : INTEGER;
        CASE17 : STD_LOGIC_VECTOR (5 downto 0);
        din17_WIDTH : INTEGER;
        CASE18 : STD_LOGIC_VECTOR (5 downto 0);
        din18_WIDTH : INTEGER;
        CASE19 : STD_LOGIC_VECTOR (5 downto 0);
        din19_WIDTH : INTEGER;
        CASE20 : STD_LOGIC_VECTOR (5 downto 0);
        din20_WIDTH : INTEGER;
        CASE21 : STD_LOGIC_VECTOR (5 downto 0);
        din21_WIDTH : INTEGER;
        CASE22 : STD_LOGIC_VECTOR (5 downto 0);
        din22_WIDTH : INTEGER;
        CASE23 : STD_LOGIC_VECTOR (5 downto 0);
        din23_WIDTH : INTEGER;
        CASE24 : STD_LOGIC_VECTOR (5 downto 0);
        din24_WIDTH : INTEGER;
        CASE25 : STD_LOGIC_VECTOR (5 downto 0);
        din25_WIDTH : INTEGER;
        CASE26 : STD_LOGIC_VECTOR (5 downto 0);
        din26_WIDTH : INTEGER;
        CASE27 : STD_LOGIC_VECTOR (5 downto 0);
        din27_WIDTH : INTEGER;
        CASE28 : STD_LOGIC_VECTOR (5 downto 0);
        din28_WIDTH : INTEGER;
        CASE29 : STD_LOGIC_VECTOR (5 downto 0);
        din29_WIDTH : INTEGER;
        CASE30 : STD_LOGIC_VECTOR (5 downto 0);
        din30_WIDTH : INTEGER;
        CASE31 : STD_LOGIC_VECTOR (5 downto 0);
        din31_WIDTH : INTEGER;
        CASE32 : STD_LOGIC_VECTOR (5 downto 0);
        din32_WIDTH : INTEGER;
        CASE33 : STD_LOGIC_VECTOR (5 downto 0);
        din33_WIDTH : INTEGER;
        CASE34 : STD_LOGIC_VECTOR (5 downto 0);
        din34_WIDTH : INTEGER;
        CASE35 : STD_LOGIC_VECTOR (5 downto 0);
        din35_WIDTH : INTEGER;
        CASE36 : STD_LOGIC_VECTOR (5 downto 0);
        din36_WIDTH : INTEGER;
        CASE37 : STD_LOGIC_VECTOR (5 downto 0);
        din37_WIDTH : INTEGER;
        CASE38 : STD_LOGIC_VECTOR (5 downto 0);
        din38_WIDTH : INTEGER;
        CASE39 : STD_LOGIC_VECTOR (5 downto 0);
        din39_WIDTH : INTEGER;
        CASE40 : STD_LOGIC_VECTOR (5 downto 0);
        din40_WIDTH : INTEGER;
        CASE41 : STD_LOGIC_VECTOR (5 downto 0);
        din41_WIDTH : INTEGER;
        CASE42 : STD_LOGIC_VECTOR (5 downto 0);
        din42_WIDTH : INTEGER;
        CASE43 : STD_LOGIC_VECTOR (5 downto 0);
        din43_WIDTH : INTEGER;
        CASE44 : STD_LOGIC_VECTOR (5 downto 0);
        din44_WIDTH : INTEGER;
        CASE45 : STD_LOGIC_VECTOR (5 downto 0);
        din45_WIDTH : INTEGER;
        CASE46 : STD_LOGIC_VECTOR (5 downto 0);
        din46_WIDTH : INTEGER;
        CASE47 : STD_LOGIC_VECTOR (5 downto 0);
        din47_WIDTH : INTEGER;
        CASE48 : STD_LOGIC_VECTOR (5 downto 0);
        din48_WIDTH : INTEGER;
        CASE49 : STD_LOGIC_VECTOR (5 downto 0);
        din49_WIDTH : INTEGER;
        CASE50 : STD_LOGIC_VECTOR (5 downto 0);
        din50_WIDTH : INTEGER;
        CASE51 : STD_LOGIC_VECTOR (5 downto 0);
        din51_WIDTH : INTEGER;
        CASE52 : STD_LOGIC_VECTOR (5 downto 0);
        din52_WIDTH : INTEGER;
        CASE53 : STD_LOGIC_VECTOR (5 downto 0);
        din53_WIDTH : INTEGER;
        CASE54 : STD_LOGIC_VECTOR (5 downto 0);
        din54_WIDTH : INTEGER;
        CASE55 : STD_LOGIC_VECTOR (5 downto 0);
        din55_WIDTH : INTEGER;
        CASE56 : STD_LOGIC_VECTOR (5 downto 0);
        din56_WIDTH : INTEGER;
        CASE57 : STD_LOGIC_VECTOR (5 downto 0);
        din57_WIDTH : INTEGER;
        CASE58 : STD_LOGIC_VECTOR (5 downto 0);
        din58_WIDTH : INTEGER;
        CASE59 : STD_LOGIC_VECTOR (5 downto 0);
        din59_WIDTH : INTEGER;
        CASE60 : STD_LOGIC_VECTOR (5 downto 0);
        din60_WIDTH : INTEGER;
        CASE61 : STD_LOGIC_VECTOR (5 downto 0);
        din61_WIDTH : INTEGER;
        CASE62 : STD_LOGIC_VECTOR (5 downto 0);
        din62_WIDTH : INTEGER;
        CASE63 : STD_LOGIC_VECTOR (5 downto 0);
        din63_WIDTH : INTEGER;
        def_WIDTH : INTEGER;
        sel_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (23 downto 0);
        din2 : IN STD_LOGIC_VECTOR (23 downto 0);
        din3 : IN STD_LOGIC_VECTOR (23 downto 0);
        din4 : IN STD_LOGIC_VECTOR (23 downto 0);
        din5 : IN STD_LOGIC_VECTOR (23 downto 0);
        din6 : IN STD_LOGIC_VECTOR (23 downto 0);
        din7 : IN STD_LOGIC_VECTOR (23 downto 0);
        din8 : IN STD_LOGIC_VECTOR (23 downto 0);
        din9 : IN STD_LOGIC_VECTOR (23 downto 0);
        din10 : IN STD_LOGIC_VECTOR (23 downto 0);
        din11 : IN STD_LOGIC_VECTOR (23 downto 0);
        din12 : IN STD_LOGIC_VECTOR (23 downto 0);
        din13 : IN STD_LOGIC_VECTOR (23 downto 0);
        din14 : IN STD_LOGIC_VECTOR (23 downto 0);
        din15 : IN STD_LOGIC_VECTOR (23 downto 0);
        din16 : IN STD_LOGIC_VECTOR (23 downto 0);
        din17 : IN STD_LOGIC_VECTOR (23 downto 0);
        din18 : IN STD_LOGIC_VECTOR (23 downto 0);
        din19 : IN STD_LOGIC_VECTOR (23 downto 0);
        din20 : IN STD_LOGIC_VECTOR (23 downto 0);
        din21 : IN STD_LOGIC_VECTOR (23 downto 0);
        din22 : IN STD_LOGIC_VECTOR (23 downto 0);
        din23 : IN STD_LOGIC_VECTOR (23 downto 0);
        din24 : IN STD_LOGIC_VECTOR (23 downto 0);
        din25 : IN STD_LOGIC_VECTOR (23 downto 0);
        din26 : IN STD_LOGIC_VECTOR (23 downto 0);
        din27 : IN STD_LOGIC_VECTOR (23 downto 0);
        din28 : IN STD_LOGIC_VECTOR (23 downto 0);
        din29 : IN STD_LOGIC_VECTOR (23 downto 0);
        din30 : IN STD_LOGIC_VECTOR (23 downto 0);
        din31 : IN STD_LOGIC_VECTOR (23 downto 0);
        din32 : IN STD_LOGIC_VECTOR (23 downto 0);
        din33 : IN STD_LOGIC_VECTOR (23 downto 0);
        din34 : IN STD_LOGIC_VECTOR (23 downto 0);
        din35 : IN STD_LOGIC_VECTOR (23 downto 0);
        din36 : IN STD_LOGIC_VECTOR (23 downto 0);
        din37 : IN STD_LOGIC_VECTOR (23 downto 0);
        din38 : IN STD_LOGIC_VECTOR (23 downto 0);
        din39 : IN STD_LOGIC_VECTOR (23 downto 0);
        din40 : IN STD_LOGIC_VECTOR (23 downto 0);
        din41 : IN STD_LOGIC_VECTOR (23 downto 0);
        din42 : IN STD_LOGIC_VECTOR (23 downto 0);
        din43 : IN STD_LOGIC_VECTOR (23 downto 0);
        din44 : IN STD_LOGIC_VECTOR (23 downto 0);
        din45 : IN STD_LOGIC_VECTOR (23 downto 0);
        din46 : IN STD_LOGIC_VECTOR (23 downto 0);
        din47 : IN STD_LOGIC_VECTOR (23 downto 0);
        din48 : IN STD_LOGIC_VECTOR (23 downto 0);
        din49 : IN STD_LOGIC_VECTOR (23 downto 0);
        din50 : IN STD_LOGIC_VECTOR (23 downto 0);
        din51 : IN STD_LOGIC_VECTOR (23 downto 0);
        din52 : IN STD_LOGIC_VECTOR (23 downto 0);
        din53 : IN STD_LOGIC_VECTOR (23 downto 0);
        din54 : IN STD_LOGIC_VECTOR (23 downto 0);
        din55 : IN STD_LOGIC_VECTOR (23 downto 0);
        din56 : IN STD_LOGIC_VECTOR (23 downto 0);
        din57 : IN STD_LOGIC_VECTOR (23 downto 0);
        din58 : IN STD_LOGIC_VECTOR (23 downto 0);
        din59 : IN STD_LOGIC_VECTOR (23 downto 0);
        din60 : IN STD_LOGIC_VECTOR (23 downto 0);
        din61 : IN STD_LOGIC_VECTOR (23 downto 0);
        din62 : IN STD_LOGIC_VECTOR (23 downto 0);
        din63 : IN STD_LOGIC_VECTOR (23 downto 0);
        def : IN STD_LOGIC_VECTOR (23 downto 0);
        sel : IN STD_LOGIC_VECTOR (5 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component myproject_mul_24s_12s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (23 downto 0);
        din1 : IN STD_LOGIC_VECTOR (11 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_s_w4_75_ROM_Ncud IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (41 downto 0) );
    end component;


    component myproject_frp_fifoout IS
    generic (
        BlockingType : INTEGER;
        PipeLatency : INTEGER;
        PipelineII : INTEGER;
        DataWidth : INTEGER;
        NumWrites : INTEGER;
        CeilLog2Stages : INTEGER;
        CeilLog2FDepth : INTEGER;
        PfAllDoneEnable : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        valid : IN STD_LOGIC_VECTOR (2 downto 0);
        data_in_vld : IN STD_LOGIC;
        data_out_vld : OUT STD_LOGIC;
        data_in_last : IN STD_LOGIC;
        pf_continue : IN STD_LOGIC;
        pf_all_done : IN STD_LOGIC;
        pf_ready : OUT STD_LOGIC;
        pf_done : OUT STD_LOGIC;
        data_out_read : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        num_valid_datasets : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component myproject_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component myproject_frp_pipeline_valid IS
    generic (
        PipelineLatency : INTEGER;
        PipelineII : INTEGER;
        CeilLog2Stages : INTEGER;
        ExitLatency : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        valid_in : IN STD_LOGIC;
        exitcond : IN STD_LOGIC;
        valid_out : OUT STD_LOGIC_VECTOR (2 downto 0);
        num_valid_datasets : OUT STD_LOGIC_VECTOR (2 downto 0) );
    end component;



begin
    w4_75_U : component myproject_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_18_14_5_3_0_config4_s_w4_75_ROM_Ncud
    generic map (
        DataWidth => 42,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => w4_75_address0,
        ce0 => w4_75_ce0,
        q0 => w4_75_q0);

    mul_30s_24s_38_1_1_U198 : component myproject_mul_30s_24s_38_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 30,
        din1_WIDTH => 24,
        dout_WIDTH => 38)
    port map (
        din0 => w_fu_2719_p1,
        din1 => a_fu_2455_p131,
        dout => mul_ln73_fu_2434_p2);

    sparsemux_129_6_24_1_1_U199 : component myproject_sparsemux_129_6_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        CASE0 => "000000",
        din0_WIDTH => 24,
        CASE1 => "000001",
        din1_WIDTH => 24,
        CASE2 => "000010",
        din2_WIDTH => 24,
        CASE3 => "000011",
        din3_WIDTH => 24,
        CASE4 => "000100",
        din4_WIDTH => 24,
        CASE5 => "000101",
        din5_WIDTH => 24,
        CASE6 => "000110",
        din6_WIDTH => 24,
        CASE7 => "000111",
        din7_WIDTH => 24,
        CASE8 => "001000",
        din8_WIDTH => 24,
        CASE9 => "001001",
        din9_WIDTH => 24,
        CASE10 => "001010",
        din10_WIDTH => 24,
        CASE11 => "001011",
        din11_WIDTH => 24,
        CASE12 => "001100",
        din12_WIDTH => 24,
        CASE13 => "001101",
        din13_WIDTH => 24,
        CASE14 => "001110",
        din14_WIDTH => 24,
        CASE15 => "001111",
        din15_WIDTH => 24,
        CASE16 => "010000",
        din16_WIDTH => 24,
        CASE17 => "010001",
        din17_WIDTH => 24,
        CASE18 => "010010",
        din18_WIDTH => 24,
        CASE19 => "010011",
        din19_WIDTH => 24,
        CASE20 => "010100",
        din20_WIDTH => 24,
        CASE21 => "010101",
        din21_WIDTH => 24,
        CASE22 => "010110",
        din22_WIDTH => 24,
        CASE23 => "010111",
        din23_WIDTH => 24,
        CASE24 => "011000",
        din24_WIDTH => 24,
        CASE25 => "011001",
        din25_WIDTH => 24,
        CASE26 => "011010",
        din26_WIDTH => 24,
        CASE27 => "011011",
        din27_WIDTH => 24,
        CASE28 => "011100",
        din28_WIDTH => 24,
        CASE29 => "011101",
        din29_WIDTH => 24,
        CASE30 => "011110",
        din30_WIDTH => 24,
        CASE31 => "011111",
        din31_WIDTH => 24,
        CASE32 => "100000",
        din32_WIDTH => 24,
        CASE33 => "100001",
        din33_WIDTH => 24,
        CASE34 => "100010",
        din34_WIDTH => 24,
        CASE35 => "100011",
        din35_WIDTH => 24,
        CASE36 => "100100",
        din36_WIDTH => 24,
        CASE37 => "100101",
        din37_WIDTH => 24,
        CASE38 => "100110",
        din38_WIDTH => 24,
        CASE39 => "100111",
        din39_WIDTH => 24,
        CASE40 => "101000",
        din40_WIDTH => 24,
        CASE41 => "101001",
        din41_WIDTH => 24,
        CASE42 => "101010",
        din42_WIDTH => 24,
        CASE43 => "101011",
        din43_WIDTH => 24,
        CASE44 => "101100",
        din44_WIDTH => 24,
        CASE45 => "101101",
        din45_WIDTH => 24,
        CASE46 => "101110",
        din46_WIDTH => 24,
        CASE47 => "101111",
        din47_WIDTH => 24,
        CASE48 => "110000",
        din48_WIDTH => 24,
        CASE49 => "110001",
        din49_WIDTH => 24,
        CASE50 => "110010",
        din50_WIDTH => 24,
        CASE51 => "110011",
        din51_WIDTH => 24,
        CASE52 => "110100",
        din52_WIDTH => 24,
        CASE53 => "110101",
        din53_WIDTH => 24,
        CASE54 => "110110",
        din54_WIDTH => 24,
        CASE55 => "110111",
        din55_WIDTH => 24,
        CASE56 => "111000",
        din56_WIDTH => 24,
        CASE57 => "111001",
        din57_WIDTH => 24,
        CASE58 => "111010",
        din58_WIDTH => 24,
        CASE59 => "111011",
        din59_WIDTH => 24,
        CASE60 => "111100",
        din60_WIDTH => 24,
        CASE61 => "111101",
        din61_WIDTH => 24,
        CASE62 => "111110",
        din62_WIDTH => 24,
        CASE63 => "111111",
        din63_WIDTH => 24,
        def_WIDTH => 24,
        sel_WIDTH => 6,
        dout_WIDTH => 24)
    port map (
        din0 => ap_phi_mux_p_read64_phi_phi_fu_1642_p4,
        din1 => ap_phi_mux_p_read165_phi_phi_fu_1654_p4,
        din2 => ap_phi_mux_p_read266_phi_phi_fu_1666_p4,
        din3 => ap_phi_mux_p_read367_phi_phi_fu_1678_p4,
        din4 => ap_phi_mux_p_read468_phi_phi_fu_1690_p4,
        din5 => ap_phi_mux_p_read569_phi_phi_fu_1702_p4,
        din6 => ap_phi_mux_p_read670_phi_phi_fu_1714_p4,
        din7 => ap_phi_mux_p_read771_phi_phi_fu_1726_p4,
        din8 => ap_phi_mux_p_read872_phi_phi_fu_1738_p4,
        din9 => ap_phi_mux_p_read973_phi_phi_fu_1750_p4,
        din10 => ap_phi_mux_p_read1074_phi_phi_fu_1762_p4,
        din11 => ap_phi_mux_p_read1175_phi_phi_fu_1774_p4,
        din12 => ap_phi_mux_p_read1276_phi_phi_fu_1786_p4,
        din13 => ap_phi_mux_p_read1377_phi_phi_fu_1798_p4,
        din14 => ap_phi_mux_p_read1478_phi_phi_fu_1810_p4,
        din15 => ap_phi_mux_p_read1579_phi_phi_fu_1822_p4,
        din16 => ap_phi_mux_p_read1680_phi_phi_fu_1834_p4,
        din17 => ap_phi_mux_p_read1781_phi_phi_fu_1846_p4,
        din18 => ap_phi_mux_p_read1882_phi_phi_fu_1858_p4,
        din19 => ap_phi_mux_p_read1983_phi_phi_fu_1870_p4,
        din20 => ap_phi_mux_p_read2084_phi_phi_fu_1882_p4,
        din21 => ap_phi_mux_p_read2185_phi_phi_fu_1894_p4,
        din22 => ap_phi_mux_p_read2286_phi_phi_fu_1906_p4,
        din23 => ap_phi_mux_p_read2387_phi_phi_fu_1918_p4,
        din24 => ap_phi_mux_p_read2488_phi_phi_fu_1930_p4,
        din25 => ap_phi_mux_p_read2589_phi_phi_fu_1942_p4,
        din26 => ap_phi_mux_p_read2690_phi_phi_fu_1954_p4,
        din27 => ap_phi_mux_p_read2791_phi_phi_fu_1966_p4,
        din28 => ap_phi_mux_p_read2892_phi_phi_fu_1978_p4,
        din29 => ap_phi_mux_p_read2993_phi_phi_fu_1990_p4,
        din30 => ap_phi_mux_p_read3094_phi_phi_fu_2002_p4,
        din31 => ap_phi_mux_p_read3195_phi_phi_fu_2014_p4,
        din32 => ap_phi_mux_p_read3296_phi_phi_fu_2026_p4,
        din33 => ap_phi_mux_p_read3397_phi_phi_fu_2038_p4,
        din34 => ap_phi_mux_p_read3498_phi_phi_fu_2050_p4,
        din35 => ap_phi_mux_p_read3599_phi_phi_fu_2062_p4,
        din36 => ap_phi_mux_p_read36100_phi_phi_fu_2074_p4,
        din37 => ap_phi_mux_p_read37101_phi_phi_fu_2086_p4,
        din38 => ap_phi_mux_p_read38102_phi_phi_fu_2098_p4,
        din39 => ap_phi_mux_p_read39103_phi_phi_fu_2110_p4,
        din40 => ap_phi_mux_p_read40104_phi_phi_fu_2122_p4,
        din41 => ap_phi_mux_p_read41105_phi_phi_fu_2134_p4,
        din42 => ap_phi_mux_p_read42106_phi_phi_fu_2146_p4,
        din43 => ap_phi_mux_p_read43107_phi_phi_fu_2158_p4,
        din44 => ap_phi_mux_p_read44108_phi_phi_fu_2170_p4,
        din45 => ap_phi_mux_p_read45109_phi_phi_fu_2182_p4,
        din46 => ap_phi_mux_p_read46110_phi_phi_fu_2194_p4,
        din47 => ap_phi_mux_p_read47111_phi_phi_fu_2206_p4,
        din48 => ap_phi_mux_p_read48112_phi_phi_fu_2218_p4,
        din49 => ap_phi_mux_p_read49113_phi_phi_fu_2230_p4,
        din50 => ap_phi_mux_p_read50114_phi_phi_fu_2242_p4,
        din51 => ap_phi_mux_p_read51115_phi_phi_fu_2254_p4,
        din52 => ap_phi_mux_p_read52116_phi_phi_fu_2266_p4,
        din53 => ap_phi_mux_p_read53117_phi_phi_fu_2278_p4,
        din54 => ap_phi_mux_p_read54118_phi_phi_fu_2290_p4,
        din55 => ap_phi_mux_p_read55119_phi_phi_fu_2302_p4,
        din56 => ap_phi_mux_p_read56120_phi_phi_fu_2314_p4,
        din57 => ap_phi_mux_p_read57121_phi_phi_fu_2326_p4,
        din58 => ap_phi_mux_p_read58122_phi_phi_fu_2338_p4,
        din59 => ap_phi_mux_p_read59123_phi_phi_fu_2350_p4,
        din60 => ap_phi_mux_p_read60124_phi_phi_fu_2362_p4,
        din61 => ap_phi_mux_p_read61125_phi_phi_fu_2374_p4,
        din62 => ap_phi_mux_p_read62126_phi_phi_fu_2386_p4,
        din63 => ap_phi_mux_p_read63127_phi_phi_fu_2398_p4,
        def => a_fu_2455_p129,
        sel => phi_ln49_reg_728,
        dout => a_fu_2455_p131);

    mul_24s_12s_36_1_1_U200 : component myproject_mul_24s_12s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 24,
        din1_WIDTH => 12,
        dout_WIDTH => 36)
    port map (
        din0 => a_fu_2455_p131,
        din1 => tmp_fu_2747_p4,
        dout => mul_ln73_1_fu_2761_p2);

    flow_control_loop_pipe_U : component myproject_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => pf_all_done,
        ap_continue_int => ap_continue_int,
        ap_done_int => pf_all_done,
        ap_continue => ap_continue);

    frp_pipeline_valid_U : component myproject_frp_pipeline_valid
    generic map (
        PipelineLatency => 3,
        PipelineII => 1,
        CeilLog2Stages => 2,
        ExitLatency => -1)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        valid_in => ap_frp_vld_in,
        exitcond => ap_const_logic_0,
        valid_out => frp_pipeline_valid_U_valid_out,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_0_U : component myproject_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 3,
        PipelineII => 1,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 2,
        CeilLog2FDepth => 2,
        PfAllDoneEnable => 0)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_0_U_frpsig_data_in,
        data_out => pf_ap_return_0_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => ap_done_int_frp,
        data_out_vld => pf_ap_return_0_U_data_out_vld,
        data_in_last => ap_done_int_frp,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_0_U_pf_ready,
        pf_done => pf_ap_return_0_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);

    pf_ap_return_1_U : component myproject_frp_fifoout
    generic map (
        BlockingType => 0,
        PipeLatency => 3,
        PipelineII => 1,
        DataWidth => 16,
        NumWrites => 1,
        CeilLog2Stages => 2,
        CeilLog2FDepth => 2,
        PfAllDoneEnable => 0)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => pf_ap_return_1_U_frpsig_data_in,
        data_out => pf_ap_return_1_U_data_out,
        valid => frp_pipeline_valid_U_valid_out,
        data_in_vld => ap_done_int_frp,
        data_out_vld => pf_ap_return_1_U_data_out_vld,
        data_in_last => ap_done_int_frp,
        pf_continue => pf_sync_continue,
        pf_all_done => pf_all_done,
        pf_ready => pf_ap_return_1_U_pf_ready,
        pf_done => pf_ap_return_1_U_pf_done,
        data_out_read => ap_const_logic_1,
        ap_start => ap_const_logic_0,
        num_valid_datasets => frp_pipeline_valid_U_num_valid_datasets);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_0_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_0_preg <= ap_const_lv16_0;
            else
                if (((icmp_ln46_reg_3145_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_return_0_preg <= trunc_ln46_64_fu_2795_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_return_1_preg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_return_1_preg <= ap_const_lv16_0;
            else
                if (((icmp_ln46_reg_3145_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_return_1_preg <= trunc_ln46_fu_2791_p1;
                end if; 
            end if;
        end if;
    end process;


    ap_loop_exit_ready_pp0_iter2_reg_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter1_reg = ap_const_logic_0))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_const_logic_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read1074_phi_reg_1758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read1074_phi_reg_1758 <= p_read10;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read1074_phi_reg_1758 <= ap_phi_reg_pp0_iter0_p_read1074_phi_reg_1758;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read1175_phi_reg_1770_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read1175_phi_reg_1770 <= p_read11;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read1175_phi_reg_1770 <= ap_phi_reg_pp0_iter0_p_read1175_phi_reg_1770;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read1276_phi_reg_1782_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read1276_phi_reg_1782 <= p_read12;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read1276_phi_reg_1782 <= ap_phi_reg_pp0_iter0_p_read1276_phi_reg_1782;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read1377_phi_reg_1794_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read1377_phi_reg_1794 <= p_read13;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read1377_phi_reg_1794 <= ap_phi_reg_pp0_iter0_p_read1377_phi_reg_1794;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read1478_phi_reg_1806_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read1478_phi_reg_1806 <= p_read14;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read1478_phi_reg_1806 <= ap_phi_reg_pp0_iter0_p_read1478_phi_reg_1806;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read1579_phi_reg_1818_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read1579_phi_reg_1818 <= p_read15;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read1579_phi_reg_1818 <= ap_phi_reg_pp0_iter0_p_read1579_phi_reg_1818;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read165_phi_reg_1650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read165_phi_reg_1650 <= p_read1;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read165_phi_reg_1650 <= ap_phi_reg_pp0_iter0_p_read165_phi_reg_1650;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read1680_phi_reg_1830_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read1680_phi_reg_1830 <= p_read16;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read1680_phi_reg_1830 <= ap_phi_reg_pp0_iter0_p_read1680_phi_reg_1830;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read1781_phi_reg_1842_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read1781_phi_reg_1842 <= p_read17;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read1781_phi_reg_1842 <= ap_phi_reg_pp0_iter0_p_read1781_phi_reg_1842;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read1882_phi_reg_1854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read1882_phi_reg_1854 <= p_read18;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read1882_phi_reg_1854 <= ap_phi_reg_pp0_iter0_p_read1882_phi_reg_1854;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read1983_phi_reg_1866_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read1983_phi_reg_1866 <= p_read19;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read1983_phi_reg_1866 <= ap_phi_reg_pp0_iter0_p_read1983_phi_reg_1866;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read2084_phi_reg_1878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read2084_phi_reg_1878 <= p_read20;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read2084_phi_reg_1878 <= ap_phi_reg_pp0_iter0_p_read2084_phi_reg_1878;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read2185_phi_reg_1890_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read2185_phi_reg_1890 <= p_read21;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read2185_phi_reg_1890 <= ap_phi_reg_pp0_iter0_p_read2185_phi_reg_1890;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read2286_phi_reg_1902_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read2286_phi_reg_1902 <= p_read22;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read2286_phi_reg_1902 <= ap_phi_reg_pp0_iter0_p_read2286_phi_reg_1902;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read2387_phi_reg_1914_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read2387_phi_reg_1914 <= p_read23;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read2387_phi_reg_1914 <= ap_phi_reg_pp0_iter0_p_read2387_phi_reg_1914;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read2488_phi_reg_1926_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read2488_phi_reg_1926 <= p_read24;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read2488_phi_reg_1926 <= ap_phi_reg_pp0_iter0_p_read2488_phi_reg_1926;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read2589_phi_reg_1938_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read2589_phi_reg_1938 <= p_read25;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read2589_phi_reg_1938 <= ap_phi_reg_pp0_iter0_p_read2589_phi_reg_1938;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read266_phi_reg_1662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read266_phi_reg_1662 <= p_read2;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read266_phi_reg_1662 <= ap_phi_reg_pp0_iter0_p_read266_phi_reg_1662;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read2690_phi_reg_1950_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read2690_phi_reg_1950 <= p_read26;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read2690_phi_reg_1950 <= ap_phi_reg_pp0_iter0_p_read2690_phi_reg_1950;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read2791_phi_reg_1962_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read2791_phi_reg_1962 <= p_read27;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read2791_phi_reg_1962 <= ap_phi_reg_pp0_iter0_p_read2791_phi_reg_1962;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read2892_phi_reg_1974_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read2892_phi_reg_1974 <= p_read28;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read2892_phi_reg_1974 <= ap_phi_reg_pp0_iter0_p_read2892_phi_reg_1974;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read2993_phi_reg_1986_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read2993_phi_reg_1986 <= p_read29;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read2993_phi_reg_1986 <= ap_phi_reg_pp0_iter0_p_read2993_phi_reg_1986;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read3094_phi_reg_1998_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read3094_phi_reg_1998 <= p_read30;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read3094_phi_reg_1998 <= ap_phi_reg_pp0_iter0_p_read3094_phi_reg_1998;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read3195_phi_reg_2010_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read3195_phi_reg_2010 <= p_read31;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read3195_phi_reg_2010 <= ap_phi_reg_pp0_iter0_p_read3195_phi_reg_2010;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read3296_phi_reg_2022_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read3296_phi_reg_2022 <= p_read32;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read3296_phi_reg_2022 <= ap_phi_reg_pp0_iter0_p_read3296_phi_reg_2022;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read3397_phi_reg_2034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read3397_phi_reg_2034 <= p_read33;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read3397_phi_reg_2034 <= ap_phi_reg_pp0_iter0_p_read3397_phi_reg_2034;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read3498_phi_reg_2046_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read3498_phi_reg_2046 <= p_read34;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read3498_phi_reg_2046 <= ap_phi_reg_pp0_iter0_p_read3498_phi_reg_2046;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read3599_phi_reg_2058_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read3599_phi_reg_2058 <= p_read35;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read3599_phi_reg_2058 <= ap_phi_reg_pp0_iter0_p_read3599_phi_reg_2058;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read36100_phi_reg_2070_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read36100_phi_reg_2070 <= p_read36;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read36100_phi_reg_2070 <= ap_phi_reg_pp0_iter0_p_read36100_phi_reg_2070;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read367_phi_reg_1674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read367_phi_reg_1674 <= p_read3;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read367_phi_reg_1674 <= ap_phi_reg_pp0_iter0_p_read367_phi_reg_1674;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read37101_phi_reg_2082_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read37101_phi_reg_2082 <= p_read37;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read37101_phi_reg_2082 <= ap_phi_reg_pp0_iter0_p_read37101_phi_reg_2082;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read38102_phi_reg_2094_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read38102_phi_reg_2094 <= p_read38;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read38102_phi_reg_2094 <= ap_phi_reg_pp0_iter0_p_read38102_phi_reg_2094;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read39103_phi_reg_2106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read39103_phi_reg_2106 <= p_read39;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read39103_phi_reg_2106 <= ap_phi_reg_pp0_iter0_p_read39103_phi_reg_2106;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read40104_phi_reg_2118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read40104_phi_reg_2118 <= p_read40;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read40104_phi_reg_2118 <= ap_phi_reg_pp0_iter0_p_read40104_phi_reg_2118;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read41105_phi_reg_2130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read41105_phi_reg_2130 <= p_read41;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read41105_phi_reg_2130 <= ap_phi_reg_pp0_iter0_p_read41105_phi_reg_2130;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read42106_phi_reg_2142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read42106_phi_reg_2142 <= p_read42;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read42106_phi_reg_2142 <= ap_phi_reg_pp0_iter0_p_read42106_phi_reg_2142;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read43107_phi_reg_2154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read43107_phi_reg_2154 <= p_read43;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read43107_phi_reg_2154 <= ap_phi_reg_pp0_iter0_p_read43107_phi_reg_2154;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read44108_phi_reg_2166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read44108_phi_reg_2166 <= p_read44;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read44108_phi_reg_2166 <= ap_phi_reg_pp0_iter0_p_read44108_phi_reg_2166;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read45109_phi_reg_2178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read45109_phi_reg_2178 <= p_read45;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read45109_phi_reg_2178 <= ap_phi_reg_pp0_iter0_p_read45109_phi_reg_2178;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read46110_phi_reg_2190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read46110_phi_reg_2190 <= p_read46;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read46110_phi_reg_2190 <= ap_phi_reg_pp0_iter0_p_read46110_phi_reg_2190;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read468_phi_reg_1686_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read468_phi_reg_1686 <= p_read4;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read468_phi_reg_1686 <= ap_phi_reg_pp0_iter0_p_read468_phi_reg_1686;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read47111_phi_reg_2202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read47111_phi_reg_2202 <= p_read47;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read47111_phi_reg_2202 <= ap_phi_reg_pp0_iter0_p_read47111_phi_reg_2202;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read48112_phi_reg_2214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read48112_phi_reg_2214 <= p_read48;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read48112_phi_reg_2214 <= ap_phi_reg_pp0_iter0_p_read48112_phi_reg_2214;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read49113_phi_reg_2226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read49113_phi_reg_2226 <= p_read49;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read49113_phi_reg_2226 <= ap_phi_reg_pp0_iter0_p_read49113_phi_reg_2226;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read50114_phi_reg_2238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read50114_phi_reg_2238 <= p_read50;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read50114_phi_reg_2238 <= ap_phi_reg_pp0_iter0_p_read50114_phi_reg_2238;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read51115_phi_reg_2250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read51115_phi_reg_2250 <= p_read51;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read51115_phi_reg_2250 <= ap_phi_reg_pp0_iter0_p_read51115_phi_reg_2250;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read52116_phi_reg_2262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read52116_phi_reg_2262 <= p_read52;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read52116_phi_reg_2262 <= ap_phi_reg_pp0_iter0_p_read52116_phi_reg_2262;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read53117_phi_reg_2274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read53117_phi_reg_2274 <= p_read53;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read53117_phi_reg_2274 <= ap_phi_reg_pp0_iter0_p_read53117_phi_reg_2274;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read54118_phi_reg_2286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read54118_phi_reg_2286 <= p_read54;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read54118_phi_reg_2286 <= ap_phi_reg_pp0_iter0_p_read54118_phi_reg_2286;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read55119_phi_reg_2298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read55119_phi_reg_2298 <= p_read55;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read55119_phi_reg_2298 <= ap_phi_reg_pp0_iter0_p_read55119_phi_reg_2298;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read56120_phi_reg_2310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read56120_phi_reg_2310 <= p_read56;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read56120_phi_reg_2310 <= ap_phi_reg_pp0_iter0_p_read56120_phi_reg_2310;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read569_phi_reg_1698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read569_phi_reg_1698 <= p_read5;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read569_phi_reg_1698 <= ap_phi_reg_pp0_iter0_p_read569_phi_reg_1698;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read57121_phi_reg_2322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read57121_phi_reg_2322 <= p_read57;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read57121_phi_reg_2322 <= ap_phi_reg_pp0_iter0_p_read57121_phi_reg_2322;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read58122_phi_reg_2334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read58122_phi_reg_2334 <= p_read58;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read58122_phi_reg_2334 <= ap_phi_reg_pp0_iter0_p_read58122_phi_reg_2334;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read59123_phi_reg_2346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read59123_phi_reg_2346 <= p_read59;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read59123_phi_reg_2346 <= ap_phi_reg_pp0_iter0_p_read59123_phi_reg_2346;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read60124_phi_reg_2358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read60124_phi_reg_2358 <= p_read60;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read60124_phi_reg_2358 <= ap_phi_reg_pp0_iter0_p_read60124_phi_reg_2358;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read61125_phi_reg_2370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read61125_phi_reg_2370 <= p_read61;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read61125_phi_reg_2370 <= ap_phi_reg_pp0_iter0_p_read61125_phi_reg_2370;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read62126_phi_reg_2382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read62126_phi_reg_2382 <= p_read62;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read62126_phi_reg_2382 <= ap_phi_reg_pp0_iter0_p_read62126_phi_reg_2382;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read63127_phi_reg_2394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read63127_phi_reg_2394 <= p_read63;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read63127_phi_reg_2394 <= ap_phi_reg_pp0_iter0_p_read63127_phi_reg_2394;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read64_phi_reg_1638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read64_phi_reg_1638 <= p_read;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read64_phi_reg_1638 <= ap_phi_reg_pp0_iter0_p_read64_phi_reg_1638;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read670_phi_reg_1710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read670_phi_reg_1710 <= p_read6;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read670_phi_reg_1710 <= ap_phi_reg_pp0_iter0_p_read670_phi_reg_1710;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read771_phi_reg_1722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read771_phi_reg_1722 <= p_read7;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read771_phi_reg_1722 <= ap_phi_reg_pp0_iter0_p_read771_phi_reg_1722;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read872_phi_reg_1734_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read872_phi_reg_1734 <= p_read8;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read872_phi_reg_1734 <= ap_phi_reg_pp0_iter0_p_read872_phi_reg_1734;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_p_read973_phi_reg_1746_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1)) then
                if (((ap_phi_mux_do_init_phi_fu_716_p6 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_phi_reg_pp0_iter1_p_read973_phi_reg_1746 <= p_read9;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    ap_phi_reg_pp0_iter1_p_read973_phi_reg_1746 <= ap_phi_reg_pp0_iter0_p_read973_phi_reg_1746;
                end if;
            end if; 
        end if;
    end process;

    conv_i2_i87_reg_2406_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln46_reg_3145_pp0_iter1_reg = ap_const_lv1_1)) then 
                    conv_i2_i87_reg_2406 <= ap_const_lv18_40;
                elsif ((icmp_ln46_reg_3145_pp0_iter1_reg = ap_const_lv1_0)) then 
                    conv_i2_i87_reg_2406 <= add_ln58_fu_2777_p2;
                end if;
            end if; 
        end if;
    end process;

    conv_i2_i_196_reg_2420_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1))) then
                if ((icmp_ln46_reg_3145_pp0_iter1_reg = ap_const_lv1_1)) then 
                    conv_i2_i_196_reg_2420 <= ap_const_lv18_10;
                elsif ((icmp_ln46_reg_3145_pp0_iter1_reg = ap_const_lv1_0)) then 
                    conv_i2_i_196_reg_2420 <= add_ln58_1_fu_2785_p2;
                end if;
            end if; 
        end if;
    end process;

    do_init_reg_713_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((icmp_ln46_reg_3145 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                do_init_reg_713 <= ap_const_lv1_0;
            elsif ((((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((icmp_ln46_reg_3145 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) or ((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                do_init_reg_713 <= ap_const_lv1_1;
            end if; 
        end if;
    end process;

    p_read1074_phi_reg_1758_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read1074_phi_reg_1758 <= p_read1074_phi_reg_1758;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read1074_phi_reg_1758 <= ap_phi_reg_pp0_iter1_p_read1074_phi_reg_1758;
                end if;
            end if; 
        end if;
    end process;

    p_read1175_phi_reg_1770_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read1175_phi_reg_1770 <= p_read1175_phi_reg_1770;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read1175_phi_reg_1770 <= ap_phi_reg_pp0_iter1_p_read1175_phi_reg_1770;
                end if;
            end if; 
        end if;
    end process;

    p_read1276_phi_reg_1782_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read1276_phi_reg_1782 <= p_read1276_phi_reg_1782;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read1276_phi_reg_1782 <= ap_phi_reg_pp0_iter1_p_read1276_phi_reg_1782;
                end if;
            end if; 
        end if;
    end process;

    p_read1377_phi_reg_1794_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read1377_phi_reg_1794 <= p_read1377_phi_reg_1794;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read1377_phi_reg_1794 <= ap_phi_reg_pp0_iter1_p_read1377_phi_reg_1794;
                end if;
            end if; 
        end if;
    end process;

    p_read1478_phi_reg_1806_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read1478_phi_reg_1806 <= p_read1478_phi_reg_1806;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read1478_phi_reg_1806 <= ap_phi_reg_pp0_iter1_p_read1478_phi_reg_1806;
                end if;
            end if; 
        end if;
    end process;

    p_read1579_phi_reg_1818_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read1579_phi_reg_1818 <= p_read1579_phi_reg_1818;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read1579_phi_reg_1818 <= ap_phi_reg_pp0_iter1_p_read1579_phi_reg_1818;
                end if;
            end if; 
        end if;
    end process;

    p_read165_phi_reg_1650_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read165_phi_reg_1650 <= p_read165_phi_reg_1650;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read165_phi_reg_1650 <= ap_phi_reg_pp0_iter1_p_read165_phi_reg_1650;
                end if;
            end if; 
        end if;
    end process;

    p_read1680_phi_reg_1830_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read1680_phi_reg_1830 <= p_read1680_phi_reg_1830;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read1680_phi_reg_1830 <= ap_phi_reg_pp0_iter1_p_read1680_phi_reg_1830;
                end if;
            end if; 
        end if;
    end process;

    p_read1781_phi_reg_1842_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read1781_phi_reg_1842 <= p_read1781_phi_reg_1842;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read1781_phi_reg_1842 <= ap_phi_reg_pp0_iter1_p_read1781_phi_reg_1842;
                end if;
            end if; 
        end if;
    end process;

    p_read1882_phi_reg_1854_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read1882_phi_reg_1854 <= p_read1882_phi_reg_1854;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read1882_phi_reg_1854 <= ap_phi_reg_pp0_iter1_p_read1882_phi_reg_1854;
                end if;
            end if; 
        end if;
    end process;

    p_read1983_phi_reg_1866_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read1983_phi_reg_1866 <= p_read1983_phi_reg_1866;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read1983_phi_reg_1866 <= ap_phi_reg_pp0_iter1_p_read1983_phi_reg_1866;
                end if;
            end if; 
        end if;
    end process;

    p_read2084_phi_reg_1878_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read2084_phi_reg_1878 <= p_read2084_phi_reg_1878;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read2084_phi_reg_1878 <= ap_phi_reg_pp0_iter1_p_read2084_phi_reg_1878;
                end if;
            end if; 
        end if;
    end process;

    p_read2185_phi_reg_1890_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read2185_phi_reg_1890 <= p_read2185_phi_reg_1890;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read2185_phi_reg_1890 <= ap_phi_reg_pp0_iter1_p_read2185_phi_reg_1890;
                end if;
            end if; 
        end if;
    end process;

    p_read2286_phi_reg_1902_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read2286_phi_reg_1902 <= p_read2286_phi_reg_1902;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read2286_phi_reg_1902 <= ap_phi_reg_pp0_iter1_p_read2286_phi_reg_1902;
                end if;
            end if; 
        end if;
    end process;

    p_read2387_phi_reg_1914_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read2387_phi_reg_1914 <= p_read2387_phi_reg_1914;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read2387_phi_reg_1914 <= ap_phi_reg_pp0_iter1_p_read2387_phi_reg_1914;
                end if;
            end if; 
        end if;
    end process;

    p_read2488_phi_reg_1926_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read2488_phi_reg_1926 <= p_read2488_phi_reg_1926;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read2488_phi_reg_1926 <= ap_phi_reg_pp0_iter1_p_read2488_phi_reg_1926;
                end if;
            end if; 
        end if;
    end process;

    p_read2589_phi_reg_1938_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read2589_phi_reg_1938 <= p_read2589_phi_reg_1938;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read2589_phi_reg_1938 <= ap_phi_reg_pp0_iter1_p_read2589_phi_reg_1938;
                end if;
            end if; 
        end if;
    end process;

    p_read266_phi_reg_1662_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read266_phi_reg_1662 <= p_read266_phi_reg_1662;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read266_phi_reg_1662 <= ap_phi_reg_pp0_iter1_p_read266_phi_reg_1662;
                end if;
            end if; 
        end if;
    end process;

    p_read2690_phi_reg_1950_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read2690_phi_reg_1950 <= p_read2690_phi_reg_1950;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read2690_phi_reg_1950 <= ap_phi_reg_pp0_iter1_p_read2690_phi_reg_1950;
                end if;
            end if; 
        end if;
    end process;

    p_read2791_phi_reg_1962_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read2791_phi_reg_1962 <= p_read2791_phi_reg_1962;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read2791_phi_reg_1962 <= ap_phi_reg_pp0_iter1_p_read2791_phi_reg_1962;
                end if;
            end if; 
        end if;
    end process;

    p_read2892_phi_reg_1974_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read2892_phi_reg_1974 <= p_read2892_phi_reg_1974;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read2892_phi_reg_1974 <= ap_phi_reg_pp0_iter1_p_read2892_phi_reg_1974;
                end if;
            end if; 
        end if;
    end process;

    p_read2993_phi_reg_1986_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read2993_phi_reg_1986 <= p_read2993_phi_reg_1986;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read2993_phi_reg_1986 <= ap_phi_reg_pp0_iter1_p_read2993_phi_reg_1986;
                end if;
            end if; 
        end if;
    end process;

    p_read3094_phi_reg_1998_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read3094_phi_reg_1998 <= p_read3094_phi_reg_1998;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read3094_phi_reg_1998 <= ap_phi_reg_pp0_iter1_p_read3094_phi_reg_1998;
                end if;
            end if; 
        end if;
    end process;

    p_read3195_phi_reg_2010_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read3195_phi_reg_2010 <= p_read3195_phi_reg_2010;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read3195_phi_reg_2010 <= ap_phi_reg_pp0_iter1_p_read3195_phi_reg_2010;
                end if;
            end if; 
        end if;
    end process;

    p_read3296_phi_reg_2022_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read3296_phi_reg_2022 <= p_read3296_phi_reg_2022;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read3296_phi_reg_2022 <= ap_phi_reg_pp0_iter1_p_read3296_phi_reg_2022;
                end if;
            end if; 
        end if;
    end process;

    p_read3397_phi_reg_2034_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read3397_phi_reg_2034 <= p_read3397_phi_reg_2034;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read3397_phi_reg_2034 <= ap_phi_reg_pp0_iter1_p_read3397_phi_reg_2034;
                end if;
            end if; 
        end if;
    end process;

    p_read3498_phi_reg_2046_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read3498_phi_reg_2046 <= p_read3498_phi_reg_2046;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read3498_phi_reg_2046 <= ap_phi_reg_pp0_iter1_p_read3498_phi_reg_2046;
                end if;
            end if; 
        end if;
    end process;

    p_read3599_phi_reg_2058_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read3599_phi_reg_2058 <= p_read3599_phi_reg_2058;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read3599_phi_reg_2058 <= ap_phi_reg_pp0_iter1_p_read3599_phi_reg_2058;
                end if;
            end if; 
        end if;
    end process;

    p_read36100_phi_reg_2070_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read36100_phi_reg_2070 <= p_read36100_phi_reg_2070;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read36100_phi_reg_2070 <= ap_phi_reg_pp0_iter1_p_read36100_phi_reg_2070;
                end if;
            end if; 
        end if;
    end process;

    p_read367_phi_reg_1674_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read367_phi_reg_1674 <= p_read367_phi_reg_1674;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read367_phi_reg_1674 <= ap_phi_reg_pp0_iter1_p_read367_phi_reg_1674;
                end if;
            end if; 
        end if;
    end process;

    p_read37101_phi_reg_2082_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read37101_phi_reg_2082 <= p_read37101_phi_reg_2082;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read37101_phi_reg_2082 <= ap_phi_reg_pp0_iter1_p_read37101_phi_reg_2082;
                end if;
            end if; 
        end if;
    end process;

    p_read38102_phi_reg_2094_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read38102_phi_reg_2094 <= p_read38102_phi_reg_2094;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read38102_phi_reg_2094 <= ap_phi_reg_pp0_iter1_p_read38102_phi_reg_2094;
                end if;
            end if; 
        end if;
    end process;

    p_read39103_phi_reg_2106_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read39103_phi_reg_2106 <= p_read39103_phi_reg_2106;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read39103_phi_reg_2106 <= ap_phi_reg_pp0_iter1_p_read39103_phi_reg_2106;
                end if;
            end if; 
        end if;
    end process;

    p_read40104_phi_reg_2118_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read40104_phi_reg_2118 <= p_read40104_phi_reg_2118;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read40104_phi_reg_2118 <= ap_phi_reg_pp0_iter1_p_read40104_phi_reg_2118;
                end if;
            end if; 
        end if;
    end process;

    p_read41105_phi_reg_2130_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read41105_phi_reg_2130 <= p_read41105_phi_reg_2130;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read41105_phi_reg_2130 <= ap_phi_reg_pp0_iter1_p_read41105_phi_reg_2130;
                end if;
            end if; 
        end if;
    end process;

    p_read42106_phi_reg_2142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read42106_phi_reg_2142 <= p_read42106_phi_reg_2142;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read42106_phi_reg_2142 <= ap_phi_reg_pp0_iter1_p_read42106_phi_reg_2142;
                end if;
            end if; 
        end if;
    end process;

    p_read43107_phi_reg_2154_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read43107_phi_reg_2154 <= p_read43107_phi_reg_2154;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read43107_phi_reg_2154 <= ap_phi_reg_pp0_iter1_p_read43107_phi_reg_2154;
                end if;
            end if; 
        end if;
    end process;

    p_read44108_phi_reg_2166_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read44108_phi_reg_2166 <= p_read44108_phi_reg_2166;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read44108_phi_reg_2166 <= ap_phi_reg_pp0_iter1_p_read44108_phi_reg_2166;
                end if;
            end if; 
        end if;
    end process;

    p_read45109_phi_reg_2178_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read45109_phi_reg_2178 <= p_read45109_phi_reg_2178;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read45109_phi_reg_2178 <= ap_phi_reg_pp0_iter1_p_read45109_phi_reg_2178;
                end if;
            end if; 
        end if;
    end process;

    p_read46110_phi_reg_2190_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read46110_phi_reg_2190 <= p_read46110_phi_reg_2190;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read46110_phi_reg_2190 <= ap_phi_reg_pp0_iter1_p_read46110_phi_reg_2190;
                end if;
            end if; 
        end if;
    end process;

    p_read468_phi_reg_1686_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read468_phi_reg_1686 <= p_read468_phi_reg_1686;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read468_phi_reg_1686 <= ap_phi_reg_pp0_iter1_p_read468_phi_reg_1686;
                end if;
            end if; 
        end if;
    end process;

    p_read47111_phi_reg_2202_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read47111_phi_reg_2202 <= p_read47111_phi_reg_2202;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read47111_phi_reg_2202 <= ap_phi_reg_pp0_iter1_p_read47111_phi_reg_2202;
                end if;
            end if; 
        end if;
    end process;

    p_read48112_phi_reg_2214_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read48112_phi_reg_2214 <= p_read48112_phi_reg_2214;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read48112_phi_reg_2214 <= ap_phi_reg_pp0_iter1_p_read48112_phi_reg_2214;
                end if;
            end if; 
        end if;
    end process;

    p_read49113_phi_reg_2226_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read49113_phi_reg_2226 <= p_read49113_phi_reg_2226;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read49113_phi_reg_2226 <= ap_phi_reg_pp0_iter1_p_read49113_phi_reg_2226;
                end if;
            end if; 
        end if;
    end process;

    p_read50114_phi_reg_2238_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read50114_phi_reg_2238 <= p_read50114_phi_reg_2238;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read50114_phi_reg_2238 <= ap_phi_reg_pp0_iter1_p_read50114_phi_reg_2238;
                end if;
            end if; 
        end if;
    end process;

    p_read51115_phi_reg_2250_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read51115_phi_reg_2250 <= p_read51115_phi_reg_2250;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read51115_phi_reg_2250 <= ap_phi_reg_pp0_iter1_p_read51115_phi_reg_2250;
                end if;
            end if; 
        end if;
    end process;

    p_read52116_phi_reg_2262_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read52116_phi_reg_2262 <= p_read52116_phi_reg_2262;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read52116_phi_reg_2262 <= ap_phi_reg_pp0_iter1_p_read52116_phi_reg_2262;
                end if;
            end if; 
        end if;
    end process;

    p_read53117_phi_reg_2274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read53117_phi_reg_2274 <= p_read53117_phi_reg_2274;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read53117_phi_reg_2274 <= ap_phi_reg_pp0_iter1_p_read53117_phi_reg_2274;
                end if;
            end if; 
        end if;
    end process;

    p_read54118_phi_reg_2286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read54118_phi_reg_2286 <= p_read54118_phi_reg_2286;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read54118_phi_reg_2286 <= ap_phi_reg_pp0_iter1_p_read54118_phi_reg_2286;
                end if;
            end if; 
        end if;
    end process;

    p_read55119_phi_reg_2298_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read55119_phi_reg_2298 <= p_read55119_phi_reg_2298;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read55119_phi_reg_2298 <= ap_phi_reg_pp0_iter1_p_read55119_phi_reg_2298;
                end if;
            end if; 
        end if;
    end process;

    p_read56120_phi_reg_2310_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read56120_phi_reg_2310 <= p_read56120_phi_reg_2310;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read56120_phi_reg_2310 <= ap_phi_reg_pp0_iter1_p_read56120_phi_reg_2310;
                end if;
            end if; 
        end if;
    end process;

    p_read569_phi_reg_1698_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read569_phi_reg_1698 <= p_read569_phi_reg_1698;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read569_phi_reg_1698 <= ap_phi_reg_pp0_iter1_p_read569_phi_reg_1698;
                end if;
            end if; 
        end if;
    end process;

    p_read57121_phi_reg_2322_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read57121_phi_reg_2322 <= p_read57121_phi_reg_2322;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read57121_phi_reg_2322 <= ap_phi_reg_pp0_iter1_p_read57121_phi_reg_2322;
                end if;
            end if; 
        end if;
    end process;

    p_read58122_phi_reg_2334_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read58122_phi_reg_2334 <= p_read58122_phi_reg_2334;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read58122_phi_reg_2334 <= ap_phi_reg_pp0_iter1_p_read58122_phi_reg_2334;
                end if;
            end if; 
        end if;
    end process;

    p_read59123_phi_reg_2346_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read59123_phi_reg_2346 <= p_read59123_phi_reg_2346;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read59123_phi_reg_2346 <= ap_phi_reg_pp0_iter1_p_read59123_phi_reg_2346;
                end if;
            end if; 
        end if;
    end process;

    p_read60124_phi_reg_2358_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read60124_phi_reg_2358 <= p_read60124_phi_reg_2358;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read60124_phi_reg_2358 <= ap_phi_reg_pp0_iter1_p_read60124_phi_reg_2358;
                end if;
            end if; 
        end if;
    end process;

    p_read61125_phi_reg_2370_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read61125_phi_reg_2370 <= p_read61125_phi_reg_2370;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read61125_phi_reg_2370 <= ap_phi_reg_pp0_iter1_p_read61125_phi_reg_2370;
                end if;
            end if; 
        end if;
    end process;

    p_read62126_phi_reg_2382_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read62126_phi_reg_2382 <= p_read62126_phi_reg_2382;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read62126_phi_reg_2382 <= ap_phi_reg_pp0_iter1_p_read62126_phi_reg_2382;
                end if;
            end if; 
        end if;
    end process;

    p_read63127_phi_reg_2394_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read63127_phi_reg_2394 <= p_read63127_phi_reg_2394;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read63127_phi_reg_2394 <= ap_phi_reg_pp0_iter1_p_read63127_phi_reg_2394;
                end if;
            end if; 
        end if;
    end process;

    p_read64_phi_reg_1638_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read64_phi_reg_1638 <= p_read64_phi_reg_1638;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read64_phi_reg_1638 <= ap_phi_reg_pp0_iter1_p_read64_phi_reg_1638;
                end if;
            end if; 
        end if;
    end process;

    p_read670_phi_reg_1710_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read670_phi_reg_1710 <= p_read670_phi_reg_1710;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read670_phi_reg_1710 <= ap_phi_reg_pp0_iter1_p_read670_phi_reg_1710;
                end if;
            end if; 
        end if;
    end process;

    p_read771_phi_reg_1722_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read771_phi_reg_1722 <= p_read771_phi_reg_1722;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read771_phi_reg_1722 <= ap_phi_reg_pp0_iter1_p_read771_phi_reg_1722;
                end if;
            end if; 
        end if;
    end process;

    p_read872_phi_reg_1734_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read872_phi_reg_1734 <= p_read872_phi_reg_1734;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read872_phi_reg_1734 <= ap_phi_reg_pp0_iter1_p_read872_phi_reg_1734;
                end if;
            end if; 
        end if;
    end process;

    p_read973_phi_reg_1746_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (do_init_reg_713 = ap_const_lv1_0))) then 
                    p_read973_phi_reg_1746 <= p_read973_phi_reg_1746;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then 
                    p_read973_phi_reg_1746 <= ap_phi_reg_pp0_iter1_p_read973_phi_reg_1746;
                end if;
            end if; 
        end if;
    end process;

    phi_ln49_reg_728_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((icmp_ln46_reg_3145 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)))) then 
                phi_ln49_reg_728 <= w_index_reg_3140;
            elsif ((((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((icmp_ln46_reg_3145 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) or ((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                phi_ln49_reg_728 <= ap_const_lv6_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_init_pp0_iter1_reg <= ap_loop_init;
                ap_loop_init_pp0_iter2_reg <= ap_loop_init_pp0_iter1_reg;
                icmp_ln46_reg_3145 <= icmp_ln46_fu_2449_p2;
                icmp_ln46_reg_3145_pp0_iter1_reg <= icmp_ln46_reg_3145;
                trunc_ln2_reg_3149 <= mul_ln73_fu_2434_p2(37 downto 20);
                trunc_ln58_1_reg_3154 <= mul_ln73_1_fu_2761_p2(35 downto 20);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then
                w_index_reg_3140 <= w_index_fu_2443_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    a_fu_2455_p129 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    add_ln58_1_fu_2785_p2 <= std_logic_vector(signed(sext_ln58_fu_2782_p1) + signed(ap_phi_mux_conv_i2_i_196_phi_fu_2424_p6));
    add_ln58_fu_2777_p2 <= std_logic_vector(unsigned(trunc_ln2_reg_3149) + unsigned(ap_phi_mux_conv_i2_i87_phi_fu_2410_p6));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_block_pp0_stage0 <= ap_const_boolean_0;
    ap_block_pp0_stage0_11001 <= ap_const_boolean_0;
    ap_block_pp0_stage0_subdone <= ap_const_boolean_0;

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_done_reg)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_done_reg = ap_const_logic_1);
    end process;


    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_block_pp0_stage0_subdone, icmp_ln46_fu_2449_p2, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1) and ((icmp_ln46_fu_2449_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone)))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_frp_pvb_no_bkwd_prs_assign_proc : process(pf_ap_return_0_U_pf_ready, pf_ap_return_1_U_pf_ready)
    begin
                ap_condition_frp_pvb_no_bkwd_prs <= ((pf_ap_return_1_U_pf_ready = ap_const_logic_1) and (pf_ap_return_0_U_pf_ready = ap_const_logic_1));
    end process;

        ap_condition_frp_pvb_no_fwd_prs <= (ap_const_boolean_1 = ap_const_boolean_1);

    ap_condition_frp_pvb_pf_start_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_start_int)
    begin
                ap_condition_frp_pvb_pf_start <= ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_1));
    end process;


    ap_done_int_frp_assign_proc : process(ap_block_pp0_stage0_subdone, ap_loop_exit_ready_pp0_iter2_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_loop_exit_ready_pp0_iter2_reg = ap_const_logic_1))) then 
            ap_done_int_frp <= ap_const_logic_1;
        else 
            ap_done_int_frp <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_enable_reg_pp0_iter1_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(frp_pipeline_valid_U_valid_out)
    begin
        if ((frp_pipeline_valid_U_valid_out(2) = ap_const_logic_1)) then 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_1;
        else 
            ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_frp_vld_in_assign_proc : process(ap_condition_frp_pvb_no_fwd_prs, ap_condition_frp_pvb_no_bkwd_prs, ap_condition_frp_pvb_pf_start)
    begin
        if (((ap_const_boolean_1 = ap_condition_frp_pvb_pf_start) and (ap_const_boolean_1 = ap_condition_frp_pvb_no_bkwd_prs) and (ap_const_boolean_1 = ap_condition_frp_pvb_no_fwd_prs))) then 
            ap_frp_vld_in <= ap_const_logic_1;
        else 
            ap_frp_vld_in <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_start_int = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_phi_mux_conv_i2_i87_phi_fu_2410_p6_assign_proc : process(conv_i2_i87_reg_2406, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_conv_i2_i87_phi_fu_2410_p6 <= ap_const_lv18_40;
        else 
            ap_phi_mux_conv_i2_i87_phi_fu_2410_p6 <= conv_i2_i87_reg_2406;
        end if; 
    end process;


    ap_phi_mux_conv_i2_i_196_phi_fu_2424_p6_assign_proc : process(conv_i2_i_196_reg_2420, ap_loop_init_pp0_iter2_reg)
    begin
        if ((ap_loop_init_pp0_iter2_reg = ap_const_logic_1)) then 
            ap_phi_mux_conv_i2_i_196_phi_fu_2424_p6 <= ap_const_lv18_10;
        else 
            ap_phi_mux_conv_i2_i_196_phi_fu_2424_p6 <= conv_i2_i_196_reg_2420;
        end if; 
    end process;


    ap_phi_mux_do_init_phi_fu_716_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, do_init_reg_713, icmp_ln46_reg_3145, ap_loop_init, ap_block_pp0_stage0, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((icmp_ln46_reg_3145 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_do_init_phi_fu_716_p6 <= ap_const_lv1_0;
        elsif ((((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((icmp_ln46_reg_3145 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) or ((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_do_init_phi_fu_716_p6 <= ap_const_lv1_1;
        else 
            ap_phi_mux_do_init_phi_fu_716_p6 <= do_init_reg_713;
        end if; 
    end process;


    ap_phi_mux_p_read1074_phi_phi_fu_1762_p4_assign_proc : process(do_init_reg_713, p_read1074_phi_reg_1758, ap_phi_reg_pp0_iter1_p_read1074_phi_reg_1758)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read1074_phi_phi_fu_1762_p4 <= p_read1074_phi_reg_1758;
        else 
            ap_phi_mux_p_read1074_phi_phi_fu_1762_p4 <= ap_phi_reg_pp0_iter1_p_read1074_phi_reg_1758;
        end if; 
    end process;


    ap_phi_mux_p_read1175_phi_phi_fu_1774_p4_assign_proc : process(do_init_reg_713, p_read1175_phi_reg_1770, ap_phi_reg_pp0_iter1_p_read1175_phi_reg_1770)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read1175_phi_phi_fu_1774_p4 <= p_read1175_phi_reg_1770;
        else 
            ap_phi_mux_p_read1175_phi_phi_fu_1774_p4 <= ap_phi_reg_pp0_iter1_p_read1175_phi_reg_1770;
        end if; 
    end process;


    ap_phi_mux_p_read1276_phi_phi_fu_1786_p4_assign_proc : process(do_init_reg_713, p_read1276_phi_reg_1782, ap_phi_reg_pp0_iter1_p_read1276_phi_reg_1782)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read1276_phi_phi_fu_1786_p4 <= p_read1276_phi_reg_1782;
        else 
            ap_phi_mux_p_read1276_phi_phi_fu_1786_p4 <= ap_phi_reg_pp0_iter1_p_read1276_phi_reg_1782;
        end if; 
    end process;


    ap_phi_mux_p_read1377_phi_phi_fu_1798_p4_assign_proc : process(do_init_reg_713, p_read1377_phi_reg_1794, ap_phi_reg_pp0_iter1_p_read1377_phi_reg_1794)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read1377_phi_phi_fu_1798_p4 <= p_read1377_phi_reg_1794;
        else 
            ap_phi_mux_p_read1377_phi_phi_fu_1798_p4 <= ap_phi_reg_pp0_iter1_p_read1377_phi_reg_1794;
        end if; 
    end process;


    ap_phi_mux_p_read1478_phi_phi_fu_1810_p4_assign_proc : process(do_init_reg_713, p_read1478_phi_reg_1806, ap_phi_reg_pp0_iter1_p_read1478_phi_reg_1806)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read1478_phi_phi_fu_1810_p4 <= p_read1478_phi_reg_1806;
        else 
            ap_phi_mux_p_read1478_phi_phi_fu_1810_p4 <= ap_phi_reg_pp0_iter1_p_read1478_phi_reg_1806;
        end if; 
    end process;


    ap_phi_mux_p_read1579_phi_phi_fu_1822_p4_assign_proc : process(do_init_reg_713, p_read1579_phi_reg_1818, ap_phi_reg_pp0_iter1_p_read1579_phi_reg_1818)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read1579_phi_phi_fu_1822_p4 <= p_read1579_phi_reg_1818;
        else 
            ap_phi_mux_p_read1579_phi_phi_fu_1822_p4 <= ap_phi_reg_pp0_iter1_p_read1579_phi_reg_1818;
        end if; 
    end process;


    ap_phi_mux_p_read165_phi_phi_fu_1654_p4_assign_proc : process(do_init_reg_713, p_read165_phi_reg_1650, ap_phi_reg_pp0_iter1_p_read165_phi_reg_1650)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read165_phi_phi_fu_1654_p4 <= p_read165_phi_reg_1650;
        else 
            ap_phi_mux_p_read165_phi_phi_fu_1654_p4 <= ap_phi_reg_pp0_iter1_p_read165_phi_reg_1650;
        end if; 
    end process;


    ap_phi_mux_p_read1680_phi_phi_fu_1834_p4_assign_proc : process(do_init_reg_713, p_read1680_phi_reg_1830, ap_phi_reg_pp0_iter1_p_read1680_phi_reg_1830)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read1680_phi_phi_fu_1834_p4 <= p_read1680_phi_reg_1830;
        else 
            ap_phi_mux_p_read1680_phi_phi_fu_1834_p4 <= ap_phi_reg_pp0_iter1_p_read1680_phi_reg_1830;
        end if; 
    end process;


    ap_phi_mux_p_read1781_phi_phi_fu_1846_p4_assign_proc : process(do_init_reg_713, p_read1781_phi_reg_1842, ap_phi_reg_pp0_iter1_p_read1781_phi_reg_1842)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read1781_phi_phi_fu_1846_p4 <= p_read1781_phi_reg_1842;
        else 
            ap_phi_mux_p_read1781_phi_phi_fu_1846_p4 <= ap_phi_reg_pp0_iter1_p_read1781_phi_reg_1842;
        end if; 
    end process;


    ap_phi_mux_p_read1882_phi_phi_fu_1858_p4_assign_proc : process(do_init_reg_713, p_read1882_phi_reg_1854, ap_phi_reg_pp0_iter1_p_read1882_phi_reg_1854)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read1882_phi_phi_fu_1858_p4 <= p_read1882_phi_reg_1854;
        else 
            ap_phi_mux_p_read1882_phi_phi_fu_1858_p4 <= ap_phi_reg_pp0_iter1_p_read1882_phi_reg_1854;
        end if; 
    end process;


    ap_phi_mux_p_read1983_phi_phi_fu_1870_p4_assign_proc : process(do_init_reg_713, p_read1983_phi_reg_1866, ap_phi_reg_pp0_iter1_p_read1983_phi_reg_1866)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read1983_phi_phi_fu_1870_p4 <= p_read1983_phi_reg_1866;
        else 
            ap_phi_mux_p_read1983_phi_phi_fu_1870_p4 <= ap_phi_reg_pp0_iter1_p_read1983_phi_reg_1866;
        end if; 
    end process;


    ap_phi_mux_p_read2084_phi_phi_fu_1882_p4_assign_proc : process(do_init_reg_713, p_read2084_phi_reg_1878, ap_phi_reg_pp0_iter1_p_read2084_phi_reg_1878)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read2084_phi_phi_fu_1882_p4 <= p_read2084_phi_reg_1878;
        else 
            ap_phi_mux_p_read2084_phi_phi_fu_1882_p4 <= ap_phi_reg_pp0_iter1_p_read2084_phi_reg_1878;
        end if; 
    end process;


    ap_phi_mux_p_read2185_phi_phi_fu_1894_p4_assign_proc : process(do_init_reg_713, p_read2185_phi_reg_1890, ap_phi_reg_pp0_iter1_p_read2185_phi_reg_1890)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read2185_phi_phi_fu_1894_p4 <= p_read2185_phi_reg_1890;
        else 
            ap_phi_mux_p_read2185_phi_phi_fu_1894_p4 <= ap_phi_reg_pp0_iter1_p_read2185_phi_reg_1890;
        end if; 
    end process;


    ap_phi_mux_p_read2286_phi_phi_fu_1906_p4_assign_proc : process(do_init_reg_713, p_read2286_phi_reg_1902, ap_phi_reg_pp0_iter1_p_read2286_phi_reg_1902)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read2286_phi_phi_fu_1906_p4 <= p_read2286_phi_reg_1902;
        else 
            ap_phi_mux_p_read2286_phi_phi_fu_1906_p4 <= ap_phi_reg_pp0_iter1_p_read2286_phi_reg_1902;
        end if; 
    end process;


    ap_phi_mux_p_read2387_phi_phi_fu_1918_p4_assign_proc : process(do_init_reg_713, p_read2387_phi_reg_1914, ap_phi_reg_pp0_iter1_p_read2387_phi_reg_1914)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read2387_phi_phi_fu_1918_p4 <= p_read2387_phi_reg_1914;
        else 
            ap_phi_mux_p_read2387_phi_phi_fu_1918_p4 <= ap_phi_reg_pp0_iter1_p_read2387_phi_reg_1914;
        end if; 
    end process;


    ap_phi_mux_p_read2488_phi_phi_fu_1930_p4_assign_proc : process(do_init_reg_713, p_read2488_phi_reg_1926, ap_phi_reg_pp0_iter1_p_read2488_phi_reg_1926)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read2488_phi_phi_fu_1930_p4 <= p_read2488_phi_reg_1926;
        else 
            ap_phi_mux_p_read2488_phi_phi_fu_1930_p4 <= ap_phi_reg_pp0_iter1_p_read2488_phi_reg_1926;
        end if; 
    end process;


    ap_phi_mux_p_read2589_phi_phi_fu_1942_p4_assign_proc : process(do_init_reg_713, p_read2589_phi_reg_1938, ap_phi_reg_pp0_iter1_p_read2589_phi_reg_1938)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read2589_phi_phi_fu_1942_p4 <= p_read2589_phi_reg_1938;
        else 
            ap_phi_mux_p_read2589_phi_phi_fu_1942_p4 <= ap_phi_reg_pp0_iter1_p_read2589_phi_reg_1938;
        end if; 
    end process;


    ap_phi_mux_p_read266_phi_phi_fu_1666_p4_assign_proc : process(do_init_reg_713, p_read266_phi_reg_1662, ap_phi_reg_pp0_iter1_p_read266_phi_reg_1662)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read266_phi_phi_fu_1666_p4 <= p_read266_phi_reg_1662;
        else 
            ap_phi_mux_p_read266_phi_phi_fu_1666_p4 <= ap_phi_reg_pp0_iter1_p_read266_phi_reg_1662;
        end if; 
    end process;


    ap_phi_mux_p_read2690_phi_phi_fu_1954_p4_assign_proc : process(do_init_reg_713, p_read2690_phi_reg_1950, ap_phi_reg_pp0_iter1_p_read2690_phi_reg_1950)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read2690_phi_phi_fu_1954_p4 <= p_read2690_phi_reg_1950;
        else 
            ap_phi_mux_p_read2690_phi_phi_fu_1954_p4 <= ap_phi_reg_pp0_iter1_p_read2690_phi_reg_1950;
        end if; 
    end process;


    ap_phi_mux_p_read2791_phi_phi_fu_1966_p4_assign_proc : process(do_init_reg_713, p_read2791_phi_reg_1962, ap_phi_reg_pp0_iter1_p_read2791_phi_reg_1962)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read2791_phi_phi_fu_1966_p4 <= p_read2791_phi_reg_1962;
        else 
            ap_phi_mux_p_read2791_phi_phi_fu_1966_p4 <= ap_phi_reg_pp0_iter1_p_read2791_phi_reg_1962;
        end if; 
    end process;


    ap_phi_mux_p_read2892_phi_phi_fu_1978_p4_assign_proc : process(do_init_reg_713, p_read2892_phi_reg_1974, ap_phi_reg_pp0_iter1_p_read2892_phi_reg_1974)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read2892_phi_phi_fu_1978_p4 <= p_read2892_phi_reg_1974;
        else 
            ap_phi_mux_p_read2892_phi_phi_fu_1978_p4 <= ap_phi_reg_pp0_iter1_p_read2892_phi_reg_1974;
        end if; 
    end process;


    ap_phi_mux_p_read2993_phi_phi_fu_1990_p4_assign_proc : process(do_init_reg_713, p_read2993_phi_reg_1986, ap_phi_reg_pp0_iter1_p_read2993_phi_reg_1986)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read2993_phi_phi_fu_1990_p4 <= p_read2993_phi_reg_1986;
        else 
            ap_phi_mux_p_read2993_phi_phi_fu_1990_p4 <= ap_phi_reg_pp0_iter1_p_read2993_phi_reg_1986;
        end if; 
    end process;


    ap_phi_mux_p_read3094_phi_phi_fu_2002_p4_assign_proc : process(do_init_reg_713, p_read3094_phi_reg_1998, ap_phi_reg_pp0_iter1_p_read3094_phi_reg_1998)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read3094_phi_phi_fu_2002_p4 <= p_read3094_phi_reg_1998;
        else 
            ap_phi_mux_p_read3094_phi_phi_fu_2002_p4 <= ap_phi_reg_pp0_iter1_p_read3094_phi_reg_1998;
        end if; 
    end process;


    ap_phi_mux_p_read3195_phi_phi_fu_2014_p4_assign_proc : process(do_init_reg_713, p_read3195_phi_reg_2010, ap_phi_reg_pp0_iter1_p_read3195_phi_reg_2010)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read3195_phi_phi_fu_2014_p4 <= p_read3195_phi_reg_2010;
        else 
            ap_phi_mux_p_read3195_phi_phi_fu_2014_p4 <= ap_phi_reg_pp0_iter1_p_read3195_phi_reg_2010;
        end if; 
    end process;


    ap_phi_mux_p_read3296_phi_phi_fu_2026_p4_assign_proc : process(do_init_reg_713, p_read3296_phi_reg_2022, ap_phi_reg_pp0_iter1_p_read3296_phi_reg_2022)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read3296_phi_phi_fu_2026_p4 <= p_read3296_phi_reg_2022;
        else 
            ap_phi_mux_p_read3296_phi_phi_fu_2026_p4 <= ap_phi_reg_pp0_iter1_p_read3296_phi_reg_2022;
        end if; 
    end process;


    ap_phi_mux_p_read3397_phi_phi_fu_2038_p4_assign_proc : process(do_init_reg_713, p_read3397_phi_reg_2034, ap_phi_reg_pp0_iter1_p_read3397_phi_reg_2034)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read3397_phi_phi_fu_2038_p4 <= p_read3397_phi_reg_2034;
        else 
            ap_phi_mux_p_read3397_phi_phi_fu_2038_p4 <= ap_phi_reg_pp0_iter1_p_read3397_phi_reg_2034;
        end if; 
    end process;


    ap_phi_mux_p_read3498_phi_phi_fu_2050_p4_assign_proc : process(do_init_reg_713, p_read3498_phi_reg_2046, ap_phi_reg_pp0_iter1_p_read3498_phi_reg_2046)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read3498_phi_phi_fu_2050_p4 <= p_read3498_phi_reg_2046;
        else 
            ap_phi_mux_p_read3498_phi_phi_fu_2050_p4 <= ap_phi_reg_pp0_iter1_p_read3498_phi_reg_2046;
        end if; 
    end process;


    ap_phi_mux_p_read3599_phi_phi_fu_2062_p4_assign_proc : process(do_init_reg_713, p_read3599_phi_reg_2058, ap_phi_reg_pp0_iter1_p_read3599_phi_reg_2058)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read3599_phi_phi_fu_2062_p4 <= p_read3599_phi_reg_2058;
        else 
            ap_phi_mux_p_read3599_phi_phi_fu_2062_p4 <= ap_phi_reg_pp0_iter1_p_read3599_phi_reg_2058;
        end if; 
    end process;


    ap_phi_mux_p_read36100_phi_phi_fu_2074_p4_assign_proc : process(do_init_reg_713, p_read36100_phi_reg_2070, ap_phi_reg_pp0_iter1_p_read36100_phi_reg_2070)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read36100_phi_phi_fu_2074_p4 <= p_read36100_phi_reg_2070;
        else 
            ap_phi_mux_p_read36100_phi_phi_fu_2074_p4 <= ap_phi_reg_pp0_iter1_p_read36100_phi_reg_2070;
        end if; 
    end process;


    ap_phi_mux_p_read367_phi_phi_fu_1678_p4_assign_proc : process(do_init_reg_713, p_read367_phi_reg_1674, ap_phi_reg_pp0_iter1_p_read367_phi_reg_1674)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read367_phi_phi_fu_1678_p4 <= p_read367_phi_reg_1674;
        else 
            ap_phi_mux_p_read367_phi_phi_fu_1678_p4 <= ap_phi_reg_pp0_iter1_p_read367_phi_reg_1674;
        end if; 
    end process;


    ap_phi_mux_p_read37101_phi_phi_fu_2086_p4_assign_proc : process(do_init_reg_713, p_read37101_phi_reg_2082, ap_phi_reg_pp0_iter1_p_read37101_phi_reg_2082)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read37101_phi_phi_fu_2086_p4 <= p_read37101_phi_reg_2082;
        else 
            ap_phi_mux_p_read37101_phi_phi_fu_2086_p4 <= ap_phi_reg_pp0_iter1_p_read37101_phi_reg_2082;
        end if; 
    end process;


    ap_phi_mux_p_read38102_phi_phi_fu_2098_p4_assign_proc : process(do_init_reg_713, p_read38102_phi_reg_2094, ap_phi_reg_pp0_iter1_p_read38102_phi_reg_2094)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read38102_phi_phi_fu_2098_p4 <= p_read38102_phi_reg_2094;
        else 
            ap_phi_mux_p_read38102_phi_phi_fu_2098_p4 <= ap_phi_reg_pp0_iter1_p_read38102_phi_reg_2094;
        end if; 
    end process;


    ap_phi_mux_p_read39103_phi_phi_fu_2110_p4_assign_proc : process(do_init_reg_713, p_read39103_phi_reg_2106, ap_phi_reg_pp0_iter1_p_read39103_phi_reg_2106)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read39103_phi_phi_fu_2110_p4 <= p_read39103_phi_reg_2106;
        else 
            ap_phi_mux_p_read39103_phi_phi_fu_2110_p4 <= ap_phi_reg_pp0_iter1_p_read39103_phi_reg_2106;
        end if; 
    end process;


    ap_phi_mux_p_read40104_phi_phi_fu_2122_p4_assign_proc : process(do_init_reg_713, p_read40104_phi_reg_2118, ap_phi_reg_pp0_iter1_p_read40104_phi_reg_2118)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read40104_phi_phi_fu_2122_p4 <= p_read40104_phi_reg_2118;
        else 
            ap_phi_mux_p_read40104_phi_phi_fu_2122_p4 <= ap_phi_reg_pp0_iter1_p_read40104_phi_reg_2118;
        end if; 
    end process;


    ap_phi_mux_p_read41105_phi_phi_fu_2134_p4_assign_proc : process(do_init_reg_713, p_read41105_phi_reg_2130, ap_phi_reg_pp0_iter1_p_read41105_phi_reg_2130)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read41105_phi_phi_fu_2134_p4 <= p_read41105_phi_reg_2130;
        else 
            ap_phi_mux_p_read41105_phi_phi_fu_2134_p4 <= ap_phi_reg_pp0_iter1_p_read41105_phi_reg_2130;
        end if; 
    end process;


    ap_phi_mux_p_read42106_phi_phi_fu_2146_p4_assign_proc : process(do_init_reg_713, p_read42106_phi_reg_2142, ap_phi_reg_pp0_iter1_p_read42106_phi_reg_2142)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read42106_phi_phi_fu_2146_p4 <= p_read42106_phi_reg_2142;
        else 
            ap_phi_mux_p_read42106_phi_phi_fu_2146_p4 <= ap_phi_reg_pp0_iter1_p_read42106_phi_reg_2142;
        end if; 
    end process;


    ap_phi_mux_p_read43107_phi_phi_fu_2158_p4_assign_proc : process(do_init_reg_713, p_read43107_phi_reg_2154, ap_phi_reg_pp0_iter1_p_read43107_phi_reg_2154)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read43107_phi_phi_fu_2158_p4 <= p_read43107_phi_reg_2154;
        else 
            ap_phi_mux_p_read43107_phi_phi_fu_2158_p4 <= ap_phi_reg_pp0_iter1_p_read43107_phi_reg_2154;
        end if; 
    end process;


    ap_phi_mux_p_read44108_phi_phi_fu_2170_p4_assign_proc : process(do_init_reg_713, p_read44108_phi_reg_2166, ap_phi_reg_pp0_iter1_p_read44108_phi_reg_2166)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read44108_phi_phi_fu_2170_p4 <= p_read44108_phi_reg_2166;
        else 
            ap_phi_mux_p_read44108_phi_phi_fu_2170_p4 <= ap_phi_reg_pp0_iter1_p_read44108_phi_reg_2166;
        end if; 
    end process;


    ap_phi_mux_p_read45109_phi_phi_fu_2182_p4_assign_proc : process(do_init_reg_713, p_read45109_phi_reg_2178, ap_phi_reg_pp0_iter1_p_read45109_phi_reg_2178)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read45109_phi_phi_fu_2182_p4 <= p_read45109_phi_reg_2178;
        else 
            ap_phi_mux_p_read45109_phi_phi_fu_2182_p4 <= ap_phi_reg_pp0_iter1_p_read45109_phi_reg_2178;
        end if; 
    end process;


    ap_phi_mux_p_read46110_phi_phi_fu_2194_p4_assign_proc : process(do_init_reg_713, p_read46110_phi_reg_2190, ap_phi_reg_pp0_iter1_p_read46110_phi_reg_2190)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read46110_phi_phi_fu_2194_p4 <= p_read46110_phi_reg_2190;
        else 
            ap_phi_mux_p_read46110_phi_phi_fu_2194_p4 <= ap_phi_reg_pp0_iter1_p_read46110_phi_reg_2190;
        end if; 
    end process;


    ap_phi_mux_p_read468_phi_phi_fu_1690_p4_assign_proc : process(do_init_reg_713, p_read468_phi_reg_1686, ap_phi_reg_pp0_iter1_p_read468_phi_reg_1686)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read468_phi_phi_fu_1690_p4 <= p_read468_phi_reg_1686;
        else 
            ap_phi_mux_p_read468_phi_phi_fu_1690_p4 <= ap_phi_reg_pp0_iter1_p_read468_phi_reg_1686;
        end if; 
    end process;


    ap_phi_mux_p_read47111_phi_phi_fu_2206_p4_assign_proc : process(do_init_reg_713, p_read47111_phi_reg_2202, ap_phi_reg_pp0_iter1_p_read47111_phi_reg_2202)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read47111_phi_phi_fu_2206_p4 <= p_read47111_phi_reg_2202;
        else 
            ap_phi_mux_p_read47111_phi_phi_fu_2206_p4 <= ap_phi_reg_pp0_iter1_p_read47111_phi_reg_2202;
        end if; 
    end process;


    ap_phi_mux_p_read48112_phi_phi_fu_2218_p4_assign_proc : process(do_init_reg_713, p_read48112_phi_reg_2214, ap_phi_reg_pp0_iter1_p_read48112_phi_reg_2214)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read48112_phi_phi_fu_2218_p4 <= p_read48112_phi_reg_2214;
        else 
            ap_phi_mux_p_read48112_phi_phi_fu_2218_p4 <= ap_phi_reg_pp0_iter1_p_read48112_phi_reg_2214;
        end if; 
    end process;


    ap_phi_mux_p_read49113_phi_phi_fu_2230_p4_assign_proc : process(do_init_reg_713, p_read49113_phi_reg_2226, ap_phi_reg_pp0_iter1_p_read49113_phi_reg_2226)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read49113_phi_phi_fu_2230_p4 <= p_read49113_phi_reg_2226;
        else 
            ap_phi_mux_p_read49113_phi_phi_fu_2230_p4 <= ap_phi_reg_pp0_iter1_p_read49113_phi_reg_2226;
        end if; 
    end process;


    ap_phi_mux_p_read50114_phi_phi_fu_2242_p4_assign_proc : process(do_init_reg_713, p_read50114_phi_reg_2238, ap_phi_reg_pp0_iter1_p_read50114_phi_reg_2238)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read50114_phi_phi_fu_2242_p4 <= p_read50114_phi_reg_2238;
        else 
            ap_phi_mux_p_read50114_phi_phi_fu_2242_p4 <= ap_phi_reg_pp0_iter1_p_read50114_phi_reg_2238;
        end if; 
    end process;


    ap_phi_mux_p_read51115_phi_phi_fu_2254_p4_assign_proc : process(do_init_reg_713, p_read51115_phi_reg_2250, ap_phi_reg_pp0_iter1_p_read51115_phi_reg_2250)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read51115_phi_phi_fu_2254_p4 <= p_read51115_phi_reg_2250;
        else 
            ap_phi_mux_p_read51115_phi_phi_fu_2254_p4 <= ap_phi_reg_pp0_iter1_p_read51115_phi_reg_2250;
        end if; 
    end process;


    ap_phi_mux_p_read52116_phi_phi_fu_2266_p4_assign_proc : process(do_init_reg_713, p_read52116_phi_reg_2262, ap_phi_reg_pp0_iter1_p_read52116_phi_reg_2262)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read52116_phi_phi_fu_2266_p4 <= p_read52116_phi_reg_2262;
        else 
            ap_phi_mux_p_read52116_phi_phi_fu_2266_p4 <= ap_phi_reg_pp0_iter1_p_read52116_phi_reg_2262;
        end if; 
    end process;


    ap_phi_mux_p_read53117_phi_phi_fu_2278_p4_assign_proc : process(do_init_reg_713, p_read53117_phi_reg_2274, ap_phi_reg_pp0_iter1_p_read53117_phi_reg_2274)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read53117_phi_phi_fu_2278_p4 <= p_read53117_phi_reg_2274;
        else 
            ap_phi_mux_p_read53117_phi_phi_fu_2278_p4 <= ap_phi_reg_pp0_iter1_p_read53117_phi_reg_2274;
        end if; 
    end process;


    ap_phi_mux_p_read54118_phi_phi_fu_2290_p4_assign_proc : process(do_init_reg_713, p_read54118_phi_reg_2286, ap_phi_reg_pp0_iter1_p_read54118_phi_reg_2286)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read54118_phi_phi_fu_2290_p4 <= p_read54118_phi_reg_2286;
        else 
            ap_phi_mux_p_read54118_phi_phi_fu_2290_p4 <= ap_phi_reg_pp0_iter1_p_read54118_phi_reg_2286;
        end if; 
    end process;


    ap_phi_mux_p_read55119_phi_phi_fu_2302_p4_assign_proc : process(do_init_reg_713, p_read55119_phi_reg_2298, ap_phi_reg_pp0_iter1_p_read55119_phi_reg_2298)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read55119_phi_phi_fu_2302_p4 <= p_read55119_phi_reg_2298;
        else 
            ap_phi_mux_p_read55119_phi_phi_fu_2302_p4 <= ap_phi_reg_pp0_iter1_p_read55119_phi_reg_2298;
        end if; 
    end process;


    ap_phi_mux_p_read56120_phi_phi_fu_2314_p4_assign_proc : process(do_init_reg_713, p_read56120_phi_reg_2310, ap_phi_reg_pp0_iter1_p_read56120_phi_reg_2310)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read56120_phi_phi_fu_2314_p4 <= p_read56120_phi_reg_2310;
        else 
            ap_phi_mux_p_read56120_phi_phi_fu_2314_p4 <= ap_phi_reg_pp0_iter1_p_read56120_phi_reg_2310;
        end if; 
    end process;


    ap_phi_mux_p_read569_phi_phi_fu_1702_p4_assign_proc : process(do_init_reg_713, p_read569_phi_reg_1698, ap_phi_reg_pp0_iter1_p_read569_phi_reg_1698)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read569_phi_phi_fu_1702_p4 <= p_read569_phi_reg_1698;
        else 
            ap_phi_mux_p_read569_phi_phi_fu_1702_p4 <= ap_phi_reg_pp0_iter1_p_read569_phi_reg_1698;
        end if; 
    end process;


    ap_phi_mux_p_read57121_phi_phi_fu_2326_p4_assign_proc : process(do_init_reg_713, p_read57121_phi_reg_2322, ap_phi_reg_pp0_iter1_p_read57121_phi_reg_2322)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read57121_phi_phi_fu_2326_p4 <= p_read57121_phi_reg_2322;
        else 
            ap_phi_mux_p_read57121_phi_phi_fu_2326_p4 <= ap_phi_reg_pp0_iter1_p_read57121_phi_reg_2322;
        end if; 
    end process;


    ap_phi_mux_p_read58122_phi_phi_fu_2338_p4_assign_proc : process(do_init_reg_713, p_read58122_phi_reg_2334, ap_phi_reg_pp0_iter1_p_read58122_phi_reg_2334)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read58122_phi_phi_fu_2338_p4 <= p_read58122_phi_reg_2334;
        else 
            ap_phi_mux_p_read58122_phi_phi_fu_2338_p4 <= ap_phi_reg_pp0_iter1_p_read58122_phi_reg_2334;
        end if; 
    end process;


    ap_phi_mux_p_read59123_phi_phi_fu_2350_p4_assign_proc : process(do_init_reg_713, p_read59123_phi_reg_2346, ap_phi_reg_pp0_iter1_p_read59123_phi_reg_2346)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read59123_phi_phi_fu_2350_p4 <= p_read59123_phi_reg_2346;
        else 
            ap_phi_mux_p_read59123_phi_phi_fu_2350_p4 <= ap_phi_reg_pp0_iter1_p_read59123_phi_reg_2346;
        end if; 
    end process;


    ap_phi_mux_p_read60124_phi_phi_fu_2362_p4_assign_proc : process(do_init_reg_713, p_read60124_phi_reg_2358, ap_phi_reg_pp0_iter1_p_read60124_phi_reg_2358)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read60124_phi_phi_fu_2362_p4 <= p_read60124_phi_reg_2358;
        else 
            ap_phi_mux_p_read60124_phi_phi_fu_2362_p4 <= ap_phi_reg_pp0_iter1_p_read60124_phi_reg_2358;
        end if; 
    end process;


    ap_phi_mux_p_read61125_phi_phi_fu_2374_p4_assign_proc : process(do_init_reg_713, p_read61125_phi_reg_2370, ap_phi_reg_pp0_iter1_p_read61125_phi_reg_2370)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read61125_phi_phi_fu_2374_p4 <= p_read61125_phi_reg_2370;
        else 
            ap_phi_mux_p_read61125_phi_phi_fu_2374_p4 <= ap_phi_reg_pp0_iter1_p_read61125_phi_reg_2370;
        end if; 
    end process;


    ap_phi_mux_p_read62126_phi_phi_fu_2386_p4_assign_proc : process(do_init_reg_713, p_read62126_phi_reg_2382, ap_phi_reg_pp0_iter1_p_read62126_phi_reg_2382)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read62126_phi_phi_fu_2386_p4 <= p_read62126_phi_reg_2382;
        else 
            ap_phi_mux_p_read62126_phi_phi_fu_2386_p4 <= ap_phi_reg_pp0_iter1_p_read62126_phi_reg_2382;
        end if; 
    end process;


    ap_phi_mux_p_read63127_phi_phi_fu_2398_p4_assign_proc : process(do_init_reg_713, p_read63127_phi_reg_2394, ap_phi_reg_pp0_iter1_p_read63127_phi_reg_2394)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read63127_phi_phi_fu_2398_p4 <= p_read63127_phi_reg_2394;
        else 
            ap_phi_mux_p_read63127_phi_phi_fu_2398_p4 <= ap_phi_reg_pp0_iter1_p_read63127_phi_reg_2394;
        end if; 
    end process;


    ap_phi_mux_p_read64_phi_phi_fu_1642_p4_assign_proc : process(do_init_reg_713, p_read64_phi_reg_1638, ap_phi_reg_pp0_iter1_p_read64_phi_reg_1638)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read64_phi_phi_fu_1642_p4 <= p_read64_phi_reg_1638;
        else 
            ap_phi_mux_p_read64_phi_phi_fu_1642_p4 <= ap_phi_reg_pp0_iter1_p_read64_phi_reg_1638;
        end if; 
    end process;


    ap_phi_mux_p_read670_phi_phi_fu_1714_p4_assign_proc : process(do_init_reg_713, p_read670_phi_reg_1710, ap_phi_reg_pp0_iter1_p_read670_phi_reg_1710)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read670_phi_phi_fu_1714_p4 <= p_read670_phi_reg_1710;
        else 
            ap_phi_mux_p_read670_phi_phi_fu_1714_p4 <= ap_phi_reg_pp0_iter1_p_read670_phi_reg_1710;
        end if; 
    end process;


    ap_phi_mux_p_read771_phi_phi_fu_1726_p4_assign_proc : process(do_init_reg_713, p_read771_phi_reg_1722, ap_phi_reg_pp0_iter1_p_read771_phi_reg_1722)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read771_phi_phi_fu_1726_p4 <= p_read771_phi_reg_1722;
        else 
            ap_phi_mux_p_read771_phi_phi_fu_1726_p4 <= ap_phi_reg_pp0_iter1_p_read771_phi_reg_1722;
        end if; 
    end process;


    ap_phi_mux_p_read872_phi_phi_fu_1738_p4_assign_proc : process(do_init_reg_713, p_read872_phi_reg_1734, ap_phi_reg_pp0_iter1_p_read872_phi_reg_1734)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read872_phi_phi_fu_1738_p4 <= p_read872_phi_reg_1734;
        else 
            ap_phi_mux_p_read872_phi_phi_fu_1738_p4 <= ap_phi_reg_pp0_iter1_p_read872_phi_reg_1734;
        end if; 
    end process;


    ap_phi_mux_p_read973_phi_phi_fu_1750_p4_assign_proc : process(do_init_reg_713, p_read973_phi_reg_1746, ap_phi_reg_pp0_iter1_p_read973_phi_reg_1746)
    begin
        if ((do_init_reg_713 = ap_const_lv1_0)) then 
            ap_phi_mux_p_read973_phi_phi_fu_1750_p4 <= p_read973_phi_reg_1746;
        else 
            ap_phi_mux_p_read973_phi_phi_fu_1750_p4 <= ap_phi_reg_pp0_iter1_p_read973_phi_reg_1746;
        end if; 
    end process;


    ap_phi_mux_phi_ln49_phi_fu_731_p6_assign_proc : process(ap_CS_fsm_pp0_stage0, phi_ln49_reg_728, w_index_reg_3140, icmp_ln46_reg_3145, ap_loop_init, ap_block_pp0_stage0, frp_pipeline_valid_U_valid_out)
    begin
        if (((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((icmp_ln46_reg_3145 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0)))) then 
            ap_phi_mux_phi_ln49_phi_fu_731_p6 <= w_index_reg_3140;
        elsif ((((frp_pipeline_valid_U_valid_out(1) = ap_const_logic_1) and ((icmp_ln46_reg_3145 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) or ((ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_phi_mux_phi_ln49_phi_fu_731_p6 <= ap_const_lv6_0;
        else 
            ap_phi_mux_phi_ln49_phi_fu_731_p6 <= phi_ln49_reg_728;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_p_read1074_phi_reg_1758 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read1175_phi_reg_1770 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read1276_phi_reg_1782 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read1377_phi_reg_1794 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read1478_phi_reg_1806 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read1579_phi_reg_1818 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read165_phi_reg_1650 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read1680_phi_reg_1830 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read1781_phi_reg_1842 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read1882_phi_reg_1854 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read1983_phi_reg_1866 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read2084_phi_reg_1878 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read2185_phi_reg_1890 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read2286_phi_reg_1902 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read2387_phi_reg_1914 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read2488_phi_reg_1926 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read2589_phi_reg_1938 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read266_phi_reg_1662 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read2690_phi_reg_1950 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read2791_phi_reg_1962 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read2892_phi_reg_1974 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read2993_phi_reg_1986 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read3094_phi_reg_1998 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read3195_phi_reg_2010 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read3296_phi_reg_2022 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read3397_phi_reg_2034 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read3498_phi_reg_2046 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read3599_phi_reg_2058 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read36100_phi_reg_2070 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read367_phi_reg_1674 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read37101_phi_reg_2082 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read38102_phi_reg_2094 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read39103_phi_reg_2106 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read40104_phi_reg_2118 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read41105_phi_reg_2130 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read42106_phi_reg_2142 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read43107_phi_reg_2154 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read44108_phi_reg_2166 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read45109_phi_reg_2178 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read46110_phi_reg_2190 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read468_phi_reg_1686 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read47111_phi_reg_2202 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read48112_phi_reg_2214 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read49113_phi_reg_2226 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read50114_phi_reg_2238 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read51115_phi_reg_2250 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read52116_phi_reg_2262 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read53117_phi_reg_2274 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read54118_phi_reg_2286 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read55119_phi_reg_2298 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read56120_phi_reg_2310 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read569_phi_reg_1698 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read57121_phi_reg_2322 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read58122_phi_reg_2334 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read59123_phi_reg_2346 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read60124_phi_reg_2358 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read61125_phi_reg_2370 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read62126_phi_reg_2382 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read63127_phi_reg_2394 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read64_phi_reg_1638 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read670_phi_reg_1710 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read771_phi_reg_1722 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read872_phi_reg_1734 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_p_read973_phi_reg_1746 <= "XXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_int_assign_proc : process(ap_block_pp0_stage0_subdone, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_idle_pp0_0to1, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= pf_ap_return_0_U_data_out;
    ap_return_1 <= pf_ap_return_1_U_data_out;
    icmp_ln46_fu_2449_p2 <= "1" when (ap_phi_mux_phi_ln49_phi_fu_731_p6 = ap_const_lv6_3F) else "0";
    pf_all_done <= (pf_ap_return_1_U_pf_done and pf_ap_return_0_U_pf_done);

    pf_ap_return_0_U_frpsig_data_in_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln46_reg_3145_pp0_iter1_reg, trunc_ln46_64_fu_2795_p1, ap_return_0_preg)
    begin
        if (((icmp_ln46_reg_3145_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pf_ap_return_0_U_frpsig_data_in <= trunc_ln46_64_fu_2795_p1;
        else 
            pf_ap_return_0_U_frpsig_data_in <= ap_return_0_preg;
        end if; 
    end process;


    pf_ap_return_1_U_frpsig_data_in_assign_proc : process(ap_block_pp0_stage0_11001, icmp_ln46_reg_3145_pp0_iter1_reg, trunc_ln46_fu_2791_p1, ap_return_1_preg)
    begin
        if (((icmp_ln46_reg_3145_pp0_iter1_reg = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            pf_ap_return_1_U_frpsig_data_in <= trunc_ln46_fu_2791_p1;
        else 
            pf_ap_return_1_U_frpsig_data_in <= ap_return_1_preg;
        end if; 
    end process;

    pf_data_in_last <= ap_done_int_frp;
    pf_sync_continue <= (pf_all_done and ap_continue_int);
        sext_ln58_fu_2782_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln58_1_reg_3154),18));

    tmp_fu_2747_p4 <= w4_75_q0(41 downto 30);
    trunc_ln46_64_fu_2795_p1 <= add_ln58_fu_2777_p2(16 - 1 downto 0);
    trunc_ln46_fu_2791_p1 <= add_ln58_1_fu_2785_p2(16 - 1 downto 0);
    w4_75_address0 <= zext_ln46_fu_2438_p1(6 - 1 downto 0);

    w4_75_ce0_assign_proc : process(ap_block_pp0_stage0_11001, frp_pipeline_valid_U_valid_out)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (frp_pipeline_valid_U_valid_out(0) = ap_const_logic_1))) then 
            w4_75_ce0 <= ap_const_logic_1;
        else 
            w4_75_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    w_fu_2719_p1 <= w4_75_q0(30 - 1 downto 0);
    w_index_fu_2443_p2 <= std_logic_vector(unsigned(ap_phi_mux_phi_ln49_phi_fu_731_p6) + unsigned(ap_const_lv6_1));
    zext_ln46_fu_2438_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_phi_mux_phi_ln49_phi_fu_731_p6),64));
end behav;
