Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_risc8b_behav xil_defaultlib.tb_risc8b xil_defaultlib.glbl -log elaborate.log -L uvm 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.memory_default
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.accumulator
Compiling module xil_defaultlib.ADD_MUX
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.bus_control
Compiling module xil_defaultlib.risc_8b
Compiling module xil_defaultlib.tb_risc8b
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_risc8b_behav
