Netlist file: reports/fpga/EPFL/yott/net/ctrl_k6_5.net Architecture file: arch/k6-n1.xml
Array size: 8 x 8 logic blocks 
#block name	X	Y	subblk	block_number

#----------	--	--	------	------------
out_0:7	9	7	0	#0
out_0:9	9	7	0	#0
out_0:22	9	7	0	#0
out_0:24	9	7	0	#0
out_1:7	2	0	0	#1
out_1:9	2	0	0	#1
out_1:18	2	0	0	#1
out_1:22	2	0	0	#1
out_1:32	2	0	0	#1
out_2:14	0	7	0	#2
out_2:18	0	7	0	#2
3	8	2	0	#3
out_4:7	9	3	0	#4
out_4:18	9	3	0	#4
out_4:22	9	3	0	#4
out_4:24	9	3	0	#4
out_5:7	0	4	0	#5
out_5:9	0	4	0	#5
out_5:18	0	4	0	#5
out_5:22	0	4	0	#5
out_6:3	9	2	0	#6
out_6:9	9	2	0	#6
out_6:18	9	2	0	#6
out_6:24	9	2	0	#6
7	8	0	0	#7
out_8:7	9	5	0	#8
out_8:9	9	5	0	#8
out_8:18	9	5	0	#8
out_8:22	9	5	0	#8
9	1	0	0	#9
out_10:7	3	0	0	#10
out_10:9	3	0	0	#10
out_10:18	3	0	0	#10
out_10:22	3	0	0	#10
11	1	3	0	#11
out_12:7	0	1	0	#12
out_12:9	0	1	0	#12
out_12:18	0	1	0	#12
out_12:22	0	1	0	#12
out_13:7	0	5	0	#13
out_13:9	0	5	0	#13
out_13:18	0	5	0	#13
out_13:22	0	5	0	#13
14	1	6	0	#14
out_15:7	8	9	0	#15
out_15:9	8	9	0	#15
out_15:18	8	9	0	#15
out_15:24	8	9	0	#15
out_16:7	7	0	0	#16
out_16:9	7	0	0	#16
out_16:18	7	0	0	#16
out_16:22	7	0	0	#16
out_17:7	0	8	0	#17
out_17:9	0	8	0	#17
out_17:18	0	8	0	#17
out_17:24	0	8	0	#17
18	0	3	0	#18
out_19:7	4	9	0	#19
out_19:9	4	9	0	#19
out_19:18	4	9	0	#19
out_19:22	4	9	0	#19
out_20:7	9	4	0	#20
out_20:9	9	4	0	#20
out_20:18	9	4	0	#20
out_20:22	9	4	0	#20
out_21:7	0	2	0	#21
out_21:9	0	2	0	#21
out_21:18	0	2	0	#21
out_21:22	0	2	0	#21
22	4	0	0	#22
out_23:7	2	9	0	#23
out_23:9	2	9	0	#23
out_23:18	2	9	0	#23
out_23:22	2	9	0	#23
24	9	6	0	#24
out_25:7	0	6	0	#25
out_25:9	0	6	0	#25
out_25:18	0	6	0	#25
out_25:22	0	6	0	#25
26	1	9	0	#26
out_27:7	9	1	0	#27
out_27:9	9	1	0	#27
out_27:18	9	1	0	#27
out_27:22	9	1	0	#27
out_28:7	5	0	0	#28
out_28:9	5	0	0	#28
out_28:18	5	0	0	#28
out_28:22	5	0	0	#28
out_29:7	6	0	0	#29
out_29:9	6	0	0	#29
out_29:18	6	0	0	#29
out_29:22	6	0	0	#29
out_30:24	9	8	0	#30
out_31:11	3	9	0	#31
32	1	1	0	#32
