part=xc7z020clg400-2

[hls]
flow_target=vivado
package.output.format=ip_catalog
package.output.syn=false
clock=50MHz
syn.file=adder_ip.cpp
tb.file=testbench_adder_ip.cpp
syn.top=adder_ip
vivado.rtl=verilog
vivado.report_level=2
vivado.phys_opt=all
vivado.synth_design_args=-directive sdx_optimization_effort_high
vivado.synth_strategy=default
vivado.impl_strategy=default
vivado.max_timing_paths=10
vivado.clock=50MHz
vivado.flow=syn