
# Messages from "go new"

Creating project directory 'H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter\sobel_filter'. (PRJ-1)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Completed transformation 'compile' on solution 'mean_vga.v2': elapsed time 3.98 seconds, memory usage 156856kB, peak memory usage 288120kB (SOL-9)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v2' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v4' at state 'new' (PRJ-2)
Branching solution 'solution.v5' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v7' at state 'new' (PRJ-2)
Branching solution 'solution.v8' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v9' at state 'new' (PRJ-2)
Branching solution 'solution.v10' at state 'new' (PRJ-2)
Branching solution 'solution.v10' at state 'new' (PRJ-2)
Branching solution 'solution.v10' at state 'new' (PRJ-2)
Branching solution 'solution.v11' at state 'new' (PRJ-2)
Branching solution 'solution.v11' at state 'new' (PRJ-2)
Branching solution 'solution.v11' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)
Branching solution 'solution.v12' at state 'new' (PRJ-2)

# Messages from "go analyze"

Front End called with arguments: -- {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} (CIN-69)
Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
Source file analysis completed (CIN-68)
Starting transformation 'analyze' on solution 'solution.v12' (SOL-8)
Completed transformation 'analyze' on solution 'solution.v12': elapsed time 1.96 seconds, memory usage 365720kB, peak memory usage 446740kB (SOL-9)

# Messages from "go compile"

Starting transformation 'compile' on solution 'solution.v12' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'mean_vga' specified by directive (CIN-52)
Synthesizing routine 'mean_vga' (CIN-13)
Inlining routine 'mean_vga' (CIN-14)
Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining routine 'abs' (CIN-14)
Inlining routine 'abs' (CIN-14)
Optimizing block '/mean_vga' ... (CIN-4)
Inout port 'vin' is only used as an input. (OPT-10)
Inout port 'vout' is only used as an output. (OPT-11)
Inout port 'vga_xy' is only used as an input. (OPT-10)
Inout port 'wr_en' is only used as an input. (OPT-10)
Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/MAC2' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/ACC3' iterated at most 3 times. (LOOP-2)
Design 'mean_vga' was read (SOL-1)
Optimizing partition '/mean_vga': (Total ops = 596, Real ops = 126, Vars = 155) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 596, Real ops = 126, Vars = 151) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 588, Real ops = 118, Vars = 153) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 588, Real ops = 118, Vars = 157) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 588, Real ops = 118, Vars = 157) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 588, Real ops = 118, Vars = 153) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 511, Real ops = 113, Vars = 117) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 492, Real ops = 110, Vars = 116) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 492, Real ops = 110, Vars = 116) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 492, Real ops = 110, Vars = 120) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 492, Real ops = 110, Vars = 120) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 474, Real ops = 110, Vars = 149) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 102, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 102, Vars = 32) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 102, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 102, Vars = 32) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 102, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 102, Vars = 32) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 636, Real ops = 102, Vars = 32) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 636, Real ops = 102, Vars = 28) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 425, Real ops = 89, Vars = 35) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 26) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 27) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 26) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 26) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 342, Real ops = 73, Vars = 30) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 342, Real ops = 73, Vars = 26) (SOL-10)
Completed transformation 'compile' on solution 'mean_vga.v32': elapsed time 14.06 seconds, memory usage 383856kB, peak memory usage 446740kB (SOL-9)
Instantiating global variable 'X_MASK' which may be accessed outside this scope (CIN-18)
Instantiating global variable 'Y_MASK' which may be accessed outside this scope (CIN-18)
Instantiating global variable 'MEMREF' which may be accessed outside this scope (CIN-18)
Input port 'wr_en' is never used. (OPT-4)

# Messages from "go architect"

Starting transformation 'architect' on solution 'mean_vga.v32' (SOL-8)
Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/MAC2' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/ACC3' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
Optimizing partition '/mean_vga/core': (Total ops = 947, Real ops = 202, Vars = 26) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 870, Real ops = 165, Vars = 44) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 880, Real ops = 165, Vars = 43) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 868, Real ops = 164, Vars = 42) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 868, Real ops = 164, Vars = 42) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 946, Real ops = 190, Vars = 42) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 850, Real ops = 159, Vars = 36) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 850, Real ops = 159, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 850, Real ops = 159, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 778, Real ops = 143, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 754, Real ops = 143, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 754, Real ops = 143, Vars = 41) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 754, Real ops = 143, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 754, Real ops = 143, Vars = 41) (SOL-10)
I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
I/O-Port inferred - resource 'vga_xy:rsc' (from var: vga_xy) mapped to 'mgc_ioport.mgc_in_wire' (size: 20). (MEM-2)
I/O-Port inferred - resource 'wr_en:rsc' (from var: wr_en) mapped to 'mgc_ioport.mgc_in_wire' (size: 1). (MEM-2)
Optimizing partition '/mean_vga': (Total ops = 758, Real ops = 143, Vars = 41) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 758, Real ops = 143, Vars = 34) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 757, Real ops = 143, Vars = 35) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 757, Real ops = 143, Vars = 42) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 758, Real ops = 143, Vars = 52) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 754, Real ops = 143, Vars = 49) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 755, Real ops = 191, Vars = 37) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 753, Real ops = 191, Vars = 38) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 753, Real ops = 191, Vars = 45) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 753, Real ops = 191, Vars = 43) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 753, Real ops = 191, Vars = 40) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 753, Real ops = 191, Vars = 47) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 753, Real ops = 191, Vars = 40) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 753, Real ops = 191, Vars = 47) (SOL-10)
Design 'mean_vga' contains '371' real operations. (SOL-11)
Optimizing partition '/mean_vga/core': (Total ops = 1069, Real ops = 203, Vars = 228) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 773, Real ops = 201, Vars = 41) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 773, Real ops = 201, Vars = 40) (SOL-10)
Completed transformation 'architect' on solution 'mean_vga.v32': elapsed time 44.09 seconds, memory usage 383932kB, peak memory usage 446740kB (SOL-9)

# Messages from "go allocate"

Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
At least one feasible schedule exists. (CRAAS-9)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
Starting transformation 'allocate' on solution 'mean_vga.v32' (SOL-8)
Select qualified components for data operations ... (CRAAS-3)
Apply resource constraints on data operations ... (CRAAS-4)
Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4723.91, 0.00, 4723.91 (CRAAS-11)
Optimized LOOP 'main': Latency = 2, Area (Datapath, Register, Total) = 4654.62, 0.00, 4654.62 (CRAAS-10)
Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 4654.62, 0.00, 4654.62 (CRAAS-12)
Completed transformation 'allocate' on solution 'mean_vga.v32': elapsed time 27.47 seconds, memory usage 383944kB, peak memory usage 446740kB (SOL-9)

# Messages from "go schedule"

Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
Global signal 'vga_xy:rsc.z' added to design 'mean_vga' for component 'vga_xy:rsc:mgc_in_wire' (LIB-3)
Netlist written to file 'cycle.v' (NET-4)
Starting transformation 'schedule' on solution 'mean_vga.v32' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 1218, Real ops = 372, Vars = 92) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1205, Real ops = 371, Vars = 82) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1199, Real ops = 371, Vars = 76) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1030, Real ops = 283, Vars = 64) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1018, Real ops = 282, Vars = 57) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1036, Real ops = 282, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1024, Real ops = 282, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1017, Real ops = 282, Vars = 60) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1016, Real ops = 282, Vars = 58) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1034, Real ops = 282, Vars = 73) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1022, Real ops = 282, Vars = 64) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1016, Real ops = 282, Vars = 58) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1034, Real ops = 282, Vars = 73) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1022, Real ops = 282, Vars = 64) (SOL-10)
Completed transformation 'schedule' on solution 'mean_vga.v32': elapsed time 20.30 seconds, memory usage 390256kB, peak memory usage 446740kB (SOL-9)
Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)

# Messages from "go dpfsm"

Performing FSM extraction... (FSM-1)
Starting transformation 'dpfsm' on solution 'mean_vga.v32' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 1368, Real ops = 288, Vars = 868) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1356, Real ops = 288, Vars = 859) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1908, Real ops = 302, Vars = 69) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1896, Real ops = 302, Vars = 60) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1029, Real ops = 298, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1017, Real ops = 298, Vars = 59) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1029, Real ops = 298, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1017, Real ops = 298, Vars = 59) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1017, Real ops = 298, Vars = 59) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1029, Real ops = 298, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1029, Real ops = 298, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1017, Real ops = 298, Vars = 59) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1029, Real ops = 298, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1017, Real ops = 298, Vars = 59) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1029, Real ops = 298, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1017, Real ops = 298, Vars = 59) (SOL-10)
Completed transformation 'dpfsm' on solution 'mean_vga.v32': elapsed time 12.20 seconds, memory usage 390256kB, peak memory usage 446740kB (SOL-9)

# Messages from "go extract"

Netlist written to file 'schematic.nlv' (NET-4)
Starting transformation 'extract' on solution 'mean_vga.v32' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 1153, Real ops = 334, Vars = 1149) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1141, Real ops = 334, Vars = 1140) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1121, Real ops = 328, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1109, Real ops = 328, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1121, Real ops = 328, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1109, Real ops = 328, Vars = 59) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1109, Real ops = 328, Vars = 59) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1109, Real ops = 328, Vars = 59) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1121, Real ops = 328, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1121, Real ops = 328, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1109, Real ops = 328, Vars = 59) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1121, Real ops = 328, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1109, Real ops = 328, Vars = 59) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1141, Real ops = 334, Vars = 1137) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1129, Real ops = 334, Vars = 1128) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1141, Real ops = 334, Vars = 1137) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1129, Real ops = 334, Vars = 1128) (SOL-10)
Reassigned operation MAC2:acc#86:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13) (ASG-1)
Reassigned operation MAC2:acc#83:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,8,1,9) (ASG-1)
Reassigned operation MAC2:acc#88:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,1,9,1,10) (ASG-1)
Reassigned operation ACC1:acc#182:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) (ASG-1)
Reassigned operation ACC1-1:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1-1:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1-3:acc#18:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1-3:acc#15:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1:acc#182:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,11,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,11,1,12) (ASG-1)
Netlist written to file 'rtl.v' (NET-4)
Optimizing partition '/mean_vga': (Total ops = 1141, Real ops = 334, Vars = 1137) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1129, Real ops = 334, Vars = 1128) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1122, Real ops = 329, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1110, Real ops = 329, Vars = 63) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1122, Real ops = 329, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1110, Real ops = 329, Vars = 59) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1122, Real ops = 329, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1110, Real ops = 329, Vars = 59) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1122, Real ops = 329, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1110, Real ops = 329, Vars = 59) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1122, Real ops = 329, Vars = 68) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1110, Real ops = 329, Vars = 59) (SOL-10)
Completed transformation 'extract' on solution 'mean_vga.v32': elapsed time 52.29 seconds, memory usage 390264kB, peak memory usage 446740kB (SOL-9)
