# VLSIBitsliceDividerDatapath
Custom implementation of an 8-bit divider datapath architecture using bitslice technique and a synthesizable SystemVerilog control unit.
Custom-designed Cell Library is used for synthesis.

For full documentation, please see the project PDF Doc.
