QuestaSim qverilog 10.1d Compiler 2012.11 Nov  1 2012
C:\questasim_10.1d\win32\qverilog.exe addr_top.sv 
** Note: (qverilog-2286) Using implicit +incdir+C:/questasim_10.1d/uvm-1.1c/../verilog_src/uvm-1.1c/src from import uvm_pkg
-- Compiling interface adder_intf
** Warning: addr_sequencer.sv(1): (qverilog-2181) Use of a parameterized class uvm_sequencer as a type creates a default specialization.
-- Compiling package addr_top_sv_unit
-- Importing package mtiUvm.uvm_pkg (uvm-1.1c Built-in)
** Warning: addr_sequencer.sv(1): (qverilog-2181) Use of a parameterized class uvm_sequencer as a type creates a default specialization.
-- Compiling interface adder_intf
** Warning: addr_sequencer.sv(1): (qverilog-2181) Use of a parameterized class uvm_sequencer as a type creates a default specialization.
-- Compiling module four_bit_adder
-- Compiling module top

Top level modules:
	top
+ C:\questasim_10.1d\win32/vsim -lib work top -c -do "run -all; quit -f" -appendlog -l qverilog.log -vopt
# vsim -appendlog -do {run -all; quit -f} -l qverilog.log -lib work -c -vopt top 
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# 
# //  Questa Sim
# //  Version 10.1d win32 Nov  1 2012
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.addr_top_sv_unit(fast)
# Loading work.top(fast)
# Loading work.adder_intf(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading C:/questasim_10.1d/uvm-1.1c\win32\uvm_dpi.dll
# run -all 
# ----------------------------------------------------------------
# UVM-1.1c
# (C) 2007-2012 Mentor Graphics Corporation
# (C) 2007-2012 Cadence Design Systems, Inc.
# (C) 2006-2012 Synopsys, Inc.
# (C) 2011-2012 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test addr_test...
# this is adder Test build phase
# this is adder environment build phase
# this is adder Agent build phase
# UVM_INFO addr_driver.sv(14) @ 0: uvm_test_top.env.agnt.drv [addr_driver] interface data received at Driver
# this is adder driver build phase
# UVM_INFO addr_monitor.sv(17) @ 0: uvm_test_top.env.agnt.mon [addr_monitor] interface received at config db
# this is adder monitor build phase
# this is adder sequencer build phase
# this is adder scoreboard build phase
# this is adder subscriber build phase
# agent is connected to scoreboard
# agent is connected to subscriber
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# [addr_driver]     1
# [addr_monitor]     1
# ** Note: $finish    : C:/questasim_10.1d/win32/../verilog_src/uvm-1.1c/src/base/uvm_root.svh(427)
#    Time: 0 ns  Iteration: 216  Instance: /top
