

================================================================
== Vivado HLS Report for 'C_drain_IO_L1_out_in_2'
================================================================
* Date:           Sun Mar 22 14:27:44 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.519 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min   |    max    | min | max |   Type  |
    +---------+---------+----------+-----------+-----+-----+---------+
    |        1|        6| 5.000 ns | 30.000 ns |    1|    6|   none  |
    +---------+---------+----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        4|        4|         2|          1|          1|     4|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       60|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|       96|    -|
|Register             |        -|      -|       14|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|       14|      156|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln610_fu_161_p2               |     +    |      0|  0|   4|           3|           1|
    |c4_fu_167_p2                      |     +    |      0|  0|   3|           2|           1|
    |c5_fu_220_p2                      |     +    |      0|  0|   3|           2|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op31_read_state3     |    and   |      0|  0|   2|           1|           1|
    |icmp_ln610_fu_155_p2              |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln612_fu_173_p2              |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln616_1_fu_193_p2            |   icmp   |      0|  0|   8|           2|           1|
    |icmp_ln616_fu_187_p2              |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state3_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |select_ln610_fu_207_p3            |  select  |      0|  0|   2|           1|           2|
    |select_ln616_1_fu_199_p3          |  select  |      0|  0|   2|           1|           1|
    |select_ln616_fu_179_p3            |  select  |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  60|          25|          22|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1         |  15|          3|    1|          3|
    |ap_phi_mux_tmp_V_phi_fu_146_p4  |  15|          3|   64|        192|
    |c4_0_reg_121                    |   9|          2|    2|          4|
    |c5_0_reg_132                    |   9|          2|    2|          4|
    |fifo_C_drain_in_V_V_blk_n       |   9|          2|    1|          2|
    |fifo_C_drain_out_V_V_blk_n      |   9|          2|    1|          2|
    |indvar_flatten_reg_110          |   9|          2|    3|          6|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  96|         20|   75|        217|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |c4_0_reg_121             |  2|   0|    2|          0|
    |c5_0_reg_132             |  2|   0|    2|          0|
    |icmp_ln610_reg_230       |  1|   0|    1|          0|
    |indvar_flatten_reg_110   |  3|   0|    3|          0|
    |select_ln616_1_reg_239   |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 14|   0|   14|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+------------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+-----------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs | C_drain_IO_L1_out_in.2 | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs | C_drain_IO_L1_out_in.2 | return value |
|ap_start                     |  in |    1| ap_ctrl_hs | C_drain_IO_L1_out_in.2 | return value |
|ap_done                      | out |    1| ap_ctrl_hs | C_drain_IO_L1_out_in.2 | return value |
|ap_idle                      | out |    1| ap_ctrl_hs | C_drain_IO_L1_out_in.2 | return value |
|ap_ready                     | out |    1| ap_ctrl_hs | C_drain_IO_L1_out_in.2 | return value |
|local_C_0_V_address0         | out |    1|  ap_memory |       local_C_0_V      |     array    |
|local_C_0_V_ce0              | out |    1|  ap_memory |       local_C_0_V      |     array    |
|local_C_0_V_q0               |  in |   64|  ap_memory |       local_C_0_V      |     array    |
|fifo_C_drain_in_V_V_dout     |  in |   64|   ap_fifo  |   fifo_C_drain_in_V_V  |    pointer   |
|fifo_C_drain_in_V_V_empty_n  |  in |    1|   ap_fifo  |   fifo_C_drain_in_V_V  |    pointer   |
|fifo_C_drain_in_V_V_read     | out |    1|   ap_fifo  |   fifo_C_drain_in_V_V  |    pointer   |
|fifo_C_drain_out_V_V_din     | out |   64|   ap_fifo  |  fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_out_V_V_full_n  |  in |    1|   ap_fifo  |  fifo_C_drain_out_V_V  |    pointer   |
|fifo_C_drain_out_V_V_write   | out |    1|   ap_fifo  |  fifo_C_drain_out_V_V  |    pointer   |
|en                           |  in |    1|   ap_none  |           en           |    scalar    |
+-----------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 4 2 
2 --> 4 3 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str301, i32 0, i32 0, [1 x i8]* @p_str302, [1 x i8]* @p_str303, [1 x i8]* @p_str304, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str305, [1 x i8]* @p_str306)"   --->   Operation 5 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %fifo_C_drain_out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str308, i32 0, i32 0, [1 x i8]* @p_str309, [1 x i8]* @p_str310, [1 x i8]* @p_str311, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str312, [1 x i8]* @p_str313)"   --->   Operation 6 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%en_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %en)"   --->   Operation 7 'read' 'en_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "br i1 %en_read, label %.preheader.preheader, label %.loopexit" [src/kernel_xilinx.cpp:607]   --->   Operation 8 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.60ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:610]   --->   Operation 9 'br' <Predicate = (en_read)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.21>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i3 [ %add_ln610, %hls_label_22_end ], [ 0, %.preheader.preheader ]" [src/kernel_xilinx.cpp:610]   --->   Operation 10 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%c4_0 = phi i2 [ %select_ln610, %hls_label_22_end ], [ 0, %.preheader.preheader ]" [src/kernel_xilinx.cpp:610]   --->   Operation 11 'phi' 'c4_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%c5_0 = phi i2 [ %c5, %hls_label_22_end ], [ 0, %.preheader.preheader ]"   --->   Operation 12 'phi' 'c5_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.49ns)   --->   "%icmp_ln610 = icmp eq i3 %indvar_flatten, -4" [src/kernel_xilinx.cpp:610]   --->   Operation 13 'icmp' 'icmp_ln610' <Predicate = true> <Delay = 0.49> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.26ns)   --->   "%add_ln610 = add i3 %indvar_flatten, 1" [src/kernel_xilinx.cpp:610]   --->   Operation 14 'add' 'add_ln610' <Predicate = true> <Delay = 0.26> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "br i1 %icmp_ln610, label %.loopexit.loopexit, label %hls_label_22_begin" [src/kernel_xilinx.cpp:610]   --->   Operation 15 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.23ns)   --->   "%c4 = add i2 %c4_0, 1" [src/kernel_xilinx.cpp:610]   --->   Operation 16 'add' 'c4' <Predicate = (!icmp_ln610)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.34ns)   --->   "%icmp_ln612 = icmp eq i2 %c5_0, -2" [src/kernel_xilinx.cpp:612]   --->   Operation 17 'icmp' 'icmp_ln612' <Predicate = (!icmp_ln610)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.27ns)   --->   "%select_ln616 = select i1 %icmp_ln612, i2 0, i2 %c5_0" [src/kernel_xilinx.cpp:616]   --->   Operation 18 'select' 'select_ln616' <Predicate = (!icmp_ln610)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.34ns)   --->   "%icmp_ln616 = icmp eq i2 %c4_0, 0" [src/kernel_xilinx.cpp:616]   --->   Operation 19 'icmp' 'icmp_ln616' <Predicate = (!icmp_ln610)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.34ns)   --->   "%icmp_ln616_1 = icmp eq i2 %c4_0, 1" [src/kernel_xilinx.cpp:616]   --->   Operation 20 'icmp' 'icmp_ln616_1' <Predicate = (!icmp_ln610)> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.27ns)   --->   "%select_ln616_1 = select i1 %icmp_ln612, i1 %icmp_ln616, i1 %icmp_ln616_1" [src/kernel_xilinx.cpp:616]   --->   Operation 21 'select' 'select_ln616_1' <Predicate = (!icmp_ln610)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.27ns)   --->   "%select_ln610 = select i1 %icmp_ln612, i2 %c4, i2 %c4_0" [src/kernel_xilinx.cpp:610]   --->   Operation 22 'select' 'select_ln610' <Predicate = (!icmp_ln610)> <Delay = 0.27> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %select_ln616_1, label %1, label %2" [src/kernel_xilinx.cpp:616]   --->   Operation 23 'br' <Predicate = (!icmp_ln610)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln617 = zext i2 %select_ln616 to i64" [src/kernel_xilinx.cpp:617]   --->   Operation 24 'zext' 'zext_ln617' <Predicate = (!icmp_ln610 & select_ln616_1)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%local_C_0_V_addr = getelementptr [2 x i64]* %local_C_0_V, i64 0, i64 %zext_ln617" [src/kernel_xilinx.cpp:617]   --->   Operation 25 'getelementptr' 'local_C_0_V_addr' <Predicate = (!icmp_ln610 & select_ln616_1)> <Delay = 0.00>
ST_2 : Operation 26 [2/2] (0.59ns)   --->   "%fifo_data_V = load i64* %local_C_0_V_addr, align 8" [src/kernel_xilinx.cpp:617]   --->   Operation 26 'load' 'fifo_data_V' <Predicate = (!icmp_ln610 & select_ln616_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>
ST_2 : Operation 27 [1/1] (0.23ns)   --->   "%c5 = add i2 %select_ln616, 1" [src/kernel_xilinx.cpp:612]   --->   Operation 27 'add' 'c5' <Predicate = (!icmp_ln610)> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.23> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.51>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%empty_93 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 28 'speclooptripcount' 'empty_93' <Predicate = (!icmp_ln610)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str25)" [src/kernel_xilinx.cpp:612]   --->   Operation 29 'specregionbegin' 'tmp' <Predicate = (!icmp_ln610)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [src/kernel_xilinx.cpp:613]   --->   Operation 30 'specpipeline' <Predicate = (!icmp_ln610)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.45ns)   --->   "%tmp_V_7 = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %fifo_C_drain_in_V_V)" [src/kernel_xilinx.cpp:619]   --->   Operation 31 'read' 'tmp_V_7' <Predicate = (!icmp_ln610 & !select_ln616_1)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 32 [1/1] (0.60ns)   --->   "br label %hls_label_22_end"   --->   Operation 32 'br' <Predicate = (!icmp_ln610 & !select_ln616_1)> <Delay = 0.60>
ST_3 : Operation 33 [1/2] (0.59ns)   --->   "%fifo_data_V = load i64* %local_C_0_V_addr, align 8" [src/kernel_xilinx.cpp:617]   --->   Operation 33 'load' 'fifo_data_V' <Predicate = (!icmp_ln610 & select_ln616_1)> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2> <RAM>
ST_3 : Operation 34 [1/1] (0.60ns)   --->   "br label %hls_label_22_end" [src/kernel_xilinx.cpp:618]   --->   Operation 34 'br' <Predicate = (!icmp_ln610 & select_ln616_1)> <Delay = 0.60>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_V = phi i64 [ %fifo_data_V, %1 ], [ %tmp_V_7, %2 ]"   --->   Operation 35 'phi' 'tmp_V' <Predicate = (!icmp_ln610)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %fifo_C_drain_out_V_V, i64 %tmp_V)" [src/kernel_xilinx.cpp:621]   --->   Operation 36 'write' <Predicate = (!icmp_ln610)> <Delay = 1.45> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 0> <FIFO>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str25, i32 %tmp)" [src/kernel_xilinx.cpp:623]   --->   Operation 37 'specregionend' 'empty' <Predicate = (!icmp_ln610)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %.preheader" [src/kernel_xilinx.cpp:612]   --->   Operation 38 'br' <Predicate = (!icmp_ln610)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 39 'br' <Predicate = (en_read)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "ret void" [src/kernel_xilinx.cpp:625]   --->   Operation 40 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ local_C_0_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ fifo_C_drain_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 00000]
specinterface_ln0  (specinterface    ) [ 00000]
en_read            (read             ) [ 01111]
br_ln607           (br               ) [ 00000]
br_ln610           (br               ) [ 01110]
indvar_flatten     (phi              ) [ 00100]
c4_0               (phi              ) [ 00100]
c5_0               (phi              ) [ 00100]
icmp_ln610         (icmp             ) [ 00110]
add_ln610          (add              ) [ 01110]
br_ln610           (br               ) [ 00000]
c4                 (add              ) [ 00000]
icmp_ln612         (icmp             ) [ 00000]
select_ln616       (select           ) [ 00000]
icmp_ln616         (icmp             ) [ 00000]
icmp_ln616_1       (icmp             ) [ 00000]
select_ln616_1     (select           ) [ 00110]
select_ln610       (select           ) [ 01110]
br_ln616           (br               ) [ 00000]
zext_ln617         (zext             ) [ 00000]
local_C_0_V_addr   (getelementptr    ) [ 00110]
c5                 (add              ) [ 01110]
empty_93           (speclooptripcount) [ 00000]
tmp                (specregionbegin  ) [ 00000]
specpipeline_ln613 (specpipeline     ) [ 00000]
tmp_V_7            (read             ) [ 00000]
br_ln0             (br               ) [ 00000]
fifo_data_V        (load             ) [ 00000]
br_ln618           (br               ) [ 00000]
tmp_V              (phi              ) [ 00000]
write_ln621        (write            ) [ 00000]
empty              (specregionend    ) [ 00000]
br_ln612           (br               ) [ 01110]
br_ln0             (br               ) [ 00000]
ret_ln625          (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="local_C_0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="local_C_0_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_in_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_out_V_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="en">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="en"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str301"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str302"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str303"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str304"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str305"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str306"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str308"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str309"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str310"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str311"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str312"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str313"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str25"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1004" name="en_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="en_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="tmp_V_7_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_7/3 "/>
</bind>
</comp>

<comp id="90" class="1004" name="write_ln621_write_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="0" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="0" index="2" bw="64" slack="0"/>
<pin id="94" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln621/3 "/>
</bind>
</comp>

<comp id="97" class="1004" name="local_C_0_V_addr_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="2" slack="0"/>
<pin id="101" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_0_V_addr/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_access_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="107" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="fifo_data_V/2 "/>
</bind>
</comp>

<comp id="110" class="1005" name="indvar_flatten_reg_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="1"/>
<pin id="112" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="3" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="1"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="121" class="1005" name="c4_0_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="2" slack="1"/>
<pin id="123" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c4_0 (phireg) "/>
</bind>
</comp>

<comp id="125" class="1004" name="c4_0_phi_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="0"/>
<pin id="127" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="128" dir="0" index="2" bw="1" slack="1"/>
<pin id="129" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="130" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_0/2 "/>
</bind>
</comp>

<comp id="132" class="1005" name="c5_0_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="2" slack="1"/>
<pin id="134" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="c5_0 (phireg) "/>
</bind>
</comp>

<comp id="136" class="1004" name="c5_0_phi_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="2" slack="0"/>
<pin id="138" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="1" slack="1"/>
<pin id="140" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_0/2 "/>
</bind>
</comp>

<comp id="143" class="1005" name="tmp_V_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="145" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_V (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="tmp_V_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="64" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp_V/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln610_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="3" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln610/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln610_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln610/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="c4_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c4/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="icmp_ln612_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="2" slack="0"/>
<pin id="175" dir="0" index="1" bw="2" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln612/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="select_ln616_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="2" slack="0"/>
<pin id="182" dir="0" index="2" bw="2" slack="0"/>
<pin id="183" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln616/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="icmp_ln616_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="0"/>
<pin id="189" dir="0" index="1" bw="2" slack="0"/>
<pin id="190" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln616/2 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln616_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="2" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln616_1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="select_ln616_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="1" slack="0"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="1" slack="0"/>
<pin id="203" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln616_1/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="select_ln610_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="1" slack="0"/>
<pin id="209" dir="0" index="1" bw="2" slack="0"/>
<pin id="210" dir="0" index="2" bw="2" slack="0"/>
<pin id="211" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln610/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="zext_ln617_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="2" slack="0"/>
<pin id="217" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln617/2 "/>
</bind>
</comp>

<comp id="220" class="1004" name="c5_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="2" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c5/2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="en_read_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="en_read "/>
</bind>
</comp>

<comp id="230" class="1005" name="icmp_ln610_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln610 "/>
</bind>
</comp>

<comp id="234" class="1005" name="add_ln610_reg_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="3" slack="0"/>
<pin id="236" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln610 "/>
</bind>
</comp>

<comp id="239" class="1005" name="select_ln616_1_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="1" slack="1"/>
<pin id="241" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln616_1 "/>
</bind>
</comp>

<comp id="243" class="1005" name="select_ln610_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="2" slack="0"/>
<pin id="245" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln610 "/>
</bind>
</comp>

<comp id="248" class="1005" name="local_C_0_V_addr_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="1" slack="1"/>
<pin id="250" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="local_C_0_V_addr "/>
</bind>
</comp>

<comp id="253" class="1005" name="c5_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="2" slack="0"/>
<pin id="255" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="c5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="82"><net_src comp="42" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="72" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="74" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="4" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="56" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="109"><net_src comp="97" pin="3"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="110" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="124"><net_src comp="46" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="131"><net_src comp="121" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="135"><net_src comp="46" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="132" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="152"><net_src comp="104" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="153"><net_src comp="84" pin="2"/><net_sink comp="146" pin=2"/></net>

<net id="154"><net_src comp="146" pin="4"/><net_sink comp="90" pin=2"/></net>

<net id="159"><net_src comp="114" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="48" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="114" pin="4"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="50" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="125" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="52" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="136" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="54" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="184"><net_src comp="173" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="136" pin="4"/><net_sink comp="179" pin=2"/></net>

<net id="191"><net_src comp="125" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="192"><net_src comp="46" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="125" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="52" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="204"><net_src comp="173" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="205"><net_src comp="187" pin="2"/><net_sink comp="199" pin=1"/></net>

<net id="206"><net_src comp="193" pin="2"/><net_sink comp="199" pin=2"/></net>

<net id="212"><net_src comp="173" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="167" pin="2"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="125" pin="4"/><net_sink comp="207" pin=2"/></net>

<net id="218"><net_src comp="179" pin="3"/><net_sink comp="215" pin=0"/></net>

<net id="219"><net_src comp="215" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="224"><net_src comp="179" pin="3"/><net_sink comp="220" pin=0"/></net>

<net id="225"><net_src comp="52" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="229"><net_src comp="78" pin="2"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="155" pin="2"/><net_sink comp="230" pin=0"/></net>

<net id="237"><net_src comp="161" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="238"><net_src comp="234" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="242"><net_src comp="199" pin="3"/><net_sink comp="239" pin=0"/></net>

<net id="246"><net_src comp="207" pin="3"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="251"><net_src comp="97" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="256"><net_src comp="220" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="136" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_in_V_V | {}
	Port: fifo_C_drain_out_V_V | {3 }
 - Input state : 
	Port: C_drain_IO_L1_out_in.2 : local_C_0_V | {2 3 }
	Port: C_drain_IO_L1_out_in.2 : fifo_C_drain_in_V_V | {3 }
	Port: C_drain_IO_L1_out_in.2 : fifo_C_drain_out_V_V | {}
	Port: C_drain_IO_L1_out_in.2 : en | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln610 : 1
		add_ln610 : 1
		br_ln610 : 2
		c4 : 1
		icmp_ln612 : 1
		select_ln616 : 2
		icmp_ln616 : 1
		icmp_ln616_1 : 1
		select_ln616_1 : 2
		select_ln610 : 2
		br_ln616 : 3
		zext_ln617 : 3
		local_C_0_V_addr : 4
		fifo_data_V : 5
		c5 : 3
	State 3
		tmp_V : 1
		write_ln621 : 2
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |    icmp_ln610_fu_155    |    0    |    9    |
|   icmp   |    icmp_ln612_fu_173    |    0    |    8    |
|          |    icmp_ln616_fu_187    |    0    |    8    |
|          |   icmp_ln616_1_fu_193   |    0    |    8    |
|----------|-------------------------|---------|---------|
|          |     add_ln610_fu_161    |    0    |    4    |
|    add   |        c4_fu_167        |    0    |    3    |
|          |        c5_fu_220        |    0    |    3    |
|----------|-------------------------|---------|---------|
|          |   select_ln616_fu_179   |    0    |    2    |
|  select  |  select_ln616_1_fu_199  |    0    |    2    |
|          |   select_ln610_fu_207   |    0    |    2    |
|----------|-------------------------|---------|---------|
|   read   |    en_read_read_fu_78   |    0    |    0    |
|          |    tmp_V_7_read_fu_84   |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln621_write_fu_90 |    0    |    0    |
|----------|-------------------------|---------|---------|
|   zext   |    zext_ln617_fu_215    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |    49   |
|----------|-------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    add_ln610_reg_234   |    3   |
|      c4_0_reg_121      |    2   |
|      c5_0_reg_132      |    2   |
|       c5_reg_253       |    2   |
|     en_read_reg_226    |    1   |
|   icmp_ln610_reg_230   |    1   |
| indvar_flatten_reg_110 |    3   |
|local_C_0_V_addr_reg_248|    1   |
|  select_ln610_reg_243  |    2   |
| select_ln616_1_reg_239 |    1   |
|      tmp_V_reg_143     |   64   |
+------------------------+--------+
|          Total         |   82   |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_104 |  p0  |   2  |   1  |    2   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    2   ||  0.603  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   49   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   82   |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   82   |   58   |
+-----------+--------+--------+--------+
