
t1_framer.h,9195
#define HAVE_T1FRAMER_H46,1542
#define	T1_CFG_REG	53,1708
#define  T1_CFG_ESF	54,1759
#define	 T1_CFG_ZBTSI	55,1808
#define	 T1_CFG_B8ZS_TX	56,1861
#define	 T1_CFG_B8ZS_RX	57,1918
#define	 T1_CFG_VAZO	58,1975
#define	 T1_CFG_T1DM	59,2034
#define	 T1_CFG_INTTXCLK	60,2085
#define	 T1_CFG_CLKRECVY	61,2147
#define	T1_CTRL_REG	63,2207
#define	 T1_CTRL_BMC	64,2261
#define	  T1_CTRL_BMC_193	65,2316
#define	  T1_CTRL_BMC_BURST	66,2373
#define	  T1_CTRL_BMC_192	67,2424
#define	  T1_CTRL_BMC_256	68,2481
#define	 T1_CTRL_TXSYNC	69,2538
#define	 T1_CTRL_SLIPSYNC	70,2597
#define	 T1_CTRL_INFREQ	71,2659
#define	  T1_CTRL_INFREQ_24	72,2719
#define	  T1_CTRL_INFREQ_12	73,2770
#define	  T1_CTRL_INFREQ_6	74,2821
#define	  T1_CTRL_INFREQ_1	75,2871
#define	T1_CTRL_OUTFREQ	76,2921
#define	 T1_CTRL_OUTFREQ_2	77,2982
#define	 T1_CTRL_OUTFREQ_4	78,3032
#define	 T1_CTRL_OUTFREQ_1	79,3082
#define	 T1_CTRL_OUTFREQ_8	80,3132
#define	T1_FRAME_REG	82,3183
#define	 T1_FRAME_FBIT	83,3239
#define	 T1_FRAME_CRCBIT	84,3300
#define	 T1_FRAME_DLBIT	85,3361
#define	 T1_FRAME_ZBIT	86,3424
#define	 T1_FRAME_NETLOOP	87,3482
#define	 T1_FRAME_LINELOOP	88,3544
#define	 T1_FRAME_EQPMTLOOP	89,3604
#define	 T1_FRAME_PYLDLOOP	90,3670
#define	T1_SIGCTRL_REG	92,3734
#define	 T1_SIGCTRL_REINSERT	93,3786
#define	 T1_SIGCTRL_FREEZE	94,3860
#define	 T1_SIGCTRL_DEBOUNCE	95,3916
#define	 T1_SIGCTRL_DISABLE	96,3976
#define	T1_FRAMCTRL_REG	98,4042
#define	 T1_FRAMCTRL_CRCCHK	99,4101
#define	 T1_FRAMCTRL_FTFRAM	100,4158
#define	 T1_FRAMCTRL_SFFRAM	101,4221
#define	 T1_FRAMCTRL_ESF	102,4282
#define	 T1_FRAMCTRL_2OF5	103,4341
#define	 T1_FRAMCTRL_2OF6	104,4397
#define	 T1_FRAMCTRL_DISABLE	105,4453
#define	 T1_FRAMCTRL_FORCE	106,4510
#define	T1_SLIP_REG	108,4564
#define  T1_SLIP_SLPMVIP	109,4619
#define	 T1_SLIP_TXMVIP	110,4678
#define	 T1_SLIP_BPV	111,4741
#define	 T1_SLIP_FBE	112,4799
#define	 T1_SLIP_UNICODE	113,4855
#define	 T1_SLIP_SHORTDLY	114,4910
#define	 T1_SLIP_INTCLK	115,4974
#define	 T1_SLIP_INHIBSIG	116,5037
#define	T1_ALARM_REG	118,5100
#define  T1_ALARM_TXAIS	119,5160
#define	 T1_ALARM_TXYELLOW	120,5211
#define	 T1_ALARM_RXAIS	121,5273
#define	 T1_ALARM_RXYELLOW	122,5324
#define	 T1_ALARM_OOF	123,5386
#define	 T1_ALARM_SFYELLOW	124,5444
#define	 T1_ALARM_ZERO	125,5507
#define	 T1_ALARM_MONITOR	126,5569
#define	T1_ALRMINT_REG	128,5632
#define	 T1_ALRMINT_LOS	129,5694
#define	 T1_ALRMINT_OOF	130,5745
#define	 T1_ALRMINT_AIS	131,5796
#define	 T1_ALRMINT_YELLOW	132,5847
#define	 T1_ALRMINT_FREEZE	133,5909
#define	 T1_ALRMINT_ALATCH	134,5970
#define	 T1_ALRMINT_ELATCH	135,6022
#define	 T1_ALRMINT_CLATCH	136,6074
#define	T1_ERRINT_REG	138,6129
#define	 T1_ERRINT_PDV	139,6194
#define	 T1_ERRINT_CRC	140,6254
#define	 T1_ERRINT_SLIP	141,6300
#define	 T1_ERRINT_SEVERR	142,6348
#define	 T1_ERRINT_BPVCTR	143,6419
#define	 T1_ERRINT_FBECTR	144,6478
#define	 T1_ERRINT_CRCCTR	145,6537
#define	 T1_ERRINT_COFACTR	146,6596
#define	T1_TXCTRL_REG	148,6658
#define	 T1_TXCTRL_IDLE	149,6722
#define	 T1_TXCTRL_FCS	150,6769
#define	 T1_TXCTRL_ABORT	151,6820
#define	 T1_TXCTRL_MOP	152,6868
#define	 T1_TXCTRL_MSGPTR	153,6920
#define	T1_RXCTRL_REG	155,6981
#define	 T1_RXCTRL_MOPINT	156,7044
#define	 T1_RXCTRL_BOPINT	157,7109
#define	 T1_RXCTRL_2KBSRX	158,7174
#define	 T1_RXCTRL_RXUNFORM	159,7234
#define	 T1_RXCTRL_G802	160,7294
#define	 T1_RXCTRL_PATTERN	161,7356
#define	 T1_RXCTRL_2KBSTX	162,7421
#define	 T1_RXCTRL_STACKINT	163,7481
#define	T1_LOOPGD_REG	165,7548
#define  T1_LOOPGD_CODEGEN	166,7614
#define	 T1_LOOPGD_OVERWRITE	167,7677
#define  T1_LOOPGD_CODELEN	168,7739
#define	  T1_LOOPGD_CODELEN_4	169,7802
#define	  T1_LOOPGD_CODELEN_5	170,7859
#define   T1_LOOPGD_CODELEN_6	171,7916
#define	  T1_LOOPGD_CODELEN_7	172,7973
#define  T1_LOOPGD_ACTDET	173,8030
#define   T1_LOOPGD_ACTDET_4	174,8097
#define	  T1_LOOPGD_ACTDET_5	175,8153
#define	  T1_LOOPGD_ACTDET_6	176,8209
#define	  T1_LOOPGD_ACTDET_7	177,8265
#define	 T1_LOOPGD_DEACTDET	178,8321
#define	  T1_LOOPGD_DEACTDET_4	179,8392
#define	  T1_LOOPGD_DEACTDET_5	180,8450
#define	  T1_LOOPGD_DEACTDET_6	181,8508
#define	  T1_LOOPGD_DEACTDET_7	182,8566
#define	T1_LOOPCG_REG	184,8625
#define	 T1_LOOPCG_SEQ	185,8692
#define	T1_LOOPCODE_ACT_REG	187,8751
#define  T1_LOOPCODE_ACT_INT	188,8816
#define	 T1_LOOPCODE_ACT_SEQ	189,8889
#define	T1_LOOPCODE_DEACT_REG	191,8963
#define  T1_LOOPCODE_DEACT_INT	192,9037
#define	 T1_LOOPCODE_DEACT_SEQ	193,9110
#define	T1_MISCSTAT_REG	195,9182
#define	 T1_MISCSTAT_RAM	196,9230
#define	 T1_MISCSTAT_SLC	197,9281
#define	T1_ALSSTAT_REG	199,9341
#define	 T1_ALSSTAT_LOS	200,9408
#define	 T1_ALSSTAT_OOF	201,9460
#define	 T1_ALSSTAT_AIS	202,9510
#define	 T1_ALSSTAT_YELLOW	203,9564
#define	 T1_ALSSTAT_FREEZE	204,9616
#define	 T1_ALSSTAT_LOOPACT	205,9672
#define	 T1_ALSSTAT_LOOPDEACT	206,9737
#define	 T1_ALSSTAT_SIGSTACK	207,9811
#define	T1_ERRSTAT_REG	209,9879
#define	 T1_ERRSTAT_PDV	210,9949
#define	 T1_ERRSTAT_ZEROS	211,10010
#define	 T1_ERRSTAT_B8ZS	212,10081
#define	 T1_ERRSTAT_ZBTS1	213,10143
#define	 T1_ERRSTAT_CRC	214,10196
#define	 T1_ERRSTAT_SEVERR	215,10253
#define	 T1_ERRSTAT_SLIPEV	216,10318
#define	 T1_ERRSTAT_SLIPDIR	217,10374
#define	T1_RXSTATUS_REG	219,10436
#define  T1_RXSTATUS_MASK 220,10505
#define  T1_RXSTATUS_MOP_BOP 221,10542
#define  T1_RXSTATUS_MOP_IDLE 222,10579
#define  T1_RXSTATUS_ABORT_IDLE 223,10616
#define  T1_RXSTATUS_BADFCS 224,10653
#define  T1_RXSTATUS_ENDMOP 225,10690
#define  T1_RXSTATUS_MSGINDEX 227,10728
#define  T1_RXSTATUS_MSGSTART 228,10765
#define T1_TX_DL_BUFFER 230,10803
#define T1_RX_DL_BUFFER 231,10840
#define	T1_BPV_LSB	233,10878
#define	T1_BPV_MSB	234,10923
#define	T1_FBE_CTR	235,10967
#define	T1_CRC_CTR	236,11009
#define	T1_COFA_CTR	237,11051
#define	 T1_COFA_CRC	238,11095
#define	T1_INTSRC_REG	240,11122
#define	 T1_INTSRC_ALS	241,11181
#define	 T1_INTSRC_ERROR	242,11242
#define	 T1_INTSRC_RXDATA	243,11285
#define	 T1_INTSRC_TXDATA	244,11336
#define	 T1_INTSRC_BPVCTR	245,11387
#define	 T1_INTSRC_FBECTR	246,11437
#define	 T1_INTSRC_CRCCTR	247,11499
#define	 T1_INTSRC_COFACTR	248,11555
#define	T1_VERSION	250,11608
#define	 T1_VERSION_VERSION	251,11656
#define	  T1_VERSION_VERSION_UGA_360_1	252,11715
#define	  T1_VERSION_VERSION_UGA_360_2	253,11756
#define	 T1_VERSION_PART	254,11797
#define	  T1_VERSION_PART_UGA_360	255,11851
#define	T1_FRAMSTAT_REG	257,11891
#define	 T1_FRAMSTAT_ACTIVE	258,11961
#define	 T1_FRAMSTAT_ACTIVE6	259,12015
#define  T1_FRAMSTAT_TXOOF	260,12074
#define	 T1_FRAMSTAT_TXYELLOW	261,12127
#define	 T1_FRAMSTAT_SLIP	262,12193
#define	 T1_FRAMSTAT_RXCTR	263,12257
#define	 T1_FRAMSTAT_TXBCTR	264,12317
#define	 T1_FRAMSTAT_TXFCTR	265,12383
#define	T1_SIGCHG_REG	267,12445
#define	 T1_SIGCHG_CHAN	268,12510
#define	 T1_SIGCHG_BBIT	269,12562
#define	 T1_SIGCHG_ABIT	270,12605
#define	 T1_SIGCHG_MORE	271,12648
#define  T1_SIGCHG_MASK	273,12706
#define T1_RATE_CONTROL	275,12737
#define  T1_RATE_TS_ACTIVE	276,12769
#define  T1_RATE_AB_SIGNAL	277,12801
#define  T1_RATE_TX_PCM_IDLE	278,12833
#define	 T1_RATE_TX_TS_INDICATE	279,12867
#define  T1_RATE_RX_PCM_IDLE	280,12904
#define  T1_RATE_RX_SIG_INSERT	281,12938
#define  T1_RATE_LOOP_TX_CH	282,12974
#define  T1_RATE_SLIP_BUFFER	283,13007
#define T1_TX_PCM_CONTROL	285,13042
#define  T1_TX_PCM_D_BIT	286,13075
#define  T1_TX_PCM_C_BIT	287,13105
#define  T1_TX_PCM_B_BIT	288,13135
#define  T1_TX_PCM_A_BIT	289,13165
#define  T1_TX_PCM_IDLE_OUT	290,13195
#define  T1_TX_PCM_SIG_LOCAL	291,13228
#define  T1_TX_PCM_LOOP	292,13262
#define  T1_TX_PCM_INSERT_SIG	293,13292
#define T1_RX_PCM_CONTROL	296,13329
#define  T1_RX_PCM_D_BIT	297,13395
#define  T1_RX_PCM_C_BIT	298,13425
#define  T1_RX_PCM_B_BIT	299,13455
#define  T1_RX_PCM_A_BIT	300,13485
#define  T1_RX_PCM_SIG_ACT	301,13515
#define  T1_RX_PCM_SIG_LOC	302,13547
#define  T1_RX_PCM_IDLE_IN	303,13579
#define  T1_RX_PCM_OVW_SIG	304,13611
#define  T1_RX_PCM_SIG_MASK	306,13644
#define  T1_RX_PCM_SIGCD_MASK	307,13677
#define T1_TX_SIG_BUFFER	309,13713
#define  T1_TX_SIGOUT_D_BIT	310,13765
#define  T1_TX_SIGOUT_C_BIT	311,13798
#define  T1_TX_SIGOUT_B_BIT	312,13831
#define  T1_TX_SIGOUT_A_BIT	313,13864
#define  T1_TX_XSIGI_D_BIT	314,13897
#define  T1_TX_XSIGI_C_BIT	315,13929
#define  T1_TX_XSIGI_B_BIT	316,13961
#define  T1_TX_XSIGI_A_BIT	317,13993
#define  T1_TX_SIG_MASK	319,14026
#define  T1_TX_SIG_SF_MASK	320,14056
#define T1_RX_SIG_BUFFER	322,14089
#define  T1_RX_SIG_OLDD_BIT	323,14141
#define  T1_RX_SIG_OLDC_BIT	324,14175
#define  T1_RX_SIG_OLDB_BIT	325,14209
#define  T1_RX_SIG_OLDA_BIT	326,14243
#define  T1_RX_SIG_NEWD_BIT	327,14277
#define  T1_RX_SIG_NEWC_BIT	328,14311
#define  T1_RX_SIG_NEWB_BIT	329,14345
#define  T1_RX_SIG_NEWA_BIT	330,14379
#define  T1_RX_SIG_OLD_MASK	332,14414
#define  T1_RX_SIG_NEW_MASK	333,14447
#define  T1_RX_SIG_NEW_SF_MASK	334,14480
#define  T1_RX_SIG_OLDCD_SF_MASK	335,14516
#define T1_FRAMER_WAIT	337,14555
bt8360_wr_freg 339,14644
bt8360_rd_freg 346,14783
bt8360_rd_fram 354,14932
bt8360_wr_fram 374,15327
