Classic Timing Analyzer report for circuit
Mon Jun 20 23:14:59 2016
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                               ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------+--------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                            ; To                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------+--------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.704 ns                                       ; temp                            ; mef:mach|flip_flop_d:ff1|q~DUPLICATE ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 9.975 ns                                       ; mef:mach|flip_flop_d:ff1|q      ; z                                    ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.464 ns                                      ; temp                            ; mef:mach|flip_flop_d:ff0|q           ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff0|q ; mef:mach|flip_flop_d:ff1|q~DUPLICATE ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                 ;                                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------------+--------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S15F484C3       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                         ;
+-------+------------------------------------------------+-------------------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                                      ; To                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-------------------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff0|q           ; mef:mach|flip_flop_d:ff1|q                ; clk        ; clk      ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff0|q           ; mef:mach|flip_flop_d:ff1|q~DUPLICATE      ; clk        ; clk      ; None                        ; None                      ; 0.823 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff0|q           ; mef:mach|flip_flop_d:ff0|q~DUPLICATE      ; clk        ; clk      ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff0|q           ; mef:mach|flip_flop_d:ff0|q                ; clk        ; clk      ; None                        ; None                      ; 0.822 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mef:mach|flip_flop_d:ff0|q~DUPLICATE      ; counter:count|flip_flop_d:ff0|q           ; clk        ; clk      ; None                        ; None                      ; 0.804 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mef:mach|flip_flop_d:ff0|q~DUPLICATE      ; counter:count|flip_flop_d:ff0|q~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.804 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff0|q~DUPLICATE ; counter:count|flip_flop_d:ff2|q~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.796 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff0|q~DUPLICATE ; counter:count|flip_flop_d:ff2|q           ; clk        ; clk      ; None                        ; None                      ; 0.796 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mef:mach|flip_flop_d:ff0|q~DUPLICATE      ; counter:count|flip_flop_d:ff2|q~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.703 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mef:mach|flip_flop_d:ff0|q~DUPLICATE      ; counter:count|flip_flop_d:ff2|q           ; clk        ; clk      ; None                        ; None                      ; 0.703 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mef:mach|flip_flop_d:ff0|q~DUPLICATE      ; mef:mach|flip_flop_d:ff1|q                ; clk        ; clk      ; None                        ; None                      ; 0.701 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mef:mach|flip_flop_d:ff0|q~DUPLICATE      ; mef:mach|flip_flop_d:ff1|q~DUPLICATE      ; clk        ; clk      ; None                        ; None                      ; 0.701 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff2|q           ; counter:count|flip_flop_d:ff0|q           ; clk        ; clk      ; None                        ; None                      ; 0.698 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff2|q           ; counter:count|flip_flop_d:ff0|q~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.698 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[2]~DUPLICATE          ; div_clock:div|count[0]                    ; clk        ; clk      ; None                        ; None                      ; 0.690 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[2]~DUPLICATE          ; div_clock:div|count[0]~DUPLICATE          ; clk        ; clk      ; None                        ; None                      ; 0.690 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff2|q~DUPLICATE ; mef:mach|flip_flop_d:ff1|q                ; clk        ; clk      ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mef:mach|flip_flop_d:ff1|q                ; counter:count|flip_flop_d:ff0|q           ; clk        ; clk      ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff2|q~DUPLICATE ; mef:mach|flip_flop_d:ff0|q~DUPLICATE      ; clk        ; clk      ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mef:mach|flip_flop_d:ff1|q                ; counter:count|flip_flop_d:ff0|q~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff2|q~DUPLICATE ; mef:mach|flip_flop_d:ff1|q~DUPLICATE      ; clk        ; clk      ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff2|q~DUPLICATE ; mef:mach|flip_flop_d:ff0|q                ; clk        ; clk      ; None                        ; None                      ; 0.689 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mef:mach|flip_flop_d:ff1|q                ; counter:count|flip_flop_d:ff2|q~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[1]                    ; div_clock:div|count[2]                    ; clk        ; clk      ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mef:mach|flip_flop_d:ff1|q                ; counter:count|flip_flop_d:ff2|q           ; clk        ; clk      ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[1]                    ; div_clock:div|count[2]~DUPLICATE          ; clk        ; clk      ; None                        ; None                      ; 0.688 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[2]~DUPLICATE          ; div_clock:div|count[1]~DUPLICATE          ; clk        ; clk      ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[2]~DUPLICATE          ; div_clock:div|count[1]                    ; clk        ; clk      ; None                        ; None                      ; 0.686 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mef:mach|flip_flop_d:ff1|q~DUPLICATE      ; mef:mach|flip_flop_d:ff0|q~DUPLICATE      ; clk        ; clk      ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mef:mach|flip_flop_d:ff1|q~DUPLICATE      ; mef:mach|flip_flop_d:ff0|q                ; clk        ; clk      ; None                        ; None                      ; 0.676 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mef:mach|flip_flop_d:ff0|q                ; counter:count|flip_flop_d:ff1|q           ; clk        ; clk      ; None                        ; None                      ; 0.658 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff1|q           ; mef:mach|flip_flop_d:ff1|q                ; clk        ; clk      ; None                        ; None                      ; 0.495 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff1|q           ; mef:mach|flip_flop_d:ff0|q                ; clk        ; clk      ; None                        ; None                      ; 0.494 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff1|q           ; mef:mach|flip_flop_d:ff1|q~DUPLICATE      ; clk        ; clk      ; None                        ; None                      ; 0.493 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff1|q           ; mef:mach|flip_flop_d:ff0|q~DUPLICATE      ; clk        ; clk      ; None                        ; None                      ; 0.492 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff1|q           ; counter:count|flip_flop_d:ff2|q           ; clk        ; clk      ; None                        ; None                      ; 0.492 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff1|q           ; counter:count|flip_flop_d:ff2|q~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.490 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff1|q           ; counter:count|flip_flop_d:ff0|q~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.489 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff1|q           ; counter:count|flip_flop_d:ff0|q           ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff1|q           ; counter:count|flip_flop_d:ff1|q           ; clk        ; clk      ; None                        ; None                      ; 0.488 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff0|q           ; counter:count|flip_flop_d:ff1|q           ; clk        ; clk      ; None                        ; None                      ; 0.442 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[0]~DUPLICATE          ; div_clock:div|count[2]~DUPLICATE          ; clk        ; clk      ; None                        ; None                      ; 0.438 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[0]~DUPLICATE          ; div_clock:div|count[2]                    ; clk        ; clk      ; None                        ; None                      ; 0.437 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[0]~DUPLICATE          ; div_clock:div|count[1]~DUPLICATE          ; clk        ; clk      ; None                        ; None                      ; 0.436 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[1]                    ; div_clock:div|count[0]                    ; clk        ; clk      ; None                        ; None                      ; 0.436 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[1]                    ; div_clock:div|count[0]~DUPLICATE          ; clk        ; clk      ; None                        ; None                      ; 0.435 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[0]~DUPLICATE          ; div_clock:div|count[1]                    ; clk        ; clk      ; None                        ; None                      ; 0.434 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mef:mach|flip_flop_d:ff1|q                ; mef:mach|flip_flop_d:ff1|q                ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|clk                         ; div_clock:div|clk                         ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff0|q           ; counter:count|flip_flop_d:ff0|q           ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff2|q~DUPLICATE ; counter:count|flip_flop_d:ff2|q~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mef:mach|flip_flop_d:ff0|q~DUPLICATE      ; mef:mach|flip_flop_d:ff0|q~DUPLICATE      ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[1]~DUPLICATE          ; div_clock:div|count[1]~DUPLICATE          ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[0]                    ; div_clock:div|count[0]                    ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[2]                    ; div_clock:div|count[2]                    ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff2|q           ; counter:count|flip_flop_d:ff2|q           ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; counter:count|flip_flop_d:ff0|q~DUPLICATE ; counter:count|flip_flop_d:ff0|q~DUPLICATE ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mef:mach|flip_flop_d:ff1|q~DUPLICATE      ; mef:mach|flip_flop_d:ff1|q~DUPLICATE      ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; mef:mach|flip_flop_d:ff0|q                ; mef:mach|flip_flop_d:ff0|q                ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[2]~DUPLICATE          ; div_clock:div|count[2]~DUPLICATE          ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[0]~DUPLICATE          ; div_clock:div|count[0]~DUPLICATE          ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[1]                    ; div_clock:div|count[1]                    ; clk        ; clk      ; None                        ; None                      ; 0.396 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[1]~DUPLICATE          ; div_clock:div|clk                         ; clk        ; clk      ; None                        ; None                      ; 0.764 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[0]                    ; div_clock:div|clk                         ; clk        ; clk      ; None                        ; None                      ; 0.669 ns                ;
; N/A   ; Restricted to 500.00 MHz ( period = 2.000 ns ) ; div_clock:div|count[2]                    ; div_clock:div|clk                         ; clk        ; clk      ; None                        ; None                      ; 0.667 ns                ;
+-------+------------------------------------------------+-------------------------------------------+-------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------+
; tsu                                                                                        ;
+-------+--------------+------------+------+--------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To                                   ; To Clock ;
+-------+--------------+------------+------+--------------------------------------+----------+
; N/A   ; None         ; 0.704 ns   ; temp ; mef:mach|flip_flop_d:ff1|q           ; clk      ;
; N/A   ; None         ; 0.704 ns   ; temp ; mef:mach|flip_flop_d:ff1|q~DUPLICATE ; clk      ;
; N/A   ; None         ; 0.703 ns   ; temp ; mef:mach|flip_flop_d:ff0|q~DUPLICATE ; clk      ;
; N/A   ; None         ; 0.703 ns   ; temp ; mef:mach|flip_flop_d:ff0|q           ; clk      ;
+-------+--------------+------------+------+--------------------------------------+----------+


+----------------------------------------------------------------------------------------------------------+
; tco                                                                                                      ;
+-------+--------------+------------+-------------------------------------------+-------------+------------+
; Slack ; Required tco ; Actual tco ; From                                      ; To          ; From Clock ;
+-------+--------------+------------+-------------------------------------------+-------------+------------+
; N/A   ; None         ; 9.975 ns   ; mef:mach|flip_flop_d:ff1|q                ; z           ; clk        ;
; N/A   ; None         ; 9.733 ns   ; mef:mach|flip_flop_d:ff1|q                ; e[1]        ; clk        ;
; N/A   ; None         ; 9.700 ns   ; mef:mach|flip_flop_d:ff0|q                ; e[0]        ; clk        ;
; N/A   ; None         ; 9.454 ns   ; mef:mach|flip_flop_d:ff0|q~DUPLICATE      ; clcaux      ; clk        ;
; N/A   ; None         ; 9.349 ns   ; counter:count|flip_flop_d:ff0|q~DUPLICATE ; clcaux      ; clk        ;
; N/A   ; None         ; 9.225 ns   ; counter:count|flip_flop_d:ff1|q           ; clcaux      ; clk        ;
; N/A   ; None         ; 9.199 ns   ; mef:mach|flip_flop_d:ff1|q~DUPLICATE      ; clcaux      ; clk        ;
; N/A   ; None         ; 9.189 ns   ; counter:count|flip_flop_d:ff2|q           ; clcaux      ; clk        ;
; N/A   ; None         ; 9.117 ns   ; counter:count|flip_flop_d:ff2|q           ; countaux[2] ; clk        ;
; N/A   ; None         ; 9.099 ns   ; counter:count|flip_flop_d:ff1|q           ; countaux[1] ; clk        ;
; N/A   ; None         ; 9.078 ns   ; counter:count|flip_flop_d:ff0|q~DUPLICATE ; countaux[0] ; clk        ;
+-------+--------------+------------+-------------------------------------------+-------------+------------+


+--------------------------------------------------------------------------------------------------+
; th                                                                                               ;
+---------------+-------------+-----------+------+--------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To                                   ; To Clock ;
+---------------+-------------+-----------+------+--------------------------------------+----------+
; N/A           ; None        ; -0.464 ns ; temp ; mef:mach|flip_flop_d:ff0|q~DUPLICATE ; clk      ;
; N/A           ; None        ; -0.464 ns ; temp ; mef:mach|flip_flop_d:ff0|q           ; clk      ;
; N/A           ; None        ; -0.465 ns ; temp ; mef:mach|flip_flop_d:ff1|q           ; clk      ;
; N/A           ; None        ; -0.465 ns ; temp ; mef:mach|flip_flop_d:ff1|q~DUPLICATE ; clk      ;
+---------------+-------------+-----------+------+--------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Jun 20 23:14:59 2016
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off circuit -c circuit --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "div_clock:div|clk" as buffer
Info: Clock "clk" Internal fmax is restricted to 500.0 MHz between source register "counter:count|flip_flop_d:ff0|q" and destination register "mef:mach|flip_flop_d:ff1|q"
    Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 0.823 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N31; Fanout = 6; REG Node = 'counter:count|flip_flop_d:ff0|q'
            Info: 2: + IC(0.290 ns) + CELL(0.378 ns) = 0.668 ns; Loc. = LCCOMB_X15_Y7_N16; Fanout = 1; COMB Node = 'mef:mach|d1~0'
            Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.823 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 7; REG Node = 'mef:mach|flip_flop_d:ff1|q'
            Info: Total cell delay = 0.533 ns ( 64.76 % )
            Info: Total interconnect delay = 0.290 ns ( 35.24 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "clk" to destination register is 5.800 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(1.527 ns) + CELL(0.712 ns) = 3.093 ns; Loc. = LCFF_X35_Y10_N25; Fanout = 2; REG Node = 'div_clock:div|clk'
                Info: 3: + IC(1.430 ns) + CELL(0.000 ns) = 4.523 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'div_clock:div|clk~clkctrl'
                Info: 4: + IC(0.659 ns) + CELL(0.618 ns) = 5.800 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 7; REG Node = 'mef:mach|flip_flop_d:ff1|q'
                Info: Total cell delay = 2.184 ns ( 37.66 % )
                Info: Total interconnect delay = 3.616 ns ( 62.34 % )
            Info: - Longest clock path from clock "clk" to source register is 5.800 ns
                Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
                Info: 2: + IC(1.527 ns) + CELL(0.712 ns) = 3.093 ns; Loc. = LCFF_X35_Y10_N25; Fanout = 2; REG Node = 'div_clock:div|clk'
                Info: 3: + IC(1.430 ns) + CELL(0.000 ns) = 4.523 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'div_clock:div|clk~clkctrl'
                Info: 4: + IC(0.659 ns) + CELL(0.618 ns) = 5.800 ns; Loc. = LCFF_X15_Y7_N31; Fanout = 6; REG Node = 'counter:count|flip_flop_d:ff0|q'
                Info: Total cell delay = 2.184 ns ( 37.66 % )
                Info: Total interconnect delay = 3.616 ns ( 62.34 % )
        Info: + Micro clock to output delay of source is 0.094 ns
        Info: + Micro setup delay of destination is 0.090 ns
Info: tsu for register "mef:mach|flip_flop_d:ff1|q" (data pin = "temp", clock pin = "clk") is 0.704 ns
    Info: + Longest pin to register delay is 6.414 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D15; Fanout = 4; PIN Node = 'temp'
        Info: 2: + IC(5.075 ns) + CELL(0.357 ns) = 6.259 ns; Loc. = LCCOMB_X15_Y7_N16; Fanout = 1; COMB Node = 'mef:mach|d1~0'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.414 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 7; REG Node = 'mef:mach|flip_flop_d:ff1|q'
        Info: Total cell delay = 1.339 ns ( 20.88 % )
        Info: Total interconnect delay = 5.075 ns ( 79.12 % )
    Info: + Micro setup delay of destination is 0.090 ns
    Info: - Shortest clock path from clock "clk" to destination register is 5.800 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.527 ns) + CELL(0.712 ns) = 3.093 ns; Loc. = LCFF_X35_Y10_N25; Fanout = 2; REG Node = 'div_clock:div|clk'
        Info: 3: + IC(1.430 ns) + CELL(0.000 ns) = 4.523 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'div_clock:div|clk~clkctrl'
        Info: 4: + IC(0.659 ns) + CELL(0.618 ns) = 5.800 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 7; REG Node = 'mef:mach|flip_flop_d:ff1|q'
        Info: Total cell delay = 2.184 ns ( 37.66 % )
        Info: Total interconnect delay = 3.616 ns ( 62.34 % )
Info: tco from clock "clk" to destination pin "z" through register "mef:mach|flip_flop_d:ff1|q" is 9.975 ns
    Info: + Longest clock path from clock "clk" to source register is 5.800 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.527 ns) + CELL(0.712 ns) = 3.093 ns; Loc. = LCFF_X35_Y10_N25; Fanout = 2; REG Node = 'div_clock:div|clk'
        Info: 3: + IC(1.430 ns) + CELL(0.000 ns) = 4.523 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'div_clock:div|clk~clkctrl'
        Info: 4: + IC(0.659 ns) + CELL(0.618 ns) = 5.800 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 7; REG Node = 'mef:mach|flip_flop_d:ff1|q'
        Info: Total cell delay = 2.184 ns ( 37.66 % )
        Info: Total interconnect delay = 3.616 ns ( 62.34 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 4.081 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X15_Y7_N17; Fanout = 7; REG Node = 'mef:mach|flip_flop_d:ff1|q'
        Info: 2: + IC(2.073 ns) + CELL(2.008 ns) = 4.081 ns; Loc. = PIN_A13; Fanout = 0; PIN Node = 'z'
        Info: Total cell delay = 2.008 ns ( 49.20 % )
        Info: Total interconnect delay = 2.073 ns ( 50.80 % )
Info: th for register "mef:mach|flip_flop_d:ff0|q~DUPLICATE" (data pin = "temp", clock pin = "clk") is -0.464 ns
    Info: + Longest clock path from clock "clk" to destination register is 5.800 ns
        Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 2; CLK Node = 'clk'
        Info: 2: + IC(1.527 ns) + CELL(0.712 ns) = 3.093 ns; Loc. = LCFF_X35_Y10_N25; Fanout = 2; REG Node = 'div_clock:div|clk'
        Info: 3: + IC(1.430 ns) + CELL(0.000 ns) = 4.523 ns; Loc. = CLKCTRL_G8; Fanout = 9; COMB Node = 'div_clock:div|clk~clkctrl'
        Info: 4: + IC(0.659 ns) + CELL(0.618 ns) = 5.800 ns; Loc. = LCFF_X15_Y7_N23; Fanout = 8; REG Node = 'mef:mach|flip_flop_d:ff0|q~DUPLICATE'
        Info: Total cell delay = 2.184 ns ( 37.66 % )
        Info: Total interconnect delay = 3.616 ns ( 62.34 % )
    Info: + Micro hold delay of destination is 0.149 ns
    Info: - Shortest pin to register delay is 6.413 ns
        Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_D15; Fanout = 4; PIN Node = 'temp'
        Info: 2: + IC(5.074 ns) + CELL(0.357 ns) = 6.258 ns; Loc. = LCCOMB_X15_Y7_N22; Fanout = 1; COMB Node = 'mef:mach|d0~DUPLICATE'
        Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 6.413 ns; Loc. = LCFF_X15_Y7_N23; Fanout = 8; REG Node = 'mef:mach|flip_flop_d:ff0|q~DUPLICATE'
        Info: Total cell delay = 1.339 ns ( 20.88 % )
        Info: Total interconnect delay = 5.074 ns ( 79.12 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 190 megabytes
    Info: Processing ended: Mon Jun 20 23:14:59 2016
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


