FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"RIBBON_PULSE_IN_N";
2"RIBBON_PULSE_IN_P";
3"LE";
4"CLK";
5"GENERIC_PULSE_IN";
6"DATA";
7"GENERIC_DELAY_IN";
8"PULSE_INV_IN";
9"RIBBON_PULSE_OUT_N";
10"GENERIC_DELAY_OUT";
11"RIBBON_PULSE_OUT_P";
12"GENERIC_PULSE_OUT";
13"PULSE_INV_OUT";
%"PULSE_INVERTER"
"1","(1475,1300)","0","tubii_tk2_lib","I1";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"PULSE_INV_OUT"
VHDL_MODE"OUT"13;
"PULSE_INV_IN"
VHDL_MODE"IN"8;
%"INPORT"
"1","(-400,2550)","0","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"2;
%"INPORT"
"1","(-400,2450)","0","standard","I11";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"1;
%"INPORT"
"1","(-250,4050)","0","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"5;
%"INPORT"
"1","(-250,3950)","0","standard","I13";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"7;
%"OUTPORT"
"1","(3250,3900)","0","standard","I14";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"10;
%"OUTPORT"
"1","(3275,4075)","0","standard","I15";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"12;
%"OUTPORT"
"1","(2950,2175)","0","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"11;
%"OUTPORT"
"1","(2950,2125)","0","standard","I17";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"9;
%"OUTPORT"
"1","(2875,1300)","0","standard","I18";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"13;
%"TRANSLATION"
"1","(-2700,2975)","0","tubii_tk2_lib","I19";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
%"RIBBON_DELAY"
"1","(1425,2275)","0","tubii_tk2_lib","I2";
;
CDS_LIB"tubii_tk2_lib"
BLOCK"TRUE";
"PULSE_OUT_N \B"
VHDL_MODE"OUT"9;
"PULSE_OUT_P"
VHDL_MODE"OUT"11;
"PULSE_IN_N \B"
VHDL_MODE"IN"1;
"PULSE_IN_P"
VHDL_MODE"IN"2;
%"GENERIC_DELAYS"
"1","(1400,3800)","0","tubii_tk2_lib","I5";
;
BLOCK"TRUE"
CDS_LIB"tubii_tk2_lib";
"DELAY_OUT"
VHDL_MODE"OUT"10;
"PULSE_OUT"
VHDL_MODE"OUT"12;
"DELAY_IN"
VHDL_MODE"IN"7;
"PULSE_IN"
VHDL_MODE"IN"5;
"LE"
VHDL_MODE"IN"3;
"CLK"
VHDL_MODE"IN"4;
"DATA"
VHDL_MODE"IN"6;
%"INPORT"
"1","(-225,3725)","0","standard","I6";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"6;
%"INPORT"
"1","(-225,3625)","0","standard","I7";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"INPORT"
"1","(-225,3550)","0","standard","I8";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"3;
%"INPORT"
"1","(-450,1400)","0","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"8;
END.
