#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Jan 27 21:48:40 2021
# Process ID: 16580
# Current directory: C:/VIVADO_SFPGA/AP_WATCH
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13084 C:\VIVADO_SFPGA\AP_WATCH\AP_WATCH.xpr
# Log file: C:/VIVADO_SFPGA/AP_WATCH/vivado.log
# Journal file: C:/VIVADO_SFPGA/AP_WATCH\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xil/vivado-library-master'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/xil/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 1021.172 ; gain = 0.000
update_compile_order -fileset sources_1
make_wrapper -files [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd] -top
Wrote  : <C:\VIVADO_SFPGA\AP_WATCH\AP_WATCH.srcs\sources_1\bd\SixDigitCounter\SixDigitCounter.bd> 
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/synth/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/sim/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
add_files -norecurse C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd]
INFO: [BD 41-1662] The design 'SixDigitCounter.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/synth/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/sim/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BtnControl_0 .
Exporting to file C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hw_handoff/SixDigitCounter.hwh
Generated Block Design Tcl file C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hw_handoff/SixDigitCounter_bd.tcl
Generated Hardware Definition File C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/synth/SixDigitCounter.hwdef
export_ip_user_files -of_objects [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd] -directory C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files -ipstatic_source_dir C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/modelsim} {questa=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/questa} {riviera=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/riviera} {activehdl=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [BD 41-1662] The design 'SixDigitCounter.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/synth/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/sim/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
Exporting to file C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hw_handoff/SixDigitCounter.hwh
Generated Block Design Tcl file C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hw_handoff/SixDigitCounter_bd.tcl
Generated Hardware Definition File C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/synth/SixDigitCounter.hwdef
WARNING: [Runs 36-53] Possible issues detected after target generation. Generation state is unexpected for target 'Simulation'. Expected 'Generated', got 'Stale' for source 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/xil/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim_SixDigitCounter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sim_SixDigitCounter_vlog.prj"
"xvhdl --incr --relax -prj Sim_SixDigitCounter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/sim/SixDigitCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_BtnControl_0_2/sim/SixDigitCounter_BtnControl_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_BtnControl_0_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
"xelab -wto de5b365ebf024b6f94a3b04e16356e3a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Sim_SixDigitCounter_behav xil_defaultlib.Sim_SixDigitCounter xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/xil/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto de5b365ebf024b6f94a3b04e16356e3a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Sim_SixDigitCounter_behav xil_defaultlib.Sim_SixDigitCounter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_SixDigitCounter_behav -key {Behavioral:sim_1:Functional:Sim_SixDigitCounter} -tclbatch {Sim_SixDigitCounter.tcl} -protoinst "protoinst_files/SixDigitCounter.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SixDigitCounter.protoinst
Time resolution is 1 ps
source Sim_SixDigitCounter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_SixDigitCounter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:37 . Memory (MB): peak = 1021.172 ; gain = 0.000
run 50 us
open_bd_design {C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd}
Adding component instance block -- xilinx.com:module_ref:DataExpand3out:1.0 - DataExpand3out_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_1
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_2
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_3
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_4
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_5
Adding component instance block -- xilinx.com:module_ref:DataConcat3in:1.0 - DataConcat3in_0
Adding component instance block -- xilinx.com:module_ref:CntNbits_L:1.0 - Digit0
Adding component instance block -- xilinx.com:module_ref:CntNbits_L:1.0 - Digit1
Adding component instance block -- xilinx.com:module_ref:CntNbits_L:1.0 - Digit2
Adding component instance block -- xilinx.com:module_ref:CntNbits_L:1.0 - Digit3
Adding component instance block -- xilinx.com:module_ref:CntNbits_L:1.0 - Digit4
Adding component instance block -- xilinx.com:module_ref:CntNbits_L:1.0 - Digit5
Adding component instance block -- xilinx.com:module_ref:BTNMonitor:1.0 - BTNMonitor_0
Adding component instance block -- xilinx.com:module_ref:BTNMonitor:1.0 - BTNMonitor_1
Adding component instance block -- xilinx.com:module_ref:BtnControl:1.0 - BtnControl_0
Successfully read diagram <SixDigitCounter> from BD file <C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1046.852 ; gain = 25.680
close_sim
INFO: [Simtcl 6-16] Simulation closed
update_module_reference SixDigitCounter_BtnControl_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xil/vivado-library-master'.
Upgrading 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd'
INFO: [IP_Flow 19-1972] Upgraded SixDigitCounter_BtnControl_0_2 from BtnControl_v1_0 1.0 to BtnControl_v1_0 1.0
Wrote  : <C:\VIVADO_SFPGA\AP_WATCH\AP_WATCH.srcs\sources_1\bd\SixDigitCounter\SixDigitCounter.bd> 
Wrote  : <C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/ui/bd_60b216b1.ui> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1071.254 ; gain = 1.066
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
generate_target Simulation [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd]
Wrote  : <C:\VIVADO_SFPGA\AP_WATCH\AP_WATCH.srcs\sources_1\bd\SixDigitCounter\SixDigitCounter.bd> 
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/synth/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/sim/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BtnControl_0 .
Exporting to file C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hw_handoff/SixDigitCounter.hwh
Generated Block Design Tcl file C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hw_handoff/SixDigitCounter_bd.tcl
Generated Hardware Definition File C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/synth/SixDigitCounter.hwdef
export_ip_user_files -of_objects [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd] -directory C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files -ipstatic_source_dir C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/modelsim} {questa=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/questa} {riviera=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/riviera} {activehdl=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/xil/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim_SixDigitCounter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sim_SixDigitCounter_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_util_vector_logic_0_2/sim/SixDigitCounter_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixDigitCounter_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_util_vector_logic_1_0/sim/SixDigitCounter_util_vector_logic_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixDigitCounter_util_vector_logic_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_util_vector_logic_2_0/sim/SixDigitCounter_util_vector_logic_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixDigitCounter_util_vector_logic_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_util_vector_logic_3_0/sim/SixDigitCounter_util_vector_logic_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixDigitCounter_util_vector_logic_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_util_vector_logic_4_0/sim/SixDigitCounter_util_vector_logic_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SixDigitCounter_util_vector_logic_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj Sim_SixDigitCounter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/imports/HDL_Modules/CntNbits_L.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CntNbits_L'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/imports/HDL_Modules/DataExpand3out.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DataExpand3out'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/imports/HDL_Modules/DataConcat3in.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'DataConcat3in'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/imports/BtnMonitor_Wrong/BTNMonitor_Wrong.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BTNMonitor'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/new/BtnControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BtnControl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_CntNbits_L_0_0/sim/SixDigitCounter_CntNbits_L_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_CntNbits_L_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_CntNbits_L_0_1/sim/SixDigitCounter_CntNbits_L_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_CntNbits_L_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_DataExpand3out_0_1/sim/SixDigitCounter_DataExpand3out_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_DataExpand3out_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_Digit1_0/sim/SixDigitCounter_Digit1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_Digit1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_Digit2_0/sim/SixDigitCounter_Digit2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_Digit2_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_Digit3_0/sim/SixDigitCounter_Digit3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_Digit3_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_Digit4_0/sim/SixDigitCounter_Digit4_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_Digit4_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_DataConcat3in_0_1/sim/SixDigitCounter_DataConcat3in_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_DataConcat3in_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_BTNMonitor_0_2/sim/SixDigitCounter_BTNMonitor_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_BTNMonitor_0_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_BTNMonitor_0_3/sim/SixDigitCounter_BTNMonitor_0_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_BTNMonitor_0_3'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_BtnControl_0_2/sim/SixDigitCounter_BtnControl_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_BtnControl_0_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/sim/SixDigitCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_wrapper'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sim_1/new/Sim_SixDigitCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Sim_SixDigitCounter'
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1071.254 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
"xelab -wto de5b365ebf024b6f94a3b04e16356e3a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Sim_SixDigitCounter_behav xil_defaultlib.Sim_SixDigitCounter xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/xil/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto de5b365ebf024b6f94a3b04e16356e3a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Sim_SixDigitCounter_behav xil_defaultlib.Sim_SixDigitCounter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.BTNMonitor [btnmonitor_default]
Compiling architecture sixdigitcounter_btnmonitor_0_2_arch of entity xil_defaultlib.SixDigitCounter_BTNMonitor_0_2 [sixdigitcounter_btnmonitor_0_2_d...]
Compiling architecture sixdigitcounter_btnmonitor_0_3_arch of entity xil_defaultlib.SixDigitCounter_BTNMonitor_0_3 [sixdigitcounter_btnmonitor_0_3_d...]
Compiling architecture behavioral of entity xil_defaultlib.BtnControl [btncontrol_default]
Compiling architecture sixdigitcounter_btncontrol_0_2_arch of entity xil_defaultlib.SixDigitCounter_BtnControl_0_2 [sixdigitcounter_btncontrol_0_2_d...]
Compiling architecture behavioral of entity xil_defaultlib.DataConcat3in [dataconcat3in_default]
Compiling architecture sixdigitcounter_dataconcat3in_0_1_arch of entity xil_defaultlib.SixDigitCounter_DataConcat3in_0_1 [sixdigitcounter_dataconcat3in_0_...]
Compiling architecture behavioral of entity xil_defaultlib.DataExpand3out [dataexpand3out_default]
Compiling architecture sixdigitcounter_dataexpand3out_0_1_arch of entity xil_defaultlib.SixDigitCounter_DataExpand3out_0_1 [sixdigitcounter_dataexpand3out_0...]
Compiling architecture behavioral of entity xil_defaultlib.CntNbits_L [cntnbits_l_default]
Compiling architecture sixdigitcounter_cntnbits_l_0_0_arch of entity xil_defaultlib.SixDigitCounter_CntNbits_L_0_0 [sixdigitcounter_cntnbits_l_0_0_d...]
Compiling architecture behavioral of entity xil_defaultlib.CntNbits_L [\CntNbits_L(limit=5)\]
Compiling architecture sixdigitcounter_cntnbits_l_0_1_arch of entity xil_defaultlib.SixDigitCounter_CntNbits_L_0_1 [sixdigitcounter_cntnbits_l_0_1_d...]
Compiling architecture sixdigitcounter_digit1_0_arch of entity xil_defaultlib.SixDigitCounter_Digit1_0 [sixdigitcounter_digit1_0_default]
Compiling architecture sixdigitcounter_digit2_0_arch of entity xil_defaultlib.SixDigitCounter_Digit2_0 [sixdigitcounter_digit2_0_default]
Compiling architecture sixdigitcounter_digit3_0_arch of entity xil_defaultlib.SixDigitCounter_Digit3_0 [sixdigitcounter_digit3_0_default]
Compiling architecture behavioral of entity xil_defaultlib.CntNbits_L [\CntNbits_L(limit=2)\]
Compiling architecture sixdigitcounter_digit4_0_arch of entity xil_defaultlib.SixDigitCounter_Digit4_0 [sixdigitcounter_digit4_0_default]
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.SixDigitCounter_util_vector_logi...
Compiling module xil_defaultlib.SixDigitCounter_util_vector_logi...
Compiling module xil_defaultlib.SixDigitCounter_util_vector_logi...
Compiling module xil_defaultlib.SixDigitCounter_util_vector_logi...
Compiling module xil_defaultlib.SixDigitCounter_util_vector_logi...
Compiling architecture structure of entity xil_defaultlib.SixDigitCounter [sixdigitcounter_default]
Compiling architecture structure of entity xil_defaultlib.SixDigitCounter_wrapper [sixdigitcounter_wrapper_default]
Compiling architecture behavioral of entity xil_defaultlib.sim_sixdigitcounter
Built simulation snapshot Sim_SixDigitCounter_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim/xsim.dir/Sim_SixDigitCounter_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Wed Jan 27 21:58:24 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1071.254 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_SixDigitCounter_behav -key {Behavioral:sim_1:Functional:Sim_SixDigitCounter} -tclbatch {Sim_SixDigitCounter.tcl} -protoinst "protoinst_files/SixDigitCounter.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SixDigitCounter.protoinst
Time resolution is 1 ps
source Sim_SixDigitCounter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_SixDigitCounter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 1081.766 ; gain = 10.512
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
file delete -force C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_module_reference SixDigitCounter_BtnControl_0_2
INFO: [IP_Flow 19-5107] Inferred bus interface 'CLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-5661] Bus Interface 'CLK' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/xil/vivado-library-master'.
Upgrading 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd'
INFO: [IP_Flow 19-1972] Upgraded SixDigitCounter_BtnControl_0_2 from BtnControl_v1_0 1.0 to BtnControl_v1_0 1.0
Wrote  : <C:\VIVADO_SFPGA\AP_WATCH\AP_WATCH.srcs\sources_1\bd\SixDigitCounter\SixDigitCounter.bd> 
update_module_reference: Time (s): cpu = 00:00:01 ; elapsed = 00:00:13 . Memory (MB): peak = 1081.766 ; gain = 0.000
make_wrapper -files [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd] -top
Wrote  : <C:\VIVADO_SFPGA\AP_WATCH\AP_WATCH.srcs\sources_1\bd\SixDigitCounter\SixDigitCounter.bd> 
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/synth/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/sim/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
add_files -norecurse C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd]
INFO: [BD 41-1662] The design 'SixDigitCounter.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\VIVADO_SFPGA\AP_WATCH\AP_WATCH.srcs\sources_1\bd\SixDigitCounter\SixDigitCounter.bd> 
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/synth/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/sim/SixDigitCounter.vhd
VHDL Output written to : C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block BtnControl_0 .
Exporting to file C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hw_handoff/SixDigitCounter.hwh
Generated Block Design Tcl file C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hw_handoff/SixDigitCounter_bd.tcl
Generated Hardware Definition File C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/synth/SixDigitCounter.hwdef
export_ip_user_files -of_objects [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/SixDigitCounter.bd] -directory C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/sim_scripts -ip_user_files_dir C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files -ipstatic_source_dir C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/modelsim} {questa=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/questa} {riviera=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/riviera} {activehdl=C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/xil/Vivado/2020.1/data/xsim/xsim.ini' copied to run dir:'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Sim_SixDigitCounter' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj Sim_SixDigitCounter_vlog.prj"
"xvhdl --incr --relax -prj Sim_SixDigitCounter_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/new/BtnControl.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'BtnControl'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/ip/SixDigitCounter_BtnControl_0_2/sim/SixDigitCounter_BtnControl_0_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_BtnControl_0_2'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.ip_user_files/bd/SixDigitCounter/sim/SixDigitCounter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SixDigitCounter_wrapper'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
"xelab -wto de5b365ebf024b6f94a3b04e16356e3a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Sim_SixDigitCounter_behav xil_defaultlib.Sim_SixDigitCounter xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: E:/xil/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto de5b365ebf024b6f94a3b04e16356e3a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L util_vector_logic_v2_0_1 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Sim_SixDigitCounter_behav xil_defaultlib.Sim_SixDigitCounter xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Sim_SixDigitCounter_behav -key {Behavioral:sim_1:Functional:Sim_SixDigitCounter} -tclbatch {Sim_SixDigitCounter.tcl} -protoinst "protoinst_files/SixDigitCounter.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/SixDigitCounter.protoinst
Time resolution is 1 ps
source Sim_SixDigitCounter.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Sim_SixDigitCounter_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:19 . Memory (MB): peak = 1085.633 ; gain = 3.867
run 50 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd] -no_script -reset -force -quiet
remove_files  C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
file delete -force C:/VIVADO_SFPGA/AP_WATCH/AP_WATCH.srcs/sources_1/bd/SixDigitCounter/hdl/SixDigitCounter_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Wed Jan 27 22:06:29 2021...
