Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sat Nov 26 13:00:56 2016
| Host         : 3003-15 running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file FIFO_control_sets_placed.rpt
| Design       : FIFO
| Device       : xc7vx485t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |              13 |            6 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              32 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------+------------------------+------------------+------------------+----------------+
|        Clock Signal       |      Enable Signal     | Set/Reset Signal | Slice Load Count | Bel Load Count |
+---------------------------+------------------------+------------------+------------------+----------------+
|  effective_write_clk_BUFG | fifo_mem[0][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  effective_write_clk_BUFG | fifo_mem[1][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  effective_write_clk_BUFG | fifo_mem[2][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  effective_write_clk_BUFG | fifo_mem[3][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  effective_write_clk_BUFG | fifo_mem[4][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  effective_write_clk_BUFG | fifo_mem[5][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  effective_write_clk_BUFG | fifo_mem[6][3]_i_1_n_0 | rst_IBUF         |                1 |              4 |
|  effective_write_clk_BUFG | fifo_mem[7][3]_i_1_n_0 | rst_IBUF         |                2 |              4 |
|  effective_write_clk_BUFG |                        | rst_IBUF         |                2 |              5 |
|  effective_read_clk       |                        | rst_IBUF         |                4 |              8 |
+---------------------------+------------------------+------------------+------------------+----------------+


