{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1614247065096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1614247065100 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 25 10:57:44 2021 " "Processing started: Thu Feb 25 10:57:44 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1614247065100 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614247065100 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Practica_4 -c Practica_4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Practica_4 -c Practica_4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614247065100 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1614247065744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1614247065744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file practica_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Practica_4 " "Found entity 1: Practica_4" {  } { { "Practica_4.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_4/Practica_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614247075506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614247075506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_meta.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ff_meta.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FF_META " "Found entity 1: FF_META" {  } { { "FF_META.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_4/FF_META.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614247075535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1614247075535 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Practica_4 " "Elaborating entity \"Practica_4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1614247075962 ""}
{ "Warning" "WSGN_SEARCH_FILE" "p_3.vhd 2 1 " "Using design file p_3.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 P_3-BEHAVIOR " "Found design unit 1: P_3-BEHAVIOR" {  } { { "p_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_4/p_3.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614247077430 ""} { "Info" "ISGN_ENTITY_NAME" "1 P_3 " "Found entity 1: P_3" {  } { { "p_3.vhd" "" { Text "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_4/p_3.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1614247077430 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1614247077430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "P_3 P_3:inst11 " "Elaborating entity \"P_3\" for hierarchy \"P_3:inst11\"" {  } { { "Practica_4.bdf" "inst11" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_4/Practica_4.bdf" { { 512 312 456 640 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614247077444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FF_META FF_META:inst18 " "Elaborating entity \"FF_META\" for hierarchy \"FF_META:inst18\"" {  } { { "Practica_4.bdf" "inst18" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_4/Practica_4.bdf" { { 496 -32 112 592 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614247077498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7485 7485:inst2 " "Elaborating entity \"7485\" for hierarchy \"7485:inst2\"" {  } { { "Practica_4.bdf" "inst2" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_4/Practica_4.bdf" { { 200 712 832 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614247077577 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7485:inst2 " "Elaborated megafunction instantiation \"7485:inst2\"" {  } { { "Practica_4.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_4/Practica_4.bdf" { { 200 712 832 408 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614247077602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f7485 7485:inst2\|f7485:sub " "Elaborating entity \"f7485\" for hierarchy \"7485:inst2\|f7485:sub\"" {  } { { "7485.tdf" "sub" { Text "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614247077626 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "7485:inst2\|f7485:sub 7485:inst2 " "Elaborated megafunction instantiation \"7485:inst2\|f7485:sub\", which is child of megafunction instantiation \"7485:inst2\"" {  } { { "7485.tdf" "" { Text "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/7485.tdf" 27 3 0 } } { "Practica_4.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_4/Practica_4.bdf" { { 200 712 832 408 "inst2" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614247077658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74147 74147:inst " "Elaborating entity \"74147\" for hierarchy \"74147:inst\"" {  } { { "Practica_4.bdf" "inst" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_4/Practica_4.bdf" { { 48 392 512 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614247077675 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74147:inst " "Elaborated megafunction instantiation \"74147:inst\"" {  } { { "Practica_4.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_4/Practica_4.bdf" { { 48 392 512 224 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614247077768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74191 74191:inst1 " "Elaborating entity \"74191\" for hierarchy \"74191:inst1\"" {  } { { "Practica_4.bdf" "inst1" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_4/Practica_4.bdf" { { 240 384 504 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614247077787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74191:inst1 " "Elaborated megafunction instantiation \"74191:inst1\"" {  } { { "Practica_4.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_4/Practica_4.bdf" { { 240 384 504 400 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614247077803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74191 74191:inst1\|f74191:sub " "Elaborating entity \"f74191\" for hierarchy \"74191:inst1\|f74191:sub\"" {  } { { "74191.tdf" "sub" { Text "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/74191.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614247077817 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC 125 " "Primitive \"VCC\" of instance \"125\" not used" {  } { { "f74191.bdf" "" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/f74191.bdf" { { 664 264 296 680 "125" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1614247077836 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74191:inst1\|f74191:sub 74191:inst1 " "Elaborated megafunction instantiation \"74191:inst1\|f74191:sub\", which is child of megafunction instantiation \"74191:inst1\"" {  } { { "74191.tdf" "" { Text "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/74191.tdf" 33 3 0 } } { "Practica_4.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_4/Practica_4.bdf" { { 240 384 504 400 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614247077837 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inhb 74191:inst1\|f74191:sub\|inhb:55 " "Elaborating entity \"inhb\" for hierarchy \"74191:inst1\|f74191:sub\|inhb:55\"" {  } { { "f74191.bdf" "55" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/f74191.bdf" { { 168 568 632 208 "55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614247077851 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74191:inst1\|f74191:sub\|inhb:55 74191:inst1 " "Elaborated megafunction instantiation \"74191:inst1\|f74191:sub\|inhb:55\", which is child of megafunction instantiation \"74191:inst1\"" {  } { { "f74191.bdf" "" { Schematic "d:/programas/intelfpga_lite/quartus_ii_18.1/quartus/libraries/others/maxplus2/f74191.bdf" { { 168 568 632 208 "55" "" } } } } { "Practica_4.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_4/Practica_4.bdf" { { 240 384 504 400 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614247077875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7447 7447:inst12 " "Elaborating entity \"7447\" for hierarchy \"7447:inst12\"" {  } { { "Practica_4.bdf" "inst12" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_4/Practica_4.bdf" { { 56 960 1080 216 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614247077892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7447:inst12 " "Elaborated megafunction instantiation \"7447:inst12\"" {  } { { "Practica_4.bdf" "" { Schematic "D:/Programas/intelFPGA_lite/Projects_MAX10/Practica_4/Practica_4.bdf" { { 56 960 1080 216 "inst12" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614247077921 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "3 " "Ignored 3 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Design Software" 0 -1 1614247078743 ""} { "Info" "IMLS_MLS_IGNORED_CASCADE" "1 " "Ignored 1 CASCADE buffer(s)" {  } {  } 0 13017 "Ignored %1!d! CASCADE buffer(s)" 0 0 "Design Software" 0 -1 1614247078743 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1614247078743 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1614247079811 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1614247081290 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1614247081290 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "75 " "Implemented 75 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1614247082079 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1614247082079 ""} { "Info" "ICUT_CUT_TM_LCELLS" "46 " "Implemented 46 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1614247082079 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1614247082079 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1614247082149 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 25 10:58:02 2021 " "Processing ended: Thu Feb 25 10:58:02 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1614247082149 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1614247082149 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1614247082149 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1614247082149 ""}
