{"Source Block": ["oh/src/common/hdl/oh_memory_sp.v@36:88@HdlStmIf", "    );\n\n   \n  \n   generate\n      if(ASIC)\n\tbegin : g0\n\t   asic_sram_sp #(.DW(DW),\n\t\t\t  .DEPTH(DEPTH),\n\t\t\t  .PROJ(PROJ),\n\t\t\t  .MCW(MCW))\t     \n\t   sram_sp (// Outputs\n\t\t    .dout       (dout[DW-1:0]),\n\t\t    // Inputs\n\t\t    .clk        (clk),\n\t\t    .en         (en),\n\t\t    .we         (we),\n\t\t    .wem        (wem[DW-1:0]),\n\t\t    .addr       (addr[AW-1:0]),\n\t\t    .din        (din[DW-1:0]),\n\t\t    .vdd        (vdd),\n\t\t    .vddm       (vddm),\n\t\t    .vss        (vss),\n\t\t    .shutdown   (shutdown),\n\t\t    .memconfig  (memconfig[MCW-1:0]),\n\t\t    .memrepair  (memrepair[MCW-1:0]),\n\t\t    .bist_en    (bist_en),\n\t\t    .bist_we    (bist_we),\n\t\t    .bist_wem   (bist_wem[DW-1:0]),\n\t\t    .bist_addr  (bist_addr[AW-1:0]),\n\t\t    .bist_din   (bist_din[DW-1:0]));\n\tend\n      else\n\tbegin : g0\n\t   oh_memory_ram #(.DW(DW),\n\t\t\t   .DEPTH(DEPTH))\t     \n\t   sram_sp (//read port\n\t\t    .rd_dout (dout[DW-1:0]),\n\t\t    .rd_clk  (clk),\n\t\t    .rd_addr (addr[AW-1:0]),\n\t\t    .rd_en   (en & ~we),\n\t\t    //write port\n\t\t    .wr_clk  (clk),\n\t\t    .wr_en   (en & we),\n\t\t    .wr_addr (addr[AW-1:0]),\n\t\t    .wr_wem  (wem[DW-1:0]),\n\t\t    .wr_din  (din[DW-1:0]));\n\tend\n   endgenerate\n  \nendmodule // oh_memory_sp\n\n\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[45, "\t\t\t  .PROJ(PROJ),\n"]], "Add": []}}