#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1877430 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x18775c0 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x185ff80 .functor NOT 1, L_0x18b90d0, C4<0>, C4<0>, C4<0>;
L_0x18b8f20 .functor XOR 10, L_0x18b8d50, L_0x18b8e80, C4<0000000000>, C4<0000000000>;
L_0x18b9030 .functor XOR 10, L_0x18b8f20, L_0x18b8f90, C4<0000000000>, C4<0000000000>;
v0x18b4ce0_0 .net *"_ivl_10", 9 0, L_0x18b8f90;  1 drivers
v0x18b4de0_0 .net *"_ivl_12", 9 0, L_0x18b9030;  1 drivers
v0x18b4ec0_0 .net *"_ivl_2", 9 0, L_0x18b8cb0;  1 drivers
v0x18b4f80_0 .net *"_ivl_4", 9 0, L_0x18b8d50;  1 drivers
v0x18b5060_0 .net *"_ivl_6", 9 0, L_0x18b8e80;  1 drivers
v0x18b5190_0 .net *"_ivl_8", 9 0, L_0x18b8f20;  1 drivers
v0x18b5270_0 .var "clk", 0 0;
v0x18b5310_0 .net "in", 3 0, v0x18b20c0_0;  1 drivers
v0x18b53b0_0 .net "out_any_dut", 3 1, L_0x18b7870;  1 drivers
v0x18b5470_0 .net "out_any_ref", 3 1, L_0x1860540;  1 drivers
v0x18b5540_0 .net "out_both_dut", 2 0, L_0x18b6d40;  1 drivers
v0x18b5610_0 .net "out_both_ref", 2 0, L_0x1860270;  1 drivers
v0x18b56e0_0 .net "out_different_dut", 3 0, L_0x18b8620;  1 drivers
v0x18b57b0_0 .net "out_different_ref", 3 0, L_0x1860790;  1 drivers
v0x18b5880_0 .var/2u "stats1", 287 0;
v0x18b5940_0 .var/2u "strobe", 0 0;
v0x18b5a00_0 .net "tb_match", 0 0, L_0x18b90d0;  1 drivers
v0x18b5ad0_0 .net "tb_mismatch", 0 0, L_0x185ff80;  1 drivers
v0x18b5b70_0 .net "wavedrom_enable", 0 0, v0x18b2220_0;  1 drivers
v0x18b5c40_0 .net "wavedrom_title", 511 0, v0x18b22c0_0;  1 drivers
E_0x18711a0/0 .event negedge, v0x18b2000_0;
E_0x18711a0/1 .event posedge, v0x18b2000_0;
E_0x18711a0 .event/or E_0x18711a0/0, E_0x18711a0/1;
L_0x18b8cb0 .concat [ 4 3 3 0], L_0x1860790, L_0x1860540, L_0x1860270;
L_0x18b8d50 .concat [ 4 3 3 0], L_0x1860790, L_0x1860540, L_0x1860270;
L_0x18b8e80 .concat [ 4 3 3 0], L_0x18b8620, L_0x18b7870, L_0x18b6d40;
L_0x18b8f90 .concat [ 4 3 3 0], L_0x1860790, L_0x1860540, L_0x1860270;
L_0x18b90d0 .cmp/eeq 10, L_0x18b8cb0, L_0x18b9030;
S_0x1877750 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x18775c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1860270 .functor AND 3, L_0x18b5d40, L_0x18b5de0, C4<111>, C4<111>;
L_0x1860540 .functor OR 3, L_0x18b5f70, L_0x18b6010, C4<000>, C4<000>;
L_0x1860790 .functor XOR 4, v0x18b20c0_0, L_0x18b6460, C4<0000>, C4<0000>;
v0x185f770_0 .net *"_ivl_1", 2 0, L_0x18b5d40;  1 drivers
v0x185fab0_0 .net *"_ivl_13", 0 0, L_0x18b61d0;  1 drivers
v0x185fd80_0 .net *"_ivl_15", 2 0, L_0x18b6380;  1 drivers
v0x1860090_0 .net *"_ivl_16", 3 0, L_0x18b6460;  1 drivers
v0x1860380_0 .net *"_ivl_3", 2 0, L_0x18b5de0;  1 drivers
v0x1860650_0 .net *"_ivl_7", 2 0, L_0x18b5f70;  1 drivers
v0x1860860_0 .net *"_ivl_9", 2 0, L_0x18b6010;  1 drivers
v0x18b13d0_0 .net "in", 3 0, v0x18b20c0_0;  alias, 1 drivers
v0x18b14b0_0 .net "out_any", 3 1, L_0x1860540;  alias, 1 drivers
v0x18b1620_0 .net "out_both", 2 0, L_0x1860270;  alias, 1 drivers
v0x18b1700_0 .net "out_different", 3 0, L_0x1860790;  alias, 1 drivers
L_0x18b5d40 .part v0x18b20c0_0, 0, 3;
L_0x18b5de0 .part v0x18b20c0_0, 1, 3;
L_0x18b5f70 .part v0x18b20c0_0, 0, 3;
L_0x18b6010 .part v0x18b20c0_0, 1, 3;
L_0x18b61d0 .part v0x18b20c0_0, 0, 1;
L_0x18b6380 .part v0x18b20c0_0, 1, 3;
L_0x18b6460 .concat [ 3 1 0 0], L_0x18b6380, L_0x18b61d0;
S_0x18b1860 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x18775c0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x18b2000_0 .net "clk", 0 0, v0x18b5270_0;  1 drivers
v0x18b20c0_0 .var "in", 3 0;
v0x18b2180_0 .net "tb_match", 0 0, L_0x18b90d0;  alias, 1 drivers
v0x18b2220_0 .var "wavedrom_enable", 0 0;
v0x18b22c0_0 .var "wavedrom_title", 511 0;
E_0x1870d30 .event posedge, v0x18b2000_0;
E_0x1871620 .event negedge, v0x18b2000_0;
S_0x18b1b00 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x18b1860;
 .timescale -12 -12;
v0x18b1d00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x18b1e00 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x18b1860;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18b2490 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x18775c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1878390 .functor AND 1, L_0x18b68c0, L_0x18b6990, C4<1>, C4<1>;
L_0x188a0a0 .functor AND 1, L_0x18b6b20, L_0x18b6c00, C4<1>, C4<1>;
L_0x188a110 .functor AND 1, L_0x18b6f20, L_0x18b6fc0, C4<1>, C4<1>;
L_0x18b74d0 .functor OR 1, L_0x18b7110, L_0x18b73c0, C4<0>, C4<0>;
L_0x18b7460 .functor OR 1, L_0x18b7610, L_0x18b76b0, C4<0>, C4<0>;
L_0x18b7bd0 .functor OR 1, L_0x18b7a00, L_0x18b7b30, C4<0>, C4<0>;
L_0x18b7f50 .functor XOR 1, L_0x18b7d70, L_0x18b7eb0, C4<0>, C4<0>;
L_0x18b81b0 .functor XOR 1, L_0x18b8060, L_0x18b7e10, C4<0>, C4<0>;
L_0x18b8510 .functor XOR 1, L_0x18b8310, L_0x18b8470, C4<0>, C4<0>;
L_0x18b8af0 .functor XOR 1, L_0x18b88d0, L_0x18b8970, C4<0>, C4<0>;
v0x18b2700_0 .net *"_ivl_1", 2 0, L_0x18b6640;  1 drivers
v0x18b27e0_0 .net *"_ivl_11", 0 0, L_0x18b6990;  1 drivers
v0x18b28c0_0 .net *"_ivl_12", 0 0, L_0x1878390;  1 drivers
v0x18b29b0_0 .net *"_ivl_17", 0 0, L_0x18b6b20;  1 drivers
v0x18b2a90_0 .net *"_ivl_19", 0 0, L_0x18b6c00;  1 drivers
v0x18b2bc0_0 .net *"_ivl_20", 0 0, L_0x188a0a0;  1 drivers
v0x18b2ca0_0 .net *"_ivl_26", 0 0, L_0x18b6f20;  1 drivers
v0x18b2d80_0 .net *"_ivl_28", 0 0, L_0x18b6fc0;  1 drivers
v0x18b2e60_0 .net *"_ivl_29", 0 0, L_0x188a110;  1 drivers
v0x18b2fd0_0 .net *"_ivl_3", 0 0, L_0x18b66e0;  1 drivers
v0x18b30b0_0 .net *"_ivl_34", 0 0, L_0x18b7110;  1 drivers
v0x18b3190_0 .net *"_ivl_36", 0 0, L_0x18b73c0;  1 drivers
v0x18b3270_0 .net *"_ivl_37", 0 0, L_0x18b74d0;  1 drivers
v0x18b3350_0 .net *"_ivl_42", 0 0, L_0x18b7610;  1 drivers
v0x18b3430_0 .net *"_ivl_44", 0 0, L_0x18b76b0;  1 drivers
v0x18b3510_0 .net *"_ivl_45", 0 0, L_0x18b7460;  1 drivers
v0x18b35f0_0 .net *"_ivl_51", 0 0, L_0x18b7a00;  1 drivers
v0x18b36d0_0 .net *"_ivl_53", 0 0, L_0x18b7b30;  1 drivers
v0x18b37b0_0 .net *"_ivl_54", 0 0, L_0x18b7bd0;  1 drivers
v0x18b3890_0 .net *"_ivl_59", 0 0, L_0x18b7d70;  1 drivers
v0x18b3970_0 .net *"_ivl_61", 0 0, L_0x18b7eb0;  1 drivers
v0x18b3a50_0 .net *"_ivl_62", 0 0, L_0x18b7f50;  1 drivers
v0x18b3b30_0 .net *"_ivl_67", 0 0, L_0x18b8060;  1 drivers
v0x18b3c10_0 .net *"_ivl_69", 0 0, L_0x18b7e10;  1 drivers
v0x18b3cf0_0 .net *"_ivl_70", 0 0, L_0x18b81b0;  1 drivers
v0x18b3dd0_0 .net *"_ivl_75", 0 0, L_0x18b8310;  1 drivers
v0x18b3eb0_0 .net *"_ivl_77", 0 0, L_0x18b8470;  1 drivers
v0x18b3f90_0 .net *"_ivl_78", 0 0, L_0x18b8510;  1 drivers
v0x18b4070_0 .net *"_ivl_84", 0 0, L_0x18b88d0;  1 drivers
v0x18b4150_0 .net *"_ivl_86", 0 0, L_0x18b8970;  1 drivers
v0x18b4230_0 .net *"_ivl_87", 0 0, L_0x18b8af0;  1 drivers
v0x18b4310_0 .net *"_ivl_9", 0 0, L_0x18b68c0;  1 drivers
v0x18b43f0_0 .net "in", 3 0, v0x18b20c0_0;  alias, 1 drivers
v0x18b46c0_0 .net "out_any", 3 1, L_0x18b7870;  alias, 1 drivers
v0x18b47a0_0 .net "out_both", 2 0, L_0x18b6d40;  alias, 1 drivers
v0x18b4880_0 .net "out_different", 3 0, L_0x18b8620;  alias, 1 drivers
v0x18b4960_0 .net "shifted_in", 3 0, L_0x18b6780;  1 drivers
L_0x18b6640 .part v0x18b20c0_0, 0, 3;
L_0x18b66e0 .part v0x18b20c0_0, 3, 1;
L_0x18b6780 .concat [ 1 3 0 0], L_0x18b66e0, L_0x18b6640;
L_0x18b68c0 .part v0x18b20c0_0, 0, 1;
L_0x18b6990 .part L_0x18b6780, 0, 1;
L_0x18b6b20 .part v0x18b20c0_0, 1, 1;
L_0x18b6c00 .part L_0x18b6780, 1, 1;
L_0x18b6d40 .concat8 [ 1 1 1 0], L_0x1878390, L_0x188a0a0, L_0x188a110;
L_0x18b6f20 .part v0x18b20c0_0, 2, 1;
L_0x18b6fc0 .part L_0x18b6780, 2, 1;
L_0x18b7110 .part v0x18b20c0_0, 1, 1;
L_0x18b73c0 .part L_0x18b6780, 1, 1;
L_0x18b7610 .part v0x18b20c0_0, 2, 1;
L_0x18b76b0 .part L_0x18b6780, 2, 1;
L_0x18b7870 .concat8 [ 1 1 1 0], L_0x18b74d0, L_0x18b7460, L_0x18b7bd0;
L_0x18b7a00 .part v0x18b20c0_0, 3, 1;
L_0x18b7b30 .part L_0x18b6780, 3, 1;
L_0x18b7d70 .part v0x18b20c0_0, 0, 1;
L_0x18b7eb0 .part L_0x18b6780, 0, 1;
L_0x18b8060 .part v0x18b20c0_0, 1, 1;
L_0x18b7e10 .part L_0x18b6780, 1, 1;
L_0x18b8310 .part v0x18b20c0_0, 2, 1;
L_0x18b8470 .part L_0x18b6780, 2, 1;
L_0x18b8620 .concat8 [ 1 1 1 1], L_0x18b7f50, L_0x18b81b0, L_0x18b8510, L_0x18b8af0;
L_0x18b88d0 .part v0x18b20c0_0, 3, 1;
L_0x18b8970 .part L_0x18b6780, 3, 1;
S_0x18b4ac0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x18775c0;
 .timescale -12 -12;
E_0x1858a20 .event anyedge, v0x18b5940_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x18b5940_0;
    %nor/r;
    %assign/vec4 v0x18b5940_0, 0;
    %wait E_0x1858a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18b1860;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x18b20c0_0, 0;
    %wait E_0x1871620;
    %wait E_0x1870d30;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x18b20c0_0, 0;
    %wait E_0x1870d30;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x18b20c0_0, 0;
    %wait E_0x1870d30;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x18b20c0_0, 0;
    %wait E_0x1870d30;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x18b20c0_0, 0;
    %wait E_0x1870d30;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x18b20c0_0, 0;
    %wait E_0x1871620;
    %fork TD_tb.stim1.wavedrom_stop, S_0x18b1e00;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x18b20c0_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1871620;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x18b20c0_0, 0;
    %wait E_0x1870d30;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x18b20c0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x18775c0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b5270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x18b5940_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x18775c0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x18b5270_0;
    %inv;
    %store/vec4 v0x18b5270_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x18775c0;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x18b2000_0, v0x18b5ad0_0, v0x18b5310_0, v0x18b5610_0, v0x18b5540_0, v0x18b5470_0, v0x18b53b0_0, v0x18b57b0_0, v0x18b56e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x18775c0;
T_7 ;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x18775c0;
T_8 ;
    %wait E_0x18711a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b5880_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5880_0, 4, 32;
    %load/vec4 v0x18b5a00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5880_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x18b5880_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5880_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x18b5610_0;
    %load/vec4 v0x18b5610_0;
    %load/vec4 v0x18b5540_0;
    %xor;
    %load/vec4 v0x18b5610_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5880_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5880_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x18b5470_0;
    %load/vec4 v0x18b5470_0;
    %load/vec4 v0x18b53b0_0;
    %xor;
    %load/vec4 v0x18b5470_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5880_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5880_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x18b57b0_0;
    %load/vec4 v0x18b57b0_0;
    %load/vec4 v0x18b56e0_0;
    %xor;
    %load/vec4 v0x18b57b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5880_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x18b5880_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x18b5880_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/gatesv/iter0/response27/top_module.sv";
