// Seed: 1918863806
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  output wor id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_4 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd42,
    parameter id_6 = 32'd36
) (
    id_1,
    _id_2
);
  output wire _id_2;
  output wire id_1;
  localparam id_3 = 1;
  logic [id_2 : {  1  ,  id_2  }] id_4, id_5;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_5,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  integer _id_6;
  assign id_6 = id_4[(id_6) :-1%id_6];
endmodule
