#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017493395400 .scope module, "complex_mult_tb" "complex_mult_tb" 2 3;
 .timescale -9 -9;
v00000174933f7590_0 .var/s "Im_in_1", 7 0;
v00000174933f7810_0 .var/s "Im_in_2", 7 0;
v00000174933f78b0_0 .net/s "Im_out", 15 0, L_00000174933964a0;  1 drivers
v00000174933f71d0_0 .var/s "Re_in_1", 7 0;
v00000174933f79f0_0 .var/s "Re_in_2", 7 0;
v00000174933f7b30_0 .net/s "Re_out", 15 0, L_0000017493396510;  1 drivers
v00000174933f7bd0_0 .var "clk", 0 0;
v00000174933f7d10_0 .var/s "data_valid_in", 1 0;
v00000174933f7db0_0 .net/s "data_valid_out", 1 0, L_0000017493396430;  1 drivers
S_0000017493395590 .scope module, "dut" "Complex_Multiplier" 2 110, 3 4 0, S_0000017493395400;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 8 "Re_in_1";
    .port_info 2 /INPUT 8 "Im_in_1";
    .port_info 3 /INPUT 8 "Re_in_2";
    .port_info 4 /INPUT 8 "Im_in_2";
    .port_info 5 /INPUT 2 "data_valid_in";
    .port_info 6 /OUTPUT 16 "Re_out";
    .port_info 7 /OUTPUT 16 "Im_out";
    .port_info 8 /OUTPUT 2 "data_valid_out";
L_0000017493396510 .functor BUFZ 16, v00000174933f7630_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_00000174933964a0 .functor BUFZ 16, v00000174933f7950_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0000017493396430 .functor BUFZ 2, v0000017493383e30_0, C4<00>, C4<00>, C4<00>;
v0000017493446f70_0 .net/s "Im_in_1", 7 0, v00000174933f7590_0;  1 drivers
v0000017493446960_0 .net/s "Im_in_2", 7 0, v00000174933f7810_0;  1 drivers
v000001749339af00_0 .net/s "Im_out", 15 0, L_00000174933964a0;  alias, 1 drivers
v0000017493395720_0 .net/s "Re_in_1", 7 0, v00000174933f71d0_0;  1 drivers
v00000174933957c0_0 .net/s "Re_in_2", 7 0, v00000174933f79f0_0;  1 drivers
v00000174933839d0_0 .net/s "Re_out", 15 0, L_0000017493396510;  alias, 1 drivers
v0000017493383a70_0 .var "a", 7 0;
v0000017493383b10_0 .var "b", 7 0;
v0000017493383bb0_0 .var "c", 7 0;
v0000017493383c50_0 .net "clk", 0 0, v00000174933f7bd0_0;  1 drivers
v0000017493383cf0_0 .var "cnt", 3 0;
v0000017493383d90_0 .var "d", 7 0;
v0000017493383e30_0 .var "data_good_out", 1 0;
v00000174933f7c70_0 .net/s "data_valid_in", 1 0, v00000174933f7d10_0;  1 drivers
v00000174933f7f90_0 .net/s "data_valid_out", 1 0, L_0000017493396430;  alias, 1 drivers
v00000174933f76d0_0 .var "flag", 1 0;
v00000174933f7270_0 .var "k1", 15 0;
v00000174933f7a90_0 .var "k2", 15 0;
v00000174933f73b0_0 .var "k3", 15 0;
v00000174933f7450_0 .var/s "operand1", 7 0;
v00000174933f7770_0 .var/s "operand2", 7 0;
v00000174933f74f0_0 .var/s "result", 15 0;
v00000174933f7310_0 .var "state", 2 0;
v00000174933f7630_0 .var "x", 15 0;
v00000174933f7950_0 .var "y", 15 0;
E_000001749337c7f0 .event posedge, v0000017493383c50_0;
    .scope S_0000017493395590;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017493383a70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017493383b10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017493383bb0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000017493383d90_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000174933f7270_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000174933f7a90_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000174933f73b0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000174933f7630_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000174933f7950_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000174933f7310_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000174933f76d0_0, 0, 2;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000017493383cf0_0, 0, 4;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000017493383e30_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000174933f7450_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000174933f7770_0, 0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000174933f74f0_0, 0, 16;
    %end;
    .thread T_0;
    .scope S_0000017493395590;
T_1 ;
    %wait E_000001749337c7f0;
    %load/vec4 v00000174933f7450_0;
    %pad/s 16;
    %load/vec4 v00000174933f7770_0;
    %pad/s 16;
    %mul;
    %assign/vec4 v00000174933f74f0_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000017493395590;
T_2 ;
    %wait E_000001749337c7f0;
    %load/vec4 v00000174933f7c70_0;
    %cmpi/ne 0, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000017493395720_0;
    %assign/vec4 v0000017493383a70_0, 0;
    %load/vec4 v0000017493446f70_0;
    %assign/vec4 v0000017493383b10_0, 0;
    %load/vec4 v00000174933957c0_0;
    %assign/vec4 v0000017493383bb0_0, 0;
    %load/vec4 v0000017493446960_0;
    %assign/vec4 v0000017493383d90_0, 0;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000174933f7310_0, 0;
    %load/vec4 v00000174933f74f0_0;
    %assign/vec4 v00000174933f7270_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000174933f76d0_0, 0;
T_2.0 ;
    %load/vec4 v00000174933f7310_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017493383e30_0, 0;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0000017493383bb0_0;
    %assign/vec4 v00000174933f7450_0, 0;
    %load/vec4 v0000017493383b10_0;
    %load/vec4 v0000017493383a70_0;
    %sub;
    %assign/vec4 v00000174933f7770_0, 0;
    %load/vec4 v00000174933f74f0_0;
    %assign/vec4 v00000174933f7a90_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000017493383e30_0, 0;
    %load/vec4 v00000174933f7310_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000174933f7310_0, 0;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0000017493383b10_0;
    %assign/vec4 v00000174933f7450_0, 0;
    %load/vec4 v0000017493383bb0_0;
    %load/vec4 v0000017493383d90_0;
    %sub;
    %assign/vec4 v00000174933f7770_0, 0;
    %load/vec4 v00000174933f74f0_0;
    %assign/vec4 v00000174933f73b0_0, 0;
    %load/vec4 v00000174933f7310_0;
    %addi 1, 0, 3;
    %assign/vec4 v00000174933f7310_0, 0;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0000017493383a70_0;
    %assign/vec4 v00000174933f7450_0, 0;
    %load/vec4 v0000017493383bb0_0;
    %load/vec4 v0000017493383d90_0;
    %add;
    %assign/vec4 v00000174933f7770_0, 0;
    %load/vec4 v00000174933f74f0_0;
    %assign/vec4 v00000174933f7270_0, 0;
    %load/vec4 v00000174933f7a90_0;
    %load/vec4 v00000174933f7270_0;
    %sub;
    %assign/vec4 v00000174933f7630_0, 0;
    %load/vec4 v00000174933f7270_0;
    %load/vec4 v00000174933f73b0_0;
    %add;
    %assign/vec4 v00000174933f7950_0, 0;
    %load/vec4 v00000174933f76d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.9, 4;
    %load/vec4 v00000174933f7c70_0;
    %pushi/vec4 0, 0, 2;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v00000174933f76d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000174933f7310_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000174933f76d0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000174933f7310_0, 0;
T_2.11 ;
T_2.8 ;
    %load/vec4 v00000174933f76d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.14, 4;
    %load/vec4 v0000017493383cf0_0;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.12, 8;
    %load/vec4 v0000017493383cf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000017493383cf0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v00000174933f76d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.17, 4;
    %load/vec4 v0000017493383cf0_0;
    %pad/u 32;
    %cmpi/u 2, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000017493383e30_0, 0;
    %load/vec4 v0000017493383cf0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000017493383cf0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v00000174933f76d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.20, 4;
    %load/vec4 v0000017493383cf0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.18, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000017493383e30_0, 0;
    %jmp T_2.19;
T_2.18 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000017493383e30_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000017493383cf0_0, 0;
T_2.19 ;
T_2.16 ;
T_2.13 ;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0000017493395400;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174933f7bd0_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000174933f71d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000174933f7590_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000174933f79f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v00000174933f7810_0, 0, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000174933f7d10_0, 0, 2;
    %end;
    .thread T_3;
    .scope S_0000017493395400;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v00000174933f7bd0_0;
    %inv;
    %store/vec4 v00000174933f7bd0_0, 0, 1;
    %jmp T_4.0;
    %end;
    .thread T_4;
    .scope S_0000017493395400;
T_5 ;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v00000174933f71d0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000174933f7590_0, 0;
    %pushi/vec4 3, 0, 8;
    %assign/vec4 v00000174933f79f0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000174933f7810_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000174933f7d10_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000174933f7d10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f71d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f7590_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f79f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f7810_0, 0;
    %delay 20, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v00000174933f71d0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000174933f7590_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v00000174933f79f0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000174933f7810_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000174933f7d10_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000174933f7d10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f71d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f7590_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f79f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f7810_0, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000174933f71d0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000174933f7590_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000174933f79f0_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000174933f7810_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000174933f7d10_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000174933f7d10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f71d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f7590_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f79f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f7810_0, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000174933f71d0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v00000174933f7590_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000174933f79f0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v00000174933f7810_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000174933f7d10_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000174933f7d10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f71d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f7590_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f79f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f7810_0, 0;
    %delay 200, 0;
    %delay 20, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000174933f71d0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v00000174933f7590_0, 0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v00000174933f79f0_0, 0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v00000174933f7810_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v00000174933f7d10_0, 0;
    %delay 10, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000174933f7d10_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f71d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f7590_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f79f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000174933f7810_0, 0;
    %delay 200, 0;
    %vpi_call 2 107 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000017493395400;
T_6 ;
    %vpi_call 2 124 "$dumpfile", "test.vsd" {0 0 0};
    %vpi_call 2 125 "$dumpvars" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "2_tb.v";
    "2.v";
