

================================================================
== Vivado HLS Report for 'mse_ap_fixed_16_6_0_0_0_mse_config_s'
================================================================
* Date:           Thu Mar  9 20:34:20 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.221 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        3|        3| 15.000 ns | 15.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.59>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%predictions_1_V_read_1 = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %predictions_1_V_read)" [firmware/losses/mse.h:39]   --->   Operation 5 'read' 'predictions_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%predictions_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %predictions_0_V_read)" [firmware/losses/mse.h:39]   --->   Operation 6 'read' 'predictions_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ground_truth_V_addr = getelementptr [2 x i16]* %ground_truth_V, i64 0, i64 0" [firmware/losses/mse.h:64]   --->   Operation 7 'getelementptr' 'ground_truth_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.59ns)   --->   "%ground_truth_V_load = load i16* %ground_truth_V_addr, align 2" [firmware/losses/mse.h:64]   --->   Operation 8 'load' 'ground_truth_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ground_truth_V_addr_1 = getelementptr [2 x i16]* %ground_truth_V, i64 0, i64 1" [firmware/losses/mse.h:64]   --->   Operation 9 'getelementptr' 'ground_truth_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.59ns)   --->   "%ground_truth_V_load_1 = load i16* %ground_truth_V_addr_1, align 2" [firmware/losses/mse.h:64]   --->   Operation 10 'load' 'ground_truth_V_load_1' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>

State 2 <SV = 1> <Delay = 4.22>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i1 %predictions_1_V_read_1 to i16" [firmware/losses/mse.h:39]   --->   Operation 11 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/2] (0.59ns)   --->   "%ground_truth_V_load = load i16* %ground_truth_V_addr, align 2" [firmware/losses/mse.h:64]   --->   Operation 12 'load' 'ground_truth_V_load' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i16 %ground_truth_V_load to i17" [firmware/losses/mse.h:66]   --->   Operation 13 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln703_1 = sext i16 %predictions_0_V_read_1 to i17" [firmware/losses/mse.h:66]   --->   Operation 14 'sext' 'sext_ln703_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.60ns)   --->   "%sub_ln1193 = sub i17 %sext_ln703, %sext_ln703_1" [firmware/losses/mse.h:66]   --->   Operation 15 'sub' 'sub_ln1193' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 16)" [firmware/losses/mse.h:66]   --->   Operation 16 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln703 = trunc i17 %sub_ln1193 to i16" [firmware/losses/mse.h:66]   --->   Operation 17 'trunc' 'trunc_ln703' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_5 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %sub_ln1193, i32 15)" [firmware/losses/mse.h:66]   --->   Operation 18 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %tmp_5, true" [firmware/losses/mse.h:66]   --->   Operation 19 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%and_ln786_1 = and i1 %tmp_4, %xor_ln786" [firmware/losses/mse.h:66]   --->   Operation 20 'and' 'and_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%xor_ln340_1 = xor i1 %tmp_4, %tmp_5" [firmware/losses/mse.h:66]   --->   Operation 21 'xor' 'xor_ln340_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%xor_ln340 = xor i1 %tmp_4, true" [firmware/losses/mse.h:66]   --->   Operation 22 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%or_ln340 = or i1 %tmp_5, %xor_ln340" [firmware/losses/mse.h:66]   --->   Operation 23 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_2)   --->   "%select_ln340 = select i1 %xor_ln340_1, i16 32767, i16 %trunc_ln703" [firmware/losses/mse.h:66]   --->   Operation 24 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %and_ln786_1, i16 -32768, i16 %trunc_ln703" [firmware/losses/mse.h:66]   --->   Operation 25 'select' 'select_ln388' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_2 = select i1 %or_ln340, i16 %select_ln340, i16 %select_ln388" [firmware/losses/mse.h:66]   --->   Operation 26 'select' 'select_ln340_2' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/2] (0.59ns)   --->   "%ground_truth_V_load_1 = load i16* %ground_truth_V_addr_1, align 2" [firmware/losses/mse.h:64]   --->   Operation 27 'load' 'ground_truth_V_load_1' <Predicate = true> <Delay = 0.59> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.59> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2> <RAM>
ST_2 : Operation 28 [1/1] (0.60ns)   --->   "%sub_ln1193_1 = sub i16 %ground_truth_V_load_1, %zext_ln39" [firmware/losses/mse.h:66]   --->   Operation 28 'sub' 'sub_ln1193_1' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i16 %select_ln340_2 to i32" [firmware/losses/mse.h:84]   --->   Operation 29 'sext' 'sext_ln1116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118 = mul nsw i32 %sext_ln1116, %sext_ln1116" [firmware/losses/mse.h:84]   --->   Operation 30 'mul' 'mul_ln1118' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 31)" [firmware/losses/mse.h:84]   --->   Operation 31 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln2 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %mul_ln1118, i32 10, i32 25)" [firmware/losses/mse.h:84]   --->   Operation 32 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 9)" [firmware/losses/mse.h:84]   --->   Operation 33 'bitselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %mul_ln1118, i32 27, i32 31)" [firmware/losses/mse.h:84]   --->   Operation 34 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %mul_ln1118, i32 26, i32 31)" [firmware/losses/mse.h:84]   --->   Operation 35 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i16 %sub_ln1193_1 to i32" [firmware/losses/mse.h:84]   --->   Operation 36 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (2.53ns) (root node of the DSP)   --->   "%mul_ln1118_1 = mul nsw i32 %sext_ln1116_1, %sext_ln1116_1" [firmware/losses/mse.h:84]   --->   Operation 37 'mul' 'mul_ln1118_1' <Predicate = true> <Delay = 2.53> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118_1, i32 9)" [firmware/losses/mse.h:84]   --->   Operation 38 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.97>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 25)" [firmware/losses/mse.h:84]   --->   Operation 39 'bitselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_8 to i16" [firmware/losses/mse.h:84]   --->   Operation 40 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.60ns)   --->   "%add_ln415 = add i16 %zext_ln415, %trunc_ln2" [firmware/losses/mse.h:84]   --->   Operation 41 'add' 'add_ln415' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [firmware/losses/mse.h:84]   --->   Operation 42 'bitselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln416)   --->   "%xor_ln416_1 = xor i1 %tmp_9, true" [firmware/losses/mse.h:84]   --->   Operation 43 'xor' 'xor_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416 = and i1 %tmp_7, %xor_ln416_1" [firmware/losses/mse.h:84]   --->   Operation 44 'and' 'and_ln416' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_10 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415, i32 15)" [firmware/losses/mse.h:84]   --->   Operation 45 'bitselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.63ns)   --->   "%icmp_ln879 = icmp eq i5 %tmp, -1" [firmware/losses/mse.h:84]   --->   Operation 46 'icmp' 'icmp_ln879' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.61ns)   --->   "%icmp_ln879_1 = icmp eq i6 %tmp_2, -1" [firmware/losses/mse.h:84]   --->   Operation 47 'icmp' 'icmp_ln879_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (0.61ns)   --->   "%icmp_ln768 = icmp eq i6 %tmp_2, 0" [firmware/losses/mse.h:84]   --->   Operation 48 'icmp' 'icmp_ln768' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_1, i1 %icmp_ln768" [firmware/losses/mse.h:84]   --->   Operation 49 'select' 'select_ln777' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%tmp_11 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %mul_ln1118, i32 26)" [firmware/losses/mse.h:84]   --->   Operation 50 'bitselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%xor_ln779 = xor i1 %tmp_11, true" [firmware/losses/mse.h:84]   --->   Operation 51 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%and_ln779 = and i1 %icmp_ln879, %xor_ln779" [firmware/losses/mse.h:84]   --->   Operation 52 'and' 'and_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_2)   --->   "%select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_1" [firmware/losses/mse.h:84]   --->   Operation 53 'select' 'select_ln416' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.12ns)   --->   "%and_ln781_1 = and i1 %and_ln416, %icmp_ln879_1" [firmware/losses/mse.h:84]   --->   Operation 54 'and' 'and_ln781_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%xor_ln785 = xor i1 %select_ln777, true" [firmware/losses/mse.h:84]   --->   Operation 55 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%or_ln785 = or i1 %tmp_10, %xor_ln785" [firmware/losses/mse.h:84]   --->   Operation 56 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.12ns)   --->   "%xor_ln785_3 = xor i1 %tmp_6, true" [firmware/losses/mse.h:84]   --->   Operation 57 'xor' 'xor_ln785_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_1)   --->   "%and_ln785 = and i1 %or_ln785, %xor_ln785_3" [firmware/losses/mse.h:84]   --->   Operation 58 'and' 'and_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_2 = and i1 %tmp_10, %select_ln416" [firmware/losses/mse.h:84]   --->   Operation 59 'and' 'and_ln786_2' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%or_ln786 = or i1 %and_ln781_1, %and_ln786_2" [firmware/losses/mse.h:84]   --->   Operation 60 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_3)   --->   "%xor_ln786_1 = xor i1 %or_ln786, true" [firmware/losses/mse.h:84]   --->   Operation 61 'xor' 'xor_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln786_3 = and i1 %tmp_6, %xor_ln786_1" [firmware/losses/mse.h:84]   --->   Operation 62 'and' 'and_ln786_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_1 = or i1 %and_ln786_3, %and_ln785" [firmware/losses/mse.h:84]   --->   Operation 63 'or' 'or_ln340_1' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node shl_ln)   --->   "%or_ln340_2 = or i1 %and_ln786_2, %xor_ln785_3" [firmware/losses/mse.h:84]   --->   Operation 64 'or' 'or_ln340_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node shl_ln)   --->   "%or_ln340_5 = or i1 %or_ln340_2, %and_ln781_1" [firmware/losses/mse.h:84]   --->   Operation 65 'or' 'or_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_3 = select i1 %or_ln340_1, i16 32767, i16 %add_ln415" [firmware/losses/mse.h:84]   --->   Operation 66 'select' 'select_ln340_3' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node shl_ln)   --->   "%select_ln388_2 = select i1 %and_ln786_3, i16 -32768, i16 %add_ln415" [firmware/losses/mse.h:84]   --->   Operation 67 'select' 'select_ln388_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node shl_ln)   --->   "%select_ln340_5 = select i1 %or_ln340_5, i16 %select_ln340_3, i16 %select_ln388_2" [firmware/losses/mse.h:84]   --->   Operation 68 'select' 'select_ln340_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.24ns) (out node of the LUT)   --->   "%shl_ln = call i26 @_ssdm_op_BitConcatenate.i26.i16.i10(i16 %select_ln340_5, i10 0)" [firmware/losses/mse.h:84]   --->   Operation 69 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.24>
ST_3 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln1192)   --->   "%sext_ln728 = sext i26 %shl_ln to i32" [firmware/losses/mse.h:84]   --->   Operation 70 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.66ns) (out node of the LUT)   --->   "%add_ln1192 = add i32 %mul_ln1118_1, %sext_ln728" [firmware/losses/mse.h:84]   --->   Operation 71 'add' 'add_ln1192' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 31)" [firmware/losses/mse.h:84]   --->   Operation 72 'bitselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln708_1 = call i16 @_ssdm_op_PartSelect.i16.i32.i32.i32(i32 %add_ln1192, i32 10, i32 25)" [firmware/losses/mse.h:84]   --->   Operation 73 'partselect' 'trunc_ln708_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 25)" [firmware/losses/mse.h:84]   --->   Operation 74 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln415_1 = zext i1 %tmp_14 to i16" [firmware/losses/mse.h:84]   --->   Operation 75 'zext' 'zext_ln415_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.60ns)   --->   "%add_ln415_1 = add i16 %trunc_ln708_1, %zext_ln415_1" [firmware/losses/mse.h:84]   --->   Operation 76 'add' 'add_ln415_1' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)" [firmware/losses/mse.h:84]   --->   Operation 77 'bitselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln416_1)   --->   "%xor_ln416_2 = xor i1 %tmp_15, true" [firmware/losses/mse.h:84]   --->   Operation 78 'xor' 'xor_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln416_1 = and i1 %tmp_13, %xor_ln416_2" [firmware/losses/mse.h:84]   --->   Operation 79 'and' 'and_ln416_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_16 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %add_ln415_1, i32 15)" [firmware/losses/mse.h:84]   --->   Operation 80 'bitselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_PartSelect.i5.i32.i32.i32(i32 %add_ln1192, i32 27, i32 31)" [firmware/losses/mse.h:84]   --->   Operation 81 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.63ns)   --->   "%icmp_ln879_2 = icmp eq i5 %tmp_1, -1" [firmware/losses/mse.h:84]   --->   Operation 82 'icmp' 'icmp_ln879_2' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_3 = call i6 @_ssdm_op_PartSelect.i6.i32.i32.i32(i32 %add_ln1192, i32 26, i32 31)" [firmware/losses/mse.h:84]   --->   Operation 83 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.61ns)   --->   "%icmp_ln879_3 = icmp eq i6 %tmp_3, -1" [firmware/losses/mse.h:84]   --->   Operation 84 'icmp' 'icmp_ln879_3' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.61ns)   --->   "%icmp_ln768_1 = icmp eq i6 %tmp_3, 0" [firmware/losses/mse.h:84]   --->   Operation 85 'icmp' 'icmp_ln768_1' <Predicate = true> <Delay = 0.61> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%select_ln777_1 = select i1 %and_ln416_1, i1 %icmp_ln879_3, i1 %icmp_ln768_1" [firmware/losses/mse.h:84]   --->   Operation 86 'select' 'select_ln777_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %add_ln1192, i32 26)" [firmware/losses/mse.h:84]   --->   Operation 87 'bitselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%xor_ln779_1 = xor i1 %tmp_17, true" [firmware/losses/mse.h:84]   --->   Operation 88 'xor' 'xor_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%and_ln779_1 = and i1 %icmp_ln879_2, %xor_ln779_1" [firmware/losses/mse.h:84]   --->   Operation 89 'and' 'and_ln779_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_4)   --->   "%select_ln416_1 = select i1 %and_ln416_1, i1 %and_ln779_1, i1 %icmp_ln879_3" [firmware/losses/mse.h:84]   --->   Operation 90 'select' 'select_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.12ns)   --->   "%and_ln781_2 = and i1 %and_ln416_1, %icmp_ln879_3" [firmware/losses/mse.h:84]   --->   Operation 91 'and' 'and_ln781_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%xor_ln785_4 = xor i1 %select_ln777_1, true" [firmware/losses/mse.h:84]   --->   Operation 92 'xor' 'xor_ln785_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%or_ln785_1 = or i1 %tmp_16, %xor_ln785_4" [firmware/losses/mse.h:84]   --->   Operation 93 'or' 'or_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.12ns)   --->   "%xor_ln785_5 = xor i1 %tmp_12, true" [firmware/losses/mse.h:84]   --->   Operation 94 'xor' 'xor_ln785_5' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln340_6)   --->   "%and_ln785_1 = and i1 %or_ln785_1, %xor_ln785_5" [firmware/losses/mse.h:84]   --->   Operation 95 'and' 'and_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln786_4 = and i1 %tmp_16, %select_ln416_1" [firmware/losses/mse.h:84]   --->   Operation 96 'and' 'and_ln786_4' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%or_ln786_1 = or i1 %and_ln781_2, %and_ln786_4" [firmware/losses/mse.h:84]   --->   Operation 97 'or' 'or_ln786_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node and_ln786_5)   --->   "%xor_ln786_2 = xor i1 %or_ln786_1, true" [firmware/losses/mse.h:84]   --->   Operation 98 'xor' 'xor_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln786_5 = and i1 %tmp_12, %xor_ln786_2" [firmware/losses/mse.h:84]   --->   Operation 99 'and' 'and_ln786_5' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.27ns) (out node of the LUT)   --->   "%or_ln340_6 = or i1 %and_ln786_5, %and_ln785_1" [firmware/losses/mse.h:84]   --->   Operation 100 'or' 'or_ln340_6' <Predicate = true> <Delay = 0.27> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.91>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%or_ln340_7 = or i1 %and_ln786_4, %xor_ln785_5" [firmware/losses/mse.h:84]   --->   Operation 101 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%or_ln340_8 = or i1 %or_ln340_7, %and_ln781_2" [firmware/losses/mse.h:84]   --->   Operation 102 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_6, i16 32767, i16 %add_ln415_1" [firmware/losses/mse.h:84]   --->   Operation 103 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_6)   --->   "%select_ln388_3 = select i1 %and_ln786_5, i16 -32768, i16 %add_ln415_1" [firmware/losses/mse.h:84]   --->   Operation 104 'select' 'select_ln388_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_6 = select i1 %or_ln340_8, i16 %select_ln340_4, i16 %select_ln388_3" [firmware/losses/mse.h:84]   --->   Operation 105 'select' 'select_ln340_6' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%trunc_ln1118 = trunc i16 %select_ln340_6 to i1" [firmware/losses/mse.h:89]   --->   Operation 106 'trunc' 'trunc_ln1118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_6, i32 15)" [firmware/losses/mse.h:89]   --->   Operation 107 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln708_2 = call i15 @_ssdm_op_PartSelect.i15.i16.i32.i32(i16 %select_ln340_6, i32 1, i32 15)" [firmware/losses/mse.h:89]   --->   Operation 108 'partselect' 'trunc_ln708_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%p_Val2_s = sext i15 %trunc_ln708_2 to i16" [firmware/losses/mse.h:89]   --->   Operation 109 'sext' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%p_Result_1 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_6, i32 15)" [firmware/losses/mse.h:89]   --->   Operation 110 'bitselect' 'p_Result_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln415_2 = zext i1 %trunc_ln1118 to i16" [firmware/losses/mse.h:89]   --->   Operation 111 'zext' 'zext_ln415_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.58ns)   --->   "%p_Val2_1 = add i16 %p_Val2_s, %zext_ln415_2" [firmware/losses/mse.h:89]   --->   Operation 112 'add' 'p_Val2_1' <Predicate = true> <Delay = 0.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_20 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)" [firmware/losses/mse.h:89]   --->   Operation 113 'bitselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node carry_1)   --->   "%xor_ln416_3 = xor i1 %tmp_20, true" [firmware/losses/mse.h:89]   --->   Operation 114 'xor' 'xor_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.12ns) (out node of the LUT)   --->   "%carry_1 = and i1 %p_Result_1, %xor_ln416_3" [firmware/losses/mse.h:89]   --->   Operation 115 'and' 'carry_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%p_Result_2 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_1, i32 15)" [firmware/losses/mse.h:89]   --->   Operation 116 'bitselect' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%Range2_all_ones = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_6, i32 15)" [firmware/losses/mse.h:89]   --->   Operation 117 'bitselect' 'Range2_all_ones' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_23 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %select_ln340_6, i32 15)" [firmware/losses/mse.h:89]   --->   Operation 118 'bitselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779_2 = xor i1 %tmp_23, true" [firmware/losses/mse.h:89]   --->   Operation 119 'xor' 'xor_ln779_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln416_4 = xor i1 %p_Result_1, true" [firmware/losses/mse.h:89]   --->   Operation 120 'xor' 'xor_ln416_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416_1 = or i1 %tmp_20, %xor_ln416_4" [firmware/losses/mse.h:89]   --->   Operation 121 'or' 'or_ln416_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416 = or i1 %or_ln416_1, %xor_ln779_2" [firmware/losses/mse.h:89]   --->   Operation 122 'or' 'or_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.12ns)   --->   "%and_ln781 = and i1 %carry_1, %Range2_all_ones" [firmware/losses/mse.h:89]   --->   Operation 123 'and' 'and_ln781' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%xor_ln785_1 = xor i1 %Range2_all_ones, %carry_1" [firmware/losses/mse.h:89]   --->   Operation 124 'xor' 'xor_ln785_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%or_ln785_2 = or i1 %p_Result_2, %xor_ln785_1" [firmware/losses/mse.h:89]   --->   Operation 125 'or' 'or_ln785_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.12ns)   --->   "%xor_ln785_2 = xor i1 %p_Result_s, true" [firmware/losses/mse.h:89]   --->   Operation 126 'xor' 'xor_ln785_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%overflow = and i1 %or_ln785_2, %xor_ln785_2" [firmware/losses/mse.h:89]   --->   Operation 127 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%and_ln786_6 = and i1 %or_ln416, %p_Result_2" [firmware/losses/mse.h:89]   --->   Operation 128 'and' 'and_ln786_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %and_ln786_6, %Range2_all_ones" [firmware/losses/mse.h:89]   --->   Operation 129 'and' 'and_ln786' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786_2 = or i1 %and_ln781, %and_ln786" [firmware/losses/mse.h:89]   --->   Operation 130 'or' 'or_ln786_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786_3 = xor i1 %or_ln786_2, true" [firmware/losses/mse.h:89]   --->   Operation 131 'xor' 'xor_ln786_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.12ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786_3" [firmware/losses/mse.h:89]   --->   Operation 132 'and' 'underflow' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_1)   --->   "%or_ln340_3 = or i1 %underflow, %overflow" [firmware/losses/mse.h:89]   --->   Operation 133 'or' 'or_ln340_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_9 = or i1 %and_ln786, %xor_ln785_2" [firmware/losses/mse.h:89]   --->   Operation 134 'or' 'or_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%or_ln340_4 = or i1 %or_ln340_9, %and_ln781" [firmware/losses/mse.h:89]   --->   Operation 135 'or' 'or_ln340_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 136 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_1 = select i1 %or_ln340_3, i16 32767, i16 %p_Val2_1" [firmware/losses/mse.h:89]   --->   Operation 136 'select' 'select_ln340_1' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_7)   --->   "%select_ln388_1 = select i1 %underflow, i16 -32768, i16 %p_Val2_1" [firmware/losses/mse.h:89]   --->   Operation 137 'select' 'select_ln388_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 138 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln340_7 = select i1 %or_ln340_4, i16 %select_ln340_1, i16 %select_ln388_1" [firmware/losses/mse.h:89]   --->   Operation 138 'select' 'select_ln340_7' <Predicate = true> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 139 [1/1] (0.00ns)   --->   "ret i16 %select_ln340_7" [firmware/losses/mse.h:89]   --->   Operation 139 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.594ns
The critical path consists of the following:
	'getelementptr' operation ('ground_truth_V_addr', firmware/losses/mse.h:64) [7]  (0 ns)
	'load' operation ('ground_truth_V_load', firmware/losses/mse.h:64) on array 'ground_truth_V' [8]  (0.594 ns)

 <State 2>: 4.22ns
The critical path consists of the following:
	'load' operation ('ground_truth_V_load', firmware/losses/mse.h:64) on array 'ground_truth_V' [8]  (0.594 ns)
	'sub' operation ('sub_ln1193', firmware/losses/mse.h:66) [11]  (0.608 ns)
	'xor' operation ('xor_ln786', firmware/losses/mse.h:66) [15]  (0 ns)
	'and' operation ('and_ln786_1', firmware/losses/mse.h:66) [16]  (0 ns)
	'select' operation ('select_ln388', firmware/losses/mse.h:66) [21]  (0.243 ns)
	'select' operation ('select_ln340_2', firmware/losses/mse.h:66) [22]  (0.243 ns)
	'mul' operation of DSP[27] ('mul_ln1118', firmware/losses/mse.h:84) [27]  (2.53 ns)

 <State 3>: 3.97ns
The critical path consists of the following:
	'add' operation ('add_ln415', firmware/losses/mse.h:84) [33]  (0.608 ns)
	'xor' operation ('xor_ln416_1', firmware/losses/mse.h:84) [35]  (0 ns)
	'and' operation ('and_ln416', firmware/losses/mse.h:84) [36]  (0.122 ns)
	'select' operation ('select_ln416', firmware/losses/mse.h:84) [47]  (0 ns)
	'and' operation ('and_ln786_2', firmware/losses/mse.h:84) [53]  (0.278 ns)
	'or' operation ('or_ln786', firmware/losses/mse.h:84) [54]  (0 ns)
	'xor' operation ('xor_ln786_1', firmware/losses/mse.h:84) [55]  (0 ns)
	'and' operation ('and_ln786_3', firmware/losses/mse.h:84) [56]  (0.122 ns)
	'or' operation ('or_ln340_1', firmware/losses/mse.h:84) [57]  (0.278 ns)
	'select' operation ('select_ln340_3', firmware/losses/mse.h:84) [62]  (0.243 ns)
	'select' operation ('select_ln340_5', firmware/losses/mse.h:84) [64]  (0 ns)
	'add' operation ('add_ln1192', firmware/losses/mse.h:84) [67]  (0.669 ns)
	'add' operation ('add_ln415_1', firmware/losses/mse.h:84) [73]  (0.608 ns)
	'xor' operation ('xor_ln416_2', firmware/losses/mse.h:84) [75]  (0 ns)
	'and' operation ('and_ln416_1', firmware/losses/mse.h:84) [76]  (0.122 ns)
	'select' operation ('select_ln416_1', firmware/losses/mse.h:84) [87]  (0 ns)
	'and' operation ('and_ln786_4', firmware/losses/mse.h:84) [93]  (0.278 ns)
	'or' operation ('or_ln786_1', firmware/losses/mse.h:84) [94]  (0 ns)
	'xor' operation ('xor_ln786_2', firmware/losses/mse.h:84) [95]  (0 ns)
	'and' operation ('and_ln786_5', firmware/losses/mse.h:84) [96]  (0.122 ns)
	'or' operation ('or_ln340_6', firmware/losses/mse.h:84) [97]  (0.278 ns)
	blocking operation 0.243 ns on control path)

 <State 4>: 1.92ns
The critical path consists of the following:
	'select' operation ('select_ln340_4', firmware/losses/mse.h:84) [100]  (0.243 ns)
	'select' operation ('select_ln340_6', firmware/losses/mse.h:84) [102]  (0.243 ns)
	'add' operation ('__Val2__', firmware/losses/mse.h:89) [109]  (0.582 ns)
	'xor' operation ('xor_ln416_3', firmware/losses/mse.h:89) [111]  (0 ns)
	'and' operation ('carry', firmware/losses/mse.h:89) [112]  (0.122 ns)
	'and' operation ('and_ln781', firmware/losses/mse.h:89) [120]  (0.122 ns)
	'or' operation ('or_ln786_2', firmware/losses/mse.h:89) [127]  (0 ns)
	'xor' operation ('xor_ln786_3', firmware/losses/mse.h:89) [128]  (0 ns)
	'and' operation ('underflow', firmware/losses/mse.h:89) [129]  (0.122 ns)
	'or' operation ('or_ln340_3', firmware/losses/mse.h:89) [130]  (0 ns)
	'select' operation ('select_ln340_1', firmware/losses/mse.h:89) [133]  (0.243 ns)
	'select' operation ('loss.V', firmware/losses/mse.h:89) [135]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
