#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun May 20 10:01:31 2018
# Process ID: 8364
# Current directory: C:/Users/admin/Desktop/CPU/MonoCycleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11676 C:\Users\admin\Desktop\CPU\MonoCycleCPU\MonoCycleCPU.xpr
# Log file: C:/Users/admin/Desktop/CPU/MonoCycleCPU/vivado.log
# Journal file: C:/Users/admin/Desktop/CPU/MonoCycleCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 721.758 ; gain = 116.758
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MonoCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a0cc8489957e4fac8d130c3d5416bd2c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 11 for port immediate [C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.MonoCycleCPU
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 50.355 ; gain = 0.148
INFO: [Common 17-206] Exiting Webtalk at Sun May 20 10:20:51 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 771.383 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '24' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 771.383 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:33 . Memory (MB): peak = 771.383 ; gain = 7.711
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
add_bp {C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v} 133
run 100 ns
Stopped at time : 2 us : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 133
step
Stopped at time : 2 us : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 134
step
Stopped at time : 2 us : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 135
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 133
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 134
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 135
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 136
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 138
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 139
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 140
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 141
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 142
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 143
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" Line 34
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" Line 36
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" Line 48
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" Line 49
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/SignZeroExtend.v" Line 29
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 52
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 53
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 54
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 17
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 42
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 43
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 44
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 45
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 47
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 48
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 49
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 50
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v" Line 28
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 50
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
restart
INFO: [Simtcl 6-17] Simulation restarted
remove_bps -file {C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v} -line 133
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
step
Stopped at time : 650 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sim_1/new/test.v" Line 54
run 100 ns
run 100 ns
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
add_bp {C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v} 133
step
Stopped at time : 150 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sim_1/new/test.v" Line 54
step
Stopped at time : 150 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sim_1/new/test.v" Line 53
step
Stopped at time : 150 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sim_1/new/test.v" Line 53
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sim_1/new/test.v" Line 54
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sim_1/new/test.v" Line 53
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sim_1/new/test.v" Line 53
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v" Line 32
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v" Line 35
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v" Line 36
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v" Line 39
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v" Line 43
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v" Line 31
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" Line 52
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" Line 52
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" Line 51
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 133
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 134
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 135
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 136
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 139
run 100 ns
Stopped at time : 300 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 133
step
Stopped at time : 300 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 134
step
Stopped at time : 300 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 135
run 100 ns
Stopped at time : 400 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 133
step
Stopped at time : 400 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 134
step
Stopped at time : 400 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 135
remove_bps -file {C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v} -line 133
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 778.426 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MonoCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a0cc8489957e4fac8d130c3d5416bd2c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 11 for port immediate [C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.MonoCycleCPU
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 20 10:32:48 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 20 10:32:48 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 778.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '14' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:21 . Memory (MB): peak = 778.426 ; gain = 0.000
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 778.426 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MonoCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 778.426 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a0cc8489957e4fac8d130c3d5416bd2c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 11 for port immediate [C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.MonoCycleCPU
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 20 10:34:31 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 20 10:34:31 2018...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 778.426 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:22 . Memory (MB): peak = 778.426 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
add_bp {C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v} 133
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v" Line 31
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v" Line 43
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 37
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 53
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v" Line 40
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v" Line 41
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v" Line 42
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" Line 39
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" Line 40
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" Line 41
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" Line 42
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" Line 43
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" Line 44
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" Line 45
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" Line 46
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" Line 47
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" Line 48
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" Line 49
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" Line 50
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" Line 52
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" Line 53
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 63
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 64
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 65
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 66
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 67
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 68
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 69
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 70
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 71
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 72
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 73
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 74
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 75
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 76
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 77
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 78
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 79
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 80
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 81
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 82
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 83
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 84
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 85
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 86
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 87
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 88
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 89
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 90
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 91
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 92
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 93
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 94
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 95
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 96
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 97
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 98
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 99
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 100
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 101
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 102
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 103
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 104
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 105
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 106
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 107
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 108
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 109
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 110
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 111
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 112
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 113
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 114
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 115
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 116
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 117
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 118
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 119
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 120
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 121
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 122
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 123
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 124
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 125
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 126
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 127
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 128
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 129
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 130
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 133
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 134
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 135
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 136
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 138
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 139
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 140
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 141
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 142
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 143
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" Line 34
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" Line 36
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" Line 48
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" Line 49
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/SignZeroExtend.v" Line 29
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 52
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 53
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 54
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 17
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 42
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 43
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 44
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 45
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 47
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 48
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 49
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" Line 50
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v" Line 28
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 50
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
step
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" Line 51
run 100 ns
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 133
run 100 ns
run 100 ns
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 133
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 134
step
Stopped at time : 200 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 135
run 100 ns
Stopped at time : 300 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 133
run 100 ns
Stopped at time : 400 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 133
run 100 ns
Stopped at time : 500 ns : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 133
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 133
run 100 ns
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 133
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 133
run 100 ns
Stopped at time : 0 fs : File "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" Line 133
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:18 . Memory (MB): peak = 790.770 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MonoCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a0cc8489957e4fac8d130c3d5416bd2c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 11 for port immediate [C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.MonoCycleCPU
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 20 10:57:59 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 20 10:57:59 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 790.770 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:23 . Memory (MB): peak = 790.770 ; gain = 0.000
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:15 . Memory (MB): peak = 813.137 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MonoCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 813.137 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a0cc8489957e4fac8d130c3d5416bd2c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 11 for port immediate [C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.MonoCycleCPU
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 20 11:22:50 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun May 20 11:22:50 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 813.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '17' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 813.137 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 813.137 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MonoCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a0cc8489957e4fac8d130c3d5416bd2c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 11 for port immediate [C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.MonoCycleCPU
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/xsim.dir/test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun May 20 11:26:40 2018. For additional details about this file, please refer to the WebTalk help file at D:/Vivado/Vivado/2016.3/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 49.359 ; gain = 0.027
INFO: [Common 17-206] Exiting Webtalk at Sun May 20 11:26:40 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 813.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 813.137 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 813.137 ; gain = 0.000
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ControlUnit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ControlUnit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/DataMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DataMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/InstructionMemory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionMemory
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/PC.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PC
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MonoCycleCPU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sim_1/new/test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto a0cc8489957e4fac8d130c3d5416bd2c --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot test_behav xil_defaultlib.test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 16 differs from formal bit length 11 for port immediate [C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.srcs/sources_1/new/MonoCycleCPU.v:41]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.PC
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.ControlUnit
Compiling module xil_defaultlib.DataMemory
Compiling module xil_defaultlib.InstructionMemory
Compiling module xil_defaultlib.RegisterFile
Compiling module xil_defaultlib.SignZeroExtend
Compiling module xil_defaultlib.MonoCycleCPU
Compiling module xil_defaultlib.test
Compiling module xil_defaultlib.glbl
Built simulation snapshot test_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav/xsim.dir/test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun May 20 11:39:06 2018...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:16 . Memory (MB): peak = 813.137 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '16' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/Desktop/CPU/MonoCycleCPU/MonoCycleCPU.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "test_behav -key {Behavioral:sim_1:Functional:test} -tclbatch {test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2016.3
Time resolution is 1 ps
source test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 813.137 ; gain = 0.000
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
restart
INFO: [Simtcl 6-17] Simulation restarted
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 813.137 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Sun May 20 11:55:31 2018...
