// Seed: 4073182789
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  always id_1 = 1 ==? -1;
  final id_2 = 1;
  initial id_2 = id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wor id_12;
  assign id_10 = 1;
  wire id_13, id_14;
  wire id_15, id_16, id_17;
  module_0 modCall_1 (
      id_1,
      id_12
  );
  assign modCall_1.id_1 = 0;
  always id_7 <= 1'b0;
  assign id_5 = 1;
  assign id_7 = !1;
endmodule
