INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/vivado_projects_labs/reciver/ChipXprt_DSD_pro/DSD_pro/FSM_reciver/FSM_R/FSM_R.srcs/sources_1/new/FSM_Receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Receiver
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/vivado_projects_labs/reciver/ChipXprt_DSD_pro/DSD_pro/FSM_reciver/FSM_R/FSM_R.srcs/sim_1/new/FSM_Receiver_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FSM_Receiver_tb
