@ARTICLE{Kaya2024,
  author={Kaya, Zeynep and Garrido, Mario},
  journal={IEEE Access}, 
  title={Optimized 4-Parallel 1024-Point MSC FFT}, 
  year={2024},
  volume={12},
  pages={84110-84121},
  keywords={Fast Fourier transforms;Indexes;Discrete Fourier transforms;Delays;Clocks;Multiplexing;Adders;MSC;FFT;parallel pipeline;matrix transposition;shift-and-add},
  doi={10.1109/ACCESS.2024.3414928}
}

@ARTICLE{Garrido2021,
  author={Garrido, Mario and Malag√≥n, Pedro},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
  title={The Constant Multiplier FFT}, 
  year={2021},
  volume={68},
  number={1},
  pages={322-335},
  keywords={Computer architecture;Indexes;Clocks;Signal processing algorithms;Hardware;Multiplexing;Digital signal processing;Fast Fourier Transform (FFT);pipelined architecture;constant multiplier (CM)},
  doi={10.1109/TCSI.2020.3031688}}

@INPROCEEDINGS{2014ISICGarrido,
  author={Garrido, Mario and Acevedo, Miguel and Ehliar, Andreas and Gustafsson, Oscar},
  booktitle={2014 International Symposium on Integrated Circuits (ISIC)}, 
  title={Challenging the limits of FFT performance on FPGAs (Invited paper)}, 
  year={2014},
  pages={172-175},
  keywords={Field programmable gate arrays;Computer architecture;Throughput;Digital signal processing;Architecture;Signal processing algorithms},
  doi={10.1109/ISICIR.2014.7029571}
}

@ARTICLE{Glittas2016,
  author={Glittas, Antony Xavier and Sellathurai, Mathini and Lakshminarayanan, Gopalakrishnan},
  journal={IEEE Transactions on Very Large Scale Integration (VLSI) Systems}, 
  title={A Normal I/O Order Radix-2 FFT Architecture to Process Twin Data Streams for MIMO}, 
  year={2016},
  volume={24},
  number={6},
  pages={2402-2406},
  keywords={Computer architecture;Delays;Clocks;OFDM;Shift registers;Throughput;Bit reversal;bit reversed order;fast Fourier transform (FFT);multipath delay commutator (MDC) FFT;normal order.;Bit reversal;bit reversed order;fast Fourier transform (FFT);multipath delay commutator (MDC) FFT;normal order},
  doi={10.1109/TVLSI.2015.2504391}}

@ARTICLE{Garrido2018,
  author={Garrido, Mario and Huang, Shen-Jui and Chen, Sau-Gee},
  journal={IEEE Transactions on Circuits and Systems I: Regular Papers}, 
  title={Feedforward FFT Hardware Architectures Based on Rotator Allocation}, 
  year={2018},
  volume={65},
  number={2},
  pages={581-592},
  keywords={Computer architecture;Hardware;Adders;Resource management;Indexes;Feedforward neural networks;Discrete Fourier transforms;Fast Fourier transform (FFT);multi-path delay commutator (MDC);pipelined architecture;radix-2;radix-2k},
  doi={10.1109/TCSI.2017.2722690}}
