# Reading pref.tcl
# do top_level_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Diego/Desktop/lucas_processor/verilog_code {C:/Users/Diego/Desktop/lucas_processor/verilog_code/InstFetch.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:23:47 on Mar 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Diego/Desktop/lucas_processor/verilog_code" C:/Users/Diego/Desktop/lucas_processor/verilog_code/InstFetch.sv 
# -- Compiling module InstFetch
# 
# Top level modules:
# 	InstFetch
# End time: 18:23:47 on Mar 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Diego/Desktop/lucas_processor/verilog_code {C:/Users/Diego/Desktop/lucas_processor/verilog_code/Definitions.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:23:47 on Mar 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Diego/Desktop/lucas_processor/verilog_code" C:/Users/Diego/Desktop/lucas_processor/verilog_code/Definitions.sv 
# -- Compiling package definitions
# 
# Top level modules:
# 	--none--
# End time: 18:23:47 on Mar 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Diego/Desktop/lucas_processor/verilog_code {C:/Users/Diego/Desktop/lucas_processor/verilog_code/data_mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:23:48 on Mar 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Diego/Desktop/lucas_processor/verilog_code" C:/Users/Diego/Desktop/lucas_processor/verilog_code/data_mem.sv 
# -- Compiling module data_mem
# 
# Top level modules:
# 	data_mem
# End time: 18:23:48 on Mar 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Diego/Desktop/lucas_processor/verilog_code {C:/Users/Diego/Desktop/lucas_processor/verilog_code/RegFile.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:23:48 on Mar 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Diego/Desktop/lucas_processor/verilog_code" C:/Users/Diego/Desktop/lucas_processor/verilog_code/RegFile.sv 
# -- Compiling package RegFile_sv_unit
# -- Importing package definitions
# -- Compiling module RegFile
# 
# Top level modules:
# 	RegFile
# End time: 18:23:48 on Mar 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Diego/Desktop/lucas_processor/verilog_code {C:/Users/Diego/Desktop/lucas_processor/verilog_code/InstROM.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:23:48 on Mar 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Diego/Desktop/lucas_processor/verilog_code" C:/Users/Diego/Desktop/lucas_processor/verilog_code/InstROM.sv 
# -- Compiling module InstROM
# 
# Top level modules:
# 	InstROM
# End time: 18:23:48 on Mar 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Diego/Desktop/lucas_processor/verilog_code {C:/Users/Diego/Desktop/lucas_processor/verilog_code/Ctrl.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:23:48 on Mar 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Diego/Desktop/lucas_processor/verilog_code" C:/Users/Diego/Desktop/lucas_processor/verilog_code/Ctrl.sv 
# -- Compiling package Ctrl_sv_unit
# -- Importing package definitions
# -- Compiling module Ctrl
# 
# Top level modules:
# 	Ctrl
# End time: 18:23:48 on Mar 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Diego/Desktop/lucas_processor/verilog_code {C:/Users/Diego/Desktop/lucas_processor/verilog_code/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:23:48 on Mar 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Diego/Desktop/lucas_processor/verilog_code" C:/Users/Diego/Desktop/lucas_processor/verilog_code/ALU.sv 
# -- Compiling package ALU_sv_unit
# -- Importing package definitions
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 18:23:48 on Mar 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Diego/Desktop/lucas_processor/verilog_code {C:/Users/Diego/Desktop/lucas_processor/verilog_code/top_level.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:23:48 on Mar 10,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Diego/Desktop/lucas_processor/verilog_code" C:/Users/Diego/Desktop/lucas_processor/verilog_code/top_level.sv 
# -- Compiling package top_level_sv_unit
# -- Importing package definitions
# -- Compiling module top_level
# 
# Top level modules:
# 	top_level
# End time: 18:23:48 on Mar 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/lucas_processor/verilog_code/program1_tb1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:24:00 on Mar 10,2021
# vlog -reportprogress 300 -work work C:/Users/Diego/Desktop/lucas_processor/verilog_code/program1_tb1.sv 
# -- Compiling module encrypt_tb
# 
# Top level modules:
# 	encrypt_tb
# End time: 18:24:00 on Mar 10,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.encrypt_tb
# vsim work.encrypt_tb 
# Start time: 18:24:09 on Mar 10,2021
# Loading sv_std.std
# Loading work.encrypt_tb
# Loading work.definitions
# Loading work.top_level_sv_unit
# Loading work.top_level
# Loading work.InstFetch
# Loading work.Ctrl_sv_unit
# Loading work.Ctrl
# Loading work.InstROM
# Loading work.RegFile_sv_unit
# Loading work.RegFile
# Loading work.ALU_sv_unit
# Loading work.ALU
# Loading work.data_mem
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'Target'. The port definition is at: C:/Users/Diego/Desktop/lucas_processor/verilog_code/InstFetch.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /encrypt_tb/dut/IF1 File: C:/Users/Diego/Desktop/lucas_processor/verilog_code/top_level.sv Line: 33
add wave -position end  sim:/encrypt_tb/dut/PgmCtr
add wave -position end  sim:/encrypt_tb/dut/PCTarg
add wave -position end  sim:/encrypt_tb/dut/Instruction
add wave -position end  sim:/encrypt_tb/dut/ReadC
add wave -position end  sim:/encrypt_tb/dut/takeBranch
add wave -position end  sim:/encrypt_tb/dut/BranchEn
run -all
# ** Note: $stop    : C:/Users/Diego/Desktop/lucas_processor/verilog_code/program1_tb1.sv(146)
#    Time: 155 ns  Iteration: 0  Instance: /encrypt_tb
# Break in Module encrypt_tb at C:/Users/Diego/Desktop/lucas_processor/verilog_code/program1_tb1.sv line 146
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'Target'. The port definition is at: C:/Users/Diego/Desktop/lucas_processor/verilog_code/InstFetch.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /encrypt_tb/dut/IF1 File: C:/Users/Diego/Desktop/lucas_processor/verilog_code/top_level.sv Line: 33
add wave -position end  sim:/encrypt_tb/score
add wave -position end  sim:/encrypt_tb/done
add wave -position end  sim:/encrypt_tb/dut/ack
add wave -position end  sim:/encrypt_tb/str_enc1
add wave -position 9  sim:/encrypt_tb/str1
run -all
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'Target'. The port definition is at: C:/Users/Diego/Desktop/lucas_processor/verilog_code/InstFetch.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /encrypt_tb/dut/IF1 File: C:/Users/Diego/Desktop/lucas_processor/verilog_code/top_level.sv Line: 33
run -all
# ** Note: $stop    : C:/Users/Diego/Desktop/lucas_processor/verilog_code/program1_tb1.sv(146)
#    Time: 10325 ns  Iteration: 0  Instance: /encrypt_tb
# Break in Module encrypt_tb at C:/Users/Diego/Desktop/lucas_processor/verilog_code/program1_tb1.sv line 146
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'Target'. The port definition is at: C:/Users/Diego/Desktop/lucas_processor/verilog_code/InstFetch.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /encrypt_tb/dut/IF1 File: C:/Users/Diego/Desktop/lucas_processor/verilog_code/top_level.sv Line: 33
add wave -position end  sim:/encrypt_tb/dut/ReadA
add wave -position end  sim:/encrypt_tb/dut/ReadB
run -all
add wave -position end  sim:/encrypt_tb/dut/RegWriteValue
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (8) does not match connection size (10) for port 'Target'. The port definition is at: C:/Users/Diego/Desktop/lucas_processor/verilog_code/InstFetch.sv(14).
#    Time: 0 ps  Iteration: 0  Instance: /encrypt_tb/dut/IF1 File: C:/Users/Diego/Desktop/lucas_processor/verilog_code/top_level.sv Line: 33
run -all
# End time: 19:05:07 on Mar 10,2021, Elapsed time: 0:40:58
# Errors: 0, Warnings: 1
