AX51 MACRO ASSEMBLER  LAB01                                                                 11/22/25 19:39:58 PAGE     1


MACRO ASSEMBLER AX51 V3.15.3.0
OBJECT MODULE PLACED IN .\src\lab01.OBJ
ASSEMBLER INVOKED BY: Z:\home\onachman\SimplicityStudio5\SimplicityStudio_v5\developer\toolchains\keil_8051\9.60\BIN\AX5
                      1 /home/onachman/SimplicityStudio/v5_workspace/myProject_2/src/lab01.asm ERRORPRINT SET(SMALL,SILA
                      BS_STARTUP=1) DEBUG MACRO NOMOD51 INCDIR(/home/onachman/SimplicityStudio5/SimplicityStudio_v5/deve
                      loper/sdks/8051/v4.3.1//Device/shared/si8051Base;/home/onachman/SimplicityStudio5/SimplicityStudio
                      _v5/developer/sdks/8051/v4.3.1//Device/EFM8UB2/inc) PRINT(.\src\lab01.lst) COND SYMBOLS PAGEWIDTH(
                      120) PAGELENGTH(65) OBJECT(.\src\lab01.OBJ) 

LOC    OBJ             LINE     SOURCE

                          1     ;$include (SI_EFM8UB2_Defs.inc)
                    +1    2     ;------------------------------------------------------------------------------
                    +1    3     ; Copyright 2014 Silicon Laboratories, Inc.
                    +1    4     ; All rights reserved. This program and the accompanying materials
                    +1    5     ; are made available under the terms of the Silicon Laboratories End User
                    +1    6     ; License Agreement which accompanies this distribution, and is available at
                    +1    7     ; http://developer.silabs.com/legal/version/v11/Silicon_Labs_Software_License_Agreement.
                               txt
                    +1    8     ; Original content and implementation provided by Silicon Laboratories.
                    +1    9     ;------------------------------------------------------------------------------
                    +1   10     ;Supported Devices:
                    +1   11     ;  EFM8UB20F32G_QFN32
                    +1   12     ;  EFM8UB20F32G_QFP32
                    +1   13     ;  EFM8UB20F32G_QFP48
                    +1   14     ;  EFM8UB20F64G_QFN32
                    +1   15     ;  EFM8UB20F64G_QFP32
                    +1   16     ;  EFM8UB20F64G_QFP48
                    +1   17     
                    +1   18     ;-----------------------------------------------------------------------------
                    +1   19     ; Register Definitions
                    +1   20     ;-----------------------------------------------------------------------------
 00E0               +1   21     ACC      DATA 0E0H; Accumulator                           
 00BC               +1   22     ADC0CF   DATA 0BCH; ADC0 Configuration                    
 00E8               +1   23     ADC0CN0  DATA 0E8H; ADC0 Control                          
 00C4               +1   24     ADC0GTH  DATA 0C4H; ADC0 Greater-Than High Byte           
 00C3               +1   25     ADC0GTL  DATA 0C3H; ADC0 Greater-Than Low Byte            
 00BE               +1   26     ADC0H    DATA 0BEH; ADC0 Data Word High Byte              
 00BD               +1   27     ADC0L    DATA 0BDH; ADC0 Data Word Low Byte               
 00C6               +1   28     ADC0LTH  DATA 0C6H; ADC0 Less-Than High Byte              
 00C5               +1   29     ADC0LTL  DATA 0C5H; ADC0 Less-Than Low Byte               
 00BA               +1   30     AMX0N    DATA 0BAH; AMUX0 Negative Multiplexer Selection  
 00BB               +1   31     AMX0P    DATA 0BBH; AMUX0 Positive Multiplexer Selection  
 00F0               +1   32     B        DATA 0F0H; B Register                            
 008E               +1   33     CKCON0   DATA 08EH; Clock Control 0                       
 00E4               +1   34     CKCON1   DATA 0E4H; Clock Control 1                       
 00A9               +1   35     CLKSEL   DATA 0A9H; Clock Select                          
 009B               +1   36     CMP0CN0  DATA 09BH; Comparator 0 Control 0                
 009D               +1   37     CMP0MD   DATA 09DH; Comparator 0 Mode                     
 009F               +1   38     CMP0MX   DATA 09FH; Comparator 0 Multiplexer Selection    
 009A               +1   39     CMP1CN0  DATA 09AH; Comparator 1 Control 0                
 009C               +1   40     CMP1MD   DATA 09CH; Comparator 1 Mode                     
 009E               +1   41     CMP1MX   DATA 09EH; Comparator 1 Multiplexer Selection    
 0083               +1   42     DPH      DATA 083H; Data Pointer High                     
 0082               +1   43     DPL      DATA 082H; Data Pointer Low                      
 00E6               +1   44     EIE1     DATA 0E6H; Extended Interrupt Enable 1           
 00E7               +1   45     EIE2     DATA 0E7H; Extended Interrupt Enable 2           
 00F6               +1   46     EIP1     DATA 0F6H; Extended Interrupt Priority 1         
 00F7               +1   47     EIP2     DATA 0F7H; Extended Interrupt Priority 2         
 0085               +1   48     EMI0CF   DATA 085H; External Memory Configuration         
 00AA               +1   49     EMI0CN   DATA 0AAH; External Memory Interface Control     
AX51 MACRO ASSEMBLER  LAB01                                                                 11/22/25 19:39:58 PAGE     2

 0084               +1   50     EMI0TC   DATA 084H; External Memory Timing Control        
 00B7               +1   51     FLKEY    DATA 0B7H; Flash Lock and Key                    
 00B6               +1   52     FLSCL    DATA 0B6H; Flash Scale                           
 00B3               +1   53     HFO0CAL  DATA 0B3H; High Frequency Oscillator Calibration 
 00B2               +1   54     HFO0CN   DATA 0B2H; High Frequency Oscillator Control     
 00A8               +1   55     IE       DATA 0A8H; Interrupt Enable                      
 00B8               +1   56     IP       DATA 0B8H; Interrupt Priority                    
 00E4               +1   57     IT01CF   DATA 0E4H; INT0/INT1 Configuration               
 0086               +1   58     LFO0CN   DATA 086H; Low Frequency Oscillator Control      
 0080               +1   59     P0       DATA 080H; Port 0 Pin Latch                      
 00F1               +1   60     P0MDIN   DATA 0F1H; Port 0 Input Mode                     
 00A4               +1   61     P0MDOUT  DATA 0A4H; Port 0 Output Mode                    
 00D4               +1   62     P0SKIP   DATA 0D4H; Port 0 Skip                           
 0090               +1   63     P1       DATA 090H; Port 1 Pin Latch                      
 00F2               +1   64     P1MDIN   DATA 0F2H; Port 1 Input Mode                     
 00A5               +1   65     P1MDOUT  DATA 0A5H; Port 1 Output Mode                    
 00D5               +1   66     P1SKIP   DATA 0D5H; Port 1 Skip                           
 00A0               +1   67     P2       DATA 0A0H; Port 2 Pin Latch                      
 00F3               +1   68     P2MDIN   DATA 0F3H; Port 2 Input Mode                     
 00A6               +1   69     P2MDOUT  DATA 0A6H; Port 2 Output Mode                    
 00D6               +1   70     P2SKIP   DATA 0D6H; Port 2 Skip                           
 00B0               +1   71     P3       DATA 0B0H; Port 3 Pin Latch                      
 00F4               +1   72     P3MDIN   DATA 0F4H; Port 3 Input Mode                     
 00A7               +1   73     P3MDOUT  DATA 0A7H; Port 3 Output Mode                    
 00DF               +1   74     P3SKIP   DATA 0DFH; Port 3 Skip                           
 00C7               +1   75     P4       DATA 0C7H; Port 4 Pin Latch                      
 00F5               +1   76     P4MDIN   DATA 0F5H; Port 4 Input Mode                     
 00AE               +1   77     P4MDOUT  DATA 0AEH; Port 4 Output Mode                    
 00D8               +1   78     PCA0CN0  DATA 0D8H; PCA Control 0                         
 00FC               +1   79     PCA0CPH0 DATA 0FCH; PCA Channel 0 Capture Module High Byte
 00EA               +1   80     PCA0CPH1 DATA 0EAH; PCA Channel 1 Capture Module High Byte
 00EC               +1   81     PCA0CPH2 DATA 0ECH; PCA Channel 2 Capture Module High Byte
 00EE               +1   82     PCA0CPH3 DATA 0EEH; PCA Channel 3 Capture Module High Byte
 00FE               +1   83     PCA0CPH4 DATA 0FEH; PCA Channel 4 Capture Module High Byte
 00FB               +1   84     PCA0CPL0 DATA 0FBH; PCA Channel 0 Capture Module Low Byte 
 00E9               +1   85     PCA0CPL1 DATA 0E9H; PCA Channel 1 Capture Module Low Byte 
 00EB               +1   86     PCA0CPL2 DATA 0EBH; PCA Channel 2 Capture Module Low Byte 
 00ED               +1   87     PCA0CPL3 DATA 0EDH; PCA Channel 3 Capture Module Low Byte 
 00FD               +1   88     PCA0CPL4 DATA 0FDH; PCA Channel 4 Capture Module Low Byte 
 00DA               +1   89     PCA0CPM0 DATA 0DAH; PCA Channel 0 Capture/Compare Mode    
 00DB               +1   90     PCA0CPM1 DATA 0DBH; PCA Channel 1 Capture/Compare Mode    
 00DC               +1   91     PCA0CPM2 DATA 0DCH; PCA Channel 2 Capture/Compare Mode    
 00DD               +1   92     PCA0CPM3 DATA 0DDH; PCA Channel 3 Capture/Compare Mode    
 00DE               +1   93     PCA0CPM4 DATA 0DEH; PCA Channel 4 Capture/Compare Mode    
 00FA               +1   94     PCA0H    DATA 0FAH; PCA Counter/Timer High Byte           
 00F9               +1   95     PCA0L    DATA 0F9H; PCA Counter/Timer Low Byte            
 00D9               +1   96     PCA0MD   DATA 0D9H; PCA Mode                              
 0087               +1   97     PCON0    DATA 087H; Power Control                         
 00AF               +1   98     PFE0CN   DATA 0AFH; Prefetch Engine Control               
 008F               +1   99     PSCTL    DATA 08FH; Program Store Control                 
 00D0               +1  100     PSW      DATA 0D0H; Program Status Word                   
 00D1               +1  101     REF0CN   DATA 0D1H; Voltage Reference Control             
 00C9               +1  102     REG01CN  DATA 0C9H; Voltage Regulator Control             
 00EF               +1  103     RSTSRC   DATA 0EFH; Reset Source                          
 00AC               +1  104     SBCON1   DATA 0ACH; UART1 Baud Rate Generator Control     
 00B5               +1  105     SBRLH1   DATA 0B5H; UART1 Baud Rate Generator High Byte   
 00B4               +1  106     SBRLL1   DATA 0B4H; UART1 Baud Rate Generator Low Byte    
 0099               +1  107     SBUF0    DATA 099H; UART0 Serial Port Data Buffer         
 00D3               +1  108     SBUF1    DATA 0D3H; UART1 Serial Port Data Buffer         
 0098               +1  109     SCON0    DATA 098H; UART0 Serial Port Control             
 00D2               +1  110     SCON1    DATA 0D2H; UART1 Serial Port Control             
 00BF               +1  111     SFRPAGE  DATA 0BFH; SFR Page                              
 00CE               +1  112     SMB0ADM  DATA 0CEH; SMBus 0 Slave Address Mask            
AX51 MACRO ASSEMBLER  LAB01                                                                 11/22/25 19:39:58 PAGE     3

 00CF               +1  113     SMB0ADR  DATA 0CFH; SMBus 0 Slave Address                 
 00C1               +1  114     SMB0CF   DATA 0C1H; SMBus 0 Configuration                 
 00C0               +1  115     SMB0CN0  DATA 0C0H; SMBus 0 Control                       
 00C2               +1  116     SMB0DAT  DATA 0C2H; SMBus 0 Data                          
 00CE               +1  117     SMB1ADM  DATA 0CEH; SMBus 1 Slave Address Mask            
 00CF               +1  118     SMB1ADR  DATA 0CFH; SMBus 1 Slave Address                 
 00C1               +1  119     SMB1CF   DATA 0C1H; SMBus 1 Configuration                 
 00C0               +1  120     SMB1CN0  DATA 0C0H; SMBus 1 Control                       
 00C2               +1  121     SMB1DAT  DATA 0C2H; SMBus 1 Data                          
 00B9               +1  122     SMBTC    DATA 0B9H; SMBus Timing and Pin Control          
 00E5               +1  123     SMOD1    DATA 0E5H; UART1 Mode                            
 0081               +1  124     SP       DATA 081H; Stack Pointer                         
 00A1               +1  125     SPI0CFG  DATA 0A1H; SPI0 Configuration                    
 00A2               +1  126     SPI0CKR  DATA 0A2H; SPI0 Clock Rate                       
 00F8               +1  127     SPI0CN0  DATA 0F8H; SPI0 Control                          
 00A3               +1  128     SPI0DAT  DATA 0A3H; SPI0 Data                             
 0088               +1  129     TCON     DATA 088H; Timer 0/1 Control                     
 008C               +1  130     TH0      DATA 08CH; Timer 0 High Byte                     
 008D               +1  131     TH1      DATA 08DH; Timer 1 High Byte                     
 008A               +1  132     TL0      DATA 08AH; Timer 0 Low Byte                      
 008B               +1  133     TL1      DATA 08BH; Timer 1 Low Byte                      
 0089               +1  134     TMOD     DATA 089H; Timer 0/1 Mode                        
 00C8               +1  135     TMR2CN0  DATA 0C8H; Timer 2 Control 0                     
 00CD               +1  136     TMR2H    DATA 0CDH; Timer 2 High Byte                     
 00CC               +1  137     TMR2L    DATA 0CCH; Timer 2 Low Byte                      
 00CB               +1  138     TMR2RLH  DATA 0CBH; Timer 2 Reload High Byte              
 00CA               +1  139     TMR2RLL  DATA 0CAH; Timer 2 Reload Low Byte               
 0091               +1  140     TMR3CN0  DATA 091H; Timer 3 Control 0                     
 0095               +1  141     TMR3H    DATA 095H; Timer 3 High Byte                     
 0094               +1  142     TMR3L    DATA 094H; Timer 3 Low Byte                      
 0093               +1  143     TMR3RLH  DATA 093H; Timer 3 Reload High Byte              
 0092               +1  144     TMR3RLL  DATA 092H; Timer 3 Reload Low Byte               
 0091               +1  145     TMR4CN0  DATA 091H; Timer 4 Control 0                     
 0095               +1  146     TMR4H    DATA 095H; Timer 4 High Byte                     
 0094               +1  147     TMR4L    DATA 094H; Timer 4 Low Byte                      
 0093               +1  148     TMR4RLH  DATA 093H; Timer 4 Reload High Byte              
 0092               +1  149     TMR4RLL  DATA 092H; Timer 4 Reload Low Byte               
 00C8               +1  150     TMR5CN0  DATA 0C8H; Timer 5 Control 0                     
 00CD               +1  151     TMR5H    DATA 0CDH; Timer 5 High Byte                     
 00CC               +1  152     TMR5L    DATA 0CCH; Timer 5 Low Byte                      
 00CB               +1  153     TMR5RLH  DATA 0CBH; Timer 5 Reload High Byte              
 00CA               +1  154     TMR5RLL  DATA 0CAH; Timer 5 Reload Low Byte               
 0096               +1  155     USB0ADR  DATA 096H; USB0 Indirect Address                 
 0097               +1  156     USB0DAT  DATA 097H; USB0 Data                             
 00D7               +1  157     USB0XCN  DATA 0D7H; USB0 Transceiver Control              
 00FF               +1  158     VDM0CN   DATA 0FFH; Supply Monitor Control                
 00E1               +1  159     XBR0     DATA 0E1H; Port I/O Crossbar 0                   
 00E2               +1  160     XBR1     DATA 0E2H; Port I/O Crossbar 1                   
 00E3               +1  161     XBR2     DATA 0E3H; Port I/O Crossbar 2                   
 00B1               +1  162     XOSC0CN  DATA 0B1H; External Oscillator Control           
                    +1  163     
                    +1  164     ;------------------------------------------------------------------------------
                    +1  165     ; 16-bit Register Definitions (may not work on all compilers)
                    +1  166     ;------------------------------------------------------------------------------
 00C3               +1  167     ADC0GT  DATA 0C3H ; ADC0 Greater-Than Low Byte           
 00BD               +1  168     ADC0    DATA 0BDH ; ADC0 Data Word Low Byte              
 00C5               +1  169     ADC0LT  DATA 0C5H ; ADC0 Less-Than Low Byte              
 0082               +1  170     DP      DATA 082H ; Data Pointer Low                     
 00FB               +1  171     PCA0CP0 DATA 0FBH ; PCA Channel 0 Capture Module Low Byte
 00E9               +1  172     PCA0CP1 DATA 0E9H ; PCA Channel 1 Capture Module Low Byte
 00EB               +1  173     PCA0CP2 DATA 0EBH ; PCA Channel 2 Capture Module Low Byte
 00ED               +1  174     PCA0CP3 DATA 0EDH ; PCA Channel 3 Capture Module Low Byte
 00FD               +1  175     PCA0CP4 DATA 0FDH ; PCA Channel 4 Capture Module Low Byte
AX51 MACRO ASSEMBLER  LAB01                                                                 11/22/25 19:39:58 PAGE     4

 00F9               +1  176     PCA0    DATA 0F9H ; PCA Counter/Timer Low Byte           
 00B4               +1  177     SBRL1   DATA 0B4H ; UART1 Baud Rate Generator Low Byte   
 00CC               +1  178     TMR2    DATA 0CCH ; Timer 2 Low Byte                     
 00CA               +1  179     TMR2RL  DATA 0CAH ; Timer 2 Reload Low Byte              
 0094               +1  180     TMR3    DATA 094H ; Timer 3 Low Byte                     
 0092               +1  181     TMR3RL  DATA 092H ; Timer 3 Reload Low Byte              
 0094               +1  182     TMR4    DATA 094H ; Timer 4 Low Byte                     
 0092               +1  183     TMR4RL  DATA 092H ; Timer 4 Reload Low Byte              
 00CC               +1  184     TMR5    DATA 0CCH ; Timer 5 Low Byte                     
 00CA               +1  185     TMR5RL  DATA 0CAH ; Timer 5 Reload Low Byte              
                    +1  186     
                    +1  187     ;------------------------------------------------------------------------------
                    +1  188     ; Indirect Register Definitions
                    +1  189     ;------------------------------------------------------------------------------
 000F               +1  190     CLKREC    EQU 00FH ; USB0 Clock Recovery Control       
 000B               +1  191     CMIE      EQU 00BH ; USB0 Common Interrupt Enable      
 0006               +1  192     CMINT     EQU 006H ; USB0 Common Interrupt             
 0016               +1  193     E0CNT     EQU 016H ; USB0 Endpoint0 Data Count         
 0011               +1  194     E0CSR     EQU 011H ; USB0 Endpoint0 Control            
 001E               +1  195     EENABLE   EQU 01EH ; USB0 Endpoint Enable              
 0012               +1  196     EINCSRH   EQU 012H ; USB0 IN Endpoint Control High     
 0011               +1  197     EINCSRL   EQU 011H ; USB0 IN Endpoint Control          
 0017               +1  198     EOUTCNTH  EQU 017H ; USB0 OUT Endpoint Count High      
 0016               +1  199     EOUTCNTL  EQU 016H ; USB0 OUT Endpoint Count           
 0015               +1  200     EOUTCSRH  EQU 015H ; USB0 OUT Endpoint Control High    
 0014               +1  201     EOUTCSRL  EQU 014H ; USB0 OUT Endpoint Control         
 0000               +1  202     FADDR     EQU 000H ; USB0 Function Address             
 0020               +1  203     FIFO0     EQU 020H ; USB0 Endpoint 0 FIFO Access       
 0021               +1  204     FIFO1     EQU 021H ; USB0 Endpoint 1 FIFO Access       
 0022               +1  205     FIFO2     EQU 022H ; USB0 Endpoint 2 FIFO Access       
 0023               +1  206     FIFO3     EQU 023H ; USB0 Endpoint 3 FIFO Access       
 000D               +1  207     FRAMEH    EQU 00DH ; USB0 Frame Number High            
 000C               +1  208     FRAMEL    EQU 00CH ; USB0 Frame Number                 
 0007               +1  209     IN1IE     EQU 007H ; USB0 IN Endpoint Interrupt Enable 
 0002               +1  210     IN1INT    EQU 002H ; USB0 IN Endpoint Interrupt        
 000E               +1  211     INDEX     EQU 00EH ; USB0 Endpoint Index               
 0009               +1  212     OUT1IE    EQU 009H ; USB0 OUT Endpoint Interrupt Enable
 0004               +1  213     OUT1INT   EQU 004H ; USB0 OUT Endpoint Interrupt       
 0001               +1  214     POWER     EQU 001H ; USB0 Power                        
                    +1  215     
                    +1  216     ;------------------------------------------------------------------------------
                    +1  217     ; Bit Definitions
                    +1  218     ;------------------------------------------------------------------------------
                    +1  219     
                    +1  220     ; ACC 0xE0 (Accumulator)
 00E0.0             +1  221     ACC_ACC0 BIT ACC.0 ; Accumulator Bit 0
 00E0.1             +1  222     ACC_ACC1 BIT ACC.1 ; Accumulator Bit 1
 00E0.2             +1  223     ACC_ACC2 BIT ACC.2 ; Accumulator Bit 2
 00E0.3             +1  224     ACC_ACC3 BIT ACC.3 ; Accumulator Bit 3
 00E0.4             +1  225     ACC_ACC4 BIT ACC.4 ; Accumulator Bit 4
 00E0.5             +1  226     ACC_ACC5 BIT ACC.5 ; Accumulator Bit 5
 00E0.6             +1  227     ACC_ACC6 BIT ACC.6 ; Accumulator Bit 6
 00E0.7             +1  228     ACC_ACC7 BIT ACC.7 ; Accumulator Bit 7
                    +1  229     
                    +1  230     ; ADC0CN0 0xE8 (ADC0 Control)
 00E8.0             +1  231     ADC0CN0_ADCM0  BIT ADC0CN0.0 ; Start of Conversion Mode Select Bit 0
 00E8.1             +1  232     ADC0CN0_ADCM1  BIT ADC0CN0.1 ; Start of Conversion Mode Select Bit 1
 00E8.2             +1  233     ADC0CN0_ADCM2  BIT ADC0CN0.2 ; Start of Conversion Mode Select Bit 2
 00E8.3             +1  234     ADC0CN0_ADWINT BIT ADC0CN0.3 ; Window Compare Interrupt Flag        
 00E8.4             +1  235     ADC0CN0_ADBUSY BIT ADC0CN0.4 ; ADC Busy                             
 00E8.5             +1  236     ADC0CN0_ADINT  BIT ADC0CN0.5 ; Conversion Complete Interrupt Flag   
 00E8.6             +1  237     ADC0CN0_ADTM   BIT ADC0CN0.6 ; Track Mode                           
 00E8.7             +1  238     ADC0CN0_ADEN   BIT ADC0CN0.7 ; ADC Enable                           
AX51 MACRO ASSEMBLER  LAB01                                                                 11/22/25 19:39:58 PAGE     5

                    +1  239     
                    +1  240     ; B 0xF0 (B Register)
 00F0.0             +1  241     B_B0 BIT B.0 ; B Register Bit 0
 00F0.1             +1  242     B_B1 BIT B.1 ; B Register Bit 1
 00F0.2             +1  243     B_B2 BIT B.2 ; B Register Bit 2
 00F0.3             +1  244     B_B3 BIT B.3 ; B Register Bit 3
 00F0.4             +1  245     B_B4 BIT B.4 ; B Register Bit 4
 00F0.5             +1  246     B_B5 BIT B.5 ; B Register Bit 5
 00F0.6             +1  247     B_B6 BIT B.6 ; B Register Bit 6
 00F0.7             +1  248     B_B7 BIT B.7 ; B Register Bit 7
                    +1  249     
                    +1  250     ; IE 0xA8 (Interrupt Enable)
 00A8.0             +1  251     IE_EX0   BIT IE.0 ; External Interrupt 0 Enable
 00A8.1             +1  252     IE_ET0   BIT IE.1 ; Timer 0 Interrupt Enable   
 00A8.2             +1  253     IE_EX1   BIT IE.2 ; External Interrupt 1 Enable
 00A8.3             +1  254     IE_ET1   BIT IE.3 ; Timer 1 Interrupt Enable   
 00A8.4             +1  255     IE_ES0   BIT IE.4 ; UART0 Interrupt Enable     
 00A8.5             +1  256     IE_ET2   BIT IE.5 ; Timer 2 Interrupt Enable   
 00A8.6             +1  257     IE_ESPI0 BIT IE.6 ; SPI0 Interrupt Enable      
 00A8.7             +1  258     IE_EA    BIT IE.7 ; All Interrupts Enable      
                    +1  259     
                    +1  260     ; IP 0xB8 (Interrupt Priority)
 00B8.0             +1  261     IP_PX0   BIT IP.0 ; External Interrupt 0 Priority Control                        
 00B8.1             +1  262     IP_PT0   BIT IP.1 ; Timer 0 Interrupt Priority Control                           
 00B8.2             +1  263     IP_PX1   BIT IP.2 ; External Interrupt 1 Priority Control                        
 00B8.3             +1  264     IP_PT1   BIT IP.3 ; Timer 1 Interrupt Priority Control                           
 00B8.4             +1  265     IP_PS0   BIT IP.4 ; UART0 Interrupt Priority Control                             
 00B8.5             +1  266     IP_PT2   BIT IP.5 ; Timer 2 Interrupt Priority Control                           
 00B8.6             +1  267     IP_PSPI0 BIT IP.6 ; Serial Peripheral Interface (SPI0) Interrupt Priority Control
                    +1  268     
                    +1  269     ; P0 0x80 (Port 0 Pin Latch)
 0080.0             +1  270     P0_B0 BIT P0.0 ; Port 0 Bit 0 Latch
 0080.1             +1  271     P0_B1 BIT P0.1 ; Port 0 Bit 1 Latch
 0080.2             +1  272     P0_B2 BIT P0.2 ; Port 0 Bit 2 Latch
 0080.3             +1  273     P0_B3 BIT P0.3 ; Port 0 Bit 3 Latch
 0080.4             +1  274     P0_B4 BIT P0.4 ; Port 0 Bit 4 Latch
 0080.5             +1  275     P0_B5 BIT P0.5 ; Port 0 Bit 5 Latch
 0080.6             +1  276     P0_B6 BIT P0.6 ; Port 0 Bit 6 Latch
 0080.7             +1  277     P0_B7 BIT P0.7 ; Port 0 Bit 7 Latch
                    +1  278     
                    +1  279     ; P1 0x90 (Port 1 Pin Latch)
 0090.0             +1  280     P1_B0 BIT P1.0 ; Port 1 Bit 0 Latch
 0090.1             +1  281     P1_B1 BIT P1.1 ; Port 1 Bit 1 Latch
 0090.2             +1  282     P1_B2 BIT P1.2 ; Port 1 Bit 2 Latch
 0090.3             +1  283     P1_B3 BIT P1.3 ; Port 1 Bit 3 Latch
 0090.4             +1  284     P1_B4 BIT P1.4 ; Port 1 Bit 4 Latch
 0090.5             +1  285     P1_B5 BIT P1.5 ; Port 1 Bit 5 Latch
 0090.6             +1  286     P1_B6 BIT P1.6 ; Port 1 Bit 6 Latch
 0090.7             +1  287     P1_B7 BIT P1.7 ; Port 1 Bit 7 Latch
                    +1  288     
                    +1  289     ; P2 0xA0 (Port 2 Pin Latch)
 00A0.0             +1  290     P2_B0 BIT P2.0 ; Port 2 Bit 0 Latch
 00A0.1             +1  291     P2_B1 BIT P2.1 ; Port 2 Bit 1 Latch
 00A0.2             +1  292     P2_B2 BIT P2.2 ; Port 2 Bit 2 Latch
 00A0.3             +1  293     P2_B3 BIT P2.3 ; Port 2 Bit 3 Latch
 00A0.4             +1  294     P2_B4 BIT P2.4 ; Port 2 Bit 4 Latch
 00A0.5             +1  295     P2_B5 BIT P2.5 ; Port 2 Bit 5 Latch
 00A0.6             +1  296     P2_B6 BIT P2.6 ; Port 2 Bit 6 Latch
 00A0.7             +1  297     P2_B7 BIT P2.7 ; Port 2 Bit 7 Latch
                    +1  298     
                    +1  299     ; P3 0xB0 (Port 3 Pin Latch)
 00B0.0             +1  300     P3_B0 BIT P3.0 ; Port 3 Bit 0 Latch
 00B0.1             +1  301     P3_B1 BIT P3.1 ; Port 3 Bit 1 Latch
AX51 MACRO ASSEMBLER  LAB01                                                                 11/22/25 19:39:58 PAGE     6

 00B0.2             +1  302     P3_B2 BIT P3.2 ; Port 3 Bit 2 Latch
 00B0.3             +1  303     P3_B3 BIT P3.3 ; Port 3 Bit 3 Latch
 00B0.4             +1  304     P3_B4 BIT P3.4 ; Port 3 Bit 4 Latch
 00B0.5             +1  305     P3_B5 BIT P3.5 ; Port 3 Bit 5 Latch
 00B0.6             +1  306     P3_B6 BIT P3.6 ; Port 3 Bit 6 Latch
 00B0.7             +1  307     P3_B7 BIT P3.7 ; Port 3 Bit 7 Latch
                    +1  308     
                    +1  309     ; PCA0CN0 0xD8 (PCA Control 0)
 00D8.0             +1  310     PCA0CN0_CCF0 BIT PCA0CN0.0 ; PCA Module 0 Capture/Compare Flag
 00D8.1             +1  311     PCA0CN0_CCF1 BIT PCA0CN0.1 ; PCA Module 1 Capture/Compare Flag
 00D8.2             +1  312     PCA0CN0_CCF2 BIT PCA0CN0.2 ; PCA Module 2 Capture/Compare Flag
 00D8.3             +1  313     PCA0CN0_CCF3 BIT PCA0CN0.3 ; PCA Module 3 Capture/Compare Flag
 00D8.4             +1  314     PCA0CN0_CCF4 BIT PCA0CN0.4 ; PCA Module 4 Capture/Compare Flag
 00D8.6             +1  315     PCA0CN0_CR   BIT PCA0CN0.6 ; PCA Counter/Timer Run Control    
 00D8.7             +1  316     PCA0CN0_CF   BIT PCA0CN0.7 ; PCA Counter/Timer Overflow Flag  
                    +1  317     
                    +1  318     ; PSW 0xD0 (Program Status Word)
 00D0.0             +1  319     PSW_PARITY BIT PSW.0 ; Parity Flag               
 00D0.1             +1  320     PSW_F1     BIT PSW.1 ; User Flag 1               
 00D0.2             +1  321     PSW_OV     BIT PSW.2 ; Overflow Flag             
 00D0.3             +1  322     PSW_RS0    BIT PSW.3 ; Register Bank Select Bit 0
 00D0.4             +1  323     PSW_RS1    BIT PSW.4 ; Register Bank Select Bit 1
 00D0.5             +1  324     PSW_F0     BIT PSW.5 ; User Flag 0               
 00D0.6             +1  325     PSW_AC     BIT PSW.6 ; Auxiliary Carry Flag      
 00D0.7             +1  326     PSW_CY     BIT PSW.7 ; Carry Flag                
                    +1  327     
                    +1  328     ; SCON0 0x98 (UART0 Serial Port Control)
 0098.0             +1  329     SCON0_RI    BIT SCON0.0 ; Receive Interrupt Flag             
 0098.1             +1  330     SCON0_TI    BIT SCON0.1 ; Transmit Interrupt Flag            
 0098.2             +1  331     SCON0_RB8   BIT SCON0.2 ; Ninth Receive Bit                  
 0098.3             +1  332     SCON0_TB8   BIT SCON0.3 ; Ninth Transmission Bit             
 0098.4             +1  333     SCON0_REN   BIT SCON0.4 ; Receive Enable                     
 0098.5             +1  334     SCON0_MCE   BIT SCON0.5 ; Multiprocessor Communication Enable
 0098.7             +1  335     SCON0_SMODE BIT SCON0.7 ; Serial Port 0 Operation Mode       
                    +1  336     
                    +1  337     ; SMB0CN0 0xC0 (SMBus 0 Control)
 00C0.0             +1  338     SMB0CN0_SI      BIT SMB0CN0.0 ; SMBus Interrupt Flag            
 00C0.1             +1  339     SMB0CN0_ACK     BIT SMB0CN0.1 ; SMBus Acknowledge               
 00C0.2             +1  340     SMB0CN0_ARBLOST BIT SMB0CN0.2 ; SMBus Arbitration Lost Indicator
 00C0.3             +1  341     SMB0CN0_ACKRQ   BIT SMB0CN0.3 ; SMBus Acknowledge Request       
 00C0.4             +1  342     SMB0CN0_STO     BIT SMB0CN0.4 ; SMBus Stop Flag                 
 00C0.5             +1  343     SMB0CN0_STA     BIT SMB0CN0.5 ; SMBus Start Flag                
 00C0.6             +1  344     SMB0CN0_TXMODE  BIT SMB0CN0.6 ; SMBus Transmit Mode Indicator   
 00C0.7             +1  345     SMB0CN0_MASTER  BIT SMB0CN0.7 ; SMBus Master/Slave Indicator    
                    +1  346     
                    +1  347     ; SMB1CN0 0xC0 (SMBus 1 Control)
 00C0.0             +1  348     SMB1CN0_SI      BIT SMB1CN0.0 ; SMBus Interrupt Flag            
 00C0.1             +1  349     SMB1CN0_ACK     BIT SMB1CN0.1 ; SMBus Acknowledge               
 00C0.2             +1  350     SMB1CN0_ARBLOST BIT SMB1CN0.2 ; SMBus Arbitration Lost Indicator
 00C0.3             +1  351     SMB1CN0_ACKRQ   BIT SMB1CN0.3 ; SMBus Acknowledge Request       
 00C0.4             +1  352     SMB1CN0_STO     BIT SMB1CN0.4 ; SMBus Stop Flag                 
 00C0.5             +1  353     SMB1CN0_STA     BIT SMB1CN0.5 ; SMBus Start Flag                
 00C0.6             +1  354     SMB1CN0_TXMODE  BIT SMB1CN0.6 ; SMBus Transmit Mode Indicator   
 00C0.7             +1  355     SMB1CN0_MASTER  BIT SMB1CN0.7 ; SMBus Master/Slave Indicator    
                    +1  356     
                    +1  357     ; SPI0CN0 0xF8 (SPI0 Control)
 00F8.0             +1  358     SPI0CN0_SPIEN  BIT SPI0CN0.0 ; SPI0 Enable            
 00F8.1             +1  359     SPI0CN0_TXBMT  BIT SPI0CN0.1 ; Transmit Buffer Empty  
 00F8.2             +1  360     SPI0CN0_NSSMD0 BIT SPI0CN0.2 ; Slave Select Mode Bit 0
 00F8.3             +1  361     SPI0CN0_NSSMD1 BIT SPI0CN0.3 ; Slave Select Mode Bit 1
 00F8.4             +1  362     SPI0CN0_RXOVRN BIT SPI0CN0.4 ; Receive Overrun Flag   
 00F8.5             +1  363     SPI0CN0_MODF   BIT SPI0CN0.5 ; Mode Fault Flag        
 00F8.6             +1  364     SPI0CN0_WCOL   BIT SPI0CN0.6 ; Write Collision Flag   
AX51 MACRO ASSEMBLER  LAB01                                                                 11/22/25 19:39:58 PAGE     7

 00F8.7             +1  365     SPI0CN0_SPIF   BIT SPI0CN0.7 ; SPI0 Interrupt Flag    
                    +1  366     
                    +1  367     ; TCON 0x88 (Timer 0/1 Control)
 0088.0             +1  368     TCON_IT0 BIT TCON.0 ; Interrupt 0 Type Select
 0088.1             +1  369     TCON_IE0 BIT TCON.1 ; External Interrupt 0   
 0088.2             +1  370     TCON_IT1 BIT TCON.2 ; Interrupt 1 Type Select
 0088.3             +1  371     TCON_IE1 BIT TCON.3 ; External Interrupt 1   
 0088.4             +1  372     TCON_TR0 BIT TCON.4 ; Timer 0 Run Control    
 0088.5             +1  373     TCON_TF0 BIT TCON.5 ; Timer 0 Overflow Flag  
 0088.6             +1  374     TCON_TR1 BIT TCON.6 ; Timer 1 Run Control    
 0088.7             +1  375     TCON_TF1 BIT TCON.7 ; Timer 1 Overflow Flag  
                    +1  376     
                    +1  377     ; TMR2CN0 0xC8 (Timer 2 Control 0)
 00C8.0             +1  378     TMR2CN0_T2XCLK  BIT TMR2CN0.0 ; Timer 2 External Clock Select    
 00C8.1             +1  379     TMR2CN0_T2CSS   BIT TMR2CN0.1 ; Timer 2 Capture Source Select    
 00C8.2             +1  380     TMR2CN0_TR2     BIT TMR2CN0.2 ; Timer 2 Run Control              
 00C8.3             +1  381     TMR2CN0_T2SPLIT BIT TMR2CN0.3 ; Timer 2 Split Mode Enable        
 00C8.4             +1  382     TMR2CN0_TF2CEN  BIT TMR2CN0.4 ; Timer 2 Capture Enable           
 00C8.5             +1  383     TMR2CN0_TF2LEN  BIT TMR2CN0.5 ; Timer 2 Low Byte Interrupt Enable
 00C8.6             +1  384     TMR2CN0_TF2L    BIT TMR2CN0.6 ; Timer 2 Low Byte Overflow Flag   
 00C8.7             +1  385     TMR2CN0_TF2H    BIT TMR2CN0.7 ; Timer 2 High Byte Overflow Flag  
                    +1  386     
                    +1  387     ; TMR5CN0 0xC8 (Timer 5 Control 0)
 00C8.0             +1  388     TMR5CN0_T5XCLK  BIT TMR5CN0.0 ; Timer 5 External Clock Select    
 00C8.2             +1  389     TMR5CN0_TR5     BIT TMR5CN0.2 ; Timer 5 Run Control              
 00C8.3             +1  390     TMR5CN0_T5SPLIT BIT TMR5CN0.3 ; Timer 5 Split Mode Enable        
 00C8.5             +1  391     TMR5CN0_TF5LEN  BIT TMR5CN0.5 ; Timer 5 Low Byte Interrupt Enable
 00C8.6             +1  392     TMR5CN0_TF5L    BIT TMR5CN0.6 ; Timer 5 Low Byte Overflow Flag   
 00C8.7             +1  393     TMR5CN0_TF5H    BIT TMR5CN0.7 ; Timer 5 High Byte Overflow Flag  
                    +1  394     
                    +1  395     ;------------------------------------------------------------------------------
                    +1  396     ; Interrupt Definitions
                    +1  397     ;------------------------------------------------------------------------------
 0000               +1  398     INT0_IRQn    EQU 0  ; External Interrupt 0  
 0001               +1  399     TIMER0_IRQn  EQU 1  ; Timer 0 Overflow      
 0002               +1  400     INT1_IRQn    EQU 2  ; External Interrupt 1  
 0003               +1  401     TIMER1_IRQn  EQU 3  ; Timer 1 Overflow      
 0004               +1  402     UART0_IRQn   EQU 4  ; UART 0                
 0005               +1  403     TIMER2_IRQn  EQU 5  ; Timer 2 Overflow      
 0006               +1  404     SPI0_IRQn    EQU 6  ; SPI0                  
 0007               +1  405     SMBUS0_IRQn  EQU 7  ; SMBus 0               
 0008               +1  406     USB0_IRQn    EQU 8  ; USB0                  
 0009               +1  407     ADC0WC_IRQn  EQU 9  ; ADC0 Window Compare   
 000A               +1  408     ADC0EOC_IRQn EQU 10 ; ADC0 End of Conversion
 000B               +1  409     PCA0_IRQn    EQU 11 ; PCA0                  
 000C               +1  410     CMP0_IRQn    EQU 12 ; Comparator 0          
 000D               +1  411     CMP1_IRQn    EQU 13 ; Comparator 1          
 000E               +1  412     TIMER3_IRQn  EQU 14 ; Timer 3 Overflow      
 000F               +1  413     VBUSLVL_IRQn EQU 15 ; VBUS Level            
 0010               +1  414     UART1_IRQn   EQU 16 ; UART 1                
 0012               +1  415     SMBUS1_IRQn  EQU 18 ; SMBus 1               
 0013               +1  416     TIMER4_IRQn  EQU 19 ; Timer 4 Overflow      
 0014               +1  417     TIMER5_IRQn  EQU 20 ; Timer 5 Overflow      
                    +1  418     
                    +1  419     ;------------------------------------------------------------------------------
                    +1  420     ; SFR Page Definitions
                    +1  421     ;------------------------------------------------------------------------------
 0000               +1  422     LEGACY_PAGE  EQU 000H ; Legacy SFR Page                   
 000F               +1  423     CONFIG_PAGE  EQU 00FH ; System and Port Configuration Page
 000F               +1  424     SMB1_PAGE    EQU 00FH ; SMBus 1 Page                      
                        425     
                        426     
                        427     ;-------------------------------------My defines---------------------------------------
AX51 MACRO ASSEMBLER  LAB01                                                                 11/22/25 19:39:58 PAGE     8

0090.6                  428     LED0 EQU P1.6   ; LED is connected to Port 1, Bit 6
0080.2                  429     PB0 EQU P0.2    ; Push Button 0 (Start) connected to P0.2
0080.3                  430     PB1 EQU P0.3    ; Push Button 1 (Stop) connected to P0.3
                        431     
                        432     ; Calculation (approx 62,500 cycles @ 1.5 MHz):
 0064                   433     R0_VAL EQU 100  ; Outer loop constant
 000A                   434     R1_VAL EQU 10   ; Middle loop constant
 003F                   435     R2_VAL EQU 63   ; Inner loop constant (100 * 10 * 63 = 63,000 iterations approx.)
                        436     
                        437     
                        438     ;--------------------------------------------------------------------------------------
                        439     ; RESET and INTERRUPT VECTORS
                        440     ;--------------------------------------------------------------------------------------
000000                  441     CSEG AT 0
000000 020000     F     442         LJMP MAIN   ; Reset Vector
0000B3                  443         ORG 0B3H    ; Start of main program code
                        444     
                        445     ;--------------------------------------------------------------------------------------
                        446     ; Initialization
                        447     ;--------------------------------------------------------------------------------------
0000B3                  448     Init_Device:
0000B3 53D9BF           449         ANL PCA0MD, #~(040h)
0000B6 75E240           450         MOV XBR1, #40h         ; Enable Crossbar
                        451     
                        452     
0000B9 43F104           453         ORL P0MDIN, #04h ; P0.2 as Digital Input
0000BC 53A4FB           454         ANL P0MDOUT, #~(04h) ;P0.2 as Open-Drain
0000BF D282             455         SETB PB0
                        456     
                        457     
0000C1 43F108           458         ORL P0MDIN, #08h ;P0.3 as Digital Input
0000C4 53A4F7           459         ANL P0MDOUT, #~(08h) ;P0.3 as Open-Drain
0000C7 D283             460         SETB PB1
                        461     
                        462     
0000C9 43F240           463         ORL P1MDIN, #40h ;P1.6 as Digital Input
0000CC 43A540           464         ORL P1MDOUT, #40h ;P1.6 as Push-Pull Output
0000CF D296             465         SETB LED0
                        466     
0000D1 22               467         RET
                        468     
                        469     
                        470     ; -------------------------------------------
                        471     ; DELAY Subroutine (~0.125s delay)
                        472     ; -------------------------------------------
0000D2                  473     DELAY:
0000D2 7864             474         MOV R0, #R0_VAL
0000D4                  475     R0_LOOP:
0000D4 790A             476         MOV R1, #R1_VAL
0000D6                  477     R1_LOOP:
0000D6 7A3F             478         MOV R2, #R2_VAL
0000D8                  479     R2_LOOP:
0000D8 DAFE             480         DJNZ R2, R2_LOOP  ; Inner loop (63 cycles)
0000DA D9FA             481         DJNZ R1, R1_LOOP  ; Middle loop (10 times)
0000DC D8F6             482         DJNZ R0, R0_LOOP  ; Outer loop (100 times)
0000DE B296             483         cpl LED0 ; Toggle LED state
0000E0 22               484         RET
                        485     
                        486     ;--------------------------------------------------------------------------------------
                        487     ; CODE SEGMENT
                        488     ;--------------------------------------------------------------------------------------
                        489     
0000E1                  490     MAIN:
AX51 MACRO ASSEMBLER  LAB01                                                                 11/22/25 19:39:58 PAGE     9

0000E1 120000     F     491         LCALL INIT_DEVICE ; Configure I/O
                        492     
                        493     ; *** Polling Logic ***
                        494     
0000E4                  495     NO_BLINK:           ; State 1: Wait for PB0 press
                        496     
0000E4 2082FD           497         JB PB0, NO_BLINK
                        498     
                        499     
0000E7                  500     LOOP:               ; State 2: Blinking loop
                        501         ; --- Blink ON/OFF ---
0000E7 B296             502         CPL LED0            ; Toggle LED state
0000E9 120000     F     503         LCALL DELAY
                        504     
                        505         ; --- Check for STOP (PB1) ---
0000EC 2083F8           506         JB PB1, LOOP
                        507     
                        508         ; If execution reaches here, PB1 is pressed (0). Stop blinking.
                        509     
0000EF 80F3             510         SJMP NO_BLINK      ; PB1 released, return to wait for start
                        511     
                        512     END
                        513     
AX51 MACRO ASSEMBLER  LAB01                                                                 11/22/25 19:39:58 PAGE    10

SYMBOL TABLE LISTING
------ ----- -------


N A M E                      T Y P E  V A L U E     ATTRIBUTES

ACC . . . . . . . . . . . .  D  ADDR  00E0H     A   
ACC_ACC0. . . . . . . . . .  B  ADDR  00E0H.0   A   
ACC_ACC1. . . . . . . . . .  B  ADDR  00E0H.1   A   
ACC_ACC2. . . . . . . . . .  B  ADDR  00E0H.2   A   
ACC_ACC3. . . . . . . . . .  B  ADDR  00E0H.3   A   
ACC_ACC4. . . . . . . . . .  B  ADDR  00E0H.4   A   
ACC_ACC5. . . . . . . . . .  B  ADDR  00E0H.5   A   
ACC_ACC6. . . . . . . . . .  B  ADDR  00E0H.6   A   
ACC_ACC7. . . . . . . . . .  B  ADDR  00E0H.7   A   
ADC0. . . . . . . . . . . .  D  ADDR  00BDH     A   
ADC0CF. . . . . . . . . . .  D  ADDR  00BCH     A   
ADC0CN0 . . . . . . . . . .  D  ADDR  00E8H     A   
ADC0CN0_ADBUSY. . . . . . .  B  ADDR  00E8H.4   A   
ADC0CN0_ADCM0 . . . . . . .  B  ADDR  00E8H.0   A   
ADC0CN0_ADCM1 . . . . . . .  B  ADDR  00E8H.1   A   
ADC0CN0_ADCM2 . . . . . . .  B  ADDR  00E8H.2   A   
ADC0CN0_ADEN. . . . . . . .  B  ADDR  00E8H.7   A   
ADC0CN0_ADINT . . . . . . .  B  ADDR  00E8H.5   A   
ADC0CN0_ADTM. . . . . . . .  B  ADDR  00E8H.6   A   
ADC0CN0_ADWINT. . . . . . .  B  ADDR  00E8H.3   A   
ADC0EOC_IRQN. . . . . . . .  N  NUMB  000AH     A   
ADC0GT. . . . . . . . . . .  D  ADDR  00C3H     A   
ADC0GTH . . . . . . . . . .  D  ADDR  00C4H     A   
ADC0GTL . . . . . . . . . .  D  ADDR  00C3H     A   
ADC0H . . . . . . . . . . .  D  ADDR  00BEH     A   
ADC0L . . . . . . . . . . .  D  ADDR  00BDH     A   
ADC0LT. . . . . . . . . . .  D  ADDR  00C5H     A   
ADC0LTH . . . . . . . . . .  D  ADDR  00C6H     A   
ADC0LTL . . . . . . . . . .  D  ADDR  00C5H     A   
ADC0WC_IRQN . . . . . . . .  N  NUMB  0009H     A   
AMX0N . . . . . . . . . . .  D  ADDR  00BAH     A   
AMX0P . . . . . . . . . . .  D  ADDR  00BBH     A   
B . . . . . . . . . . . . .  D  ADDR  00F0H     A   
B_B0. . . . . . . . . . . .  B  ADDR  00F0H.0   A   
B_B1. . . . . . . . . . . .  B  ADDR  00F0H.1   A   
B_B2. . . . . . . . . . . .  B  ADDR  00F0H.2   A   
B_B3. . . . . . . . . . . .  B  ADDR  00F0H.3   A   
B_B4. . . . . . . . . . . .  B  ADDR  00F0H.4   A   
B_B5. . . . . . . . . . . .  B  ADDR  00F0H.5   A   
B_B6. . . . . . . . . . . .  B  ADDR  00F0H.6   A   
B_B7. . . . . . . . . . . .  B  ADDR  00F0H.7   A   
CKCON0. . . . . . . . . . .  D  ADDR  008EH     A   
CKCON1. . . . . . . . . . .  D  ADDR  00E4H     A   
CLKREC. . . . . . . . . . .  N  NUMB  000FH     A   
CLKSEL. . . . . . . . . . .  D  ADDR  00A9H     A   
CMIE. . . . . . . . . . . .  N  NUMB  000BH     A   
CMINT . . . . . . . . . . .  N  NUMB  0006H     A   
CMP0_IRQN . . . . . . . . .  N  NUMB  000CH     A   
CMP0CN0 . . . . . . . . . .  D  ADDR  009BH     A   
CMP0MD. . . . . . . . . . .  D  ADDR  009DH     A   
CMP0MX. . . . . . . . . . .  D  ADDR  009FH     A   
CMP1_IRQN . . . . . . . . .  N  NUMB  000DH     A   
CMP1CN0 . . . . . . . . . .  D  ADDR  009AH     A   
CMP1MD. . . . . . . . . . .  D  ADDR  009CH     A   
CMP1MX. . . . . . . . . . .  D  ADDR  009EH     A   
CONFIG_PAGE . . . . . . . .  N  NUMB  000FH     A   
DELAY . . . . . . . . . . .  C  ADDR  00D2H     R   SEG=?CO?LAB01?1
AX51 MACRO ASSEMBLER  LAB01                                                                 11/22/25 19:39:58 PAGE    11

DP. . . . . . . . . . . . .  D  ADDR  0082H     A   
DPH . . . . . . . . . . . .  D  ADDR  0083H     A   
DPL . . . . . . . . . . . .  D  ADDR  0082H     A   
E0CNT . . . . . . . . . . .  N  NUMB  0016H     A   
E0CSR . . . . . . . . . . .  N  NUMB  0011H     A   
EENABLE . . . . . . . . . .  N  NUMB  001EH     A   
EIE1. . . . . . . . . . . .  D  ADDR  00E6H     A   
EIE2. . . . . . . . . . . .  D  ADDR  00E7H     A   
EINCSRH . . . . . . . . . .  N  NUMB  0012H     A   
EINCSRL . . . . . . . . . .  N  NUMB  0011H     A   
EIP1. . . . . . . . . . . .  D  ADDR  00F6H     A   
EIP2. . . . . . . . . . . .  D  ADDR  00F7H     A   
EMI0CF. . . . . . . . . . .  D  ADDR  0085H     A   
EMI0CN. . . . . . . . . . .  D  ADDR  00AAH     A   
EMI0TC. . . . . . . . . . .  D  ADDR  0084H     A   
EOUTCNTH. . . . . . . . . .  N  NUMB  0017H     A   
EOUTCNTL. . . . . . . . . .  N  NUMB  0016H     A   
EOUTCSRH. . . . . . . . . .  N  NUMB  0015H     A   
EOUTCSRL. . . . . . . . . .  N  NUMB  0014H     A   
FADDR . . . . . . . . . . .  N  NUMB  0000H     A   
FIFO0 . . . . . . . . . . .  N  NUMB  0020H     A   
FIFO1 . . . . . . . . . . .  N  NUMB  0021H     A   
FIFO2 . . . . . . . . . . .  N  NUMB  0022H     A   
FIFO3 . . . . . . . . . . .  N  NUMB  0023H     A   
FLKEY . . . . . . . . . . .  D  ADDR  00B7H     A   
FLSCL . . . . . . . . . . .  D  ADDR  00B6H     A   
FRAMEH. . . . . . . . . . .  N  NUMB  000DH     A   
FRAMEL. . . . . . . . . . .  N  NUMB  000CH     A   
HFO0CAL . . . . . . . . . .  D  ADDR  00B3H     A   
HFO0CN. . . . . . . . . . .  D  ADDR  00B2H     A   
IE. . . . . . . . . . . . .  D  ADDR  00A8H     A   
IE_EA . . . . . . . . . . .  B  ADDR  00A8H.7   A   
IE_ES0. . . . . . . . . . .  B  ADDR  00A8H.4   A   
IE_ESPI0. . . . . . . . . .  B  ADDR  00A8H.6   A   
IE_ET0. . . . . . . . . . .  B  ADDR  00A8H.1   A   
IE_ET1. . . . . . . . . . .  B  ADDR  00A8H.3   A   
IE_ET2. . . . . . . . . . .  B  ADDR  00A8H.5   A   
IE_EX0. . . . . . . . . . .  B  ADDR  00A8H.0   A   
IE_EX1. . . . . . . . . . .  B  ADDR  00A8H.2   A   
IN1IE . . . . . . . . . . .  N  NUMB  0007H     A   
IN1INT. . . . . . . . . . .  N  NUMB  0002H     A   
INDEX . . . . . . . . . . .  N  NUMB  000EH     A   
INIT_DEVICE . . . . . . . .  C  ADDR  00B3H     R   SEG=?CO?LAB01?1
INT0_IRQN . . . . . . . . .  N  NUMB  0000H     A   
INT1_IRQN . . . . . . . . .  N  NUMB  0002H     A   
IP. . . . . . . . . . . . .  D  ADDR  00B8H     A   
IP_PS0. . . . . . . . . . .  B  ADDR  00B8H.4   A   
IP_PSPI0. . . . . . . . . .  B  ADDR  00B8H.6   A   
IP_PT0. . . . . . . . . . .  B  ADDR  00B8H.1   A   
IP_PT1. . . . . . . . . . .  B  ADDR  00B8H.3   A   
IP_PT2. . . . . . . . . . .  B  ADDR  00B8H.5   A   
IP_PX0. . . . . . . . . . .  B  ADDR  00B8H.0   A   
IP_PX1. . . . . . . . . . .  B  ADDR  00B8H.2   A   
IT01CF. . . . . . . . . . .  D  ADDR  00E4H     A   
LED0. . . . . . . . . . . .  B  ADDR  0090H.6   A   
LEGACY_PAGE . . . . . . . .  N  NUMB  0000H     A   
LFO0CN. . . . . . . . . . .  D  ADDR  0086H     A   
LOOP. . . . . . . . . . . .  C  ADDR  00E7H     R   SEG=?CO?LAB01?1
MAIN. . . . . . . . . . . .  C  ADDR  00E1H     R   SEG=?CO?LAB01?1
NO_BLINK. . . . . . . . . .  C  ADDR  00E4H     R   SEG=?CO?LAB01?1
OUT1IE. . . . . . . . . . .  N  NUMB  0009H     A   
OUT1INT . . . . . . . . . .  N  NUMB  0004H     A   
P0. . . . . . . . . . . . .  D  ADDR  0080H     A   
AX51 MACRO ASSEMBLER  LAB01                                                                 11/22/25 19:39:58 PAGE    12

P0_B0 . . . . . . . . . . .  B  ADDR  0080H.0   A   
P0_B1 . . . . . . . . . . .  B  ADDR  0080H.1   A   
P0_B2 . . . . . . . . . . .  B  ADDR  0080H.2   A   
P0_B3 . . . . . . . . . . .  B  ADDR  0080H.3   A   
P0_B4 . . . . . . . . . . .  B  ADDR  0080H.4   A   
P0_B5 . . . . . . . . . . .  B  ADDR  0080H.5   A   
P0_B6 . . . . . . . . . . .  B  ADDR  0080H.6   A   
P0_B7 . . . . . . . . . . .  B  ADDR  0080H.7   A   
P0MDIN. . . . . . . . . . .  D  ADDR  00F1H     A   
P0MDOUT . . . . . . . . . .  D  ADDR  00A4H     A   
P0SKIP. . . . . . . . . . .  D  ADDR  00D4H     A   
P1. . . . . . . . . . . . .  D  ADDR  0090H     A   
P1_B0 . . . . . . . . . . .  B  ADDR  0090H.0   A   
P1_B1 . . . . . . . . . . .  B  ADDR  0090H.1   A   
P1_B2 . . . . . . . . . . .  B  ADDR  0090H.2   A   
P1_B3 . . . . . . . . . . .  B  ADDR  0090H.3   A   
P1_B4 . . . . . . . . . . .  B  ADDR  0090H.4   A   
P1_B5 . . . . . . . . . . .  B  ADDR  0090H.5   A   
P1_B6 . . . . . . . . . . .  B  ADDR  0090H.6   A   
P1_B7 . . . . . . . . . . .  B  ADDR  0090H.7   A   
P1MDIN. . . . . . . . . . .  D  ADDR  00F2H     A   
P1MDOUT . . . . . . . . . .  D  ADDR  00A5H     A   
P1SKIP. . . . . . . . . . .  D  ADDR  00D5H     A   
P2. . . . . . . . . . . . .  D  ADDR  00A0H     A   
P2_B0 . . . . . . . . . . .  B  ADDR  00A0H.0   A   
P2_B1 . . . . . . . . . . .  B  ADDR  00A0H.1   A   
P2_B2 . . . . . . . . . . .  B  ADDR  00A0H.2   A   
P2_B3 . . . . . . . . . . .  B  ADDR  00A0H.3   A   
P2_B4 . . . . . . . . . . .  B  ADDR  00A0H.4   A   
P2_B5 . . . . . . . . . . .  B  ADDR  00A0H.5   A   
P2_B6 . . . . . . . . . . .  B  ADDR  00A0H.6   A   
P2_B7 . . . . . . . . . . .  B  ADDR  00A0H.7   A   
P2MDIN. . . . . . . . . . .  D  ADDR  00F3H     A   
P2MDOUT . . . . . . . . . .  D  ADDR  00A6H     A   
P2SKIP. . . . . . . . . . .  D  ADDR  00D6H     A   
P3. . . . . . . . . . . . .  D  ADDR  00B0H     A   
P3_B0 . . . . . . . . . . .  B  ADDR  00B0H.0   A   
P3_B1 . . . . . . . . . . .  B  ADDR  00B0H.1   A   
P3_B2 . . . . . . . . . . .  B  ADDR  00B0H.2   A   
P3_B3 . . . . . . . . . . .  B  ADDR  00B0H.3   A   
P3_B4 . . . . . . . . . . .  B  ADDR  00B0H.4   A   
P3_B5 . . . . . . . . . . .  B  ADDR  00B0H.5   A   
P3_B6 . . . . . . . . . . .  B  ADDR  00B0H.6   A   
P3_B7 . . . . . . . . . . .  B  ADDR  00B0H.7   A   
P3MDIN. . . . . . . . . . .  D  ADDR  00F4H     A   
P3MDOUT . . . . . . . . . .  D  ADDR  00A7H     A   
P3SKIP. . . . . . . . . . .  D  ADDR  00DFH     A   
P4. . . . . . . . . . . . .  D  ADDR  00C7H     A   
P4MDIN. . . . . . . . . . .  D  ADDR  00F5H     A   
P4MDOUT . . . . . . . . . .  D  ADDR  00AEH     A   
PB0 . . . . . . . . . . . .  B  ADDR  0080H.2   A   
PB1 . . . . . . . . . . . .  B  ADDR  0080H.3   A   
PCA0. . . . . . . . . . . .  D  ADDR  00F9H     A   
PCA0_IRQN . . . . . . . . .  N  NUMB  000BH     A   
PCA0CN0 . . . . . . . . . .  D  ADDR  00D8H     A   
PCA0CN0_CCF0. . . . . . . .  B  ADDR  00D8H.0   A   
PCA0CN0_CCF1. . . . . . . .  B  ADDR  00D8H.1   A   
PCA0CN0_CCF2. . . . . . . .  B  ADDR  00D8H.2   A   
PCA0CN0_CCF3. . . . . . . .  B  ADDR  00D8H.3   A   
PCA0CN0_CCF4. . . . . . . .  B  ADDR  00D8H.4   A   
PCA0CN0_CF. . . . . . . . .  B  ADDR  00D8H.7   A   
PCA0CN0_CR. . . . . . . . .  B  ADDR  00D8H.6   A   
PCA0CP0 . . . . . . . . . .  D  ADDR  00FBH     A   
AX51 MACRO ASSEMBLER  LAB01                                                                 11/22/25 19:39:58 PAGE    13

PCA0CP1 . . . . . . . . . .  D  ADDR  00E9H     A   
PCA0CP2 . . . . . . . . . .  D  ADDR  00EBH     A   
PCA0CP3 . . . . . . . . . .  D  ADDR  00EDH     A   
PCA0CP4 . . . . . . . . . .  D  ADDR  00FDH     A   
PCA0CPH0. . . . . . . . . .  D  ADDR  00FCH     A   
PCA0CPH1. . . . . . . . . .  D  ADDR  00EAH     A   
PCA0CPH2. . . . . . . . . .  D  ADDR  00ECH     A   
PCA0CPH3. . . . . . . . . .  D  ADDR  00EEH     A   
PCA0CPH4. . . . . . . . . .  D  ADDR  00FEH     A   
PCA0CPL0. . . . . . . . . .  D  ADDR  00FBH     A   
PCA0CPL1. . . . . . . . . .  D  ADDR  00E9H     A   
PCA0CPL2. . . . . . . . . .  D  ADDR  00EBH     A   
PCA0CPL3. . . . . . . . . .  D  ADDR  00EDH     A   
PCA0CPL4. . . . . . . . . .  D  ADDR  00FDH     A   
PCA0CPM0. . . . . . . . . .  D  ADDR  00DAH     A   
PCA0CPM1. . . . . . . . . .  D  ADDR  00DBH     A   
PCA0CPM2. . . . . . . . . .  D  ADDR  00DCH     A   
PCA0CPM3. . . . . . . . . .  D  ADDR  00DDH     A   
PCA0CPM4. . . . . . . . . .  D  ADDR  00DEH     A   
PCA0H . . . . . . . . . . .  D  ADDR  00FAH     A   
PCA0L . . . . . . . . . . .  D  ADDR  00F9H     A   
PCA0MD. . . . . . . . . . .  D  ADDR  00D9H     A   
PCON0 . . . . . . . . . . .  D  ADDR  0087H     A   
PFE0CN. . . . . . . . . . .  D  ADDR  00AFH     A   
POWER . . . . . . . . . . .  N  NUMB  0001H     A   
PSCTL . . . . . . . . . . .  D  ADDR  008FH     A   
PSW . . . . . . . . . . . .  D  ADDR  00D0H     A   
PSW_AC. . . . . . . . . . .  B  ADDR  00D0H.6   A   
PSW_CY. . . . . . . . . . .  B  ADDR  00D0H.7   A   
PSW_F0. . . . . . . . . . .  B  ADDR  00D0H.5   A   
PSW_F1. . . . . . . . . . .  B  ADDR  00D0H.1   A   
PSW_OV. . . . . . . . . . .  B  ADDR  00D0H.2   A   
PSW_PARITY. . . . . . . . .  B  ADDR  00D0H.0   A   
PSW_RS0 . . . . . . . . . .  B  ADDR  00D0H.3   A   
PSW_RS1 . . . . . . . . . .  B  ADDR  00D0H.4   A   
R0_LOOP . . . . . . . . . .  C  ADDR  00D4H     R   SEG=?CO?LAB01?1
R0_VAL. . . . . . . . . . .  N  NUMB  0064H     A   
R1_LOOP . . . . . . . . . .  C  ADDR  00D6H     R   SEG=?CO?LAB01?1
R1_VAL. . . . . . . . . . .  N  NUMB  000AH     A   
R2_LOOP . . . . . . . . . .  C  ADDR  00D8H     R   SEG=?CO?LAB01?1
R2_VAL. . . . . . . . . . .  N  NUMB  003FH     A   
REF0CN. . . . . . . . . . .  D  ADDR  00D1H     A   
REG01CN . . . . . . . . . .  D  ADDR  00C9H     A   
RSTSRC. . . . . . . . . . .  D  ADDR  00EFH     A   
SBCON1. . . . . . . . . . .  D  ADDR  00ACH     A   
SBRL1 . . . . . . . . . . .  D  ADDR  00B4H     A   
SBRLH1. . . . . . . . . . .  D  ADDR  00B5H     A   
SBRLL1. . . . . . . . . . .  D  ADDR  00B4H     A   
SBUF0 . . . . . . . . . . .  D  ADDR  0099H     A   
SBUF1 . . . . . . . . . . .  D  ADDR  00D3H     A   
SCON0 . . . . . . . . . . .  D  ADDR  0098H     A   
SCON0_MCE . . . . . . . . .  B  ADDR  0098H.5   A   
SCON0_RB8 . . . . . . . . .  B  ADDR  0098H.2   A   
SCON0_REN . . . . . . . . .  B  ADDR  0098H.4   A   
SCON0_RI. . . . . . . . . .  B  ADDR  0098H.0   A   
SCON0_SMODE . . . . . . . .  B  ADDR  0098H.7   A   
SCON0_TB8 . . . . . . . . .  B  ADDR  0098H.3   A   
SCON0_TI. . . . . . . . . .  B  ADDR  0098H.1   A   
SCON1 . . . . . . . . . . .  D  ADDR  00D2H     A   
SFRPAGE . . . . . . . . . .  D  ADDR  00BFH     A   
SMB0ADM . . . . . . . . . .  D  ADDR  00CEH     A   
SMB0ADR . . . . . . . . . .  D  ADDR  00CFH     A   
SMB0CF. . . . . . . . . . .  D  ADDR  00C1H     A   
AX51 MACRO ASSEMBLER  LAB01                                                                 11/22/25 19:39:58 PAGE    14

SMB0CN0 . . . . . . . . . .  D  ADDR  00C0H     A   
SMB0CN0_ACK . . . . . . . .  B  ADDR  00C0H.1   A   
SMB0CN0_ACKRQ . . . . . . .  B  ADDR  00C0H.3   A   
SMB0CN0_ARBLOST . . . . . .  B  ADDR  00C0H.2   A   
SMB0CN0_MASTER. . . . . . .  B  ADDR  00C0H.7   A   
SMB0CN0_SI. . . . . . . . .  B  ADDR  00C0H.0   A   
SMB0CN0_STA . . . . . . . .  B  ADDR  00C0H.5   A   
SMB0CN0_STO . . . . . . . .  B  ADDR  00C0H.4   A   
SMB0CN0_TXMODE. . . . . . .  B  ADDR  00C0H.6   A   
SMB0DAT . . . . . . . . . .  D  ADDR  00C2H     A   
SMB1_PAGE . . . . . . . . .  N  NUMB  000FH     A   
SMB1ADM . . . . . . . . . .  D  ADDR  00CEH     A   
SMB1ADR . . . . . . . . . .  D  ADDR  00CFH     A   
SMB1CF. . . . . . . . . . .  D  ADDR  00C1H     A   
SMB1CN0 . . . . . . . . . .  D  ADDR  00C0H     A   
SMB1CN0_ACK . . . . . . . .  B  ADDR  00C0H.1   A   
SMB1CN0_ACKRQ . . . . . . .  B  ADDR  00C0H.3   A   
SMB1CN0_ARBLOST . . . . . .  B  ADDR  00C0H.2   A   
SMB1CN0_MASTER. . . . . . .  B  ADDR  00C0H.7   A   
SMB1CN0_SI. . . . . . . . .  B  ADDR  00C0H.0   A   
SMB1CN0_STA . . . . . . . .  B  ADDR  00C0H.5   A   
SMB1CN0_STO . . . . . . . .  B  ADDR  00C0H.4   A   
SMB1CN0_TXMODE. . . . . . .  B  ADDR  00C0H.6   A   
SMB1DAT . . . . . . . . . .  D  ADDR  00C2H     A   
SMBTC . . . . . . . . . . .  D  ADDR  00B9H     A   
SMBUS0_IRQN . . . . . . . .  N  NUMB  0007H     A   
SMBUS1_IRQN . . . . . . . .  N  NUMB  0012H     A   
SMOD1 . . . . . . . . . . .  D  ADDR  00E5H     A   
SP. . . . . . . . . . . . .  D  ADDR  0081H     A   
SPI0_IRQN . . . . . . . . .  N  NUMB  0006H     A   
SPI0CFG . . . . . . . . . .  D  ADDR  00A1H     A   
SPI0CKR . . . . . . . . . .  D  ADDR  00A2H     A   
SPI0CN0 . . . . . . . . . .  D  ADDR  00F8H     A   
SPI0CN0_MODF. . . . . . . .  B  ADDR  00F8H.5   A   
SPI0CN0_NSSMD0. . . . . . .  B  ADDR  00F8H.2   A   
SPI0CN0_NSSMD1. . . . . . .  B  ADDR  00F8H.3   A   
SPI0CN0_RXOVRN. . . . . . .  B  ADDR  00F8H.4   A   
SPI0CN0_SPIEN . . . . . . .  B  ADDR  00F8H.0   A   
SPI0CN0_SPIF. . . . . . . .  B  ADDR  00F8H.7   A   
SPI0CN0_TXBMT . . . . . . .  B  ADDR  00F8H.1   A   
SPI0CN0_WCOL. . . . . . . .  B  ADDR  00F8H.6   A   
SPI0DAT . . . . . . . . . .  D  ADDR  00A3H     A   
TCON. . . . . . . . . . . .  D  ADDR  0088H     A   
TCON_IE0. . . . . . . . . .  B  ADDR  0088H.1   A   
TCON_IE1. . . . . . . . . .  B  ADDR  0088H.3   A   
TCON_IT0. . . . . . . . . .  B  ADDR  0088H.0   A   
TCON_IT1. . . . . . . . . .  B  ADDR  0088H.2   A   
TCON_TF0. . . . . . . . . .  B  ADDR  0088H.5   A   
TCON_TF1. . . . . . . . . .  B  ADDR  0088H.7   A   
TCON_TR0. . . . . . . . . .  B  ADDR  0088H.4   A   
TCON_TR1. . . . . . . . . .  B  ADDR  0088H.6   A   
TH0 . . . . . . . . . . . .  D  ADDR  008CH     A   
TH1 . . . . . . . . . . . .  D  ADDR  008DH     A   
TIMER0_IRQN . . . . . . . .  N  NUMB  0001H     A   
TIMER1_IRQN . . . . . . . .  N  NUMB  0003H     A   
TIMER2_IRQN . . . . . . . .  N  NUMB  0005H     A   
TIMER3_IRQN . . . . . . . .  N  NUMB  000EH     A   
TIMER4_IRQN . . . . . . . .  N  NUMB  0013H     A   
TIMER5_IRQN . . . . . . . .  N  NUMB  0014H     A   
TL0 . . . . . . . . . . . .  D  ADDR  008AH     A   
TL1 . . . . . . . . . . . .  D  ADDR  008BH     A   
TMOD. . . . . . . . . . . .  D  ADDR  0089H     A   
TMR2. . . . . . . . . . . .  D  ADDR  00CCH     A   
AX51 MACRO ASSEMBLER  LAB01                                                                 11/22/25 19:39:58 PAGE    15

TMR2CN0 . . . . . . . . . .  D  ADDR  00C8H     A   
TMR2CN0_T2CSS . . . . . . .  B  ADDR  00C8H.1   A   
TMR2CN0_T2SPLIT . . . . . .  B  ADDR  00C8H.3   A   
TMR2CN0_T2XCLK. . . . . . .  B  ADDR  00C8H.0   A   
TMR2CN0_TF2CEN. . . . . . .  B  ADDR  00C8H.4   A   
TMR2CN0_TF2H. . . . . . . .  B  ADDR  00C8H.7   A   
TMR2CN0_TF2L. . . . . . . .  B  ADDR  00C8H.6   A   
TMR2CN0_TF2LEN. . . . . . .  B  ADDR  00C8H.5   A   
TMR2CN0_TR2 . . . . . . . .  B  ADDR  00C8H.2   A   
TMR2H . . . . . . . . . . .  D  ADDR  00CDH     A   
TMR2L . . . . . . . . . . .  D  ADDR  00CCH     A   
TMR2RL. . . . . . . . . . .  D  ADDR  00CAH     A   
TMR2RLH . . . . . . . . . .  D  ADDR  00CBH     A   
TMR2RLL . . . . . . . . . .  D  ADDR  00CAH     A   
TMR3. . . . . . . . . . . .  D  ADDR  0094H     A   
TMR3CN0 . . . . . . . . . .  D  ADDR  0091H     A   
TMR3H . . . . . . . . . . .  D  ADDR  0095H     A   
TMR3L . . . . . . . . . . .  D  ADDR  0094H     A   
TMR3RL. . . . . . . . . . .  D  ADDR  0092H     A   
TMR3RLH . . . . . . . . . .  D  ADDR  0093H     A   
TMR3RLL . . . . . . . . . .  D  ADDR  0092H     A   
TMR4. . . . . . . . . . . .  D  ADDR  0094H     A   
TMR4CN0 . . . . . . . . . .  D  ADDR  0091H     A   
TMR4H . . . . . . . . . . .  D  ADDR  0095H     A   
TMR4L . . . . . . . . . . .  D  ADDR  0094H     A   
TMR4RL. . . . . . . . . . .  D  ADDR  0092H     A   
TMR4RLH . . . . . . . . . .  D  ADDR  0093H     A   
TMR4RLL . . . . . . . . . .  D  ADDR  0092H     A   
TMR5. . . . . . . . . . . .  D  ADDR  00CCH     A   
TMR5CN0 . . . . . . . . . .  D  ADDR  00C8H     A   
TMR5CN0_T5SPLIT . . . . . .  B  ADDR  00C8H.3   A   
TMR5CN0_T5XCLK. . . . . . .  B  ADDR  00C8H.0   A   
TMR5CN0_TF5H. . . . . . . .  B  ADDR  00C8H.7   A   
TMR5CN0_TF5L. . . . . . . .  B  ADDR  00C8H.6   A   
TMR5CN0_TF5LEN. . . . . . .  B  ADDR  00C8H.5   A   
TMR5CN0_TR5 . . . . . . . .  B  ADDR  00C8H.2   A   
TMR5H . . . . . . . . . . .  D  ADDR  00CDH     A   
TMR5L . . . . . . . . . . .  D  ADDR  00CCH     A   
TMR5RL. . . . . . . . . . .  D  ADDR  00CAH     A   
TMR5RLH . . . . . . . . . .  D  ADDR  00CBH     A   
TMR5RLL . . . . . . . . . .  D  ADDR  00CAH     A   
UART0_IRQN. . . . . . . . .  N  NUMB  0004H     A   
UART1_IRQN. . . . . . . . .  N  NUMB  0010H     A   
USB0_IRQN . . . . . . . . .  N  NUMB  0008H     A   
USB0ADR . . . . . . . . . .  D  ADDR  0096H     A   
USB0DAT . . . . . . . . . .  D  ADDR  0097H     A   
USB0XCN . . . . . . . . . .  D  ADDR  00D7H     A   
VBUSLVL_IRQN. . . . . . . .  N  NUMB  000FH     A   
VDM0CN. . . . . . . . . . .  D  ADDR  00FFH     A   
XBR0. . . . . . . . . . . .  D  ADDR  00E1H     A   
XBR1. . . . . . . . . . . .  D  ADDR  00E2H     A   
XBR2. . . . . . . . . . . .  D  ADDR  00E3H     A   
XOSC0CN . . . . . . . . . .  D  ADDR  00B1H     A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S).
