;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; Clock_1
Clock_1__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_1__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_1__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_1__CFG2_SRC_SEL_MASK EQU 0x07
Clock_1__INDEX EQU 0x00
Clock_1__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_1__PM_ACT_MSK EQU 0x01
Clock_1__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_1__PM_STBY_MSK EQU 0x01

; USBFS_1
USBFS_1_arb_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_arb_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_arb_int__INTC_MASK EQU 0x400000
USBFS_1_arb_int__INTC_NUMBER EQU 22
USBFS_1_arb_int__INTC_PRIOR_NUM EQU 7
USBFS_1_arb_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_22
USBFS_1_arb_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_arb_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_bus_reset__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_bus_reset__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_bus_reset__INTC_MASK EQU 0x800000
USBFS_1_bus_reset__INTC_NUMBER EQU 23
USBFS_1_bus_reset__INTC_PRIOR_NUM EQU 7
USBFS_1_bus_reset__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_23
USBFS_1_bus_reset__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_bus_reset__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_Dm__0__INTTYPE EQU CYREG_PICU15_INTTYPE7
USBFS_1_Dm__0__MASK EQU 0x80
USBFS_1_Dm__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC1
USBFS_1_Dm__0__PORT EQU 15
USBFS_1_Dm__0__SHIFT EQU 7
USBFS_1_Dm__AG EQU CYREG_PRT15_AG
USBFS_1_Dm__AMUX EQU CYREG_PRT15_AMUX
USBFS_1_Dm__BIE EQU CYREG_PRT15_BIE
USBFS_1_Dm__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_1_Dm__BYP EQU CYREG_PRT15_BYP
USBFS_1_Dm__CTL EQU CYREG_PRT15_CTL
USBFS_1_Dm__DM0 EQU CYREG_PRT15_DM0
USBFS_1_Dm__DM1 EQU CYREG_PRT15_DM1
USBFS_1_Dm__DM2 EQU CYREG_PRT15_DM2
USBFS_1_Dm__DR EQU CYREG_PRT15_DR
USBFS_1_Dm__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_1_Dm__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_1_Dm__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_1_Dm__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_1_Dm__MASK EQU 0x80
USBFS_1_Dm__PORT EQU 15
USBFS_1_Dm__PRT EQU CYREG_PRT15_PRT
USBFS_1_Dm__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_1_Dm__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_1_Dm__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_1_Dm__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_1_Dm__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_1_Dm__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_1_Dm__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_1_Dm__PS EQU CYREG_PRT15_PS
USBFS_1_Dm__SHIFT EQU 7
USBFS_1_Dm__SLW EQU CYREG_PRT15_SLW
USBFS_1_Dp__0__INTTYPE EQU CYREG_PICU15_INTTYPE6
USBFS_1_Dp__0__MASK EQU 0x40
USBFS_1_Dp__0__PC EQU CYREG_IO_PC_PRT15_7_6_PC0
USBFS_1_Dp__0__PORT EQU 15
USBFS_1_Dp__0__SHIFT EQU 6
USBFS_1_Dp__AG EQU CYREG_PRT15_AG
USBFS_1_Dp__AMUX EQU CYREG_PRT15_AMUX
USBFS_1_Dp__BIE EQU CYREG_PRT15_BIE
USBFS_1_Dp__BIT_MASK EQU CYREG_PRT15_BIT_MASK
USBFS_1_Dp__BYP EQU CYREG_PRT15_BYP
USBFS_1_Dp__CTL EQU CYREG_PRT15_CTL
USBFS_1_Dp__DM0 EQU CYREG_PRT15_DM0
USBFS_1_Dp__DM1 EQU CYREG_PRT15_DM1
USBFS_1_Dp__DM2 EQU CYREG_PRT15_DM2
USBFS_1_Dp__DR EQU CYREG_PRT15_DR
USBFS_1_Dp__INP_DIS EQU CYREG_PRT15_INP_DIS
USBFS_1_Dp__INTSTAT EQU CYREG_PICU15_INTSTAT
USBFS_1_Dp__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
USBFS_1_Dp__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
USBFS_1_Dp__LCD_EN EQU CYREG_PRT15_LCD_EN
USBFS_1_Dp__MASK EQU 0x40
USBFS_1_Dp__PORT EQU 15
USBFS_1_Dp__PRT EQU CYREG_PRT15_PRT
USBFS_1_Dp__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
USBFS_1_Dp__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
USBFS_1_Dp__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
USBFS_1_Dp__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
USBFS_1_Dp__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
USBFS_1_Dp__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
USBFS_1_Dp__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
USBFS_1_Dp__PS EQU CYREG_PRT15_PS
USBFS_1_Dp__SHIFT EQU 6
USBFS_1_Dp__SLW EQU CYREG_PRT15_SLW
USBFS_1_Dp__SNAP EQU CYREG_PICU_15_SNAP_15
USBFS_1_dp_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_dp_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_dp_int__INTC_MASK EQU 0x1000
USBFS_1_dp_int__INTC_NUMBER EQU 12
USBFS_1_dp_int__INTC_PRIOR_NUM EQU 7
USBFS_1_dp_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_12
USBFS_1_dp_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_dp_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_ep_0__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_ep_0__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_ep_0__INTC_MASK EQU 0x1000000
USBFS_1_ep_0__INTC_NUMBER EQU 24
USBFS_1_ep_0__INTC_PRIOR_NUM EQU 7
USBFS_1_ep_0__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_24
USBFS_1_ep_0__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_ep_0__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_ep_1__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_ep_1__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_ep_1__INTC_MASK EQU 0x01
USBFS_1_ep_1__INTC_NUMBER EQU 0
USBFS_1_ep_1__INTC_PRIOR_NUM EQU 7
USBFS_1_ep_1__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
USBFS_1_ep_1__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_ep_1__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_ep_2__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_ep_2__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_ep_2__INTC_MASK EQU 0x02
USBFS_1_ep_2__INTC_NUMBER EQU 1
USBFS_1_ep_2__INTC_PRIOR_NUM EQU 7
USBFS_1_ep_2__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
USBFS_1_ep_2__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_ep_2__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_ord_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_ord_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_ord_int__INTC_MASK EQU 0x2000000
USBFS_1_ord_int__INTC_NUMBER EQU 25
USBFS_1_ord_int__INTC_PRIOR_NUM EQU 7
USBFS_1_ord_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_25
USBFS_1_ord_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_ord_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_sof_int__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
USBFS_1_sof_int__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
USBFS_1_sof_int__INTC_MASK EQU 0x200000
USBFS_1_sof_int__INTC_NUMBER EQU 21
USBFS_1_sof_int__INTC_PRIOR_NUM EQU 7
USBFS_1_sof_int__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_21
USBFS_1_sof_int__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
USBFS_1_sof_int__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
USBFS_1_USB__ARB_CFG EQU CYREG_USB_ARB_CFG
USBFS_1_USB__ARB_EP1_CFG EQU CYREG_USB_ARB_EP1_CFG
USBFS_1_USB__ARB_EP1_INT_EN EQU CYREG_USB_ARB_EP1_INT_EN
USBFS_1_USB__ARB_EP1_SR EQU CYREG_USB_ARB_EP1_SR
USBFS_1_USB__ARB_EP2_CFG EQU CYREG_USB_ARB_EP2_CFG
USBFS_1_USB__ARB_EP2_INT_EN EQU CYREG_USB_ARB_EP2_INT_EN
USBFS_1_USB__ARB_EP2_SR EQU CYREG_USB_ARB_EP2_SR
USBFS_1_USB__ARB_EP3_CFG EQU CYREG_USB_ARB_EP3_CFG
USBFS_1_USB__ARB_EP3_INT_EN EQU CYREG_USB_ARB_EP3_INT_EN
USBFS_1_USB__ARB_EP3_SR EQU CYREG_USB_ARB_EP3_SR
USBFS_1_USB__ARB_EP4_CFG EQU CYREG_USB_ARB_EP4_CFG
USBFS_1_USB__ARB_EP4_INT_EN EQU CYREG_USB_ARB_EP4_INT_EN
USBFS_1_USB__ARB_EP4_SR EQU CYREG_USB_ARB_EP4_SR
USBFS_1_USB__ARB_EP5_CFG EQU CYREG_USB_ARB_EP5_CFG
USBFS_1_USB__ARB_EP5_INT_EN EQU CYREG_USB_ARB_EP5_INT_EN
USBFS_1_USB__ARB_EP5_SR EQU CYREG_USB_ARB_EP5_SR
USBFS_1_USB__ARB_EP6_CFG EQU CYREG_USB_ARB_EP6_CFG
USBFS_1_USB__ARB_EP6_INT_EN EQU CYREG_USB_ARB_EP6_INT_EN
USBFS_1_USB__ARB_EP6_SR EQU CYREG_USB_ARB_EP6_SR
USBFS_1_USB__ARB_EP7_CFG EQU CYREG_USB_ARB_EP7_CFG
USBFS_1_USB__ARB_EP7_INT_EN EQU CYREG_USB_ARB_EP7_INT_EN
USBFS_1_USB__ARB_EP7_SR EQU CYREG_USB_ARB_EP7_SR
USBFS_1_USB__ARB_EP8_CFG EQU CYREG_USB_ARB_EP8_CFG
USBFS_1_USB__ARB_EP8_INT_EN EQU CYREG_USB_ARB_EP8_INT_EN
USBFS_1_USB__ARB_EP8_SR EQU CYREG_USB_ARB_EP8_SR
USBFS_1_USB__ARB_INT_EN EQU CYREG_USB_ARB_INT_EN
USBFS_1_USB__ARB_INT_SR EQU CYREG_USB_ARB_INT_SR
USBFS_1_USB__ARB_RW1_DR EQU CYREG_USB_ARB_RW1_DR
USBFS_1_USB__ARB_RW1_RA EQU CYREG_USB_ARB_RW1_RA
USBFS_1_USB__ARB_RW1_RA_MSB EQU CYREG_USB_ARB_RW1_RA_MSB
USBFS_1_USB__ARB_RW1_WA EQU CYREG_USB_ARB_RW1_WA
USBFS_1_USB__ARB_RW1_WA_MSB EQU CYREG_USB_ARB_RW1_WA_MSB
USBFS_1_USB__ARB_RW2_DR EQU CYREG_USB_ARB_RW2_DR
USBFS_1_USB__ARB_RW2_RA EQU CYREG_USB_ARB_RW2_RA
USBFS_1_USB__ARB_RW2_RA_MSB EQU CYREG_USB_ARB_RW2_RA_MSB
USBFS_1_USB__ARB_RW2_WA EQU CYREG_USB_ARB_RW2_WA
USBFS_1_USB__ARB_RW2_WA_MSB EQU CYREG_USB_ARB_RW2_WA_MSB
USBFS_1_USB__ARB_RW3_DR EQU CYREG_USB_ARB_RW3_DR
USBFS_1_USB__ARB_RW3_RA EQU CYREG_USB_ARB_RW3_RA
USBFS_1_USB__ARB_RW3_RA_MSB EQU CYREG_USB_ARB_RW3_RA_MSB
USBFS_1_USB__ARB_RW3_WA EQU CYREG_USB_ARB_RW3_WA
USBFS_1_USB__ARB_RW3_WA_MSB EQU CYREG_USB_ARB_RW3_WA_MSB
USBFS_1_USB__ARB_RW4_DR EQU CYREG_USB_ARB_RW4_DR
USBFS_1_USB__ARB_RW4_RA EQU CYREG_USB_ARB_RW4_RA
USBFS_1_USB__ARB_RW4_RA_MSB EQU CYREG_USB_ARB_RW4_RA_MSB
USBFS_1_USB__ARB_RW4_WA EQU CYREG_USB_ARB_RW4_WA
USBFS_1_USB__ARB_RW4_WA_MSB EQU CYREG_USB_ARB_RW4_WA_MSB
USBFS_1_USB__ARB_RW5_DR EQU CYREG_USB_ARB_RW5_DR
USBFS_1_USB__ARB_RW5_RA EQU CYREG_USB_ARB_RW5_RA
USBFS_1_USB__ARB_RW5_RA_MSB EQU CYREG_USB_ARB_RW5_RA_MSB
USBFS_1_USB__ARB_RW5_WA EQU CYREG_USB_ARB_RW5_WA
USBFS_1_USB__ARB_RW5_WA_MSB EQU CYREG_USB_ARB_RW5_WA_MSB
USBFS_1_USB__ARB_RW6_DR EQU CYREG_USB_ARB_RW6_DR
USBFS_1_USB__ARB_RW6_RA EQU CYREG_USB_ARB_RW6_RA
USBFS_1_USB__ARB_RW6_RA_MSB EQU CYREG_USB_ARB_RW6_RA_MSB
USBFS_1_USB__ARB_RW6_WA EQU CYREG_USB_ARB_RW6_WA
USBFS_1_USB__ARB_RW6_WA_MSB EQU CYREG_USB_ARB_RW6_WA_MSB
USBFS_1_USB__ARB_RW7_DR EQU CYREG_USB_ARB_RW7_DR
USBFS_1_USB__ARB_RW7_RA EQU CYREG_USB_ARB_RW7_RA
USBFS_1_USB__ARB_RW7_RA_MSB EQU CYREG_USB_ARB_RW7_RA_MSB
USBFS_1_USB__ARB_RW7_WA EQU CYREG_USB_ARB_RW7_WA
USBFS_1_USB__ARB_RW7_WA_MSB EQU CYREG_USB_ARB_RW7_WA_MSB
USBFS_1_USB__ARB_RW8_DR EQU CYREG_USB_ARB_RW8_DR
USBFS_1_USB__ARB_RW8_RA EQU CYREG_USB_ARB_RW8_RA
USBFS_1_USB__ARB_RW8_RA_MSB EQU CYREG_USB_ARB_RW8_RA_MSB
USBFS_1_USB__ARB_RW8_WA EQU CYREG_USB_ARB_RW8_WA
USBFS_1_USB__ARB_RW8_WA_MSB EQU CYREG_USB_ARB_RW8_WA_MSB
USBFS_1_USB__BUF_SIZE EQU CYREG_USB_BUF_SIZE
USBFS_1_USB__BUS_RST_CNT EQU CYREG_USB_BUS_RST_CNT
USBFS_1_USB__CR0 EQU CYREG_USB_CR0
USBFS_1_USB__CR1 EQU CYREG_USB_CR1
USBFS_1_USB__CWA EQU CYREG_USB_CWA
USBFS_1_USB__CWA_MSB EQU CYREG_USB_CWA_MSB
USBFS_1_USB__DMA_THRES EQU CYREG_USB_DMA_THRES
USBFS_1_USB__DMA_THRES_MSB EQU CYREG_USB_DMA_THRES_MSB
USBFS_1_USB__DYN_RECONFIG EQU CYREG_USB_DYN_RECONFIG
USBFS_1_USB__EP_ACTIVE EQU CYREG_USB_EP_ACTIVE
USBFS_1_USB__EP_TYPE EQU CYREG_USB_EP_TYPE
USBFS_1_USB__EP0_CNT EQU CYREG_USB_EP0_CNT
USBFS_1_USB__EP0_CR EQU CYREG_USB_EP0_CR
USBFS_1_USB__EP0_DR0 EQU CYREG_USB_EP0_DR0
USBFS_1_USB__EP0_DR1 EQU CYREG_USB_EP0_DR1
USBFS_1_USB__EP0_DR2 EQU CYREG_USB_EP0_DR2
USBFS_1_USB__EP0_DR3 EQU CYREG_USB_EP0_DR3
USBFS_1_USB__EP0_DR4 EQU CYREG_USB_EP0_DR4
USBFS_1_USB__EP0_DR5 EQU CYREG_USB_EP0_DR5
USBFS_1_USB__EP0_DR6 EQU CYREG_USB_EP0_DR6
USBFS_1_USB__EP0_DR7 EQU CYREG_USB_EP0_DR7
USBFS_1_USB__MEM_DATA EQU CYREG_USB_MEM_DATA_MBASE
USBFS_1_USB__PM_ACT_CFG EQU CYREG_PM_ACT_CFG5
USBFS_1_USB__PM_ACT_MSK EQU 0x01
USBFS_1_USB__PM_STBY_CFG EQU CYREG_PM_STBY_CFG5
USBFS_1_USB__PM_STBY_MSK EQU 0x01
USBFS_1_USB__SIE_EP_INT_EN EQU CYREG_USB_SIE_EP_INT_EN
USBFS_1_USB__SIE_EP_INT_SR EQU CYREG_USB_SIE_EP_INT_SR
USBFS_1_USB__SIE_EP1_CNT0 EQU CYREG_USB_SIE_EP1_CNT0
USBFS_1_USB__SIE_EP1_CNT1 EQU CYREG_USB_SIE_EP1_CNT1
USBFS_1_USB__SIE_EP1_CR0 EQU CYREG_USB_SIE_EP1_CR0
USBFS_1_USB__SIE_EP2_CNT0 EQU CYREG_USB_SIE_EP2_CNT0
USBFS_1_USB__SIE_EP2_CNT1 EQU CYREG_USB_SIE_EP2_CNT1
USBFS_1_USB__SIE_EP2_CR0 EQU CYREG_USB_SIE_EP2_CR0
USBFS_1_USB__SIE_EP3_CNT0 EQU CYREG_USB_SIE_EP3_CNT0
USBFS_1_USB__SIE_EP3_CNT1 EQU CYREG_USB_SIE_EP3_CNT1
USBFS_1_USB__SIE_EP3_CR0 EQU CYREG_USB_SIE_EP3_CR0
USBFS_1_USB__SIE_EP4_CNT0 EQU CYREG_USB_SIE_EP4_CNT0
USBFS_1_USB__SIE_EP4_CNT1 EQU CYREG_USB_SIE_EP4_CNT1
USBFS_1_USB__SIE_EP4_CR0 EQU CYREG_USB_SIE_EP4_CR0
USBFS_1_USB__SIE_EP5_CNT0 EQU CYREG_USB_SIE_EP5_CNT0
USBFS_1_USB__SIE_EP5_CNT1 EQU CYREG_USB_SIE_EP5_CNT1
USBFS_1_USB__SIE_EP5_CR0 EQU CYREG_USB_SIE_EP5_CR0
USBFS_1_USB__SIE_EP6_CNT0 EQU CYREG_USB_SIE_EP6_CNT0
USBFS_1_USB__SIE_EP6_CNT1 EQU CYREG_USB_SIE_EP6_CNT1
USBFS_1_USB__SIE_EP6_CR0 EQU CYREG_USB_SIE_EP6_CR0
USBFS_1_USB__SIE_EP7_CNT0 EQU CYREG_USB_SIE_EP7_CNT0
USBFS_1_USB__SIE_EP7_CNT1 EQU CYREG_USB_SIE_EP7_CNT1
USBFS_1_USB__SIE_EP7_CR0 EQU CYREG_USB_SIE_EP7_CR0
USBFS_1_USB__SIE_EP8_CNT0 EQU CYREG_USB_SIE_EP8_CNT0
USBFS_1_USB__SIE_EP8_CNT1 EQU CYREG_USB_SIE_EP8_CNT1
USBFS_1_USB__SIE_EP8_CR0 EQU CYREG_USB_SIE_EP8_CR0
USBFS_1_USB__SOF0 EQU CYREG_USB_SOF0
USBFS_1_USB__SOF1 EQU CYREG_USB_SOF1
USBFS_1_USB__USB_CLK_EN EQU CYREG_USB_USB_CLK_EN
USBFS_1_USB__USBIO_CR0 EQU CYREG_USB_USBIO_CR0
USBFS_1_USB__USBIO_CR1 EQU CYREG_USB_USBIO_CR1

; ButtonReg1
ButtonReg1_sts_sts_reg__0__MASK EQU 0x01
ButtonReg1_sts_sts_reg__0__POS EQU 0
ButtonReg1_sts_sts_reg__1__MASK EQU 0x02
ButtonReg1_sts_sts_reg__1__POS EQU 1
ButtonReg1_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_03_ACTL
ButtonReg1_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB02_03_ST
ButtonReg1_sts_sts_reg__2__MASK EQU 0x04
ButtonReg1_sts_sts_reg__2__POS EQU 2
ButtonReg1_sts_sts_reg__3__MASK EQU 0x08
ButtonReg1_sts_sts_reg__3__POS EQU 3
ButtonReg1_sts_sts_reg__4__MASK EQU 0x10
ButtonReg1_sts_sts_reg__4__POS EQU 4
ButtonReg1_sts_sts_reg__5__MASK EQU 0x20
ButtonReg1_sts_sts_reg__5__POS EQU 5
ButtonReg1_sts_sts_reg__6__MASK EQU 0x40
ButtonReg1_sts_sts_reg__6__POS EQU 6
ButtonReg1_sts_sts_reg__7__MASK EQU 0x80
ButtonReg1_sts_sts_reg__7__POS EQU 7
ButtonReg1_sts_sts_reg__MASK EQU 0xFF
ButtonReg1_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB02_MSK
ButtonReg1_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB02_ACTL
ButtonReg1_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB02_ST

; ButtonReg2
ButtonReg2_sts_sts_reg__0__MASK EQU 0x01
ButtonReg2_sts_sts_reg__0__POS EQU 0
ButtonReg2_sts_sts_reg__1__MASK EQU 0x02
ButtonReg2_sts_sts_reg__1__POS EQU 1
ButtonReg2_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_09_ACTL
ButtonReg2_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB08_09_ST
ButtonReg2_sts_sts_reg__2__MASK EQU 0x04
ButtonReg2_sts_sts_reg__2__POS EQU 2
ButtonReg2_sts_sts_reg__3__MASK EQU 0x08
ButtonReg2_sts_sts_reg__3__POS EQU 3
ButtonReg2_sts_sts_reg__4__MASK EQU 0x10
ButtonReg2_sts_sts_reg__4__POS EQU 4
ButtonReg2_sts_sts_reg__5__MASK EQU 0x20
ButtonReg2_sts_sts_reg__5__POS EQU 5
ButtonReg2_sts_sts_reg__6__MASK EQU 0x40
ButtonReg2_sts_sts_reg__6__POS EQU 6
ButtonReg2_sts_sts_reg__7__MASK EQU 0x80
ButtonReg2_sts_sts_reg__7__POS EQU 7
ButtonReg2_sts_sts_reg__MASK EQU 0xFF
ButtonReg2_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB08_MSK
ButtonReg2_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB08_ACTL
ButtonReg2_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB08_ST

; ButtonReg3
ButtonReg3_sts_sts_reg__0__MASK EQU 0x01
ButtonReg3_sts_sts_reg__0__POS EQU 0
ButtonReg3_sts_sts_reg__1__MASK EQU 0x02
ButtonReg3_sts_sts_reg__1__POS EQU 1
ButtonReg3_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
ButtonReg3_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
ButtonReg3_sts_sts_reg__2__MASK EQU 0x04
ButtonReg3_sts_sts_reg__2__POS EQU 2
ButtonReg3_sts_sts_reg__3__MASK EQU 0x08
ButtonReg3_sts_sts_reg__3__POS EQU 3
ButtonReg3_sts_sts_reg__4__MASK EQU 0x10
ButtonReg3_sts_sts_reg__4__POS EQU 4
ButtonReg3_sts_sts_reg__5__MASK EQU 0x20
ButtonReg3_sts_sts_reg__5__POS EQU 5
ButtonReg3_sts_sts_reg__6__MASK EQU 0x40
ButtonReg3_sts_sts_reg__6__POS EQU 6
ButtonReg3_sts_sts_reg__7__MASK EQU 0x80
ButtonReg3_sts_sts_reg__7__POS EQU 7
ButtonReg3_sts_sts_reg__MASK EQU 0xFF
ButtonReg3_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB05_MSK
ButtonReg3_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
ButtonReg3_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB05_ST

; ButtonReg4
ButtonReg4_sts_sts_reg__0__MASK EQU 0x01
ButtonReg4_sts_sts_reg__0__POS EQU 0
ButtonReg4_sts_sts_reg__1__MASK EQU 0x02
ButtonReg4_sts_sts_reg__1__POS EQU 1
ButtonReg4_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
ButtonReg4_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB07_08_ST
ButtonReg4_sts_sts_reg__2__MASK EQU 0x04
ButtonReg4_sts_sts_reg__2__POS EQU 2
ButtonReg4_sts_sts_reg__3__MASK EQU 0x08
ButtonReg4_sts_sts_reg__3__POS EQU 3
ButtonReg4_sts_sts_reg__4__MASK EQU 0x10
ButtonReg4_sts_sts_reg__4__POS EQU 4
ButtonReg4_sts_sts_reg__5__MASK EQU 0x20
ButtonReg4_sts_sts_reg__5__POS EQU 5
ButtonReg4_sts_sts_reg__6__MASK EQU 0x40
ButtonReg4_sts_sts_reg__6__POS EQU 6
ButtonReg4_sts_sts_reg__7__MASK EQU 0x80
ButtonReg4_sts_sts_reg__7__POS EQU 7
ButtonReg4_sts_sts_reg__MASK EQU 0xFF
ButtonReg4_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB07_MSK
ButtonReg4_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
ButtonReg4_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB07_ST

; ButtonReg5
ButtonReg5_sts_sts_reg__0__MASK EQU 0x01
ButtonReg5_sts_sts_reg__0__POS EQU 0
ButtonReg5_sts_sts_reg__1__MASK EQU 0x02
ButtonReg5_sts_sts_reg__1__POS EQU 1
ButtonReg5_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_08_ACTL
ButtonReg5_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B1_UDB07_08_ST
ButtonReg5_sts_sts_reg__2__MASK EQU 0x04
ButtonReg5_sts_sts_reg__2__POS EQU 2
ButtonReg5_sts_sts_reg__3__MASK EQU 0x08
ButtonReg5_sts_sts_reg__3__POS EQU 3
ButtonReg5_sts_sts_reg__4__MASK EQU 0x10
ButtonReg5_sts_sts_reg__4__POS EQU 4
ButtonReg5_sts_sts_reg__5__MASK EQU 0x20
ButtonReg5_sts_sts_reg__5__POS EQU 5
ButtonReg5_sts_sts_reg__6__MASK EQU 0x40
ButtonReg5_sts_sts_reg__6__POS EQU 6
ButtonReg5_sts_sts_reg__7__MASK EQU 0x80
ButtonReg5_sts_sts_reg__7__POS EQU 7
ButtonReg5_sts_sts_reg__MASK EQU 0xFF
ButtonReg5_sts_sts_reg__MASK_REG EQU CYREG_B1_UDB07_MSK
ButtonReg5_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB07_ACTL
ButtonReg5_sts_sts_reg__STATUS_REG EQU CYREG_B1_UDB07_ST

; ButtonReg6
ButtonReg6_sts_sts_reg__0__MASK EQU 0x01
ButtonReg6_sts_sts_reg__0__POS EQU 0
ButtonReg6_sts_sts_reg__1__MASK EQU 0x02
ButtonReg6_sts_sts_reg__1__POS EQU 1
ButtonReg6_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_10_ACTL
ButtonReg6_sts_sts_reg__16BIT_STATUS_REG EQU CYREG_B0_UDB09_10_ST
ButtonReg6_sts_sts_reg__MASK EQU 0x03
ButtonReg6_sts_sts_reg__MASK_REG EQU CYREG_B0_UDB09_MSK
ButtonReg6_sts_sts_reg__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB09_ACTL
ButtonReg6_sts_sts_reg__STATUS_REG EQU CYREG_B0_UDB09_ST

; Button_1_8_P0
Button_1_8_P0__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
Button_1_8_P0__0__MASK EQU 0x01
Button_1_8_P0__0__PC EQU CYREG_PRT0_PC0
Button_1_8_P0__0__PORT EQU 0
Button_1_8_P0__0__SHIFT EQU 0
Button_1_8_P0__1__INTTYPE EQU CYREG_PICU0_INTTYPE1
Button_1_8_P0__1__MASK EQU 0x02
Button_1_8_P0__1__PC EQU CYREG_PRT0_PC1
Button_1_8_P0__1__PORT EQU 0
Button_1_8_P0__1__SHIFT EQU 1
Button_1_8_P0__2__INTTYPE EQU CYREG_PICU0_INTTYPE2
Button_1_8_P0__2__MASK EQU 0x04
Button_1_8_P0__2__PC EQU CYREG_PRT0_PC2
Button_1_8_P0__2__PORT EQU 0
Button_1_8_P0__2__SHIFT EQU 2
Button_1_8_P0__3__INTTYPE EQU CYREG_PICU0_INTTYPE3
Button_1_8_P0__3__MASK EQU 0x08
Button_1_8_P0__3__PC EQU CYREG_PRT0_PC3
Button_1_8_P0__3__PORT EQU 0
Button_1_8_P0__3__SHIFT EQU 3
Button_1_8_P0__4__INTTYPE EQU CYREG_PICU0_INTTYPE4
Button_1_8_P0__4__MASK EQU 0x10
Button_1_8_P0__4__PC EQU CYREG_PRT0_PC4
Button_1_8_P0__4__PORT EQU 0
Button_1_8_P0__4__SHIFT EQU 4
Button_1_8_P0__5__INTTYPE EQU CYREG_PICU0_INTTYPE5
Button_1_8_P0__5__MASK EQU 0x20
Button_1_8_P0__5__PC EQU CYREG_PRT0_PC5
Button_1_8_P0__5__PORT EQU 0
Button_1_8_P0__5__SHIFT EQU 5
Button_1_8_P0__6__INTTYPE EQU CYREG_PICU0_INTTYPE6
Button_1_8_P0__6__MASK EQU 0x40
Button_1_8_P0__6__PC EQU CYREG_PRT0_PC6
Button_1_8_P0__6__PORT EQU 0
Button_1_8_P0__6__SHIFT EQU 6
Button_1_8_P0__7__INTTYPE EQU CYREG_PICU0_INTTYPE7
Button_1_8_P0__7__MASK EQU 0x80
Button_1_8_P0__7__PC EQU CYREG_PRT0_PC7
Button_1_8_P0__7__PORT EQU 0
Button_1_8_P0__7__SHIFT EQU 7
Button_1_8_P0__AG EQU CYREG_PRT0_AG
Button_1_8_P0__AMUX EQU CYREG_PRT0_AMUX
Button_1_8_P0__BIE EQU CYREG_PRT0_BIE
Button_1_8_P0__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Button_1_8_P0__BYP EQU CYREG_PRT0_BYP
Button_1_8_P0__CTL EQU CYREG_PRT0_CTL
Button_1_8_P0__DM0 EQU CYREG_PRT0_DM0
Button_1_8_P0__DM1 EQU CYREG_PRT0_DM1
Button_1_8_P0__DM2 EQU CYREG_PRT0_DM2
Button_1_8_P0__DR EQU CYREG_PRT0_DR
Button_1_8_P0__INP_DIS EQU CYREG_PRT0_INP_DIS
Button_1_8_P0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Button_1_8_P0__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Button_1_8_P0__LCD_EN EQU CYREG_PRT0_LCD_EN
Button_1_8_P0__MASK EQU 0xFF
Button_1_8_P0__PORT EQU 0
Button_1_8_P0__PRT EQU CYREG_PRT0_PRT
Button_1_8_P0__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Button_1_8_P0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Button_1_8_P0__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Button_1_8_P0__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Button_1_8_P0__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Button_1_8_P0__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Button_1_8_P0__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Button_1_8_P0__PS EQU CYREG_PRT0_PS
Button_1_8_P0__SHIFT EQU 0
Button_1_8_P0__SLW EQU CYREG_PRT0_SLW

; Button_9_16_P2
Button_9_16_P2__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
Button_9_16_P2__0__MASK EQU 0x01
Button_9_16_P2__0__PC EQU CYREG_PRT2_PC0
Button_9_16_P2__0__PORT EQU 2
Button_9_16_P2__0__SHIFT EQU 0
Button_9_16_P2__1__INTTYPE EQU CYREG_PICU2_INTTYPE1
Button_9_16_P2__1__MASK EQU 0x02
Button_9_16_P2__1__PC EQU CYREG_PRT2_PC1
Button_9_16_P2__1__PORT EQU 2
Button_9_16_P2__1__SHIFT EQU 1
Button_9_16_P2__2__INTTYPE EQU CYREG_PICU2_INTTYPE2
Button_9_16_P2__2__MASK EQU 0x04
Button_9_16_P2__2__PC EQU CYREG_PRT2_PC2
Button_9_16_P2__2__PORT EQU 2
Button_9_16_P2__2__SHIFT EQU 2
Button_9_16_P2__3__INTTYPE EQU CYREG_PICU2_INTTYPE3
Button_9_16_P2__3__MASK EQU 0x08
Button_9_16_P2__3__PC EQU CYREG_PRT2_PC3
Button_9_16_P2__3__PORT EQU 2
Button_9_16_P2__3__SHIFT EQU 3
Button_9_16_P2__4__INTTYPE EQU CYREG_PICU2_INTTYPE4
Button_9_16_P2__4__MASK EQU 0x10
Button_9_16_P2__4__PC EQU CYREG_PRT2_PC4
Button_9_16_P2__4__PORT EQU 2
Button_9_16_P2__4__SHIFT EQU 4
Button_9_16_P2__5__INTTYPE EQU CYREG_PICU2_INTTYPE5
Button_9_16_P2__5__MASK EQU 0x20
Button_9_16_P2__5__PC EQU CYREG_PRT2_PC5
Button_9_16_P2__5__PORT EQU 2
Button_9_16_P2__5__SHIFT EQU 5
Button_9_16_P2__6__INTTYPE EQU CYREG_PICU2_INTTYPE6
Button_9_16_P2__6__MASK EQU 0x40
Button_9_16_P2__6__PC EQU CYREG_PRT2_PC6
Button_9_16_P2__6__PORT EQU 2
Button_9_16_P2__6__SHIFT EQU 6
Button_9_16_P2__7__INTTYPE EQU CYREG_PICU2_INTTYPE7
Button_9_16_P2__7__MASK EQU 0x80
Button_9_16_P2__7__PC EQU CYREG_PRT2_PC7
Button_9_16_P2__7__PORT EQU 2
Button_9_16_P2__7__SHIFT EQU 7
Button_9_16_P2__AG EQU CYREG_PRT2_AG
Button_9_16_P2__AMUX EQU CYREG_PRT2_AMUX
Button_9_16_P2__BIE EQU CYREG_PRT2_BIE
Button_9_16_P2__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Button_9_16_P2__BYP EQU CYREG_PRT2_BYP
Button_9_16_P2__CTL EQU CYREG_PRT2_CTL
Button_9_16_P2__DM0 EQU CYREG_PRT2_DM0
Button_9_16_P2__DM1 EQU CYREG_PRT2_DM1
Button_9_16_P2__DM2 EQU CYREG_PRT2_DM2
Button_9_16_P2__DR EQU CYREG_PRT2_DR
Button_9_16_P2__INP_DIS EQU CYREG_PRT2_INP_DIS
Button_9_16_P2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
Button_9_16_P2__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Button_9_16_P2__LCD_EN EQU CYREG_PRT2_LCD_EN
Button_9_16_P2__MASK EQU 0xFF
Button_9_16_P2__PORT EQU 2
Button_9_16_P2__PRT EQU CYREG_PRT2_PRT
Button_9_16_P2__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Button_9_16_P2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Button_9_16_P2__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Button_9_16_P2__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Button_9_16_P2__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Button_9_16_P2__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Button_9_16_P2__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Button_9_16_P2__PS EQU CYREG_PRT2_PS
Button_9_16_P2__SHIFT EQU 0
Button_9_16_P2__SLW EQU CYREG_PRT2_SLW

; Button_17_24_P3
Button_17_24_P3__0__INTTYPE EQU CYREG_PICU3_INTTYPE0
Button_17_24_P3__0__MASK EQU 0x01
Button_17_24_P3__0__PC EQU CYREG_PRT3_PC0
Button_17_24_P3__0__PORT EQU 3
Button_17_24_P3__0__SHIFT EQU 0
Button_17_24_P3__1__INTTYPE EQU CYREG_PICU3_INTTYPE1
Button_17_24_P3__1__MASK EQU 0x02
Button_17_24_P3__1__PC EQU CYREG_PRT3_PC1
Button_17_24_P3__1__PORT EQU 3
Button_17_24_P3__1__SHIFT EQU 1
Button_17_24_P3__2__INTTYPE EQU CYREG_PICU3_INTTYPE2
Button_17_24_P3__2__MASK EQU 0x04
Button_17_24_P3__2__PC EQU CYREG_PRT3_PC2
Button_17_24_P3__2__PORT EQU 3
Button_17_24_P3__2__SHIFT EQU 2
Button_17_24_P3__3__INTTYPE EQU CYREG_PICU3_INTTYPE3
Button_17_24_P3__3__MASK EQU 0x08
Button_17_24_P3__3__PC EQU CYREG_PRT3_PC3
Button_17_24_P3__3__PORT EQU 3
Button_17_24_P3__3__SHIFT EQU 3
Button_17_24_P3__4__INTTYPE EQU CYREG_PICU3_INTTYPE4
Button_17_24_P3__4__MASK EQU 0x10
Button_17_24_P3__4__PC EQU CYREG_PRT3_PC4
Button_17_24_P3__4__PORT EQU 3
Button_17_24_P3__4__SHIFT EQU 4
Button_17_24_P3__5__INTTYPE EQU CYREG_PICU3_INTTYPE5
Button_17_24_P3__5__MASK EQU 0x20
Button_17_24_P3__5__PC EQU CYREG_PRT3_PC5
Button_17_24_P3__5__PORT EQU 3
Button_17_24_P3__5__SHIFT EQU 5
Button_17_24_P3__6__INTTYPE EQU CYREG_PICU3_INTTYPE6
Button_17_24_P3__6__MASK EQU 0x40
Button_17_24_P3__6__PC EQU CYREG_PRT3_PC6
Button_17_24_P3__6__PORT EQU 3
Button_17_24_P3__6__SHIFT EQU 6
Button_17_24_P3__7__INTTYPE EQU CYREG_PICU3_INTTYPE7
Button_17_24_P3__7__MASK EQU 0x80
Button_17_24_P3__7__PC EQU CYREG_PRT3_PC7
Button_17_24_P3__7__PORT EQU 3
Button_17_24_P3__7__SHIFT EQU 7
Button_17_24_P3__AG EQU CYREG_PRT3_AG
Button_17_24_P3__AMUX EQU CYREG_PRT3_AMUX
Button_17_24_P3__BIE EQU CYREG_PRT3_BIE
Button_17_24_P3__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Button_17_24_P3__BYP EQU CYREG_PRT3_BYP
Button_17_24_P3__CTL EQU CYREG_PRT3_CTL
Button_17_24_P3__DM0 EQU CYREG_PRT3_DM0
Button_17_24_P3__DM1 EQU CYREG_PRT3_DM1
Button_17_24_P3__DM2 EQU CYREG_PRT3_DM2
Button_17_24_P3__DR EQU CYREG_PRT3_DR
Button_17_24_P3__INP_DIS EQU CYREG_PRT3_INP_DIS
Button_17_24_P3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
Button_17_24_P3__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Button_17_24_P3__LCD_EN EQU CYREG_PRT3_LCD_EN
Button_17_24_P3__MASK EQU 0xFF
Button_17_24_P3__PORT EQU 3
Button_17_24_P3__PRT EQU CYREG_PRT3_PRT
Button_17_24_P3__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Button_17_24_P3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Button_17_24_P3__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Button_17_24_P3__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Button_17_24_P3__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Button_17_24_P3__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Button_17_24_P3__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Button_17_24_P3__PS EQU CYREG_PRT3_PS
Button_17_24_P3__SHIFT EQU 0
Button_17_24_P3__SLW EQU CYREG_PRT3_SLW

; Button_25_30_P1
Button_25_30_P1__0__INTTYPE EQU CYREG_PICU1_INTTYPE2
Button_25_30_P1__0__MASK EQU 0x04
Button_25_30_P1__0__PC EQU CYREG_PRT1_PC2
Button_25_30_P1__0__PORT EQU 1
Button_25_30_P1__0__SHIFT EQU 2
Button_25_30_P1__1__INTTYPE EQU CYREG_PICU1_INTTYPE3
Button_25_30_P1__1__MASK EQU 0x08
Button_25_30_P1__1__PC EQU CYREG_PRT1_PC3
Button_25_30_P1__1__PORT EQU 1
Button_25_30_P1__1__SHIFT EQU 3
Button_25_30_P1__2__INTTYPE EQU CYREG_PICU1_INTTYPE4
Button_25_30_P1__2__MASK EQU 0x10
Button_25_30_P1__2__PC EQU CYREG_PRT1_PC4
Button_25_30_P1__2__PORT EQU 1
Button_25_30_P1__2__SHIFT EQU 4
Button_25_30_P1__3__INTTYPE EQU CYREG_PICU1_INTTYPE5
Button_25_30_P1__3__MASK EQU 0x20
Button_25_30_P1__3__PC EQU CYREG_PRT1_PC5
Button_25_30_P1__3__PORT EQU 1
Button_25_30_P1__3__SHIFT EQU 5
Button_25_30_P1__4__INTTYPE EQU CYREG_PICU1_INTTYPE6
Button_25_30_P1__4__MASK EQU 0x40
Button_25_30_P1__4__PC EQU CYREG_PRT1_PC6
Button_25_30_P1__4__PORT EQU 1
Button_25_30_P1__4__SHIFT EQU 6
Button_25_30_P1__5__INTTYPE EQU CYREG_PICU1_INTTYPE7
Button_25_30_P1__5__MASK EQU 0x80
Button_25_30_P1__5__PC EQU CYREG_PRT1_PC7
Button_25_30_P1__5__PORT EQU 1
Button_25_30_P1__5__SHIFT EQU 7
Button_25_30_P1__AG EQU CYREG_PRT1_AG
Button_25_30_P1__AMUX EQU CYREG_PRT1_AMUX
Button_25_30_P1__BIE EQU CYREG_PRT1_BIE
Button_25_30_P1__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Button_25_30_P1__BYP EQU CYREG_PRT1_BYP
Button_25_30_P1__CTL EQU CYREG_PRT1_CTL
Button_25_30_P1__DM0 EQU CYREG_PRT1_DM0
Button_25_30_P1__DM1 EQU CYREG_PRT1_DM1
Button_25_30_P1__DM2 EQU CYREG_PRT1_DM2
Button_25_30_P1__DR EQU CYREG_PRT1_DR
Button_25_30_P1__INP_DIS EQU CYREG_PRT1_INP_DIS
Button_25_30_P1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU1_BASE
Button_25_30_P1__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Button_25_30_P1__LCD_EN EQU CYREG_PRT1_LCD_EN
Button_25_30_P1__MASK EQU 0xFC
Button_25_30_P1__PORT EQU 1
Button_25_30_P1__PRT EQU CYREG_PRT1_PRT
Button_25_30_P1__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Button_25_30_P1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Button_25_30_P1__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Button_25_30_P1__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Button_25_30_P1__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Button_25_30_P1__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Button_25_30_P1__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Button_25_30_P1__PS EQU CYREG_PRT1_PS
Button_25_30_P1__SHIFT EQU 2
Button_25_30_P1__SLW EQU CYREG_PRT1_SLW

; Button_31_36_P12
Button_31_36_P12__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Button_31_36_P12__0__MASK EQU 0x04
Button_31_36_P12__0__PC EQU CYREG_PRT12_PC2
Button_31_36_P12__0__PORT EQU 12
Button_31_36_P12__0__SHIFT EQU 2
Button_31_36_P12__1__INTTYPE EQU CYREG_PICU12_INTTYPE3
Button_31_36_P12__1__MASK EQU 0x08
Button_31_36_P12__1__PC EQU CYREG_PRT12_PC3
Button_31_36_P12__1__PORT EQU 12
Button_31_36_P12__1__SHIFT EQU 3
Button_31_36_P12__2__INTTYPE EQU CYREG_PICU12_INTTYPE4
Button_31_36_P12__2__MASK EQU 0x10
Button_31_36_P12__2__PC EQU CYREG_PRT12_PC4
Button_31_36_P12__2__PORT EQU 12
Button_31_36_P12__2__SHIFT EQU 4
Button_31_36_P12__3__INTTYPE EQU CYREG_PICU12_INTTYPE5
Button_31_36_P12__3__MASK EQU 0x20
Button_31_36_P12__3__PC EQU CYREG_PRT12_PC5
Button_31_36_P12__3__PORT EQU 12
Button_31_36_P12__3__SHIFT EQU 5
Button_31_36_P12__4__INTTYPE EQU CYREG_PICU12_INTTYPE6
Button_31_36_P12__4__MASK EQU 0x40
Button_31_36_P12__4__PC EQU CYREG_PRT12_PC6
Button_31_36_P12__4__PORT EQU 12
Button_31_36_P12__4__SHIFT EQU 6
Button_31_36_P12__5__INTTYPE EQU CYREG_PICU12_INTTYPE7
Button_31_36_P12__5__MASK EQU 0x80
Button_31_36_P12__5__PC EQU CYREG_PRT12_PC7
Button_31_36_P12__5__PORT EQU 12
Button_31_36_P12__5__SHIFT EQU 7
Button_31_36_P12__AG EQU CYREG_PRT12_AG
Button_31_36_P12__BIE EQU CYREG_PRT12_BIE
Button_31_36_P12__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Button_31_36_P12__BYP EQU CYREG_PRT12_BYP
Button_31_36_P12__DM0 EQU CYREG_PRT12_DM0
Button_31_36_P12__DM1 EQU CYREG_PRT12_DM1
Button_31_36_P12__DM2 EQU CYREG_PRT12_DM2
Button_31_36_P12__DR EQU CYREG_PRT12_DR
Button_31_36_P12__INP_DIS EQU CYREG_PRT12_INP_DIS
Button_31_36_P12__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Button_31_36_P12__MASK EQU 0xFC
Button_31_36_P12__PORT EQU 12
Button_31_36_P12__PRT EQU CYREG_PRT12_PRT
Button_31_36_P12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Button_31_36_P12__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Button_31_36_P12__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Button_31_36_P12__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Button_31_36_P12__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Button_31_36_P12__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Button_31_36_P12__PS EQU CYREG_PRT12_PS
Button_31_36_P12__SHIFT EQU 2
Button_31_36_P12__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Button_31_36_P12__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Button_31_36_P12__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Button_31_36_P12__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Button_31_36_P12__SLW EQU CYREG_PRT12_SLW

; Button_37_42_P15
Button_37_42_P15__0__INTTYPE EQU CYREG_PICU15_INTTYPE0
Button_37_42_P15__0__MASK EQU 0x01
Button_37_42_P15__0__PC EQU CYREG_IO_PC_PRT15_PC0
Button_37_42_P15__0__PORT EQU 15
Button_37_42_P15__0__SHIFT EQU 0
Button_37_42_P15__1__INTTYPE EQU CYREG_PICU15_INTTYPE1
Button_37_42_P15__1__MASK EQU 0x02
Button_37_42_P15__1__PC EQU CYREG_IO_PC_PRT15_PC1
Button_37_42_P15__1__PORT EQU 15
Button_37_42_P15__1__SHIFT EQU 1
Button_37_42_P15__2__INTTYPE EQU CYREG_PICU15_INTTYPE2
Button_37_42_P15__2__MASK EQU 0x04
Button_37_42_P15__2__PC EQU CYREG_IO_PC_PRT15_PC2
Button_37_42_P15__2__PORT EQU 15
Button_37_42_P15__2__SHIFT EQU 2
Button_37_42_P15__3__INTTYPE EQU CYREG_PICU15_INTTYPE3
Button_37_42_P15__3__MASK EQU 0x08
Button_37_42_P15__3__PC EQU CYREG_IO_PC_PRT15_PC3
Button_37_42_P15__3__PORT EQU 15
Button_37_42_P15__3__SHIFT EQU 3
Button_37_42_P15__4__INTTYPE EQU CYREG_PICU15_INTTYPE4
Button_37_42_P15__4__MASK EQU 0x10
Button_37_42_P15__4__PC EQU CYREG_IO_PC_PRT15_PC4
Button_37_42_P15__4__PORT EQU 15
Button_37_42_P15__4__SHIFT EQU 4
Button_37_42_P15__5__INTTYPE EQU CYREG_PICU15_INTTYPE5
Button_37_42_P15__5__MASK EQU 0x20
Button_37_42_P15__5__PC EQU CYREG_IO_PC_PRT15_PC5
Button_37_42_P15__5__PORT EQU 15
Button_37_42_P15__5__SHIFT EQU 5
Button_37_42_P15__AG EQU CYREG_PRT15_AG
Button_37_42_P15__AMUX EQU CYREG_PRT15_AMUX
Button_37_42_P15__BIE EQU CYREG_PRT15_BIE
Button_37_42_P15__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Button_37_42_P15__BYP EQU CYREG_PRT15_BYP
Button_37_42_P15__CTL EQU CYREG_PRT15_CTL
Button_37_42_P15__DM0 EQU CYREG_PRT15_DM0
Button_37_42_P15__DM1 EQU CYREG_PRT15_DM1
Button_37_42_P15__DM2 EQU CYREG_PRT15_DM2
Button_37_42_P15__DR EQU CYREG_PRT15_DR
Button_37_42_P15__INP_DIS EQU CYREG_PRT15_INP_DIS
Button_37_42_P15__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Button_37_42_P15__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Button_37_42_P15__LCD_EN EQU CYREG_PRT15_LCD_EN
Button_37_42_P15__MASK EQU 0x3F
Button_37_42_P15__PORT EQU 15
Button_37_42_P15__PRT EQU CYREG_PRT15_PRT
Button_37_42_P15__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Button_37_42_P15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Button_37_42_P15__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Button_37_42_P15__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Button_37_42_P15__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Button_37_42_P15__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Button_37_42_P15__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Button_37_42_P15__PS EQU CYREG_PRT15_PS
Button_37_42_P15__SHIFT EQU 0
Button_37_42_P15__SLW EQU CYREG_PRT15_SLW

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP EQU 1
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
