xrun(64): 24.03-s013: (c) Copyright 1995-2025 Cadence Design Systems, Inc.
TOOL:	xrun(64)	24.03-s013: Started on Feb 05, 2026 at 18:07:16 EST
xrun
	testbench.v
	alu.v
	+define+I3
	+access+r
file: alu.v
	module worklib.alu:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		tb
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.alu:v <0x664be1a2>
			streams:   6, words:  6316
		worklib.tb:v <0x4f351282>
			streams:   9, words: 19817
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:              35      35
		Scalar wires:            5       -
		Vectored wires:          4       -
		Always blocks:           3       3
		Initial blocks:          6       6
		Cont. assignments:       0       3
		Pseudo assignments:      1       -
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.tb:v
Loading snapshot worklib.tb:v .................... Done
xcelium> source /CMC/tools/cadence/XCELIUMMAIN24.03.013_lnx86/tools/xcelium/files/xmsimrc
xcelium> run
Test[          0]: Correct!
Test[          1]: Error! Inst=011, A=000011001010, B=111101001001, Out=(0, 000001001011), yours=(1, 101101111101)
Test[          2]: Error! Inst=011, A=000011000000, B=111100101101, Out=(0, 101101011001), yours=(1, 101100001110)
Test[          3]: Correct!
Test[          4]: Error! Inst=011, A=000010111010, B=000010011010, Out=(1, 101010000111), yours=(0, 001101111111)
Pattern: ./pattern/INST3_I.dat
----------------------------------------------
  Wrong! Total error:           3                      
----------------------------------------------
Simulation complete via $finish(1) at time 110 NS + 0
./testbench.v:174         $finish;
xcelium> exit
TOOL:	xrun(64)	24.03-s013: Exiting on Feb 05, 2026 at 18:07:18 EST  (total: 00:00:02)
