Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Wed Sep  2 12:52:55 2020
| Host         : pc running 64-bit Ubuntu 19.10
| Command      : report_control_sets -verbose -file factor_control_sets_placed.rpt
| Design       : factor
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   225 |
| Unused register locations in slices containing registers |   418 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |           45 |
|      4 |            7 |
|      6 |            1 |
|      8 |           10 |
|     10 |            3 |
|     12 |            2 |
|     14 |            2 |
|    16+ |          155 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1610 |          253 |
| No           | No                    | Yes                    |              88 |           26 |
| No           | Yes                   | No                     |             168 |           31 |
| Yes          | No                    | No                     |            5096 |         1077 |
| Yes          | No                    | Yes                    |             160 |           21 |
| Yes          | Yes                   | No                     |             756 |          118 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|         Clock Signal        |                                                  Enable Signal                                                  |                                                                 Set/Reset Signal                                                                | Slice Load Count | Bel Load Count |
+-----------------------------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  pll_inst/inst/clk_out1     | clk_adc_o_i_1_n_0                                                                                               |                                                                                                                                                 |                1 |              2 |
|  rs485_bins_inst/txBaudClk  |                                                                                                                 | tx_temp_reg[1]_LDC_i_2_n_0                                                                                                                      |                1 |              2 |
|  rs485_bins_inst/txBaudClk  |                                                                                                                 | tx_temp_reg[1]_LDC_i_1_n_0                                                                                                                      |                1 |              2 |
|  rs485_bins_inst/txBaudClk  |                                                                                                                 | tx_temp_reg[0]_LDC_i_2_n_0                                                                                                                      |                1 |              2 |
|  rs485_bins_inst/txBaudClk  |                                                                                                                 | tx_temp_reg[0]_LDC_i_1_n_0                                                                                                                      |                1 |              2 |
|  rs485_bins_inst/txBaudClk  |                                                                                                                 |                                                                                                                                                 |                1 |              2 |
| ~PHY_RXC_IBUF_BUFG          | event_26100_dfs_wr_i_1_n_0                                                                                      |                                                                                                                                                 |                1 |              2 |
|  ad9850_inst/sclk_t         | update_i_1_n_0                                                                                                  |                                                                                                                                                 |                1 |              2 |
|  ad9850_inst/sclk_t         | reset_i_1_n_0                                                                                                   |                                                                                                                                                 |                1 |              2 |
|  ad9850_inst/sclk_t         | ad9850_inst/FSM_onehot_alg_dds_reg_n_0_[7]                                                                      |                                                                                                                                                 |                1 |              2 |
|  ad9850_inst/sclk_t         | ad9850_inst/clkw                                                                                                |                                                                                                                                                 |                1 |              2 |
|  rs485_bins_inst/txBaudClk  |                                                                                                                 | tx_temp_reg[2]_LDC_i_1_n_0                                                                                                                      |                1 |              2 |
|  pll_inst/inst/clk_out2     | rk_o_i_1_n_0                                                                                                    | fd_tim[31]_i_1_n_0                                                                                                                              |                1 |              2 |
|  pll_inst/inst/clk_out2     | r_rst2                                                                                                          |                                                                                                                                                 |                1 |              2 |
|  pll_inst/inst/clk_out2     | r_RX_Byte[7]_i_1__0_n_0                                                                                         |                                                                                                                                                 |                1 |              2 |
|  pll_inst/inst/clk_out2     | r_RX_Byte[6]_i_1__0_n_0                                                                                         |                                                                                                                                                 |                1 |              2 |
|  pll_inst/inst/clk_out2     | r_RX_Byte[5]_i_1__0_n_0                                                                                         |                                                                                                                                                 |                1 |              2 |
|  pll_inst/inst/clk_out2     | r_RX_Byte[4]_i_1__0_n_0                                                                                         |                                                                                                                                                 |                1 |              2 |
|  pll_inst/inst/clk_out2     | r_RX_Byte[3]_i_1__0_n_0                                                                                         |                                                                                                                                                 |                1 |              2 |
|  pll_inst/inst/clk_out2     | r_RX_Byte[2]_i_1__0_n_0                                                                                         |                                                                                                                                                 |                1 |              2 |
|  pll_inst/inst/clk_out2     | r_RX_Byte[1]_i_1__0_n_0                                                                                         |                                                                                                                                                 |                1 |              2 |
|  pll_inst/inst/clk_out2     | r_RX_Byte[0]_i_1__0_n_0                                                                                         |                                                                                                                                                 |                1 |              2 |
|  rs485_bins_inst/txBaudClk  |                                                                                                                 | tx_temp_reg[7]_LDC_i_1_n_0                                                                                                                      |                1 |              2 |
|  tx_temp_reg[7]_LDC_i_1_n_0 |                                                                                                                 | tx_temp_reg[7]_LDC_i_2_n_0                                                                                                                      |                1 |              2 |
|  tx_temp_reg[6]_LDC_i_1_n_0 |                                                                                                                 | tx_temp_reg[6]_LDC_i_2_n_0                                                                                                                      |                1 |              2 |
|  tx_temp_reg[5]_LDC_i_1_n_0 |                                                                                                                 | tx_temp_reg[5]_LDC_i_2_n_0                                                                                                                      |                1 |              2 |
|  tx_temp_reg[4]_LDC_i_1_n_0 |                                                                                                                 | tx_temp_reg[4]_LDC_i_2_n_0                                                                                                                      |                1 |              2 |
|  tx_temp_reg[3]_LDC_i_1_n_0 |                                                                                                                 | tx_temp_reg[3]_LDC_i_2_n_0                                                                                                                      |                1 |              2 |
|  tx_temp_reg[2]_LDC_i_1_n_0 |                                                                                                                 | tx_temp_reg[2]_LDC_i_2_n_0                                                                                                                      |                1 |              2 |
|  tx_temp_reg[1]_LDC_i_1_n_0 |                                                                                                                 | tx_temp_reg[1]_LDC_i_2_n_0                                                                                                                      |                1 |              2 |
|  tx_temp_reg[0]_LDC_i_1_n_0 |                                                                                                                 | tx_temp_reg[0]_LDC_i_2_n_0                                                                                                                      |                1 |              2 |
|  rs485_bins_inst/txBaudClk  | rs485_bins_inst/uart_tx_inst/txBaudClk1                                                                         |                                                                                                                                                 |                1 |              2 |
|  rs485_bins_inst/txBaudClk  |                                                                                                                 | tx_temp_reg[7]_LDC_i_2_n_0                                                                                                                      |                1 |              2 |
|  pll_inst/inst/clk_out3     | r_Clock_Count[12]_i_2__0_n_0                                                                                    |                                                                                                                                                 |                1 |              2 |
|  rs485_bins_inst/txBaudClk  |                                                                                                                 | tx_temp_reg[6]_LDC_i_2_n_0                                                                                                                      |                1 |              2 |
|  rs485_bins_inst/txBaudClk  |                                                                                                                 | tx_temp_reg[6]_LDC_i_1_n_0                                                                                                                      |                1 |              2 |
|  rs485_bins_inst/txBaudClk  |                                                                                                                 | tx_temp_reg[5]_LDC_i_2_n_0                                                                                                                      |                1 |              2 |
|  rs485_bins_inst/txBaudClk  |                                                                                                                 | tx_temp_reg[5]_LDC_i_1_n_0                                                                                                                      |                1 |              2 |
|  rs485_bins_inst/txBaudClk  |                                                                                                                 | tx_temp_reg[4]_LDC_i_2_n_0                                                                                                                      |                1 |              2 |
|  rs485_bins_inst/txBaudClk  |                                                                                                                 | tx_temp_reg[4]_LDC_i_1_n_0                                                                                                                      |                1 |              2 |
|  rs485_bins_inst/txBaudClk  |                                                                                                                 | tx_temp_reg[3]_LDC_i_2_n_0                                                                                                                      |                1 |              2 |
|  rs485_bins_inst/txBaudClk  |                                                                                                                 | tx_temp_reg[3]_LDC_i_1_n_0                                                                                                                      |                1 |              2 |
|  rs485_bins_inst/txBaudClk  |                                                                                                                 | tx_temp_reg[2]_LDC_i_2_n_0                                                                                                                      |                1 |              2 |
|  pll_inst/inst/clk_out2     |                                                                                                                 | fd_tim[31]_i_1_n_0                                                                                                                              |                1 |              2 |
|  pll_inst/inst/clk_out2     | eth_txen_i_1_n_0                                                                                                |                                                                                                                                                 |                1 |              2 |
|  pll_inst/inst/clk_out1     |                                                                                                                 |                                                                                                                                                 |                2 |              4 |
|  pll_inst/inst/clk_out3     | rs485_dfs_inst/uart_rx_dfs/r_sync                                                                               |                                                                                                                                                 |                1 |              4 |
|  pll_inst/inst/clk_out2     | rs485_bins_inst/uart_rx_inst/r_sync                                                                             |                                                                                                                                                 |                1 |              4 |
|  pll_inst/inst/clk_out2     | timer_rst[31]_i_1_n_0                                                                                           |                                                                                                                                                 |                2 |              4 |
|  pll_inst/inst/clk_out2     | eth_adc_crc[18]_i_1_n_0                                                                                         |                                                                                                                                                 |                2 |              4 |
|  fifo_apo_inst_i_1_n_0_BUFG |                                                                                                                 | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d2                                                                       |                1 |              4 |
|  ad9850_inst/sclk_t         | ad9850_inst/bit_no                                                                                              |                                                                                                                                                 |                2 |              4 |
|  pll_inst/inst/clk_out2     |                                                                                                                 | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff[1] |                1 |              6 |
|  rs485_bins_inst/txBaudClk  |                                                                                                                 | rs485_bins_inst/tx_en_reg_n_0                                                                                                                   |                2 |              8 |
|  pll_inst/inst/clk_out2     | adc_cnt[7]_i_1_n_0                                                                                              |                                                                                                                                                 |                2 |              8 |
|  pll_inst/inst/clk_out2     | eth_tx_state[3]_i_1_n_0                                                                                         |                                                                                                                                                 |                2 |              8 |
| ~PHY_RXC_IBUF_BUFG          | FSM_sequential_eth_rx_state[3]_i_1_n_0                                                                          |                                                                                                                                                 |                3 |              8 |
|  pll_inst/inst/clk_out2     | adc_rd_addr[1]_i_1_n_0                                                                                          |                                                                                                                                                 |                1 |              8 |
|  ad9850_inst/sclk_t         | ad9850_inst/delay_cnt                                                                                           |                                                                                                                                                 |                1 |              8 |
|  pll_inst/inst/clk_out2     | eth_tx_igp[3]_i_1_n_0                                                                                           |                                                                                                                                                 |                1 |              8 |
|  pll_inst/inst/clk_out2     | FSM_onehot_bins_st[3]_i_1_n_0                                                                                   |                                                                                                                                                 |                1 |              8 |
|  pll_inst/inst/clk_out2     | FSM_onehot_apo_alg[3]_i_1_n_0                                                                                   |                                                                                                                                                 |                1 |              8 |
|  ad9850_inst/sclk_t         | ad9850_inst/bit_no                                                                                              | FSM_onehot_alg_dds[10]_i_1_n_0                                                                                                                  |                1 |              8 |
|  pll_inst/inst/clk_out2     | rs485_bins_inst/fifo_rx_din                                                                                     | fifo_rx_din[5]_i_1_n_0                                                                                                                          |                1 |             10 |
|  pll_inst/inst/clk_out2     | b_cnt[7]_i_2_n_0                                                                                                | b_cnt[7]_i_1_n_0                                                                                                                                |                2 |             10 |
|  pll_inst/inst/clk_out2     |                                                                                                                 | uart_tx_inst/txClkCounter[8]_i_1_n_0                                                                                                            |                2 |             10 |
|  pll_inst/inst/clk_out2     | ram_bins_wr_addr[5]_i_2_n_0                                                                                     | ram_bins_wr_addr[5]_i_1_n_0                                                                                                                     |                1 |             12 |
| ~PHY_RXC_IBUF_BUFG          |                                                                                                                 |                                                                                                                                                 |                5 |             12 |
|  pll_inst/inst/clk_out2     | bins_data_timeout                                                                                               | fd_tim[31]_i_1_n_0                                                                                                                              |                3 |             14 |
|  pll_inst/inst/clk_out2     |                                                                                                                 | ad9850_inst/clear                                                                                                                               |                3 |             14 |
| ~PHY_RXC_IBUF_BUFG          | eth_UDP_DP[7]_i_1_n_0                                                                                           |                                                                                                                                                 |                4 |             16 |
|  pll_inst/inst/clk_out2     | apo_comm[13][7]_i_1_n_0                                                                                         |                                                                                                                                                 |                2 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_ARP_IP_src[23]_i_1_n_0                                                                                      |                                                                                                                                                 |                4 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_rx_alg_state[7]_i_1_n_0                                                                                     |                                                                                                                                                 |                7 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_UDP_DP[15]_i_1_n_0                                                                                          |                                                                                                                                                 |                4 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_ARP_MAC_src[47]_i_1_n_0                                                                                     |                                                                                                                                                 |                4 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_ARP_MAC_src[39]_i_1_n_0                                                                                     |                                                                                                                                                 |                5 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_ARP_IP_dst[15]_i_1_n_0                                                                                      |                                                                                                                                                 |                2 |             16 |
|  pll_inst/inst/clk_out1     | cs_o[7]_i_1_n_0                                                                                                 |                                                                                                                                                 |                3 |             16 |
| ~PHY_RXC_IBUF_BUFG          | bins_tx_din[7]_i_1_n_0                                                                                          |                                                                                                                                                 |                2 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_ARP_IP_dst[23]_i_1_n_0                                                                                      |                                                                                                                                                 |                1 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_ARP_MAC_src[31]_i_1_n_0                                                                                     |                                                                                                                                                 |                5 |             16 |
|  pll_inst/inst/clk_out2     | apo_comm[1][7]_i_1_n_0                                                                                          |                                                                                                                                                 |                1 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_ARP_MAC_src[23]_i_1_n_0                                                                                     |                                                                                                                                                 |                4 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_ARP_MAC_src[15]_i_1_n_0                                                                                     |                                                                                                                                                 |                2 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_ARP_IP_src[7]_i_1_n_0                                                                                       |                                                                                                                                                 |                1 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_ARP_MAC_src[7]_i_1_n_0                                                                                      |                                                                                                                                                 |                4 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_ARP_IP_src[15]_i_1_n_0                                                                                      |                                                                                                                                                 |                2 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_ARP_IP_dst[31]_i_1_n_0                                                                                      |                                                                                                                                                 |                2 |             16 |
| ~PHY_RXC_IBUF_BUFG          | dfs_tx_din[7]_i_2_n_0                                                                                           | dfs_tx_din[7]_i_1_n_0                                                                                                                           |                1 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_UDP_data_len[7]_i_1_n_0                                                                                     |                                                                                                                                                 |                3 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_type[7]_i_1_n_0                                                                                             |                                                                                                                                                 |                2 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_IPv4_IP_dst[23]_i_1_n_0                                                                                     |                                                                                                                                                 |                2 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_type[15]_i_1_n_0                                                                                            |                                                                                                                                                 |                3 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_UDP_data_len[15]_i_1_n_0                                                                                    |                                                                                                                                                 |                2 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_IPv4_IP_dst[7]_i_1_n_0                                                                                      |                                                                                                                                                 |                1 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_IPv4_IP_dst[31]_i_1_n_0                                                                                     |                                                                                                                                                 |                2 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_IPv4_IP_dst[15]_i_1_n_0                                                                                     |                                                                                                                                                 |                2 |             16 |
| ~PHY_RXC_IBUF_BUFG          | eth_ARP_IP_src[31]_i_1_n_0                                                                                      |                                                                                                                                                 |                4 |             16 |
| ~PHY_RXC_IBUF_BUFG          | mac_inst/eth_IPv4_type                                                                                          |                                                                                                                                                 |                3 |             16 |
|  pll_inst/inst/clk_out3     | rs485_dfs_inst/tx_byte                                                                                          |                                                                                                                                                 |                1 |             16 |
|  pll_inst/inst/clk_out2     | apo_comm[9][7]_i_2_n_0                                                                                          | apo_comm[9][7]_i_1_n_0                                                                                                                          |                1 |             16 |
|  pll_inst/inst/clk_out3     | rs485_dfs_inst/uart_tx_dfs/r_TX_Data                                                                            |                                                                                                                                                 |                1 |             16 |
|  pll_inst/inst/clk_out2     | apo_comm[8][7]_i_2_n_0                                                                                          | apo_comm[8][7]_i_1_n_0                                                                                                                          |                1 |             16 |
|  pll_inst/inst/clk_out2     | mac_inst/fifo_eth_arp_wr                                                                                        | fifo_eth_arp_din[7]_i_1_n_0                                                                                                                     |                5 |             16 |
|  pll_inst/inst/clk_out2     | apo_comm[12][7]_i_1_n_0                                                                                         |                                                                                                                                                 |                2 |             16 |
|  pll_inst/inst/clk_out2     | adc_data[7]_i_2_n_0                                                                                             | adc_data[7]_i_1_n_0                                                                                                                             |                8 |             16 |
|  pll_inst/inst/clk_out2     | bins_clear_st[7]_i_1_n_0                                                                                        |                                                                                                                                                 |                3 |             16 |
|  pll_inst/inst/clk_out2     | apo_comm[10][7]_i_1_n_0                                                                                         |                                                                                                                                                 |                2 |             16 |
|  pll_inst/inst/clk_out2     | ram_bins_din[7]_i_1_n_0                                                                                         |                                                                                                                                                 |                2 |             16 |
|  pll_inst/inst/clk_out2     | rs485_bins_inst/send_cnt                                                                                        |                                                                                                                                                 |                3 |             16 |
|  pll_inst/inst/clk_out2     | apo_comm[11][7]_i_1_n_0                                                                                         |                                                                                                                                                 |                1 |             16 |
|  pll_inst/inst/clk_out2     | apo_comm[6][7]_i_2_n_0                                                                                          | apo_comm[6][7]_i_1_n_0                                                                                                                          |                2 |             16 |
| ~PHY_RXC_IBUF_BUFG          | mac_inst/fifo_eth_apo_din                                                                                       |                                                                                                                                                 |                3 |             16 |
|  pll_inst/inst/clk_out2     | eth_txd[7]_i_1_n_0                                                                                              |                                                                                                                                                 |                5 |             16 |
|  pll_inst/inst/clk_out2     | apo_comm[7][7]_i_2_n_0                                                                                          | apo_comm[7][7]_i_1_n_0                                                                                                                          |                3 |             16 |
|  pll_inst/inst/clk_out2     | tx_byte[7]_i_1__0_n_0                                                                                           |                                                                                                                                                 |                1 |             16 |
|  pll_inst/inst/clk_out2     | rs485_bins_inst/write_cnt                                                                                       |                                                                                                                                                 |                3 |             16 |
|  pll_inst/inst/clk_out2     | apo_comm[0][7]_i_2_n_0                                                                                          | apo_comm[0][7]_i_1_n_0                                                                                                                          |                2 |             16 |
|  pll_inst/inst/clk_out2     | FSM_onehot_fifo_tx_state[9]_i_1_n_0                                                                             |                                                                                                                                                 |                2 |             18 |
|  fifo_apo_inst_i_1_n_0_BUFG |                                                                                                                 | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff[1]         |                3 |             18 |
|  pll_inst/inst/clk_out2     | mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count_reg[9][0]  |                                                                                                                                                 |                4 |             20 |
|  pll_inst/inst/clk_out2     |                                                                                                                 | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                3 |             20 |
|  pll_inst/inst/clk_out2     | ram_bins_rd_addr[5]_i_2_n_0                                                                                     | ram_bins_rd_addr[5]_i_1_n_0                                                                                                                     |                3 |             20 |
|  pll_inst/inst/clk_out2     | rs485_bins_inst/uart_rx_inst/r_Clock_Count                                                                      |                                                                                                                                                 |                5 |             22 |
|  pll_inst/inst/clk_out2     | adc_cnt[7]_i_1_n_0                                                                                              | adc_cnt[15]_i_1_n_0                                                                                                                             |                4 |             24 |
|  pll_inst/inst/clk_out2     | adc_ch[6]_i_2_n_0                                                                                               | adc_ch[6]_i_1_n_0                                                                                                                               |                3 |             24 |
|  ad9850_inst/sclk_t         | FSM_onehot_alg_dds[11]_i_1_n_0                                                                                  |                                                                                                                                                 |                3 |             24 |
| ~PHY_RXC_IBUF_BUFG          | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_1 |                                                                                                                                                 |                3 |             24 |
| ~PHY_RXC_IBUF_BUFG          | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_0 |                                                                                                                                                 |                3 |             24 |
| ~PHY_RXC_IBUF_BUFG          | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]_2 |                                                                                                                                                 |                3 |             24 |
| ~PHY_RXC_IBUF_BUFG          | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gpr1.dout_i_reg[7]   |                                                                                                                                                 |                3 |             24 |
|  pll_inst/inst/clk_out2     | bins_timeout[23]_i_2_n_0                                                                                        | bins_timeout[23]_i_1_n_0                                                                                                                        |                3 |             24 |
|  pll_inst/inst/clk_out2     | adc_wr_addr[11]_i_1_n_0                                                                                         |                                                                                                                                                 |                4 |             24 |
|  pll_inst/inst/clk_out2     | wr                                                                                                              |                                                                                                                                                 |                3 |             24 |
|  pll_inst/inst/clk_out3     | r_Clock_Count[12]_i_2__0_n_0                                                                                    | r_Clock_Count[12]_i_1_n_0                                                                                                                       |                4 |             26 |
|  pll_inst/inst/clk_out3     | rs485_dfs_inst/uart_rx_dfs/r_Clock_Count                                                                        | uart_rx_dfs/r_Clock_Count[12]_i_1_n_0                                                                                                           |                6 |             26 |
|  pll_inst/inst/clk_out2     | eth_pre_arp_bcnt[15]_i_2_n_0                                                                                    | eth_pre_arp_bcnt[15]_i_1_n_0                                                                                                                    |                4 |             30 |
|  pll_inst/inst/clk_out3     | timer_sw[0]_i_1_n_0                                                                                             | ser1_rse_OBUF                                                                                                                                   |                4 |             32 |
| ~PHY_RXC_IBUF_BUFG          | mac_inst/eth_rx_byte_cnt                                                                                        | eth_rx_byte_cnt[15]_i_1_n_0                                                                                                                     |                5 |             32 |
|  pll_inst/inst/clk_out2     | env_timer[0]_i_1_n_0                                                                                            |                                                                                                                                                 |                4 |             32 |
|  pll_inst/inst/clk_out1     | data_adc[72][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               14 |             32 |
|  pll_inst/inst/clk_out2     | eth_tx_adc_data[32][7]_i_2_n_0                                                                                  | eth_tx_adc_data[32][7]_i_1_n_0                                                                                                                  |                5 |             32 |
|  pll_inst/inst/clk_out2     | eth_tx_j[15]_i_2_n_0                                                                                            | eth_tx_j[15]_i_1_n_0                                                                                                                            |                4 |             32 |
|  pll_inst/inst/clk_out2     | eth_adc_crc[16]_i_1_n_0                                                                                         |                                                                                                                                                 |                4 |             34 |
|  pll_inst/inst/clk_out2     | rs485_bins_inst/timer_10ms                                                                                      |                                                                                                                                                 |                5 |             38 |
|  pll_inst/inst/clk_out2     | mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]             |                                                                                                                                                 |                5 |             40 |
|  pll_inst/inst/clk_out2     | mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                |                                                                                                                                                 |                6 |             40 |
|  pll_inst/inst/clk_out2     | rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]            |                                                                                                                                                 |                4 |             40 |
|  pll_inst/inst/clk_out2     | rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]            |                                                                                                                                                 |                5 |             40 |
|  pll_inst/inst/clk_out2     | rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]             |                                                                                                                                                 |                6 |             40 |
|  pll_inst/inst/clk_out2     | mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                |                                                                                                                                                 |                5 |             40 |
|  pll_inst/inst/clk_out2     | mac_inst/fifo_arp_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/E[0]             |                                                                                                                                                 |                6 |             40 |
|  pll_inst/inst/clk_out3     | rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]             |                                                                                                                                                 |                4 |             40 |
|  pll_inst/inst/clk_out2     | adc_rd_addr[1]_i_1_n_0                                                                                          | adc_rd_addr[11]_i_1_n_0                                                                                                                         |                7 |             40 |
|  pll_inst/inst/clk_out2     | bins_timeout[23]_i_2_n_0                                                                                        | bins_timeout[31]_i_1_n_0                                                                                                                        |                6 |             40 |
|  fifo_apo_inst_i_1_n_0_BUFG | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]             | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                        |                5 |             48 |
|  pll_inst/inst/clk_out2     | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]             | mac_inst/fifo_apo_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/syncstages_ff_reg[0][0]                                                      |                7 |             48 |
|  pll_inst/inst/clk_out2     | fcs_t[23]_i_1_n_0                                                                                               |                                                                                                                                                 |               10 |             48 |
|  pll_inst/inst/clk_out2     | rs485_bins_inst/timer_1s                                                                                        |                                                                                                                                                 |                7 |             52 |
|  pll_inst/inst/clk_out2     | mac_inst/fifo_26100/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                |                                                                                                                                                 |                6 |             60 |
|  pll_inst/inst/clk_out3     | rs485_dfs_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]             |                                                                                                                                                 |                9 |             60 |
|  pll_inst/inst/clk_out2     | mac_inst/fifo_26010/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                |                                                                                                                                                 |                4 |             60 |
|  PHY_RXC_IBUF_BUFG          | rs485_bins_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]            |                                                                                                                                                 |                8 |             60 |
|  pll_inst/inst/clk_out2     | rs485_bins_inst/fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]            |                                                                                                                                                 |                7 |             60 |
|  PHY_RXC_IBUF_BUFG          | rs485_dfs_inst/fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]             |                                                                                                                                                 |                8 |             60 |
|  pll_inst/inst/clk_out2     | timer_rst                                                                                                       | timer_rst[31]_i_1_n_0                                                                                                                           |                8 |             62 |
|  conv_o_OBUF_BUFG           |                                                                                                                 | test_signal                                                                                                                                     |                8 |             62 |
|  pll_inst/inst/clk_out1     | data_adc[4][15]_i_1_n_0                                                                                         |                                                                                                                                                 |               16 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[17][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               13 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[16][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               17 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[15][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               19 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[12][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               22 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[14][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               23 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[1][15]_i_1_n_0                                                                                         |                                                                                                                                                 |               11 |             64 |
|  pll_inst/inst/clk_out1     |                                                                                                                 | fd_tim[31]_i_1_n_0                                                                                                                              |                9 |             64 |
|  pll_inst/inst/clk_out2     | word_var[31]_i_1_n_0                                                                                            |                                                                                                                                                 |                6 |             64 |
|  pll_inst/inst/clk_out2     | packet_cnt[31]_i_2_n_0                                                                                          | packet_cnt[31]_i_1_n_0                                                                                                                          |                9 |             64 |
|  pll_inst/inst/clk_out2     | cnt_get_pkt[31]_i_1_n_0                                                                                         |                                                                                                                                                 |                7 |             64 |
|  pll_inst/inst/clk_out2     | byte_cnt[31]_i_2_n_0                                                                                            | byte_cnt[31]_i_1_n_0                                                                                                                            |               11 |             64 |
|  pll_inst/inst/clk_out2     | mac_inst/crcen                                                                                                  | mac_inst/crcrst                                                                                                                                 |                9 |             64 |
|  pll_inst/inst/clk_out2     | get_time_t[31]_i_1_n_0                                                                                          |                                                                                                                                                 |               10 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[74][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               23 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[53][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               13 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[5][15]_i_1_n_0                                                                                         |                                                                                                                                                 |               11 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[60][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               20 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[61][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               23 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[62][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               19 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[63][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               24 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[64][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               14 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[65][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               14 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[73][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               13 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[25][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               17 |             64 |
|  pll_inst/inst/clk_out2     | dds_word[31]_i_1_n_0                                                                                            |                                                                                                                                                 |                6 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[75][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               21 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[76][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               24 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[77][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               23 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[78][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               20 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[0][15]_i_1_n_0                                                                                         |                                                                                                                                                 |               10 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[50][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               13 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[13][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               26 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[51][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               14 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[24][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               14 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[26][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               20 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[27][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               17 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[28][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               20 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[29][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               22 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[2][15]_i_1_n_0                                                                                         |                                                                                                                                                 |               13 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[36][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               12 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[37][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               15 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[38][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               13 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[39][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               16 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[3][15]_i_1_n_0                                                                                         |                                                                                                                                                 |               18 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[40][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               13 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[41][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               14 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[48][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               12 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[49][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               13 |             64 |
|  pll_inst/inst/clk_out1     | data_adc[52][15]_i_1_n_0                                                                                        |                                                                                                                                                 |               13 |             64 |
|  conv_o_OBUF_BUFG           |                                                                                                                 |                                                                                                                                                 |               10 |             68 |
|  fifo_apo_inst_i_1_n_0_BUFG |                                                                                                                 |                                                                                                                                                 |               11 |             76 |
|  pll_inst/inst/clk_out2     | mac_inst/eth_tx_adc_data_reg[49]0                                                                               |                                                                                                                                                 |               23 |            160 |
|  PHY_RXC_IBUF_BUFG          |                                                                                                                 |                                                                                                                                                 |               27 |            176 |
|  pll_inst/inst/clk_out2     | mac_inst/eth_tx_arp_data                                                                                        |                                                                                                                                                 |               24 |            192 |
|  pll_inst/inst/clk_out3     |                                                                                                                 |                                                                                                                                                 |               35 |            232 |
|  pll_inst/inst/clk_out2     |                                                                                                                 |                                                                                                                                                 |              162 |           1040 |
+-----------------------------+-----------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


