Analysis & Synthesis report for RSDecoder
Wed Sep 28 01:27:00 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Chien|ChienController:b2v_inst|estadoAtual
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: ChienSearchLocation:b2v_inst2|Mux2x1:b2v_inst
 13. Parameter Settings for User Entity Instance: ChienSearchLocation:b2v_inst2|Mux2x1:b2v_inst1
 14. Parameter Settings for User Entity Instance: ChienSearchLocation:b2v_inst2|Mux2x1:b2v_inst2
 15. Parameter Settings for User Entity Instance: ChienSearchLocation:b2v_inst2|Mux2x1:b2v_inst3
 16. Parameter Settings for User Entity Instance: ChienSearchValue:b2v_inst3|Mux2x1:b2v_inst1
 17. Parameter Settings for User Entity Instance: ChienSearchValue:b2v_inst3|Mux2x1:b2v_inst2
 18. Parameter Settings for User Entity Instance: ChienSearchValue:b2v_inst3|Mux2x1:b2v_inst3
 19. Post-Synthesis Netlist Statistics for Top Partition
 20. Elapsed Time Per Partition
 21. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Sep 28 01:27:00 2016       ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Lite Edition ;
; Revision Name                      ; RSDecoder                                   ;
; Top-level Entity Name              ; Chien                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 45                                          ;
;     Total combinational functions  ; 29                                          ;
;     Dedicated logic registers      ; 33                                          ;
; Total registers                    ; 33                                          ;
; Total pins                         ; 50                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE30F23C8       ;                    ;
; Top-level entity name                                                      ; Chien              ; RSDecoder          ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                        ; 4                  ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                    ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------+---------+
; register4b.vhd                   ; yes             ; User VHDL File  ; C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/register4b.vhd          ;         ;
; static_8.vhd                     ; yes             ; User VHDL File  ; C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_8.vhd            ;         ;
; static_4.vhd                     ; yes             ; User VHDL File  ; C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_4.vhd            ;         ;
; static_3.vhd                     ; yes             ; User VHDL File  ; C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_3.vhd            ;         ;
; static_2.vhd                     ; yes             ; User VHDL File  ; C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_2.vhd            ;         ;
; static_1.vhd                     ; yes             ; User VHDL File  ; C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_1.vhd            ;         ;
; gf_sum.vhd                       ; yes             ; User VHDL File  ; C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_sum.vhd              ;         ;
; gf_mult.vhd                      ; yes             ; User VHDL File  ; C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_mult.vhd             ;         ;
; ChienController.vhd              ; yes             ; User VHDL File  ; C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienController.vhd     ;         ;
; Mux2x1.vhd                       ; yes             ; User VHDL File  ; C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Mux2x1.vhd              ;         ;
; ChienSearchLocation.vhd          ; yes             ; User VHDL File  ; C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchLocation.vhd ;         ;
; ChienSearchValue.vhd             ; yes             ; User VHDL File  ; C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchValue.vhd    ;         ;
; Chien.vhd                        ; yes             ; User VHDL File  ; C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Chien.vhd               ;         ;
+----------------------------------+-----------------+-----------------+--------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 45          ;
;                                             ;             ;
; Total combinational functions               ; 29          ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 8           ;
;     -- 3 input functions                    ; 1           ;
;     -- <=2 input functions                  ; 20          ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 29          ;
;     -- arithmetic mode                      ; 0           ;
;                                             ;             ;
; Total registers                             ; 33          ;
;     -- Dedicated logic registers            ; 33          ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 50          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 33          ;
; Total fan-out                               ; 325         ;
; Average fan-out                             ; 2.01        ;
+---------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                             ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                       ; Entity Name         ; Library Name ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------+---------------------+--------------+
; |Chien                             ; 29 (0)            ; 33 (0)       ; 0           ; 0            ; 0       ; 0         ; 50   ; 0            ; |Chien                                                    ; Chien               ; work         ;
;    |ChienController:b2v_inst|      ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienController:b2v_inst                           ; ChienController     ; work         ;
;    |ChienSearchLocation:b2v_inst2| ; 18 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchLocation:b2v_inst2                      ; ChienSearchLocation ; work         ;
;       |gf_mult:b2v_inst10|         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchLocation:b2v_inst2|gf_mult:b2v_inst10   ; gf_mult             ; work         ;
;       |gf_mult:b2v_inst11|         ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchLocation:b2v_inst2|gf_mult:b2v_inst11   ; gf_mult             ; work         ;
;       |gf_mult:b2v_inst8|          ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchLocation:b2v_inst2|gf_mult:b2v_inst8    ; gf_mult             ; work         ;
;       |gf_mult:b2v_inst9|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchLocation:b2v_inst2|gf_mult:b2v_inst9    ; gf_mult             ; work         ;
;       |gf_sum:b2v_inst14|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchLocation:b2v_inst2|gf_sum:b2v_inst14    ; gf_sum              ; work         ;
;       |gf_sum:b2v_inst15|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchLocation:b2v_inst2|gf_sum:b2v_inst15    ; gf_sum              ; work         ;
;       |register4b:b2v_inst4|       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchLocation:b2v_inst2|register4b:b2v_inst4 ; register4b          ; work         ;
;       |register4b:b2v_inst5|       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchLocation:b2v_inst2|register4b:b2v_inst5 ; register4b          ; work         ;
;       |register4b:b2v_inst6|       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchLocation:b2v_inst2|register4b:b2v_inst6 ; register4b          ; work         ;
;       |register4b:b2v_inst7|       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchLocation:b2v_inst2|register4b:b2v_inst7 ; register4b          ; work         ;
;    |ChienSearchValue:b2v_inst3|    ; 10 (0)            ; 16 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchValue:b2v_inst3                         ; ChienSearchValue    ; work         ;
;       |gf_mult:b2v_inst11|         ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchValue:b2v_inst3|gf_mult:b2v_inst11      ; gf_mult             ; work         ;
;       |gf_mult:b2v_inst8|          ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchValue:b2v_inst3|gf_mult:b2v_inst8       ; gf_mult             ; work         ;
;       |gf_mult:b2v_inst9|          ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchValue:b2v_inst3|gf_mult:b2v_inst9       ; gf_mult             ; work         ;
;       |gf_sum:b2v_inst14|          ; 4 (4)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchValue:b2v_inst3|gf_sum:b2v_inst14       ; gf_sum              ; work         ;
;       |register4b:b2v_inst4|       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchValue:b2v_inst3|register4b:b2v_inst4    ; register4b          ; work         ;
;       |register4b:b2v_inst5|       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchValue:b2v_inst3|register4b:b2v_inst5    ; register4b          ; work         ;
;       |register4b:b2v_inst6|       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchValue:b2v_inst3|register4b:b2v_inst6    ; register4b          ; work         ;
;       |register4b:b2v_inst7|       ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Chien|ChienSearchValue:b2v_inst3|register4b:b2v_inst7    ; register4b          ; work         ;
+------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+----------------------------------------------------------------------------+
; State Machine - |Chien|ChienController:b2v_inst|estadoAtual                ;
+-------------------+-----------------+-------------------+------------------+
; Name              ; estadoAtual.mux ; estadoAtual.idle2 ; estadoAtual.idle ;
+-------------------+-----------------+-------------------+------------------+
; estadoAtual.idle  ; 0               ; 0                 ; 0                ;
; estadoAtual.idle2 ; 0               ; 1                 ; 1                ;
; estadoAtual.mux   ; 1               ; 0                 ; 1                ;
+-------------------+-----------------+-------------------+------------------+


+-----------------------------------------------------------------+
; Registers Removed During Synthesis                              ;
+--------------------------------------------+--------------------+
; Register name                              ; Reason for Removal ;
+--------------------------------------------+--------------------+
; ChienController:b2v_inst|estadoAtual.idle  ; Lost fanout        ;
; ChienController:b2v_inst|estadoAtual.idle2 ; Lost fanout        ;
; Total Number of Removed Registers = 2      ;                    ;
+--------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 33    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 28    ;
; Number of registers using Asynchronous Clear ; 33    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 32    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Chien|ChienSearchLocation:b2v_inst2|register4b:b2v_inst5|q[2] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Chien|ChienSearchLocation:b2v_inst2|register4b:b2v_inst6|q[0] ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Chien|ChienSearchValue:b2v_inst3|register4b:b2v_inst4|q[0]    ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |Chien|ChienSearchValue:b2v_inst3|register4b:b2v_inst6|q[2]    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChienSearchLocation:b2v_inst2|Mux2x1:b2v_inst ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; nb             ; 4     ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChienSearchLocation:b2v_inst2|Mux2x1:b2v_inst1 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; nb             ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChienSearchLocation:b2v_inst2|Mux2x1:b2v_inst2 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; nb             ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChienSearchLocation:b2v_inst2|Mux2x1:b2v_inst3 ;
+----------------+-------+--------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                               ;
+----------------+-------+--------------------------------------------------------------------+
; nb             ; 4     ; Signed Integer                                                     ;
+----------------+-------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChienSearchValue:b2v_inst3|Mux2x1:b2v_inst1 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; nb             ; 4     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChienSearchValue:b2v_inst3|Mux2x1:b2v_inst2 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; nb             ; 4     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ChienSearchValue:b2v_inst3|Mux2x1:b2v_inst3 ;
+----------------+-------+-----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                            ;
+----------------+-------+-----------------------------------------------------------------+
; nb             ; 4     ; Signed Integer                                                  ;
+----------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 50                          ;
; cycloneiii_ff         ; 33                          ;
;     CLR               ; 1                           ;
;     ENA CLR           ; 4                           ;
;     ENA CLR SLD       ; 28                          ;
; cycloneiii_lcell_comb ; 31                          ;
;     normal            ; 31                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 20                          ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 2.00                        ;
; Average LUT depth     ; 0.70                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition
    Info: Processing started: Wed Sep 28 01:26:17 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off RSDecoder -c RSDecoder
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file syndrome.vhd
    Info (12022): Found design unit 1: Syndrome-bdf_type File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Syndrome.vhd Line: 42
    Info (12023): Found entity 1: Syndrome File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Syndrome.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file register4b.vhd
    Info (12022): Found design unit 1: register4b-description File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/register4b.vhd Line: 15
    Info (12023): Found entity 1: register4b File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/register4b.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file static_15.vhd
    Info (12022): Found design unit 1: static_15-behavior File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_15.vhd Line: 15
    Info (12023): Found entity 1: static_15 File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_15.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file static_12.vhd
    Info (12022): Found design unit 1: static_12-behavior File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_12.vhd Line: 15
    Info (12023): Found entity 1: static_12 File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_12.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file static_8.vhd
    Info (12022): Found design unit 1: static_8-behavior File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_8.vhd Line: 14
    Info (12023): Found entity 1: static_8 File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_8.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file static_4.vhd
    Info (12022): Found design unit 1: static_4-behavior File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_4.vhd Line: 14
    Info (12023): Found entity 1: static_4 File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_4.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file static_3.vhd
    Info (12022): Found design unit 1: static_3-behavior File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_3.vhd Line: 15
    Info (12023): Found entity 1: static_3 File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_3.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file static_2.vhd
    Info (12022): Found design unit 1: static_2-behavior File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_2.vhd Line: 15
    Info (12023): Found entity 1: static_2 File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_2.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file static_1.vhd
    Info (12022): Found design unit 1: static_1-behavior File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_1.vhd Line: 15
    Info (12023): Found entity 1: static_1 File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_1.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file gf_sum.vhd
    Info (12022): Found design unit 1: gf_sum-behavior File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_sum.vhd Line: 17
    Info (12023): Found entity 1: gf_sum File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_sum.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file gf_mult.vhd
    Info (12022): Found design unit 1: gf_mult-lut File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_mult.vhd Line: 13
    Info (12023): Found entity 1: gf_mult File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_mult.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file chien search location.bdf
    Info (12023): Found entity 1: Chien Search Location
Info (12021): Found 1 design units, including 1 entities, in source file chien search value.bdf
    Info (12023): Found entity 1: Chien Search value
Info (12021): Found 2 design units, including 1 entities, in source file gf_inv.vhd
    Info (12022): Found design unit 1: gf_inv-lut File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_inv.vhd Line: 12
    Info (12023): Found entity 1: gf_inv File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/gf_inv.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file forney.bdf
    Info (12023): Found entity 1: Forney
Info (12021): Found 2 design units, including 1 entities, in source file berlekampcontroller.vhd
    Info (12022): Found design unit 1: BerlekampController-comportamental File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/BerlekampController.vhd Line: 33
    Info (12023): Found entity 1: BerlekampController File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/BerlekampController.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file chiencontroller.vhd
    Info (12022): Found design unit 1: ChienController-comportamental File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienController.vhd Line: 20
    Info (12023): Found entity 1: ChienController File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienController.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file static_0.vhd
    Info (12022): Found design unit 1: static_0-behavior File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_0.vhd Line: 14
    Info (12023): Found entity 1: static_0 File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_0.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file static_11.vhd
    Info (12022): Found design unit 1: static_11-behavior File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_11.vhd Line: 14
    Info (12023): Found entity 1: static_11 File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_11.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file static_6.vhd
    Info (12022): Found design unit 1: static_6-behavior File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_6.vhd Line: 14
    Info (12023): Found entity 1: static_6 File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/static_6.vhd Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file aux_berleys.bdf
    Info (12023): Found entity 1: aux_berleys
Info (12021): Found 2 design units, including 1 entities, in source file berlemas.vhd
    Info (12022): Found design unit 1: BerleMas-bdf_type File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 65
    Info (12023): Found entity 1: BerleMas File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/BerleMas.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file berlekamp_massey.vhd
    Info (12022): Found design unit 1: Berlekamp_Massey-bdf_type File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Berlekamp_Massey.vhd Line: 58
    Info (12023): Found entity 1: Berlekamp_Massey File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Berlekamp_Massey.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file mux2x1.vhd
    Info (12022): Found design unit 1: Mux2x1-Mux2x1 File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Mux2x1.vhd Line: 18
    Info (12023): Found entity 1: Mux2x1 File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Mux2x1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file register4b_1.vhd
    Info (12022): Found design unit 1: register4b_1-description File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/register4b_1.vhd Line: 15
    Info (12023): Found entity 1: register4b_1 File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/register4b_1.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file chiensearchlocation.vhd
    Info (12022): Found design unit 1: ChienSearchLocation-bdf_type File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchLocation.vhd Line: 41
    Info (12023): Found entity 1: ChienSearchLocation File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchLocation.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file chiensearchvalue.vhd
    Info (12022): Found design unit 1: ChienSearchValue-bdf_type File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchValue.vhd Line: 40
    Info (12023): Found entity 1: ChienSearchValue File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchValue.vhd Line: 25
Info (12021): Found 2 design units, including 1 entities, in source file chien.vhd
    Info (12022): Found design unit 1: Chien-bdf_type File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Chien.vhd Line: 48
    Info (12023): Found entity 1: Chien File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Chien.vhd Line: 25
Info (12127): Elaborating entity "Chien" for the top level hierarchy
Info (12128): Elaborating entity "ChienController" for hierarchy "ChienController:b2v_inst" File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Chien.vhd Line: 93
Warning (10492): VHDL Process Statement warning at ChienController.vhd(41): signal "inicia" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienController.vhd Line: 41
Warning (10492): VHDL Process Statement warning at ChienController.vhd(49): signal "inicia" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienController.vhd Line: 49
Info (12128): Elaborating entity "ChienSearchLocation" for hierarchy "ChienSearchLocation:b2v_inst2" File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Chien.vhd Line: 100
Info (12128): Elaborating entity "Mux2x1" for hierarchy "ChienSearchLocation:b2v_inst2|Mux2x1:b2v_inst" File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchLocation.vhd Line: 128
Info (12128): Elaborating entity "gf_mult" for hierarchy "ChienSearchLocation:b2v_inst2|gf_mult:b2v_inst10" File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchLocation.vhd Line: 146
Info (12128): Elaborating entity "gf_sum" for hierarchy "ChienSearchLocation:b2v_inst2|gf_sum:b2v_inst12" File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchLocation.vhd Line: 158
Info (12128): Elaborating entity "static_1" for hierarchy "ChienSearchLocation:b2v_inst2|static_1:b2v_inst16" File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchLocation.vhd Line: 182
Info (12128): Elaborating entity "static_2" for hierarchy "ChienSearchLocation:b2v_inst2|static_2:b2v_inst17" File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchLocation.vhd Line: 186
Info (12128): Elaborating entity "static_8" for hierarchy "ChienSearchLocation:b2v_inst2|static_8:b2v_inst18" File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchLocation.vhd Line: 190
Info (12128): Elaborating entity "static_4" for hierarchy "ChienSearchLocation:b2v_inst2|static_4:b2v_inst19" File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchLocation.vhd Line: 194
Info (12128): Elaborating entity "static_3" for hierarchy "ChienSearchLocation:b2v_inst2|static_3:b2v_inst20" File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchLocation.vhd Line: 207
Info (12128): Elaborating entity "register4b" for hierarchy "ChienSearchLocation:b2v_inst2|register4b:b2v_inst4" File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/ChienSearchLocation.vhd Line: 220
Info (12128): Elaborating entity "ChienSearchValue" for hierarchy "ChienSearchValue:b2v_inst3" File: C:/Users/owner/Desktop/LiCy/Reed Solomon decoder/Chien.vhd Line: 113
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 95 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 37 input pins
    Info (21059): Implemented 13 output pins
    Info (21061): Implemented 45 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 900 megabytes
    Info: Processing ended: Wed Sep 28 01:27:01 2016
    Info: Elapsed time: 00:00:44
    Info: Total CPU time (on all processors): 00:01:47


