Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2475
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00016471387061756104
power__switching__total,0.00005877806688658893
power__leakage__total,0.000001462580826228077
power__total,0.00022495452139992267
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25693348176275443
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2571640195803379
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.13171930585745914
timing__setup__ws__corner:nom_fast_1p32V_m40C,10.871805985412335
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.131719
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.761614
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2636001769251462
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.26357206052625237
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6690527210512391
timing__setup__ws__corner:nom_slow_1p08V_125C,9.642971138974502
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.669053
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,17.367672
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.25886682419251533
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25883218523316737
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3299292599175393
timing__setup__ws__corner:nom_typ_1p20V_25C,10.419763125029213
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.329929
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,18.251154
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25693348176275443
clock__skew__worst_setup,0.2571640195803379
timing__hold__ws,0.13171930585745914
timing__setup__ws,9.642971138974502
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.131719
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,17.367672
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,454
design__instance__area__stdcell,6179.85
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.213529
design__instance__utilization__stdcell,0.213529
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,4
design__instance__area__class:buffer,29.0304
design__instance__count__class:inverter,15
design__instance__area__class:inverter,88.9056
design__instance__count__class:sequential_cell,29
design__instance__area__class:sequential_cell,1460.59
design__instance__count__class:multi_input_combinational_cell,331
design__instance__area__class:multi_input_combinational_cell,3316.72
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,61
design__instance__area__class:timing_repair_buffer,1041.47
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,8359.96
design__violations,0
design__instance__count__class:clock_buffer,11
design__instance__area__class:clock_buffer,226.8
design__instance__count__class:clock_inverter,3
design__instance__area__class:clock_inverter,16.3296
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,44
global_route__vias,2760
global_route__wirelength,14011
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,468
route__net__special,2
route__drc_errors__iter:0,138
route__wirelength__iter:0,9052
route__drc_errors__iter:1,22
route__wirelength__iter:1,8956
route__drc_errors__iter:2,14
route__wirelength__iter:2,8960
route__drc_errors__iter:3,0
route__wirelength__iter:3,8946
route__drc_errors,0
route__wirelength,8946
route__vias,2622
route__vias__singlecut,2622
route__vias__multicut,0
design__disconnected_pin__count,15
design__critical_disconnected_pin__count,0
route__wirelength__max,254.505
design__instance__count__class:fill_cell,2021
design__instance__area__class:fill_cell,22761.6
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,20
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,20
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,20
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,20
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19974
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19996
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00026317
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000203641
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000360593
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000203641
design_powergrid__voltage__worst,0.000203641
design_powergrid__voltage__worst__net:VPWR,1.19974
design_powergrid__drop__worst,0.00026317
design_powergrid__drop__worst__net:VPWR,0.00026317
design_powergrid__voltage__worst__net:VGND,0.000203641
design_powergrid__drop__worst__net:VGND,0.000203641
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000040599999999999997527498629690256848334684036672115325927734375
ir__drop__worst,0.00026299999999999999593380817231036417069844901561737060546875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
