// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
// Date        : Tue May 12 10:22:13 2020
// Host        : bergauer-X1 running 64-bit Linux Mint 19.2 Tina
// Command     : write_verilog -force -mode funcsim
//               /home/bergauer/github/cms-l1-globaltrigger/mp7_ugt_legacy/firmware/ngc/rom_lut_calo_inv_dr_sq_7/rom_lut_calo_inv_dr_sq_7_sim_netlist.v
// Design      : rom_lut_calo_inv_dr_sq_7
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7vx690tffg1927-2
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "rom_lut_calo_inv_dr_sq_7,blk_mem_gen_v8_4_4,{}" *) (* downgradeipidentifiedwarnings = "yes" *) (* x_core_info = "blk_mem_gen_v8_4_4,Vivado 2019.2" *) 
(* NotValidForBitStream *)
module rom_lut_calo_inv_dr_sq_7
   (clka,
    addra,
    douta);
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK" *) (* x_interface_parameter = "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1" *) input clka;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR" *) input [11:0]addra;
  (* x_interface_info = "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT" *) output [11:0]douta;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;
  wire NLW_U0_dbiterr_UNCONNECTED;
  wire NLW_U0_rsta_busy_UNCONNECTED;
  wire NLW_U0_rstb_busy_UNCONNECTED;
  wire NLW_U0_s_axi_arready_UNCONNECTED;
  wire NLW_U0_s_axi_awready_UNCONNECTED;
  wire NLW_U0_s_axi_bvalid_UNCONNECTED;
  wire NLW_U0_s_axi_dbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_rlast_UNCONNECTED;
  wire NLW_U0_s_axi_rvalid_UNCONNECTED;
  wire NLW_U0_s_axi_sbiterr_UNCONNECTED;
  wire NLW_U0_s_axi_wready_UNCONNECTED;
  wire NLW_U0_sbiterr_UNCONNECTED;
  wire [11:0]NLW_U0_doutb_UNCONNECTED;
  wire [11:0]NLW_U0_rdaddrecc_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_bid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_bresp_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdaddrecc_UNCONNECTED;
  wire [11:0]NLW_U0_s_axi_rdata_UNCONNECTED;
  wire [3:0]NLW_U0_s_axi_rid_UNCONNECTED;
  wire [1:0]NLW_U0_s_axi_rresp_UNCONNECTED;

  (* C_ADDRA_WIDTH = "12" *) 
  (* C_ADDRB_WIDTH = "12" *) 
  (* C_ALGORITHM = "1" *) 
  (* C_AXI_ID_WIDTH = "4" *) 
  (* C_AXI_SLAVE_TYPE = "0" *) 
  (* C_AXI_TYPE = "1" *) 
  (* C_BYTE_SIZE = "9" *) 
  (* C_COMMON_CLK = "0" *) 
  (* C_COUNT_18K_BRAM = "1" *) 
  (* C_COUNT_36K_BRAM = "1" *) 
  (* C_CTRL_ECC_ALGO = "NONE" *) 
  (* C_DEFAULT_DATA = "0" *) 
  (* C_DISABLE_WARN_BHV_COLL = "0" *) 
  (* C_DISABLE_WARN_BHV_RANGE = "0" *) 
  (* C_ELABORATION_DIR = "./" *) 
  (* C_ENABLE_32BIT_ADDRESS = "0" *) 
  (* C_EN_DEEPSLEEP_PIN = "0" *) 
  (* C_EN_ECC_PIPE = "0" *) 
  (* C_EN_RDADDRA_CHG = "0" *) 
  (* C_EN_RDADDRB_CHG = "0" *) 
  (* C_EN_SAFETY_CKT = "0" *) 
  (* C_EN_SHUTDOWN_PIN = "0" *) 
  (* C_EN_SLEEP_PIN = "0" *) 
  (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.511199 mW" *) 
  (* C_FAMILY = "virtex7" *) 
  (* C_HAS_AXI_ID = "0" *) 
  (* C_HAS_ENA = "0" *) 
  (* C_HAS_ENB = "0" *) 
  (* C_HAS_INJECTERR = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MEM_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) 
  (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
  (* C_HAS_REGCEA = "0" *) 
  (* C_HAS_REGCEB = "0" *) 
  (* C_HAS_RSTA = "0" *) 
  (* C_HAS_RSTB = "0" *) 
  (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) 
  (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
  (* C_INITA_VAL = "0" *) 
  (* C_INITB_VAL = "0" *) 
  (* C_INIT_FILE = "rom_lut_calo_inv_dr_sq_7.mem" *) 
  (* C_INIT_FILE_NAME = "rom_lut_calo_inv_dr_sq_7.mif" *) 
  (* C_INTERFACE_TYPE = "0" *) 
  (* C_LOAD_INIT_FILE = "1" *) 
  (* C_MEM_TYPE = "3" *) 
  (* C_MUX_PIPELINE_STAGES = "0" *) 
  (* C_PRIM_TYPE = "1" *) 
  (* C_READ_DEPTH_A = "4096" *) 
  (* C_READ_DEPTH_B = "4096" *) 
  (* C_READ_LATENCY_A = "1" *) 
  (* C_READ_LATENCY_B = "1" *) 
  (* C_READ_WIDTH_A = "12" *) 
  (* C_READ_WIDTH_B = "12" *) 
  (* C_RSTRAM_A = "0" *) 
  (* C_RSTRAM_B = "0" *) 
  (* C_RST_PRIORITY_A = "CE" *) 
  (* C_RST_PRIORITY_B = "CE" *) 
  (* C_SIM_COLLISION_CHECK = "ALL" *) 
  (* C_USE_BRAM_BLOCK = "0" *) 
  (* C_USE_BYTE_WEA = "0" *) 
  (* C_USE_BYTE_WEB = "0" *) 
  (* C_USE_DEFAULT_DATA = "1" *) 
  (* C_USE_ECC = "0" *) 
  (* C_USE_SOFTECC = "0" *) 
  (* C_USE_URAM = "0" *) 
  (* C_WEA_WIDTH = "1" *) 
  (* C_WEB_WIDTH = "1" *) 
  (* C_WRITE_DEPTH_A = "4096" *) 
  (* C_WRITE_DEPTH_B = "4096" *) 
  (* C_WRITE_MODE_A = "WRITE_FIRST" *) 
  (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
  (* C_WRITE_WIDTH_A = "12" *) 
  (* C_WRITE_WIDTH_B = "12" *) 
  (* C_XDEVICEFAMILY = "virtex7" *) 
  (* downgradeipidentifiedwarnings = "yes" *) 
  rom_lut_calo_inv_dr_sq_7_blk_mem_gen_v8_4_4 U0
       (.addra(addra),
        .addrb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .clka(clka),
        .clkb(1'b0),
        .dbiterr(NLW_U0_dbiterr_UNCONNECTED),
        .deepsleep(1'b0),
        .dina({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .dinb({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .douta(douta),
        .doutb(NLW_U0_doutb_UNCONNECTED[11:0]),
        .eccpipece(1'b0),
        .ena(1'b0),
        .enb(1'b0),
        .injectdbiterr(1'b0),
        .injectsbiterr(1'b0),
        .rdaddrecc(NLW_U0_rdaddrecc_UNCONNECTED[11:0]),
        .regcea(1'b0),
        .regceb(1'b0),
        .rsta(1'b0),
        .rsta_busy(NLW_U0_rsta_busy_UNCONNECTED),
        .rstb(1'b0),
        .rstb_busy(NLW_U0_rstb_busy_UNCONNECTED),
        .s_aclk(1'b0),
        .s_aresetn(1'b0),
        .s_axi_araddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arburst({1'b0,1'b0}),
        .s_axi_arid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_arready(NLW_U0_s_axi_arready_UNCONNECTED),
        .s_axi_arsize({1'b0,1'b0,1'b0}),
        .s_axi_arvalid(1'b0),
        .s_axi_awaddr({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awburst({1'b0,1'b0}),
        .s_axi_awid({1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awlen({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_awready(NLW_U0_s_axi_awready_UNCONNECTED),
        .s_axi_awsize({1'b0,1'b0,1'b0}),
        .s_axi_awvalid(1'b0),
        .s_axi_bid(NLW_U0_s_axi_bid_UNCONNECTED[3:0]),
        .s_axi_bready(1'b0),
        .s_axi_bresp(NLW_U0_s_axi_bresp_UNCONNECTED[1:0]),
        .s_axi_bvalid(NLW_U0_s_axi_bvalid_UNCONNECTED),
        .s_axi_dbiterr(NLW_U0_s_axi_dbiterr_UNCONNECTED),
        .s_axi_injectdbiterr(1'b0),
        .s_axi_injectsbiterr(1'b0),
        .s_axi_rdaddrecc(NLW_U0_s_axi_rdaddrecc_UNCONNECTED[11:0]),
        .s_axi_rdata(NLW_U0_s_axi_rdata_UNCONNECTED[11:0]),
        .s_axi_rid(NLW_U0_s_axi_rid_UNCONNECTED[3:0]),
        .s_axi_rlast(NLW_U0_s_axi_rlast_UNCONNECTED),
        .s_axi_rready(1'b0),
        .s_axi_rresp(NLW_U0_s_axi_rresp_UNCONNECTED[1:0]),
        .s_axi_rvalid(NLW_U0_s_axi_rvalid_UNCONNECTED),
        .s_axi_sbiterr(NLW_U0_s_axi_sbiterr_UNCONNECTED),
        .s_axi_wdata({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .s_axi_wlast(1'b0),
        .s_axi_wready(NLW_U0_s_axi_wready_UNCONNECTED),
        .s_axi_wstrb(1'b0),
        .s_axi_wvalid(1'b0),
        .sbiterr(NLW_U0_sbiterr_UNCONNECTED),
        .shutdown(1'b0),
        .sleep(1'b0),
        .wea(1'b0),
        .web(1'b0));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_generic_cstr" *) 
module rom_lut_calo_inv_dr_sq_7_blk_mem_gen_generic_cstr
   (douta,
    clka,
    addra);
  output [11:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  rom_lut_calo_inv_dr_sq_7_blk_mem_gen_prim_width \ramloop[0].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[3:0]));
  rom_lut_calo_inv_dr_sq_7_blk_mem_gen_prim_width__parameterized0 \ramloop[1].ram.r 
       (.addra(addra),
        .clka(clka),
        .douta(douta[11:4]));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rom_lut_calo_inv_dr_sq_7_blk_mem_gen_prim_width
   (douta,
    clka,
    addra);
  output [3:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [3:0]douta;

  rom_lut_calo_inv_dr_sq_7_blk_mem_gen_prim_wrapper_init \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_width" *) 
module rom_lut_calo_inv_dr_sq_7_blk_mem_gen_prim_width__parameterized0
   (douta,
    clka,
    addra);
  output [7:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [7:0]douta;

  rom_lut_calo_inv_dr_sq_7_blk_mem_gen_prim_wrapper_init__parameterized0 \prim_init.ram 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rom_lut_calo_inv_dr_sq_7_blk_mem_gen_prim_wrapper_init
   (douta,
    clka,
    addra);
  output [3:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [3:0]douta;
  wire [15:4]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED ;
  wire [15:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED ;
  wire [1:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB18E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h41EB7510DB8542FECA97553200FEEDCCBBBAAAAAAAAABBBBCCDDDEEFFF001111),
    .INIT_01(256'h841EB751FBA752FEC986432FFDCAA98676554433322222222222222222222221),
    .INIT_02(256'hB841DA741EA8631ECA86320DDBA87633210FEEDCCBBAA9988877766655444332),
    .INIT_03(256'hFB740C963FC9741DC97521ECB975411FEDBA98765432210FFEDCCBAA98776543),
    .INIT_04(256'h1EA73FC750EA852FC97410DB97530FDCA8754210FDCBA987643210FEDCBA9765),
    .INIT_05(256'h61EA62DA630C9630CA640FCA7430ECA86321FDCA8754210EDCA9765320FDCA97),
    .INIT_06(256'hA61D941D952E9740CA741EB9631DC97531EBA85531FDBA865310ECA975320ECA),
    .INIT_07(256'hE950C83FB64FC851EA741EB852FBA742FDB8631FDB97531FDB97531ECA8642FD),
    .INIT_08(256'h2D84FA62EA52EA61FA841DA740EA842ECA741FDA8531ECA7530EC97520DB8631),
    .INIT_09(256'h61C73EA51C840C740C831CA63FC9630CA640EB8630DB8630EB9631EB9630EB85),
    .INIT_0A(256'hA50B61D82FA52D950D951CA52EB841EA741EA741EB8430DA741EB852FC9630D9),
    .INIT_0B(256'hF94FA50B62D84FB62E962EA62DA73FC851DA64FD9720CA630DA740DA630C952E),
    .INIT_0C(256'h3E83E83E940B61D84FB61EA62DA62EA62FB840D961FA831DA730C952EA73FC84),
    .INIT_0D(256'h82C71C72C71D83FA51C73F962C951D950D951CA62EA72FB840D951EA62EA62EA),
    .INIT_0E(256'hC61B50A50A50A61C72D94FB62D940C83FB72FA62DA62E962FB73EA62EA62D950),
    .INIT_0F(256'h1B5FA4E93E83E82E94FA5FB71D930B72E950C83FB73EA61D951C84EB72E950C7),
    .INIT_10(256'h60A4E82C71B60B60B61B51C72E94FA61C83FA61B84FB62D840A72E940B62D83E),
    .INIT_11(256'hB4E82C60A4F93E82D82C83D73E84FA50B72D73F950B72D94FB61C83E94EA50B6),
    .INIT_12(256'h093D60A4E82C61B50A3F94F94F84F950B61B62D83E93FA50B60C71D83E83E83E),
    .INIT_13(256'h5E81B5E82C60A4E82C71B60A50A5F95FA5FA50B5FB61B71C72D72D71D72C71C6),
    .INIT_14(256'hA3D6F93C6093D71B5F92D72C51B5FA5F94F94D94E93E92E93D83D72D71C60A4F),
    .INIT_15(256'hF82B4E70A3D70A4E71B5F92D82C50B5F84E83C82C61C60B50A4F93D72C60A3E8),
    .INIT_16(256'h5E7092B5E71A4D71A4E81B5F93C71B5F84E82B61B5E94E81C61B4F93D7FA4E81),
    .INIT_17(256'hA3C5E7092C5E81A4D71A4D71A3E82C50A4E71A5F93C71B5F83D71B4D82B5F81B),
    .INIT_18(256'h081A3C5E7092B5E71A3D6093D6093C70A4E70B5F82B6093D7FA4D71A4C7093C5),
    .INIT_19(256'h5E7F81A2B4D6F82B4D6092C5F81A3E71B4E61B4E71A3E71B4E70A3D6092B4D6F),
    .INIT_1A(256'hB4C5D6F7092B3C5E70A3C5E71A3D6F92B4D81A4D7092B6F92B4E7F83C5E7092A),
    .INIT_1B(256'h192A3B4C5D6F8092B4D6F81A3C5E81A2B6F81B4D6F81A4E7092B4D6F8092B3C6),
    .INIT_1C(256'h7F708091A2B3C5D6F7092B4D5E7092B4D7092B4D6F7093C5E7092B4C5E6F8091),
    .INIT_1D(256'hD5D5D6E6F7F8091A3B4C5E7F81A3B4D6F8192B4D5E7182B4D5E7081A2B3C4C5D),
    .INIT_1E(256'h3B3B3B3C4C4D5D6E7F7091A2B4C5E6F8091A2B4C5F8092A3B4D5E6F7F8081908),
    .INIT_1F(256'h919191919191A2A2B3B4C4D5E6F708192B3C4D5E6F8091A2A3B4C4D5C4C5D6D5),
    .INIT_20(256'hF7F7F6E6E6E6E6F7F7F70809192A2B3B4C5D5E6F7F809191A2A2B3A2A3B3B3A2),
    .INIT_21(256'h6D5D4C4C4B3B3B3B3B3B4C4C4C4D5D5E6E6F7F7080809191919180819191808F),
    .INIT_22(256'hC4B3A2A191908080808F7F7F70808080808081919191919191917F708F7E6E5B),
    .INIT_23(256'h3A291807F6E6D5D4C4C4B3B3B3B3B3B2A2A2A2A2A2A1A19191808E6F6E5D4A2A),
    .INIT_24(256'h918F7E6D4C3B3A29190807F7F6E6E6D5D5D4C4C4B3B3A1A191807F5E5C4B2918),
    .INIT_25(256'h07F6D4C3A2908F7E6D5C4C3B2A29190807F7E6E5D4C4B3A191807E5D4C3A17F6),
    .INIT_26(256'h7E5C3B2907F6D5C3B2A1807F6E5D4C3B2A291807F6D5C4B3A1907E4C4B2906D4),
    .INIT_27(256'hE5C3A18F6D4C3A1907E6D4C3A2918F7E5D4C3A2908F6E5C3B2907E5B3A18F5C3),
    .INIT_28(256'h5C3907E5C3A1907E5C3B2907F6D4C3A1907E6D4B3A18F6D5C3A18F6C2A17E4B2),
    .INIT_29(256'hC3907E5C2907E5C3A18F7E5C3A18F7E5C3A1807E5C3A18F6D4B18F6D2A17E3B1),
    .INIT_2A(256'h3A07E4B2906D4B2907E5B2907E5C3A18F6D4B2907E5C3A17E5C2906D4A17D3A0),
    .INIT_2B(256'hA17E5B29F6D3A18E5C3A17E5C3A18E5C3A18F5C3A17E5C2906D4A17E4B17D4A0),
    .INIT_2C(256'h28E5B29F6C3A07D4B28F6C3A17E5C3907E4B29F6D3A17E4B28F5B28F5B18E4A0),
    .INIT_2D(256'h9F6C29F6C3906D3A17E4B28F6C3907D4B18F5C2906D3A07D4A07D3906C28E4A0),
    .INIT_2E(256'h07D3A06D3906D3906D3A07D4B18E5B28F5C29F6C3906C39F6C28F5B17D39F5B0),
    .INIT_2F(256'h8E4A17D3A06D3906C3906C3906C3906D3906D3906C39F5C28E4A07D28E4A06B1),
    .INIT_30(256'h06C28E4A17D3906C29F5C28F5B18E4B17E4A07D3906C28E4B17D38E4A06B17C2),
    .INIT_31(256'h7D39F5B18E4A06C29F5B18E4A07D39F6C28E4B17D39F5B17D39F5B06C17D28D3),
    .INIT_32(256'hF5B17D39F5B17D39F5B17D3A06C28E4A06D39F5B17D39E4A06C17D38E39E49F4),
    .INIT_33(256'h7D28E4A06C27D39F5B17D39F5B17D39F5B17D39F5A06C28D39E4AF5A05B06B05),
    .INIT_34(256'hF4A06B17D39E4A06C27D39F5B17D28E4A06C17D39E4A05B16C17D27D28D28D27),
    .INIT_35(256'h7C28D39E4A05B17C28E49F5B16C28E39F5B06C17D38E39F4AF5AF5A05AF5AF49),
    .INIT_36(256'hF4A05B06C17D28E39F4A05B17C28D39E4AF5B06C17C27D28D38D38D28D27C16B),
    .INIT_37(256'h7C27D28E39E49F5A05B16C17D28D39E49F5A05B06B16B16C16B16B05A05AF38D),
    .INIT_38(256'hF5AF5A05B06B16C17C27D28D38E39E49F4AF5A05A05A05AF5AF49E49E37C16B0),
    .INIT_39(256'h7D27D27D28D28D38E38E39E49E49F4AF4AF4AF4AF4AF49E49E38D27C16BF49E2),
    .INIT_3A(256'h05A05AF5AF5AF5AF5AF5AF5AF5AF5AF5AF5AF4AF49E39E38D27C16BF49E27C05),
    .INIT_3B(256'h8D38D27D27C17C16C16C16B16B06B05B05AF4AF49E38D27C16B05AE38D16AF38),
    .INIT_3C(256'h16B05AF4AF49E39E38D38D27C27C16B06B05AF49E38D27C16AF49E27C059E27B),
    .INIT_3D(256'h9E38D27D27C16B05AF4AF49E38D27C27C16B05AF38D27C15AF48D26BF49D16AE),
    .INIT_3E(256'h26C16B05AF49E38D27C16B05AF49E38D27C05AF49E37C16AF48D26BF48C159E2),
    .INIT_3F(256'hBF49E38D27C15AF49E38D27C16BF49E38D26B05AE38D16BF48D26BF38C059D16),
    .INIT_A(18'h00000),
    .INIT_B(18'h00000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(18'h00000),
    .SRVAL_B(18'h00000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram 
       (.ADDRARDADDR({addra,1'b0,1'b0}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED [15:4],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED [15:0]),
        .DOPADOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED [1:0]),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED [1:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .WEA({1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_prim_wrapper_init" *) 
module rom_lut_calo_inv_dr_sq_7_blk_mem_gen_prim_wrapper_init__parameterized0
   (douta,
    clka,
    addra);
  output [7:0]douta;
  input clka;
  input [11:0]addra;

  wire \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 ;
  wire [11:0]addra;
  wire clka;
  wire [7:0]douta;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ;
  wire \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ;
  wire [31:8]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED ;
  wire [31:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED ;
  wire [3:1]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED ;
  wire [3:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED ;
  wire [7:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED ;
  wire [8:0]\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED ;

  (* box_type = "PRIMITIVE" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h8182838485868788898A8B8C8D8E8F909192939495969798999A9C9D9E9FA0A1),
    .INIT_01(256'h6566666768696A6B6B6C6D6E6F70707172737475767778797A7B7B7C7D7E7F80),
    .INIT_02(256'h808182838485868788898A8B8C8D8E8F909192939495969798999A9B9C9D9E9F),
    .INIT_03(256'h646566666768696A6A6B6C6D6E6F6F70717273747576777778797A7B7C7D7E7F),
    .INIT_04(256'h7F80818182838485868788898A8B8C8D8E8F909192939495969798999A9B9C9D),
    .INIT_05(256'h63646566666768696A6A6B6C6D6E6F6F70717273747576767778797A7B7C7D7E),
    .INIT_06(256'h7D7E7F808182838485868788898A8B8B8C8D8E8F909192939495969798999A9B),
    .INIT_07(256'h626364656666676869696A6B6C6D6E6E6F70717273747475767778797A7B7C7C),
    .INIT_08(256'h7C7D7E7F80818283838485868788898A8B8C8D8E8F9090919293949596979899),
    .INIT_09(256'h62626364656566676869696A6B6C6D6D6E6F7071727373747576777879797A7B),
    .INIT_0A(256'h7B7C7D7E7E7F80818283848586878888898A8B8C8D8E8F909192929394959697),
    .INIT_0B(256'h6162626364656566676869696A6B6C6D6D6E6F7071717273747576777778797A),
    .INIT_0C(256'h7A7B7B7C7D7E7F80818282838485868788898A8B8B8C8D8E8F90919293939495),
    .INIT_0D(256'h606162626364656566676868696A6B6C6C6D6E6F707071727374757576777879),
    .INIT_0E(256'h78797A7B7C7D7E7E7F80818283848585868788898A8B8C8C8D8E8F9091929293),
    .INIT_0F(256'h5F606162626364646566676768696A6B6B6C6D6E6F6F70717273737475767778),
    .INIT_10(256'h7778797A7B7B7C7D7E7F8081818283848586878788898A8B8C8D8D8E8F909192),
    .INIT_11(256'h5F5F606161626364646566676768696A6A6B6C6D6E6E6F707172727374757676),
    .INIT_12(256'h76777879797A7B7C7D7E7E7F8081828383848586878888898A8B8C8D8D8E8F90),
    .INIT_13(256'h5E5F5F606161626364646566676768696A6A6B6C6D6D6E6F7070717273747575),
    .INIT_14(256'h7576777778797A7B7B7C7D7E7F808081828384848586878888898A8B8C8D8D8E),
    .INIT_15(256'h5D5E5F5F60616162636364656666676869696A6B6C6C6D6E6F6F707172737374),
    .INIT_16(256'h74757576777878797A7B7C7D7D7E7F808181828384858586878889898A8B8C8C),
    .INIT_17(256'h5C5D5E5E5F60616162636364656566676868696A6B6B6C6D6E6E6F7071717273),
    .INIT_18(256'h7373747576777778797A7A7B7C7D7E7E7F808182828384858586878888898A8B),
    .INIT_19(256'h5C5C5D5E5E5F60606162636364656566676768696A6A6B6C6D6D6E6F70707172),
    .INIT_1A(256'h72727374757576777878797A7B7B7C7D7E7F7F80818282838485858687888889),
    .INIT_1B(256'h5B5C5C5D5E5E5F6060616262636464656667676869696A6B6C6C6D6E6F6F7071),
    .INIT_1C(256'h707172737374757676777879797A7B7C7C7D7E7F7F8081828283848585868788),
    .INIT_1D(256'h5A5B5C5C5D5E5E5F6060616262636464656666676868696A6B6B6C6D6E6E6F70),
    .INIT_1E(256'h6F707172727374747576777778797A7A7B7C7D7D7E7F7F808182828384858586),
    .INIT_1F(256'h5A5A5B5B5C5D5D5E5F5F60616162636364656566676768696A6A6B6C6D6D6E6F),
    .INIT_20(256'h6E6F70707172737374757576777878797A7B7B7C7D7D7E7F8080818282838484),
    .INIT_21(256'h595A5A5B5B5C5D5D5E5F5F6061616263636465656667676869696A6B6B6C6D6E),
    .INIT_22(256'h6D6E6F6F70717172737474757676777878797A7B7B7C7D7D7E7F7F8081828283),
    .INIT_23(256'h5859595A5B5B5C5D5D5E5E5F6060616262636464656666676868696A6A6B6C6D),
    .INIT_24(256'h6C6D6E6E6F7070717272737474757677777879797A7B7B7C7D7D7E7F7F808181),
    .INIT_25(256'h585859595A5B5B5C5C5D5E5E5F606061626263636465656667676869696A6B6C),
    .INIT_26(256'h6B6C6C6D6E6F6F7070717273737475757677777879797A7B7B7C7D7D7E7F7F80),
    .INIT_27(256'h57575859595A5A5B5C5C5D5E5E5F5F6061616263636465656667676868696A6A),
    .INIT_28(256'h6A6B6B6C6D6D6E6F6F7071717273737475757677777879797A7B7B7C7D7D7E7E),
    .INIT_29(256'h5657575858595A5A5B5C5C5D5D5E5F5F60606162626364646566666767686969),
    .INIT_2A(256'h696A6A6B6C6C6D6E6E6F707071727273747475757677777879797A7B7B7C7C7D),
    .INIT_2B(256'h555657575858595A5A5B5B5C5D5D5E5E5F606061616263636465656667676868),
    .INIT_2C(256'h6869696A6B6B6C6D6D6E6E6F707071727273747475757677777878797A7A7B7C),
    .INIT_2D(256'h5555565757585859595A5B5B5C5C5D5E5E5F5F60616162626364646566666767),
    .INIT_2E(256'h676868696A6A6B6B6C6D6D6E6F6F707071727273747475757677777878797A7A),
    .INIT_2F(256'h545555565657585859595A5A5B5C5C5D5D5E5F5F606061626263636465656667),
    .INIT_30(256'h6667676869696A6A6B6C6C6D6E6E6F6F70707172727374747575767777787879),
    .INIT_31(256'h54545555565657575859595A5A5B5B5C5D5D5E5E5F6060616162636364646566),
    .INIT_32(256'h65666667686869696A6B6B6C6C6D6E6E6F6F7071717272737474757576767777),
    .INIT_33(256'h535354545556565757585859595A5B5B5C5C5D5E5E5F5F606061626263636465),
    .INIT_34(256'h6465656667676868696A6A6B6B6C6C6D6E6E6F6F707071727273737475757676),
    .INIT_35(256'h52535354545555565757585859595A5A5B5C5C5D5D5E5E5F6060616162626364),
    .INIT_36(256'h63646465666667676868696A6A6B6B6C6D6D6E6E6F6F70707172727373747475),
    .INIT_37(256'h5252535354545555565657575859595A5A5B5B5C5C5D5E5E5F5F606061626263),
    .INIT_38(256'h626364646565666667676869696A6A6B6B6C6D6D6E6E6F6F7070717172737374),
    .INIT_39(256'h51515253535454555556565757585859595A5B5B5C5C5D5D5E5E5F6060616162),
    .INIT_3A(256'h6162636364646565666667686869696A6A6B6B6C6D6D6E6E6F6F707071717272),
    .INIT_3B(256'h5051515252535354545555565757585859595A5A5B5B5C5C5D5E5E5F5F606061),
    .INIT_3C(256'h61616262636364646565666767686869696A6A6B6B6C6C6D6D6E6F6F70707171),
    .INIT_3D(256'h505051515252535354545555565657575858595A5A5B5B5C5C5D5D5E5E5F5F60),
    .INIT_3E(256'h606061616262636364646566666767686869696A6A6B6B6C6C6D6D6E6E6F6F70),
    .INIT_3F(256'h4F50505151525253535454555556565757585859595A5A5B5B5C5C5D5E5E5F5F),
    .INIT_40(256'h5F5F606061616262636364656566666767686869696A6A6B6B6C6C6D6D6E6E6F),
    .INIT_41(256'h4E4F4F505051515252535354545555565657575859595A5A5B5B5C5C5D5D5E5E),
    .INIT_42(256'h5E5E5F5F606061626263636464656566666767686869696A6A6B6B6C6C6D6D6D),
    .INIT_43(256'h4E4E4F4F50505151525253535454555556565757585859595A5A5B5B5C5C5D5D),
    .INIT_44(256'h5D5E5E5F5F6060616162626363646465656666676767686969696A6A6B6B6C6C),
    .INIT_45(256'h4D4E4E4F4F50505151525253535454555556565657575858595A5A5B5B5C5C5D),
    .INIT_46(256'h5C5D5D5E5E5F5F6060616162626363646465656666666767686869696A6A6B6B),
    .INIT_47(256'h4D4D4E4E4F4F5050505151525253535454555556565757585859595A5A5B5B5C),
    .INIT_48(256'h5B5C5C5D5D5E5E5F5F6060616162626363646465656566666767686869696A6A),
    .INIT_49(256'h4C4D4D4D4E4E4F4F5050515152525353545455555656565757585859595A5A5B),
    .INIT_4A(256'h5B5B5B5C5C5D5D5E5E5F5F606061616262636364646465656666676768686869),
    .INIT_4B(256'h4C4C4C4D4D4E4E4F4F5050515151525253535454555556565757585859595A5A),
    .INIT_4C(256'h5A5A5B5B5C5C5D5D5D5E5E5F5F60606161626263636364646565666667676768),
    .INIT_4D(256'h4B4B4C4C4D4D4E4E4F4F4F505051515252535354545555555656575758585959),
    .INIT_4E(256'h59595A5A5B5B5C5C5D5D5D5E5E5F5F6060616162626263636464656565666667),
    .INIT_4F(256'h4A4B4B4C4C4D4D4D4E4E4F4F5050515152525253535454555556565757575858),
    .INIT_50(256'h585959595A5A5B5B5C5C5D5D5D5E5E5F5F606061616162626363646464656566),
    .INIT_51(256'h4A4A4B4B4C4C4C4D4D4E4E4F4F50505051515252535354545455555656575758),
    .INIT_52(256'h57585859595A5A5A5B5B5C5C5D5D5D5E5E5F5F60606061616262636363646465),
    .INIT_53(256'h494A4A4B4B4B4C4C4D4D4E4E4E4F4F5050515151525253535454555555565657),
    .INIT_54(256'h565757585859595A5A5A5B5B5C5C5D5D5D5E5E5F5F6060606161626262636364),
    .INIT_55(256'h49494A4A4A4B4B4C4C4D4D4D4E4E4F4F50505051515252535353545455555656),
    .INIT_56(256'h5656575757585859595A5A5A5B5B5C5C5D5D5D5E5E5F5F5F6060616161626263),
    .INIT_57(256'h484949494A4A4B4B4B4C4C4D4D4E4E4E4F4F5050515151525253535454545555),
    .INIT_58(256'h55555656575757585859595A5A5A5B5B5C5C5C5D5D5E5E5E5F5F606060616162),
    .INIT_59(256'h48484849494A4A4A4B4B4C4C4D4D4D4E4E4F4F4F505051515252525353545455),
    .INIT_5A(256'h545555555656575758585859595A5A5A5B5B5C5C5C5D5D5E5E5E5F5F5F606061),
    .INIT_5B(256'h474748484949494A4A4B4B4C4C4C4D4D4E4E4E4F4F5050505151525253535354),
    .INIT_5C(256'h535454555555565657575858585959595A5A5B5B5B5C5C5D5D5D5E5E5E5F5F60),
    .INIT_5D(256'h47474748484949494A4A4B4B4B4C4C4D4D4D4E4E4F4F4F505051515152525353),
    .INIT_5E(256'h5353545454555556565657575758585959595A5A5B5B5B5C5C5C5D5D5E5E5E5F),
    .INIT_5F(256'h4646474748484849494A4A4A4B4B4C4C4C4D4D4E4E4E4F4F5050505151525252),
    .INIT_60(256'h52525353545454555556565657575758585959595A5A5A5B5B5C5C5C5D5D5D5E),
    .INIT_61(256'h46464647474748484949494A4A4B4B4B4C4C4C4D4D4E4E4E4F4F505050515152),
    .INIT_62(256'h515252525353545454555555565657575758585859595A5A5A5B5B5B5C5C5C5D),
    .INIT_63(256'h4545464646474748484849494A4A4A4B4B4B4C4C4D4D4D4E4E4F4F4F50505051),
    .INIT_64(256'h515151525252535354545455555556565757575858585959595A5A5A5B5B5B5C),
    .INIT_65(256'h44454546464647474748484949494A4A4A4B4B4C4C4C4D4D4E4E4E4F4F4F5050),
    .INIT_66(256'h5050515151525252535354545455555556565657575758585959595A5A5A5B5B),
    .INIT_67(256'h444445454546464747474848484949494A4A4B4B4B4C4C4C4D4D4E4E4E4F4F4F),
    .INIT_68(256'h4F50505051515152525253535454545555555656565757575858585959595A5A),
    .INIT_69(256'h43444445454546464647474748484949494A4A4A4B4B4B4C4C4D4D4D4E4E4E4F),
    .INIT_6A(256'h4E4F4F5050505151515252525353535454545555555656575757575858585959),
    .INIT_6B(256'h434344444445454546464747474848484949494A4A4A4B4B4C4C4C4D4D4D4E4E),
    .INIT_6C(256'h4E4E4E4F4F505050515151525252535353545454555555565656575757585858),
    .INIT_6D(256'h42434344444445454546464647474748484849494A4A4A4B4B4B4C4C4C4D4D4D),
    .INIT_6E(256'h4D4D4E4E4F4F4F50505051515152525253535354545455555556565656575757),
    .INIT_6F(256'h424243434344444445454546464647474848484949494A4A4A4B4B4B4C4C4C4D),
    .INIT_70(256'h4C4D4D4D4E4E4F4F4F5050505151515152525253535354545455555556565657),
    .INIT_71(256'h4142424243434444444545454646464747474848484949494A4A4A4B4B4B4C4C),
    .INIT_72(256'h4C4C4C4D4D4D4E4E4E4F4F4F5050505151515252525353535454545455555556),
    .INIT_73(256'h41414242424343434444444545454646464747474848484949494A4A4A4B4B4B),
    .INIT_74(256'h4B4B4C4C4C4D4D4D4E4E4E4F4F4F505050515151525252525353535454545555),
    .INIT_75(256'h414141424242424343434444444545454646464747474848484949494A4A4A4B),
    .INIT_76(256'h4B4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F50505051515151525252535353535454),
    .INIT_77(256'h40404141414242424343434444444545454646464747474848484949494A4A4A),
    .INIT_78(256'h4A4A4B4B4B4B4C4C4C4D4D4D4E4E4E4F4F4F4F50505051515152525252535353),
    .INIT_79(256'h404040414141414242424343434444444545454646464747474848484949494A),
    .INIT_7A(256'h494A4A4A4B4B4B4B4C4C4C4D4D4D4E4E4E4E4F4F4F5050505051515152525252),
    .INIT_7B(256'h3F3F404040414141424242434343444444444545454646464747474848484949),
    .INIT_7C(256'h4949494A4A4A4A4B4B4B4C4C4C4D4D4D4D4E4E4E4F4F4F4F5050505151515152),
    .INIT_7D(256'h3F3F3F4040404141414142424243434344444445454546464646474747484848),
    .INIT_7E(256'h48484949494A4A4A4A4B4B4B4C4C4C4C4D4D4D4E4E4E4E4F4F4F505050505151),
    .INIT_7F(256'h3E3E3F3F3F404040414141424242424343434444444545454646464647474748),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .INIT_FILE("NONE"),
    .IS_CLKARDCLK_INVERTED(1'b0),
    .IS_CLKBWRCLK_INVERTED(1'b0),
    .IS_ENARDEN_INVERTED(1'b0),
    .IS_ENBWREN_INVERTED(1'b0),
    .IS_RSTRAMARSTRAM_INVERTED(1'b0),
    .IS_RSTRAMB_INVERTED(1'b0),
    .IS_RSTREGARSTREG_INVERTED(1'b0),
    .IS_RSTREGB_INVERTED(1'b0),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("PERFORMANCE"),
    .READ_WIDTH_A(9),
    .READ_WIDTH_B(9),
    .RSTREG_PRIORITY_A("REGCE"),
    .RSTREG_PRIORITY_B("REGCE"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("WRITE_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(9),
    .WRITE_WIDTH_B(9)) 
    \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram 
       (.ADDRARDADDR({1'b1,addra,1'b1,1'b1,1'b1}),
        .ADDRBWRADDR({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .CASCADEINA(1'b0),
        .CASCADEINB(1'b0),
        .CASCADEOUTA(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED ),
        .CASCADEOUTB(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED ),
        .CLKARDCLK(clka),
        .CLKBWRCLK(clka),
        .DBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED ),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED [31:8],douta}),
        .DOBDO(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED [31:0]),
        .DOPADOP({\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED [3:1],\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71 }),
        .DOPBDOP(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED [3:0]),
        .ECCPARITY(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED [7:0]),
        .ENARDEN(1'b1),
        .ENBWREN(1'b0),
        .INJECTDBITERR(1'b0),
        .INJECTSBITERR(1'b0),
        .RDADDRECC(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED [8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(\NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED ),
        .WEA({1'b0,1'b0,1'b0,1'b0}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_top" *) 
module rom_lut_calo_inv_dr_sq_7_blk_mem_gen_top
   (douta,
    clka,
    addra);
  output [11:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  rom_lut_calo_inv_dr_sq_7_blk_mem_gen_generic_cstr \valid.cstr 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* C_ADDRA_WIDTH = "12" *) (* C_ADDRB_WIDTH = "12" *) (* C_ALGORITHM = "1" *) 
(* C_AXI_ID_WIDTH = "4" *) (* C_AXI_SLAVE_TYPE = "0" *) (* C_AXI_TYPE = "1" *) 
(* C_BYTE_SIZE = "9" *) (* C_COMMON_CLK = "0" *) (* C_COUNT_18K_BRAM = "1" *) 
(* C_COUNT_36K_BRAM = "1" *) (* C_CTRL_ECC_ALGO = "NONE" *) (* C_DEFAULT_DATA = "0" *) 
(* C_DISABLE_WARN_BHV_COLL = "0" *) (* C_DISABLE_WARN_BHV_RANGE = "0" *) (* C_ELABORATION_DIR = "./" *) 
(* C_ENABLE_32BIT_ADDRESS = "0" *) (* C_EN_DEEPSLEEP_PIN = "0" *) (* C_EN_ECC_PIPE = "0" *) 
(* C_EN_RDADDRA_CHG = "0" *) (* C_EN_RDADDRB_CHG = "0" *) (* C_EN_SAFETY_CKT = "0" *) 
(* C_EN_SHUTDOWN_PIN = "0" *) (* C_EN_SLEEP_PIN = "0" *) (* C_EST_POWER_SUMMARY = "Estimated Power for IP     :     3.511199 mW" *) 
(* C_FAMILY = "virtex7" *) (* C_HAS_AXI_ID = "0" *) (* C_HAS_ENA = "0" *) 
(* C_HAS_ENB = "0" *) (* C_HAS_INJECTERR = "0" *) (* C_HAS_MEM_OUTPUT_REGS_A = "0" *) 
(* C_HAS_MEM_OUTPUT_REGS_B = "0" *) (* C_HAS_MUX_OUTPUT_REGS_A = "0" *) (* C_HAS_MUX_OUTPUT_REGS_B = "0" *) 
(* C_HAS_REGCEA = "0" *) (* C_HAS_REGCEB = "0" *) (* C_HAS_RSTA = "0" *) 
(* C_HAS_RSTB = "0" *) (* C_HAS_SOFTECC_INPUT_REGS_A = "0" *) (* C_HAS_SOFTECC_OUTPUT_REGS_B = "0" *) 
(* C_INITA_VAL = "0" *) (* C_INITB_VAL = "0" *) (* C_INIT_FILE = "rom_lut_calo_inv_dr_sq_7.mem" *) 
(* C_INIT_FILE_NAME = "rom_lut_calo_inv_dr_sq_7.mif" *) (* C_INTERFACE_TYPE = "0" *) (* C_LOAD_INIT_FILE = "1" *) 
(* C_MEM_TYPE = "3" *) (* C_MUX_PIPELINE_STAGES = "0" *) (* C_PRIM_TYPE = "1" *) 
(* C_READ_DEPTH_A = "4096" *) (* C_READ_DEPTH_B = "4096" *) (* C_READ_LATENCY_A = "1" *) 
(* C_READ_LATENCY_B = "1" *) (* C_READ_WIDTH_A = "12" *) (* C_READ_WIDTH_B = "12" *) 
(* C_RSTRAM_A = "0" *) (* C_RSTRAM_B = "0" *) (* C_RST_PRIORITY_A = "CE" *) 
(* C_RST_PRIORITY_B = "CE" *) (* C_SIM_COLLISION_CHECK = "ALL" *) (* C_USE_BRAM_BLOCK = "0" *) 
(* C_USE_BYTE_WEA = "0" *) (* C_USE_BYTE_WEB = "0" *) (* C_USE_DEFAULT_DATA = "1" *) 
(* C_USE_ECC = "0" *) (* C_USE_SOFTECC = "0" *) (* C_USE_URAM = "0" *) 
(* C_WEA_WIDTH = "1" *) (* C_WEB_WIDTH = "1" *) (* C_WRITE_DEPTH_A = "4096" *) 
(* C_WRITE_DEPTH_B = "4096" *) (* C_WRITE_MODE_A = "WRITE_FIRST" *) (* C_WRITE_MODE_B = "WRITE_FIRST" *) 
(* C_WRITE_WIDTH_A = "12" *) (* C_WRITE_WIDTH_B = "12" *) (* C_XDEVICEFAMILY = "virtex7" *) 
(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4" *) (* downgradeipidentifiedwarnings = "yes" *) 
module rom_lut_calo_inv_dr_sq_7_blk_mem_gen_v8_4_4
   (clka,
    rsta,
    ena,
    regcea,
    wea,
    addra,
    dina,
    douta,
    clkb,
    rstb,
    enb,
    regceb,
    web,
    addrb,
    dinb,
    doutb,
    injectsbiterr,
    injectdbiterr,
    eccpipece,
    sbiterr,
    dbiterr,
    rdaddrecc,
    sleep,
    deepsleep,
    shutdown,
    rsta_busy,
    rstb_busy,
    s_aclk,
    s_aresetn,
    s_axi_awid,
    s_axi_awaddr,
    s_axi_awlen,
    s_axi_awsize,
    s_axi_awburst,
    s_axi_awvalid,
    s_axi_awready,
    s_axi_wdata,
    s_axi_wstrb,
    s_axi_wlast,
    s_axi_wvalid,
    s_axi_wready,
    s_axi_bid,
    s_axi_bresp,
    s_axi_bvalid,
    s_axi_bready,
    s_axi_arid,
    s_axi_araddr,
    s_axi_arlen,
    s_axi_arsize,
    s_axi_arburst,
    s_axi_arvalid,
    s_axi_arready,
    s_axi_rid,
    s_axi_rdata,
    s_axi_rresp,
    s_axi_rlast,
    s_axi_rvalid,
    s_axi_rready,
    s_axi_injectsbiterr,
    s_axi_injectdbiterr,
    s_axi_sbiterr,
    s_axi_dbiterr,
    s_axi_rdaddrecc);
  input clka;
  input rsta;
  input ena;
  input regcea;
  input [0:0]wea;
  input [11:0]addra;
  input [11:0]dina;
  output [11:0]douta;
  input clkb;
  input rstb;
  input enb;
  input regceb;
  input [0:0]web;
  input [11:0]addrb;
  input [11:0]dinb;
  output [11:0]doutb;
  input injectsbiterr;
  input injectdbiterr;
  input eccpipece;
  output sbiterr;
  output dbiterr;
  output [11:0]rdaddrecc;
  input sleep;
  input deepsleep;
  input shutdown;
  output rsta_busy;
  output rstb_busy;
  input s_aclk;
  input s_aresetn;
  input [3:0]s_axi_awid;
  input [31:0]s_axi_awaddr;
  input [7:0]s_axi_awlen;
  input [2:0]s_axi_awsize;
  input [1:0]s_axi_awburst;
  input s_axi_awvalid;
  output s_axi_awready;
  input [11:0]s_axi_wdata;
  input [0:0]s_axi_wstrb;
  input s_axi_wlast;
  input s_axi_wvalid;
  output s_axi_wready;
  output [3:0]s_axi_bid;
  output [1:0]s_axi_bresp;
  output s_axi_bvalid;
  input s_axi_bready;
  input [3:0]s_axi_arid;
  input [31:0]s_axi_araddr;
  input [7:0]s_axi_arlen;
  input [2:0]s_axi_arsize;
  input [1:0]s_axi_arburst;
  input s_axi_arvalid;
  output s_axi_arready;
  output [3:0]s_axi_rid;
  output [11:0]s_axi_rdata;
  output [1:0]s_axi_rresp;
  output s_axi_rlast;
  output s_axi_rvalid;
  input s_axi_rready;
  input s_axi_injectsbiterr;
  input s_axi_injectdbiterr;
  output s_axi_sbiterr;
  output s_axi_dbiterr;
  output [11:0]s_axi_rdaddrecc;

  wire \<const0> ;
  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  assign dbiterr = \<const0> ;
  assign doutb[11] = \<const0> ;
  assign doutb[10] = \<const0> ;
  assign doutb[9] = \<const0> ;
  assign doutb[8] = \<const0> ;
  assign doutb[7] = \<const0> ;
  assign doutb[6] = \<const0> ;
  assign doutb[5] = \<const0> ;
  assign doutb[4] = \<const0> ;
  assign doutb[3] = \<const0> ;
  assign doutb[2] = \<const0> ;
  assign doutb[1] = \<const0> ;
  assign doutb[0] = \<const0> ;
  assign rdaddrecc[11] = \<const0> ;
  assign rdaddrecc[10] = \<const0> ;
  assign rdaddrecc[9] = \<const0> ;
  assign rdaddrecc[8] = \<const0> ;
  assign rdaddrecc[7] = \<const0> ;
  assign rdaddrecc[6] = \<const0> ;
  assign rdaddrecc[5] = \<const0> ;
  assign rdaddrecc[4] = \<const0> ;
  assign rdaddrecc[3] = \<const0> ;
  assign rdaddrecc[2] = \<const0> ;
  assign rdaddrecc[1] = \<const0> ;
  assign rdaddrecc[0] = \<const0> ;
  assign rsta_busy = \<const0> ;
  assign rstb_busy = \<const0> ;
  assign s_axi_arready = \<const0> ;
  assign s_axi_awready = \<const0> ;
  assign s_axi_bid[3] = \<const0> ;
  assign s_axi_bid[2] = \<const0> ;
  assign s_axi_bid[1] = \<const0> ;
  assign s_axi_bid[0] = \<const0> ;
  assign s_axi_bresp[1] = \<const0> ;
  assign s_axi_bresp[0] = \<const0> ;
  assign s_axi_bvalid = \<const0> ;
  assign s_axi_dbiterr = \<const0> ;
  assign s_axi_rdaddrecc[11] = \<const0> ;
  assign s_axi_rdaddrecc[10] = \<const0> ;
  assign s_axi_rdaddrecc[9] = \<const0> ;
  assign s_axi_rdaddrecc[8] = \<const0> ;
  assign s_axi_rdaddrecc[7] = \<const0> ;
  assign s_axi_rdaddrecc[6] = \<const0> ;
  assign s_axi_rdaddrecc[5] = \<const0> ;
  assign s_axi_rdaddrecc[4] = \<const0> ;
  assign s_axi_rdaddrecc[3] = \<const0> ;
  assign s_axi_rdaddrecc[2] = \<const0> ;
  assign s_axi_rdaddrecc[1] = \<const0> ;
  assign s_axi_rdaddrecc[0] = \<const0> ;
  assign s_axi_rdata[11] = \<const0> ;
  assign s_axi_rdata[10] = \<const0> ;
  assign s_axi_rdata[9] = \<const0> ;
  assign s_axi_rdata[8] = \<const0> ;
  assign s_axi_rdata[7] = \<const0> ;
  assign s_axi_rdata[6] = \<const0> ;
  assign s_axi_rdata[5] = \<const0> ;
  assign s_axi_rdata[4] = \<const0> ;
  assign s_axi_rdata[3] = \<const0> ;
  assign s_axi_rdata[2] = \<const0> ;
  assign s_axi_rdata[1] = \<const0> ;
  assign s_axi_rdata[0] = \<const0> ;
  assign s_axi_rid[3] = \<const0> ;
  assign s_axi_rid[2] = \<const0> ;
  assign s_axi_rid[1] = \<const0> ;
  assign s_axi_rid[0] = \<const0> ;
  assign s_axi_rlast = \<const0> ;
  assign s_axi_rresp[1] = \<const0> ;
  assign s_axi_rresp[0] = \<const0> ;
  assign s_axi_rvalid = \<const0> ;
  assign s_axi_sbiterr = \<const0> ;
  assign s_axi_wready = \<const0> ;
  assign sbiterr = \<const0> ;
  GND GND
       (.G(\<const0> ));
  rom_lut_calo_inv_dr_sq_7_blk_mem_gen_v8_4_4_synth inst_blk_mem_gen
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule

(* ORIG_REF_NAME = "blk_mem_gen_v8_4_4_synth" *) 
module rom_lut_calo_inv_dr_sq_7_blk_mem_gen_v8_4_4_synth
   (douta,
    clka,
    addra);
  output [11:0]douta;
  input clka;
  input [11:0]addra;

  wire [11:0]addra;
  wire clka;
  wire [11:0]douta;

  rom_lut_calo_inv_dr_sq_7_blk_mem_gen_top \gnbram.gnativebmg.native_blk_mem_gen 
       (.addra(addra),
        .clka(clka),
        .douta(douta));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
