strict digraph "" {
	node [label="\N"];
	"337:AS"	 [ast="<pyverilog.vparser.ast.Assign object at 0x7fcd18309b10>",
		def_var="['clear_crc_init_sel']",
		fillcolor=deepskyblue,
		label="337:AS
clear_crc_init_sel = (state_reset == NO_RESET) && last_byte && reset_chain || (state_byte == IDLE) && reset_chain || (state_\
reset == RESET) && last_byte || (state_reset == WRITE) && last_byte || (state_reset == RESET_2) && last_byte;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['state_reset', 'NO_RESET', 'last_byte', 'reset_chain', 'state_byte', 'IDLE', 'reset_chain', 'state_reset', 'RESET', 'last_byte', '\
state_reset', 'WRITE', 'last_byte', 'state_reset', 'RESET_2', 'last_byte']"];
}
