\hypertarget{classstart__generator}{}\section{start\+\_\+generator Entity Reference}
\label{classstart__generator}\index{start\+\_\+generator@{start\+\_\+generator}}


Start generator entity.  


Inheritance diagram for start\+\_\+generator\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classstart__generator}
\end{center}
\end{figure}
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classstart__generator_1_1fsm}{fsm} architecture
\begin{DoxyCompactList}\small\item\em Finite State Machine Architecture, Moore and Mealy combined state machine. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classstart__generator_a0a6af6eef40212dbaf130d57ce711256}{ieee} 
\begin{DoxyCompactList}\small\item\em Use standard library. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classstart__generator_acd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   
\begin{DoxyCompactList}\small\item\em Use logic elements. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{classstart__generator_a4a4609c199d30b3adebbeb3a01276ec5}{clk}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em clock input \end{DoxyCompactList}\item 
\hyperlink{classstart__generator_a373faa4fdd1aebdfb0b95d5d53da4434}{clk\+\_\+ena}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em clock enable input \end{DoxyCompactList}\item 
\hyperlink{classstart__generator_ae0366c76519a377d49a533f4eff582ad}{rst}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em synchronous reset input \end{DoxyCompactList}\item 
\hyperlink{classstart__generator_ad9d06ff2f81f48b03857f1a38ce130d6}{scl\+\_\+tick}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em scl tick input \end{DoxyCompactList}\item 
\hyperlink{classstart__generator_a3d23bfd08667d8c545bdbd9bf1048041}{start\+\_\+point}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em start point input \end{DoxyCompactList}\item 
\hyperlink{classstart__generator_ae13d7074835244efb7bd3538f42162b9}{falling\+\_\+point}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em falling point input \end{DoxyCompactList}\item 
\hyperlink{classstart__generator_a12d6c9c482b5975efc30e34bb0951659}{writing\+\_\+point}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em writing point input \end{DoxyCompactList}\item 
\hyperlink{classstart__generator_a3ddd3296c7691847b2d279c5ae6a20d9}{command\+\_\+start}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em command start \end{DoxyCompactList}\item 
\hyperlink{classstart__generator_abee794776f0ccd767e459566850c3656}{sda\+\_\+in}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em S\+DA input. \end{DoxyCompactList}\item 
\hyperlink{classstart__generator_a7d3323a10c64f9e722f7b8e5e5a7ad6a}{error\+\_\+out}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em error output \end{DoxyCompactList}\item 
\hyperlink{classstart__generator_a4f40a2128a766139d2e04014b21be42e}{C\+T\+L\+\_\+start}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em C\+T\+L\+\_\+start output. \end{DoxyCompactList}\item 
\hyperlink{classstart__generator_a225745186aee8a36d9f0f5a266e3ea6e}{sda\+\_\+out}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} 
\begin{DoxyCompactList}\small\item\em S\+DA output. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
Start generator entity. 

\subsection{Member Data Documentation}
\index{start\+\_\+generator@{start\+\_\+generator}!clk@{clk}}
\index{clk@{clk}!start\+\_\+generator@{start\+\_\+generator}}
\subsubsection[{\texorpdfstring{clk}{clk}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classstart__generator_a4a4609c199d30b3adebbeb3a01276ec5}{}\label{classstart__generator_a4a4609c199d30b3adebbeb3a01276ec5}


clock input 

\index{start\+\_\+generator@{start\+\_\+generator}!clk\+\_\+ena@{clk\+\_\+ena}}
\index{clk\+\_\+ena@{clk\+\_\+ena}!start\+\_\+generator@{start\+\_\+generator}}
\subsubsection[{\texorpdfstring{clk\+\_\+ena}{clk_ena}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\+\_\+ena} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classstart__generator_a373faa4fdd1aebdfb0b95d5d53da4434}{}\label{classstart__generator_a373faa4fdd1aebdfb0b95d5d53da4434}


clock enable input 

\index{start\+\_\+generator@{start\+\_\+generator}!command\+\_\+start@{command\+\_\+start}}
\index{command\+\_\+start@{command\+\_\+start}!start\+\_\+generator@{start\+\_\+generator}}
\subsubsection[{\texorpdfstring{command\+\_\+start}{command_start}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf command\+\_\+start} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classstart__generator_a3ddd3296c7691847b2d279c5ae6a20d9}{}\label{classstart__generator_a3ddd3296c7691847b2d279c5ae6a20d9}


command start 

\index{start\+\_\+generator@{start\+\_\+generator}!C\+T\+L\+\_\+start@{C\+T\+L\+\_\+start}}
\index{C\+T\+L\+\_\+start@{C\+T\+L\+\_\+start}!start\+\_\+generator@{start\+\_\+generator}}
\subsubsection[{\texorpdfstring{C\+T\+L\+\_\+start}{CTL_start}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf C\+T\+L\+\_\+start} {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classstart__generator_a4f40a2128a766139d2e04014b21be42e}{}\label{classstart__generator_a4f40a2128a766139d2e04014b21be42e}


C\+T\+L\+\_\+start output. 

\index{start\+\_\+generator@{start\+\_\+generator}!error\+\_\+out@{error\+\_\+out}}
\index{error\+\_\+out@{error\+\_\+out}!start\+\_\+generator@{start\+\_\+generator}}
\subsubsection[{\texorpdfstring{error\+\_\+out}{error_out}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf error\+\_\+out} {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classstart__generator_a7d3323a10c64f9e722f7b8e5e5a7ad6a}{}\label{classstart__generator_a7d3323a10c64f9e722f7b8e5e5a7ad6a}


error output 

\index{start\+\_\+generator@{start\+\_\+generator}!falling\+\_\+point@{falling\+\_\+point}}
\index{falling\+\_\+point@{falling\+\_\+point}!start\+\_\+generator@{start\+\_\+generator}}
\subsubsection[{\texorpdfstring{falling\+\_\+point}{falling_point}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf falling\+\_\+point} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classstart__generator_ae13d7074835244efb7bd3538f42162b9}{}\label{classstart__generator_ae13d7074835244efb7bd3538f42162b9}


falling point input 

\index{start\+\_\+generator@{start\+\_\+generator}!ieee@{ieee}}
\index{ieee@{ieee}!start\+\_\+generator@{start\+\_\+generator}}
\subsubsection[{\texorpdfstring{ieee}{ieee}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf ieee}\hspace{0.3cm}{\ttfamily [Library]}}\hypertarget{classstart__generator_a0a6af6eef40212dbaf130d57ce711256}{}\label{classstart__generator_a0a6af6eef40212dbaf130d57ce711256}


Use standard library. 

\index{start\+\_\+generator@{start\+\_\+generator}!rst@{rst}}
\index{rst@{rst}!start\+\_\+generator@{start\+\_\+generator}}
\subsubsection[{\texorpdfstring{rst}{rst}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf rst} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classstart__generator_ae0366c76519a377d49a533f4eff582ad}{}\label{classstart__generator_ae0366c76519a377d49a533f4eff582ad}


synchronous reset input 

\index{start\+\_\+generator@{start\+\_\+generator}!scl\+\_\+tick@{scl\+\_\+tick}}
\index{scl\+\_\+tick@{scl\+\_\+tick}!start\+\_\+generator@{start\+\_\+generator}}
\subsubsection[{\texorpdfstring{scl\+\_\+tick}{scl_tick}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf scl\+\_\+tick} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classstart__generator_ad9d06ff2f81f48b03857f1a38ce130d6}{}\label{classstart__generator_ad9d06ff2f81f48b03857f1a38ce130d6}


scl tick input 

\index{start\+\_\+generator@{start\+\_\+generator}!sda\+\_\+in@{sda\+\_\+in}}
\index{sda\+\_\+in@{sda\+\_\+in}!start\+\_\+generator@{start\+\_\+generator}}
\subsubsection[{\texorpdfstring{sda\+\_\+in}{sda_in}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sda\+\_\+in} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classstart__generator_abee794776f0ccd767e459566850c3656}{}\label{classstart__generator_abee794776f0ccd767e459566850c3656}


S\+DA input. 

\index{start\+\_\+generator@{start\+\_\+generator}!sda\+\_\+out@{sda\+\_\+out}}
\index{sda\+\_\+out@{sda\+\_\+out}!start\+\_\+generator@{start\+\_\+generator}}
\subsubsection[{\texorpdfstring{sda\+\_\+out}{sda_out}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf sda\+\_\+out} {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classstart__generator_a225745186aee8a36d9f0f5a266e3ea6e}{}\label{classstart__generator_a225745186aee8a36d9f0f5a266e3ea6e}


S\+DA output. 

\index{start\+\_\+generator@{start\+\_\+generator}!start\+\_\+point@{start\+\_\+point}}
\index{start\+\_\+point@{start\+\_\+point}!start\+\_\+generator@{start\+\_\+generator}}
\subsubsection[{\texorpdfstring{start\+\_\+point}{start_point}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf start\+\_\+point} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classstart__generator_a3d23bfd08667d8c545bdbd9bf1048041}{}\label{classstart__generator_a3d23bfd08667d8c545bdbd9bf1048041}


start point input 

\index{start\+\_\+generator@{start\+\_\+generator}!std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}}
\index{std\+\_\+logic\+\_\+1164@{std\+\_\+logic\+\_\+1164}!start\+\_\+generator@{start\+\_\+generator}}
\subsubsection[{\texorpdfstring{std\+\_\+logic\+\_\+1164}{std_logic_1164}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+\_\+logic\+\_\+1164}\hspace{0.3cm}{\ttfamily [Package]}}\hypertarget{classstart__generator_acd03516902501cd1c7296a98e22c6fcb}{}\label{classstart__generator_acd03516902501cd1c7296a98e22c6fcb}


Use logic elements. 

\index{start\+\_\+generator@{start\+\_\+generator}!writing\+\_\+point@{writing\+\_\+point}}
\index{writing\+\_\+point@{writing\+\_\+point}!start\+\_\+generator@{start\+\_\+generator}}
\subsubsection[{\texorpdfstring{writing\+\_\+point}{writing_point}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf writing\+\_\+point} {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} \hspace{0.3cm}{\ttfamily [Port]}}\hypertarget{classstart__generator_a12d6c9c482b5975efc30e34bb0951659}{}\label{classstart__generator_a12d6c9c482b5975efc30e34bb0951659}


writing point input 



The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
\hyperlink{start__generator_8vhd}{start\+\_\+generator.\+vhd}\end{DoxyCompactItemize}
