set tool_name "ModelSim-Altera (Verilog)"
set corner_file_list {
	{{"Slow Model"} {ca6.vo ca6_v.sdo}}
	{{"Fast Model"} {ca6_fast.vo ca6_v_fast.sdo}}
}
