Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto b78f36724d254000a8c7ea100575a5b1 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot lab1part2ECE433JJS_tb_behav xil_defaultlib.lab1part2ECE433JJS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lab1part2SCC
Compiling module xil_defaultlib.lab1part2ECE433JJS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot lab1part2ECE433JJS_tb_behav
