"uart1_clk"	,	L_19
"60000000.serial"	,	L_63
"gen1_syn_clk"	,	L_102
"can1_clk"	,	L_43
"70000000.sdhci"	,	L_8
"b2080000.serial"	,	L_22
misc_base	,	V_30
"a9200000.serial"	,	L_62
AMEM_CLK_CFG	,	V_82
"gmac_clk"	,	L_124
HCLK_RATIO_SHIFT	,	V_40
"firda_syn_clk"	,	L_84
USBD_CLK_ENB	,	V_75
"adc_clk"	,	L_132
"kbd_clk"	,	L_12
PERIP1_CLK_ENB	,	V_32
"tdm_clk"	,	L_17
"b2000000.serial"	,	L_20
"i2c1_clk"	,	L_33
"fc980000.gpio"	,	L_135
ARRAY_SIZE	,	F_8
SMII_PCLK_MASK	,	V_20
RAS_CLK_ENB	,	V_93
"amem_clk"	,	L_120
SPEAR320_UART4_PCLK_SHIFT	,	V_25
GMAC_CLK_ENB	,	V_86
clk_set_parent	,	F_9
GEN2_CLK_SYNT	,	V_72
rc	,	V_29
"gpt1_clk"	,	L_94
"macb1_clk"	,	L_49
UART1_PCLK_SHIFT	,	V_21
"sdhci_clk"	,	L_7
i2s_ref_parents	,	V_4
PRSC0_CLK_CFG	,	V_54
SPEAR320_UART3_PCLK_SHIFT	,	V_24
CORE_CLK_CFG	,	V_39
"60100000.serial"	,	L_65
GEN_SYNTH2_3_CLK_SHIFT	,	V_70
UART1_PCLK_MASK	,	V_22
"pll1_clk"	,	L_74
"b2180000.serial"	,	L_26
gpt0_parents	,	V_56
"jpeg_clk"	,	L_128
RAS_SYNT0_CLK_ENB	,	V_101
"a9100000.serial"	,	L_61
HCLK_RATIO_MASK	,	V_41
"dma_clk"	,	L_122
sb	,	V_28
"gpt2_mclk"	,	L_97
"b2100000.serial"	,	L_24
"firda_mclk"	,	L_86
"a9300000.serial"	,	L_55
"uart3_clk"	,	L_23
UART_CLK_ENB	,	V_48
SMI_CLK_ENB	,	V_89
"a3000000.serial"	,	L_59
"e2100000.ohci"	,	L_112
PLL1_CTR	,	V_34
"i2s_ref_clk"	,	L_47
RAS_PLL1_CLK_ENB	,	V_98
"ras_pll1_clk"	,	L_140
"gpt1_mclk"	,	L_93
ddr_parents	,	V_76
"smii_125m_pad_clk"	,	L_29
PLL_CLK_CFG	,	V_77
"d0000000.serial"	,	L_83
"gpio0_clk"	,	L_134
"fc880000.wdt"	,	L_72
GPT1_CLK_ENB	,	V_62
I2S_REF_PCLK_MASK	,	V_9
"e1100000.usbd"	,	L_116
SPEAR320_UART2_PCLK_SHIFT	,	V_23
"uart_syn_clk"	,	L_79
AMEM_CLK_ENB	,	V_83
__iomem	,	T_2
"uart0_mclk"	,	L_81
uart0_parents	,	V_44
SSP_CLK_ENB	,	V_92
DMA_CLK_ENB	,	V_85
RAS_SYNT3_CLK_ENB	,	V_104
"b2200000.serial"	,	L_28
clk_register_clkdev	,	F_3
gpt_rtbl	,	V_55
"gpt2_syn_clk"	,	L_96
"a7000000.i2c"	,	L_34
gpt1_parents	,	V_60
uartx_parents	,	V_11
"a4000000.serial"	,	L_60
"uart6_clk"	,	L_64
"firda_syn_gclk"	,	L_85
RAS_48M_CLK_ENB	,	V_100
UART_CLK_MASK	,	V_47
FIRDA_CLK_SYNT	,	V_49
C3_CLK_ENB	,	V_84
"ssp0_clk"	,	L_136
"gpio1_clk"	,	L_9
"emi"	,	L_15
"firda_clk"	,	L_87
FIRDA_CLK_SHIFT	,	V_51
"pwm_clk"	,	L_35
"vco1_clk"	,	L_73
clk_register_mux	,	F_7
clk_register_vco_pll	,	F_12
"rs485_clk"	,	L_54
"a9000000.gpio"	,	L_11
of_machine_is_compatible	,	F_16
"vco2_clk"	,	L_75
"ras_24m_clk"	,	L_139
GPT2_CLK_ENB	,	V_66
"i2s_clk"	,	L_45
"apb_clk"	,	L_119
SPEAR320_UARTX_PCLK_MASK	,	V_14
"ras_ahb_clk"	,	L_5
"90000000.clcd"	,	L_31
SPEAR320_EXT_CTRL_REG	,	V_12
clk_register_divider	,	F_13
GPT0_CLK_SHIFT	,	V_57
"rtc-spear"	,	L_68
SPEAR320_UART6_PCLK_SHIFT	,	V_27
RAS_AHB_CLK_ENB	,	V_94
clk_register_gate	,	F_11
"ssp1_clk"	,	L_37
"osc_32k_clk"	,	L_66
"gpt2"	,	L_99
"44000000.flash"	,	L_16
"ras_pll3_clk"	,	L_2
"osc_24m_clk"	,	L_67
"a8000000.pwm"	,	L_36
SDHCI_PCLK_SHIFT	,	V_16
"c3_clk"	,	L_121
"ras_32k_clk"	,	L_138
"tdm"	,	L_18
"fc400000.dma"	,	L_123
"gen3_syn_clk"	,	L_107
"fc900000.rtc"	,	L_69
gen2_3_parents	,	V_69
PRSC1_CLK_CFG	,	V_59
"4c000000.flash"	,	L_32
PLL2_FRQ	,	V_38
"gpt1"	,	L_95
spear3xx_clk_init	,	F_10
"ras_pll2_clk"	,	L_141
"macb2_clk"	,	L_52
FIRDA_CLK_ENB	,	V_53
spear300_clk_init	,	F_1
"smii"	,	L_58
"gpt0_clk"	,	L_90
"e1900000.ohci"	,	L_111
RAS_32K_CLK_ENB	,	V_96
CLK_SET_RATE_NO_REPARENT	,	V_6
"i2c0_clk"	,	L_126
I2S_REF_PCLK_SHIFT	,	V_8
"can0_clk"	,	L_41
"60000000.clcd"	,	L_3
GEN3_CLK_SYNT	,	V_73
GPIO_CLK_ENB	,	V_91
"gen2_syn_gclk"	,	L_106
RAS_SYNT1_CLK_ENB	,	V_102
UART_CLK_SYNT	,	V_42
PERIP_CLK_CFG	,	V_45
GEN_SYNTH2_3_CLK_MASK	,	V_71
GPT2_CLK_SHIFT	,	V_65
"gpt0"	,	L_91
"e1800000.ehci"	,	L_110
clk	,	V_1
RAS_PLL2_CLK_ENB	,	V_99
"94000000.flash"	,	L_6
"uart0"	,	L_82
GPT1_CLK_SHIFT	,	V_61
MCTR_CLK_SHIFT	,	V_78
"hclk"	,	L_50
MCTR_CLK_MASK	,	V_79
"uart2_clk"	,	L_21
"usbh.0_clk"	,	L_113
"a6000000.spi"	,	L_40
"ras_syn1_gclk"	,	L_143
"a0000000.kbd"	,	L_13
"aa000000.eth"	,	L_51
"gen0_syn_clk"	,	L_100
ras_apb_clk	,	V_3
USBH_CLK_ENB	,	V_74
"ssp2_clk"	,	L_39
sdhci_parents	,	V_15
"d0080000.adc"	,	L_133
JPEG_CLK_ENB	,	V_88
GEN1_CLK_SYNT	,	V_68
"gpt0_syn_clk"	,	L_89
"c_can_platform.0"	,	L_42
SMII_PCLK_SHIFT	,	V_19
"fc000000.flash"	,	L_131
I2C_CLK_ENB	,	V_87
"c_can_platform.1"	,	L_44
"uart_syn_gclk"	,	L_80
"wdt_clk"	,	L_71
firda_parents	,	V_50
clk_register_fixed_factor	,	F_2
"ras_syn0_gclk"	,	L_142
clk1	,	V_31
PLL1_FRQ	,	V_35
"ddr_clk"	,	L_118
_lock	,	V_10
aux_rtbl	,	V_43
PCLK_RATIO_MASK	,	V_81
FIRDA_CLK_MASK	,	V_52
"gen0_syn_gclk"	,	L_101
"usbh_clk"	,	L_109
"d0100000.spi"	,	L_137
"cpu_clk"	,	L_77
"gpt2_clk"	,	L_98
"gen2_syn_clk"	,	L_105
"gen3_syn_gclk"	,	L_108
"smii_pclk"	,	L_56
CLK_SET_RATE_PARENT	,	V_5
"fsmc_clk"	,	L_4
ADC_CLK_ENB	,	V_90
__init	,	T_1
"gen2_3_par_clk"	,	L_104
SPEAR320_RS485_PCLK_SHIFT	,	V_13
"usbd_clk"	,	L_115
RAS_APB_CLK_ENB	,	V_95
"smi_clk"	,	L_130
clk_register_gpt	,	F_15
PRSC2_CLK_CFG	,	V_63
"st,spear300"	,	L_146
"ras_syn2_gclk"	,	L_144
"ahb_clk"	,	L_78
UART_CLK_SHIFT	,	V_46
PCLK_RATIO_SHIFT	,	V_80
SPEAR320_CONTROL_REG	,	V_7
"pll3_clk"	,	L_70
pll_rtbl	,	V_36
GEN0_CLK_SYNT	,	V_67
SPEAR320_UART5_PCLK_SHIFT	,	V_26
clk_register_aux	,	F_14
soc_config_base	,	V_2
"d0180000.i2c"	,	L_127
"i2s_sclk"	,	L_48
"e0800000.eth"	,	L_125
"a5000000.spi"	,	L_38
"emi_clk"	,	L_14
"uart5_clk"	,	L_27
"a9400000.i2s"	,	L_46
"ab000000.eth"	,	L_53
"st,spear310"	,	L_147
spear320_clk_init	,	F_5
RAS_24M_CLK_ENB	,	V_97
SDHCI_PCLK_MASK	,	V_17
"pll2_clk"	,	L_76
"ahbmult2_clk"	,	L_117
"clcd_clk"	,	L_1
"gpt1_syn_clk"	,	L_92
gpt2_parents	,	V_64
smii0_parents	,	V_18
"uart4_clk"	,	L_25
"gen1_syn_gclk"	,	L_103
"ras_syn3_gclk"	,	L_145
"jpeg"	,	L_129
"usbh.1_clk"	,	L_114
RAS_SYNT2_CLK_ENB	,	V_103
"smii_clk"	,	L_57
GPT_CLK_MASK	,	V_58
"firda"	,	L_88
spear310_clk_init	,	F_4
RTC_CLK_ENB	,	V_33
"st,spear320"	,	L_148
PLL2_CTR	,	V_37
"ras_apb_clk"	,	L_10
"smii_125m_pad"	,	L_30
clk_register_fixed_rate	,	F_6
