[
 {
  "InstFile" : "D:/Development/Project/MelonSoc/src/top.v",
  "InstLine" : 1,
  "InstName" : "SOC",
  "ModuleFile" : "D:/Development/Project/MelonSoc/src/top.v",
  "ModuleLine" : 1,
  "ModuleName" : "SOC",
  "SubInsts" : [
   {
    "InstFile" : "D:/Development/Project/MelonSoc/src/top.v",
    "InstLine" : 21,
    "InstName" : "u_mem",
    "ModuleFile" : "D:/Development/Project/MelonSoc/src/mem.v",
    "ModuleLine" : 1,
    "ModuleName" : "mem"
   },
   {
    "InstFile" : "D:/Development/Project/MelonSoc/src/top.v",
    "InstLine" : 30,
    "InstName" : "u_cpu",
    "ModuleFile" : "D:/Development/Project/MelonSoc/src/cpu.v",
    "ModuleLine" : 1,
    "ModuleName" : "cpu"
   },
   {
    "InstFile" : "D:/Development/Project/MelonSoc/src/top.v",
    "InstLine" : 64,
    "InstName" : "u_emitter_uart",
    "ModuleFile" : "D:/Development/Project/MelonSoc/src/emitter_uart.v",
    "ModuleLine" : 1,
    "ModuleName" : "corescore_emitter_uart"
   }
  ]
 }
]