

Microchip MPLAB XC8 Assembler V2.40 build 20220703182018 
                                                                                               Wed Sep 07 12:40:59 2022

Microchip MPLAB XC8 C Compiler v2.40 (Free license) build 20220703182018 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12   000000                     
    13                           ; Version 2.40
    14                           ; Generated 17/11/2021 GMT
    15                           ; 
    16                           ; Copyright Â© 2021, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution. Publication is not required when
    30                           ;        this file is used in an embedded application.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F4550 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48   000000                     _PORTBbits	set	3969
    49   000000                     _LATBbits	set	3978
    50   000000                     _TRISBbits	set	3987
    51   000000                     _ADCON1	set	4033
    52                           
    53                           ; #config settings
    54                           
    55                           	psect	cinit
    56   007F88                     __pcinit:
    57                           	callstack 0
    58   007F88                     start_initialization:
    59                           	callstack 0
    60   007F88                     __initialization:
    61                           	callstack 0
    62   007F88                     end_of_initialization:
    63                           	callstack 0
    64   007F88                     __end_of__initialization:
    65                           	callstack 0
    66   007F88  0100               	movlb	0
    67   007F8A  EFC7  F03F         	goto	_main	;jump to C main() function
    68                           
    69                           	psect	cstackCOMRAM
    70   000001                     __pcstackCOMRAM:
    71                           	callstack 0
    72   000001                     ??_main:
    73                           
    74                           ; 1 bytes @ 0x0
    75   000001                     	ds	1
    76   000002                     main@estado:
    77                           	callstack 0
    78                           
    79                           ; 1 bytes @ 0x1
    80   000002                     	ds	1
    81                           
    82 ;;
    83 ;;Main: autosize = 0, tempsize = 1, incstack = 0, save=0
    84 ;;
    85 ;; *************** function _main *****************
    86 ;; Defined at:
    87 ;;		line 68 in file "Sesion3_Boton_1.c"
    88 ;; Parameters:    Size  Location     Type
    89 ;;		None
    90 ;; Auto vars:     Size  Location     Type
    91 ;;  estado          1    1[COMRAM] unsigned char 
    92 ;; Return value:  Size  Location     Type
    93 ;;                  1    wreg      void 
    94 ;; Registers used:
    95 ;;		wreg, status,2
    96 ;; Tracked objects:
    97 ;;		On entry : 0/0
    98 ;;		On exit  : 0/0
    99 ;;		Unchanged: 0/0
   100 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
   101 ;;      Params:         0       0       0       0       0       0       0       0       0
   102 ;;      Locals:         1       0       0       0       0       0       0       0       0
   103 ;;      Temps:          1       0       0       0       0       0       0       0       0
   104 ;;      Totals:         2       0       0       0       0       0       0       0       0
   105 ;;Total ram usage:        2 bytes
   106 ;; This function calls:
   107 ;;		Nothing
   108 ;; This function is called by:
   109 ;;		Startup code after reset
   110 ;; This function uses a non-reentrant model
   111 ;;
   112                           
   113                           	psect	text0
   114   007F8E                     __ptext0:
   115                           	callstack 0
   116   007F8E                     _main:
   117                           	callstack 31
   118   007F8E                     
   119                           ;Sesion3_Boton_1.c: 69:     ADCON1 = 0x0F;
   120   007F8E  0E0F               	movlw	15
   121   007F90  6EC1               	movwf	193,c	;volatile
   122   007F92                     
   123                           ;Sesion3_Boton_1.c: 70:     TRISBbits.TRISB0 = 1;
   124   007F92  8093               	bsf	147,0,c	;volatile
   125   007F94                     
   126                           ;Sesion3_Boton_1.c: 71:     TRISBbits.TRISB1 = 0;
   127   007F94  9293               	bcf	147,1,c	;volatile
   128   007F96                     
   129                           ;Sesion3_Boton_1.c: 73:     LATBbits.LATB0 = 0;
   130   007F96  908A               	bcf	138,0,c	;volatile
   131   007F98                     
   132                           ;Sesion3_Boton_1.c: 74:     LATBbits.LATB1 = 0;
   133   007F98  928A               	bcf	138,1,c	;volatile
   134                           
   135                           ;Sesion3_Boton_1.c: 76:     char estado = 0;
   136   007F9A  0E00               	movlw	0
   137   007F9C  6E02               	movwf	main@estado^0,c
   138   007F9E                     l710:
   139                           
   140                           ;Sesion3_Boton_1.c: 93:         if(PORTBbits.RB0){
   141   007F9E  A081               	btfss	129,0,c	;volatile
   142   007FA0  EFD4  F03F         	goto	u11
   143   007FA4  EFD6  F03F         	goto	u10
   144   007FA8                     u11:
   145   007FA8  EFF0  F03F         	goto	l718
   146   007FAC                     u10:
   147   007FAC                     l17:
   148                           
   149                           ;Sesion3_Boton_1.c: 94:             while(PORTBbits.RB0){
   150   007FAC  B081               	btfsc	129,0,c	;volatile
   151   007FAE  EFDB  F03F         	goto	u21
   152   007FB2  EFDD  F03F         	goto	u20
   153   007FB6                     u21:
   154   007FB6  EFD6  F03F         	goto	l17
   155   007FBA                     u20:
   156   007FBA                     
   157                           ;Sesion3_Boton_1.c: 96:             _delay((unsigned long)((1)*(48000000/4000.0)));
   158   007FBA  0E10               	movlw	16
   159   007FBC  6E01               	movwf	??_main^0,c
   160   007FBE  0E94               	movlw	148
   161   007FC0                     u67:
   162   007FC0  2EE8               	decfsz	wreg,f,c
   163   007FC2  D7FE               	bra	u67
   164   007FC4  2E01               	decfsz	??_main^0,f,c
   165   007FC6  D7FC               	bra	u67
   166   007FC8  D000               	nop2	
   167   007FCA                     
   168                           ;Sesion3_Boton_1.c: 97:             estado = !estado;
   169   007FCA  5002               	movf	main@estado^0,w,c
   170   007FCC  B4D8               	btfsc	status,2,c
   171   007FCE  EFEB  F03F         	goto	u31
   172   007FD2  EFEE  F03F         	goto	u30
   173   007FD6                     u31:
   174   007FD6  0E01               	movlw	1
   175   007FD8  EFEF  F03F         	goto	u40
   176   007FDC                     u30:
   177   007FDC  0E00               	movlw	0
   178   007FDE                     u40:
   179   007FDE  6E02               	movwf	main@estado^0,c
   180   007FE0                     l718:
   181                           
   182                           ;Sesion3_Boton_1.c: 100:         if(estado){
   183   007FE0  5002               	movf	main@estado^0,w,c
   184   007FE2  B4D8               	btfsc	status,2,c
   185   007FE4  EFF6  F03F         	goto	u51
   186   007FE8  EFF8  F03F         	goto	u50
   187   007FEC                     u51:
   188   007FEC  EFFB  F03F         	goto	l20
   189   007FF0                     u50:
   190   007FF0                     
   191                           ;Sesion3_Boton_1.c: 101:            LATBbits.LATB1 = 1;
   192   007FF0  828A               	bsf	138,1,c	;volatile
   193                           
   194                           ;Sesion3_Boton_1.c: 102:         }
   195   007FF2  EFCF  F03F         	goto	l710
   196   007FF6                     l20:
   197                           
   198                           ;Sesion3_Boton_1.c: 104:             LATBbits.LATB1 = 0;
   199   007FF6  928A               	bcf	138,1,c	;volatile
   200   007FF8  EFCF  F03F         	goto	l710
   201   007FFC  EF00  F000         	goto	start
   202   008000                     __end_of_main:
   203                           	callstack 0
   204   000000                     
   205                           	psect	rparam
   206   000000                     
   207                           	psect	idloc
   208                           
   209                           ;Config register IDLOC0 @ 0x200000
   210                           ;	unspecified, using default values
   211   200000                     	org	2097152
   212   200000  FF                 	db	255
   213                           
   214                           ;Config register IDLOC1 @ 0x200001
   215                           ;	unspecified, using default values
   216   200001                     	org	2097153
   217   200001  FF                 	db	255
   218                           
   219                           ;Config register IDLOC2 @ 0x200002
   220                           ;	unspecified, using default values
   221   200002                     	org	2097154
   222   200002  FF                 	db	255
   223                           
   224                           ;Config register IDLOC3 @ 0x200003
   225                           ;	unspecified, using default values
   226   200003                     	org	2097155
   227   200003  FF                 	db	255
   228                           
   229                           ;Config register IDLOC4 @ 0x200004
   230                           ;	unspecified, using default values
   231   200004                     	org	2097156
   232   200004  FF                 	db	255
   233                           
   234                           ;Config register IDLOC5 @ 0x200005
   235                           ;	unspecified, using default values
   236   200005                     	org	2097157
   237   200005  FF                 	db	255
   238                           
   239                           ;Config register IDLOC6 @ 0x200006
   240                           ;	unspecified, using default values
   241   200006                     	org	2097158
   242   200006  FF                 	db	255
   243                           
   244                           ;Config register IDLOC7 @ 0x200007
   245                           ;	unspecified, using default values
   246   200007                     	org	2097159
   247   200007  FF                 	db	255
   248                           
   249                           	psect	config
   250                           
   251                           ;Config register CONFIG1L @ 0x300000
   252                           ;	PLL Prescaler Selection bits
   253                           ;	PLLDIV = 2, Divide by 2 (8 MHz oscillator input)
   254                           ;	System Clock Postscaler Selection bits
   255                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   256                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   257                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   258   300000                     	org	3145728
   259   300000  01                 	db	1
   260                           
   261                           ;Config register CONFIG1H @ 0x300001
   262                           ;	Oscillator Selection bits
   263                           ;	FOSC = EC_EC, EC oscillator, CLKO function on RA6 (EC)
   264                           ;	Fail-Safe Clock Monitor Enable bit
   265                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   266                           ;	Internal/External Oscillator Switchover bit
   267                           ;	IESO = OFF, Oscillator Switchover mode disabled
   268   300001                     	org	3145729
   269   300001  05                 	db	5
   270                           
   271                           ;Config register CONFIG2L @ 0x300002
   272                           ;	Power-up Timer Enable bit
   273                           ;	PWRT = OFF, PWRT disabled
   274                           ;	Brown-out Reset Enable bits
   275                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   276                           ;	Brown-out Reset Voltage bits
   277                           ;	BORV = 3, Minimum setting 2.05V
   278                           ;	USB Voltage Regulator Enable bit
   279                           ;	VREGEN = OFF, USB voltage regulator disabled
   280   300002                     	org	3145730
   281   300002  1F                 	db	31
   282                           
   283                           ;Config register CONFIG2H @ 0x300003
   284                           ;	Watchdog Timer Enable bit
   285                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   286                           ;	Watchdog Timer Postscale Select bits
   287                           ;	WDTPS = 32768, 1:32768
   288   300003                     	org	3145731
   289   300003  1E                 	db	30
   290                           
   291                           ; Padding undefined space
   292   300004                     	org	3145732
   293   300004  FF                 	db	255
   294                           
   295                           ;Config register CONFIG3H @ 0x300005
   296                           ;	CCP2 MUX bit
   297                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   298                           ;	PORTB A/D Enable bit
   299                           ;	PBADEN = ON, PORTB<4:0> pins are configured as analog input channels on Reset
   300                           ;	Low-Power Timer 1 Oscillator Enable bit
   301                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   302                           ;	MCLR Pin Enable bit
   303                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   304   300005                     	org	3145733
   305   300005  83                 	db	131
   306                           
   307                           ;Config register CONFIG4L @ 0x300006
   308                           ;	Stack Full/Underflow Reset Enable bit
   309                           ;	STVREN = ON, Stack full/underflow will cause Reset
   310                           ;	Single-Supply ICSP Enable bit
   311                           ;	LVP = ON, Single-Supply ICSP enabled
   312                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   313                           ;	ICPRT = OFF, ICPORT disabled
   314                           ;	Extended Instruction Set Enable bit
   315                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   316                           ;	Background Debugger Enable bit
   317                           ;	DEBUG = 0x1, unprogrammed default
   318   300006                     	org	3145734
   319   300006  85                 	db	133
   320                           
   321                           ; Padding undefined space
   322   300007                     	org	3145735
   323   300007  FF                 	db	255
   324                           
   325                           ;Config register CONFIG5L @ 0x300008
   326                           ;	Code Protection bit
   327                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   328                           ;	Code Protection bit
   329                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   330                           ;	Code Protection bit
   331                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   332                           ;	Code Protection bit
   333                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   334   300008                     	org	3145736
   335   300008  0F                 	db	15
   336                           
   337                           ;Config register CONFIG5H @ 0x300009
   338                           ;	Boot Block Code Protection bit
   339                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   340                           ;	Data EEPROM Code Protection bit
   341                           ;	CPD = OFF, Data EEPROM is not code-protected
   342   300009                     	org	3145737
   343   300009  C0                 	db	192
   344                           
   345                           ;Config register CONFIG6L @ 0x30000A
   346                           ;	Write Protection bit
   347                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   348                           ;	Write Protection bit
   349                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   350                           ;	Write Protection bit
   351                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   352                           ;	Write Protection bit
   353                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   354   30000A                     	org	3145738
   355   30000A  0F                 	db	15
   356                           
   357                           ;Config register CONFIG6H @ 0x30000B
   358                           ;	Configuration Register Write Protection bit
   359                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   360                           ;	Boot Block Write Protection bit
   361                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   362                           ;	Data EEPROM Write Protection bit
   363                           ;	WRTD = OFF, Data EEPROM is not write-protected
   364   30000B                     	org	3145739
   365   30000B  E0                 	db	224
   366                           
   367                           ;Config register CONFIG7L @ 0x30000C
   368                           ;	Table Read Protection bit
   369                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   370                           ;	Table Read Protection bit
   371                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   372                           ;	Table Read Protection bit
   373                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   374                           ;	Table Read Protection bit
   375                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   376   30000C                     	org	3145740
   377   30000C  0F                 	db	15
   378                           
   379                           ;Config register CONFIG7H @ 0x30000D
   380                           ;	Boot Block Table Read Protection bit
   381                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   382   30000D                     	org	3145741
   383   30000D  40                 	db	64
   384                           tosu	equ	0xFFF
   385                           tosh	equ	0xFFE
   386                           tosl	equ	0xFFD
   387                           stkptr	equ	0xFFC
   388                           pclatu	equ	0xFFB
   389                           pclath	equ	0xFFA
   390                           pcl	equ	0xFF9
   391                           tblptru	equ	0xFF8
   392                           tblptrh	equ	0xFF7
   393                           tblptrl	equ	0xFF6
   394                           tablat	equ	0xFF5
   395                           prodh	equ	0xFF4
   396                           prodl	equ	0xFF3
   397                           indf0	equ	0xFEF
   398                           postinc0	equ	0xFEE
   399                           postdec0	equ	0xFED
   400                           preinc0	equ	0xFEC
   401                           plusw0	equ	0xFEB
   402                           fsr0h	equ	0xFEA
   403                           fsr0l	equ	0xFE9
   404                           wreg	equ	0xFE8
   405                           indf1	equ	0xFE7
   406                           postinc1	equ	0xFE6
   407                           postdec1	equ	0xFE5
   408                           preinc1	equ	0xFE4
   409                           plusw1	equ	0xFE3
   410                           fsr1h	equ	0xFE2
   411                           fsr1l	equ	0xFE1
   412                           bsr	equ	0xFE0
   413                           indf2	equ	0xFDF
   414                           postinc2	equ	0xFDE
   415                           postdec2	equ	0xFDD
   416                           preinc2	equ	0xFDC
   417                           plusw2	equ	0xFDB
   418                           fsr2h	equ	0xFDA
   419                           fsr2l	equ	0xFD9
   420                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0      30
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
ABS                  0      0       0       3        0.0%
DATA                 0      0       0       4        0.0%
BITBANK0            A0      0       0       5        0.0%
BANK0               A0      0       0       6        0.0%
BITBANK1           100      0       0       7        0.0%
BANK1              100      0       0       8        0.0%
BITBANK2           100      0       0       9        0.0%
BANK2              100      0       0      10        0.0%
BITBANK3           100      0       0      11        0.0%
BANK3              100      0       0      12        0.0%
BITBANK4           100      0       0      13        0.0%
BANK4              100      0       0      14        0.0%
BITBANK5           100      0       0      15        0.0%
BANK5              100      0       0      16        0.0%
BITBANK6           100      0       0      17        0.0%
BANK6              100      0       0      18        0.0%
BITBANK7           100      0       0      19        0.0%
BANK7              100      0       0      20        0.0%
BITBIGSFRh          3E      0       0      21        0.0%
BITBIGSFRlh         2D      0       0      22        0.0%
BITBIGSFRllh         8      0       0      23        0.0%
BITBIGSFRlllh        8      0       0      24        0.0%
BITBIGSFRllll       21      0       0      25        0.0%
BIGRAM             7FF      0       0      26        0.0%
BIGSFR               0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.40 build 20220703182018 
Symbol Table                                                                                   Wed Sep 07 12:40:59 2022

                     l20 7FF6                       l17 7FAC                       u10 7FAC  
                     u11 7FA8                       u20 7FBA                       u21 7FB6  
                     u30 7FDC                       u31 7FD6                       u40 7FDE  
                     u50 7FF0                       u51 7FEC                       u67 7FC0  
                    l700 7F8E                      l710 7F9E                      l702 7F92  
                    l720 7FF0                      l704 7F94                      l714 7FBA  
                    l706 7F96                      l716 7FCA                      l708 7F98  
                    l718 7FE0                      wreg 000FE8                     _main 7F8E  
                   start 0000             ___param_bank 000000                    ?_main 0001  
                  status 000FD8          __initialization 7F88             __end_of_main 8000  
                 ??_main 0001            __activetblptr 000000                   _ADCON1 000FC1  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7F88  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7F88                  __ramtop 0800  
                __ptext0 7F8E     end_of_initialization 7F88                _PORTBbits 000F81  
              _TRISBbits 000F93               main@estado 0002      start_initialization 7F88  
               _LATBbits 000F8A                 __Hrparam 0000                 __Lrparam 0000  
               isa$xinst 000000  
