// Seed: 1521324377
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic id_3 = id_2;
endmodule
module module_1 #(
    parameter id_0 = 32'd75,
    parameter id_5 = 32'd50
) (
    input tri0 _id_0,
    input tri  id_1
);
  wire [id_0 : -1] id_3, id_4, _id_5, id_6;
  module_0 modCall_1 (
      id_4,
      id_4
  );
  wire [1 'b0 : id_5] id_7;
endmodule
module module_2 (
    output tri1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    output uwire id_3,
    input uwire id_4
    , id_8,
    input supply0 id_5,
    input supply0 id_6
);
  assign id_1 = id_4;
  assign id_3 = (id_8 - -1);
  module_0 modCall_1 (
      id_8,
      id_8
  );
  wire  id_9;
  logic id_10 = id_10;
  assign id_10 = id_10;
endmodule
