#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Sep 14 01:01:31 2023
# Process ID: 10972
# Current directory: C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 3/lab3/lab3.runs/synth_1
# Command line: vivado.exe -log adder_toplevel.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adder_toplevel.tcl
# Log file: C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 3/lab3/lab3.runs/synth_1/adder_toplevel.vds
# Journal file: C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 3/lab3/lab3.runs/synth_1\vivado.jou
# Running On: DESKTOP-D46B4R0, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 4, Host memory: 8376 MB
#-----------------------------------------------------------
source adder_toplevel.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 376.992 ; gain = 55.941
Command: synth_design -top adder_toplevel -part xc7s50csga324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4856
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 815.590 ; gain = 413.762
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'adder_toplevel' [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/adder_toplevel.sv:8]
INFO: [Synth 8-6157] synthesizing module 'control' [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/control.sv:5]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/control.sv:32]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/control.sv:47]
INFO: [Synth 8-6155] done synthesizing module 'control' (0#1) [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/control.sv:5]
INFO: [Synth 8-6157] synthesizing module 'mux2_1_17' [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/mux2_1_17.sv:1]
INFO: [Synth 8-294] found qualifier unique on case statement: implementing as parallel_case [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/mux2_1_17.sv:9]
INFO: [Synth 8-6155] done synthesizing module 'mux2_1_17' (0#1) [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/mux2_1_17.sv:1]
INFO: [Synth 8-6157] synthesizing module 'reg_17' [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/reg_17.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'reg_17' (0#1) [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/reg_17.sv:1]
INFO: [Synth 8-6157] synthesizing module 'ripple_adder' [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/ripple_adder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'full_adder' [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/ripple_adder.sv:29]
INFO: [Synth 8-6157] synthesizing module 'one_bit_adder' [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/ripple_adder.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'one_bit_adder' (0#1) [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/ripple_adder.sv:17]
INFO: [Synth 8-6155] done synthesizing module 'full_adder' (0#1) [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/ripple_adder.sv:29]
INFO: [Synth 8-6155] done synthesizing module 'ripple_adder' (0#1) [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/ripple_adder.sv:1]
INFO: [Synth 8-6157] synthesizing module 'HexDriver' [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/hex.sv:1]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/hex.sv:11]
INFO: [Synth 8-6157] synthesizing module 'nibble_to_hex' [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'nibble_to_hex' (0#1) [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/hex.sv:11]
INFO: [Synth 8-6155] done synthesizing module 'HexDriver' (0#1) [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/hex.sv:1]
INFO: [Synth 8-6155] done synthesizing module 'adder_toplevel' (0#1) [C:/Users/Azain/Downloads/lab3_provided_9_11/design_source/adder_toplevel.sv:8]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 905.812 ; gain = 503.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 905.812 ; gain = 503.984
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 905.812 ; gain = 503.984
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-802] inferred FSM for state register 'curr_state_reg' in module 'control'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                       A |                              001 |                              000
                       B |                              010 |                              001
                       C |                              100 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curr_state_reg' using encoding 'one-hot' in module 'control'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 905.812 ; gain = 503.984
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 16    
+---Registers : 
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   2 Input   17 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   5 Input    4 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design adder_toplevel has port hex_segA[7] driven by constant 1
WARNING: [Synth 8-3917] design adder_toplevel has port hex_segB[7] driven by constant 1
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:31 . Memory (MB): peak = 1098.711 ; gain = 696.883
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 1098.711 ; gain = 696.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 1098.711 ; gain = 696.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1098.711 ; gain = 696.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1098.711 ; gain = 696.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1098.711 ; gain = 696.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1098.711 ; gain = 696.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1098.711 ; gain = 696.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1098.711 ; gain = 696.883
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     9|
|3     |LUT1   |     1|
|4     |LUT2   |     3|
|5     |LUT3   |    29|
|6     |LUT4   |    33|
|7     |LUT5   |    31|
|8     |LUT6   |    34|
|9     |FDCE   |    18|
|10    |FDPE   |     1|
|11    |FDRE   |    34|
|12    |IBUF   |    19|
|13    |OBUF   |    25|
+------+-------+------+

Report Instance Areas: 
+------+-----------+----------+------+
|      |Instance   |Module    |Cells |
+------+-----------+----------+------+
|1     |top        |          |   238|
|2     |  HexA     |HexDriver |    51|
|3     |  reg_unit |reg_17    |    82|
|4     |  run_once |control   |    47|
+------+-----------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1098.711 ; gain = 696.883
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1098.711 ; gain = 696.883
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 1098.711 ; gain = 696.883
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1104.492 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1193.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 75648316
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:49 . Memory (MB): peak = 1193.836 ; gain = 816.844
INFO: [Common 17-1381] The checkpoint 'C:/Users/Azain/Documents/College/Fall 2023/ECE 385/Lab 3/lab3/lab3.runs/synth_1/adder_toplevel.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adder_toplevel_utilization_synth.rpt -pb adder_toplevel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Sep 14 01:02:35 2023...
