# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1 \
    name a_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename a_0 \
    op interface \
    ports { a_0_address0 { O 3 vector } a_0_ce0 { O 1 bit } a_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'a_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 2 \
    name a_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename a_1 \
    op interface \
    ports { a_1_address0 { O 3 vector } a_1_ce0 { O 1 bit } a_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'a_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 3 \
    name a_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename a_2 \
    op interface \
    ports { a_2_address0 { O 3 vector } a_2_ce0 { O 1 bit } a_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'a_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 4 \
    name a_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename a_3 \
    op interface \
    ports { a_3_address0 { O 3 vector } a_3_ce0 { O 1 bit } a_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'a_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 5 \
    name a_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename a_4 \
    op interface \
    ports { a_4_address0 { O 3 vector } a_4_ce0 { O 1 bit } a_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'a_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 6 \
    name a_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename a_5 \
    op interface \
    ports { a_5_address0 { O 3 vector } a_5_ce0 { O 1 bit } a_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'a_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 7 \
    name a_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename a_6 \
    op interface \
    ports { a_6_address0 { O 3 vector } a_6_ce0 { O 1 bit } a_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'a_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 8 \
    name a_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename a_7 \
    op interface \
    ports { a_7_address0 { O 3 vector } a_7_ce0 { O 1 bit } a_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'a_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 73 \
    name out_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_0 \
    op interface \
    ports { out_0_address0 { O 3 vector } out_0_ce0 { O 1 bit } out_0_we0 { O 1 bit } out_0_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 74 \
    name out_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_1 \
    op interface \
    ports { out_1_address0 { O 3 vector } out_1_ce0 { O 1 bit } out_1_we0 { O 1 bit } out_1_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 75 \
    name out_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_2 \
    op interface \
    ports { out_2_address0 { O 3 vector } out_2_ce0 { O 1 bit } out_2_we0 { O 1 bit } out_2_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 76 \
    name out_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_3 \
    op interface \
    ports { out_3_address0 { O 3 vector } out_3_ce0 { O 1 bit } out_3_we0 { O 1 bit } out_3_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 77 \
    name out_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_4 \
    op interface \
    ports { out_4_address0 { O 3 vector } out_4_ce0 { O 1 bit } out_4_we0 { O 1 bit } out_4_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 78 \
    name out_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_5 \
    op interface \
    ports { out_5_address0 { O 3 vector } out_5_ce0 { O 1 bit } out_5_we0 { O 1 bit } out_5_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 79 \
    name out_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_6 \
    op interface \
    ports { out_6_address0 { O 3 vector } out_6_ce0 { O 1 bit } out_6_we0 { O 1 bit } out_6_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 80 \
    name out_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename out_7 \
    op interface \
    ports { out_7_address0 { O 3 vector } out_7_ce0 { O 1 bit } out_7_we0 { O 1 bit } out_7_d0 { O 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_7'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 9 \
    name b_0_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_0_0 \
    op interface \
    ports { b_0_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 10 \
    name b_0_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_0_1 \
    op interface \
    ports { b_0_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 11 \
    name b_0_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_0_2 \
    op interface \
    ports { b_0_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 12 \
    name b_0_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_0_3 \
    op interface \
    ports { b_0_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 13 \
    name b_0_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_0_4 \
    op interface \
    ports { b_0_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 14 \
    name b_0_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_0_5 \
    op interface \
    ports { b_0_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 15 \
    name b_0_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_0_6 \
    op interface \
    ports { b_0_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 16 \
    name b_0_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_0_7 \
    op interface \
    ports { b_0_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 17 \
    name b_1_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_1_0 \
    op interface \
    ports { b_1_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name b_1_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_1_1 \
    op interface \
    ports { b_1_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 19 \
    name b_1_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_1_2 \
    op interface \
    ports { b_1_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 20 \
    name b_1_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_1_3 \
    op interface \
    ports { b_1_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 21 \
    name b_1_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_1_4 \
    op interface \
    ports { b_1_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 22 \
    name b_1_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_1_5 \
    op interface \
    ports { b_1_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 23 \
    name b_1_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_1_6 \
    op interface \
    ports { b_1_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 24 \
    name b_1_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_1_7 \
    op interface \
    ports { b_1_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 25 \
    name b_2_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_2_0 \
    op interface \
    ports { b_2_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 26 \
    name b_2_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_2_1 \
    op interface \
    ports { b_2_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 27 \
    name b_2_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_2_2 \
    op interface \
    ports { b_2_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 28 \
    name b_2_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_2_3 \
    op interface \
    ports { b_2_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 29 \
    name b_2_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_2_4 \
    op interface \
    ports { b_2_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 30 \
    name b_2_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_2_5 \
    op interface \
    ports { b_2_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 31 \
    name b_2_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_2_6 \
    op interface \
    ports { b_2_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 32 \
    name b_2_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_2_7 \
    op interface \
    ports { b_2_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 33 \
    name b_3_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_3_0 \
    op interface \
    ports { b_3_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 34 \
    name b_3_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_3_1 \
    op interface \
    ports { b_3_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 35 \
    name b_3_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_3_2 \
    op interface \
    ports { b_3_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 36 \
    name b_3_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_3_3 \
    op interface \
    ports { b_3_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 37 \
    name b_3_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_3_4 \
    op interface \
    ports { b_3_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 38 \
    name b_3_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_3_5 \
    op interface \
    ports { b_3_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name b_3_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_3_6 \
    op interface \
    ports { b_3_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name b_3_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_3_7 \
    op interface \
    ports { b_3_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name b_4_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_4_0 \
    op interface \
    ports { b_4_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name b_4_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_4_1 \
    op interface \
    ports { b_4_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name b_4_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_4_2 \
    op interface \
    ports { b_4_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name b_4_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_4_3 \
    op interface \
    ports { b_4_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name b_4_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_4_4 \
    op interface \
    ports { b_4_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 46 \
    name b_4_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_4_5 \
    op interface \
    ports { b_4_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 47 \
    name b_4_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_4_6 \
    op interface \
    ports { b_4_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 48 \
    name b_4_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_4_7 \
    op interface \
    ports { b_4_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 49 \
    name b_5_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_5_0 \
    op interface \
    ports { b_5_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 50 \
    name b_5_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_5_1 \
    op interface \
    ports { b_5_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 51 \
    name b_5_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_5_2 \
    op interface \
    ports { b_5_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 52 \
    name b_5_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_5_3 \
    op interface \
    ports { b_5_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 53 \
    name b_5_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_5_4 \
    op interface \
    ports { b_5_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 54 \
    name b_5_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_5_5 \
    op interface \
    ports { b_5_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 55 \
    name b_5_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_5_6 \
    op interface \
    ports { b_5_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 56 \
    name b_5_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_5_7 \
    op interface \
    ports { b_5_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 57 \
    name b_6_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_6_0 \
    op interface \
    ports { b_6_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 58 \
    name b_6_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_6_1 \
    op interface \
    ports { b_6_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 59 \
    name b_6_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_6_2 \
    op interface \
    ports { b_6_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 60 \
    name b_6_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_6_3 \
    op interface \
    ports { b_6_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 61 \
    name b_6_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_6_4 \
    op interface \
    ports { b_6_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 62 \
    name b_6_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_6_5 \
    op interface \
    ports { b_6_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 63 \
    name b_6_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_6_6 \
    op interface \
    ports { b_6_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 64 \
    name b_6_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_6_7 \
    op interface \
    ports { b_6_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 65 \
    name b_7_0 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_7_0 \
    op interface \
    ports { b_7_0 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 66 \
    name b_7_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_7_1 \
    op interface \
    ports { b_7_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 67 \
    name b_7_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_7_2 \
    op interface \
    ports { b_7_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 68 \
    name b_7_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_7_3 \
    op interface \
    ports { b_7_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 69 \
    name b_7_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_7_4 \
    op interface \
    ports { b_7_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 70 \
    name b_7_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_7_5 \
    op interface \
    ports { b_7_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 71 \
    name b_7_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_7_6 \
    op interface \
    ports { b_7_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 72 \
    name b_7_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_b_7_7 \
    op interface \
    ports { b_7_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


