$date
	Thu Jan 29 14:14:13 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_alu_2 $end
$var wire 32 ! alu_shr [31:0] $end
$var wire 32 " alu_shl [31:0] $end
$var wire 1 # alu_out_0 $end
$var wire 1 $ alu_ltu $end
$var wire 1 % alu_lts $end
$var wire 1 & alu_eq $end
$var wire 32 ' alu_add_sub [31:0] $end
$var reg 32 ( alu_out [31:0] $end
$var reg 1 ) clk $end
$var reg 1 * instr_add $end
$var reg 1 + instr_and $end
$var reg 1 , instr_beq $end
$var reg 1 - instr_bge $end
$var reg 1 . instr_bgeu $end
$var reg 1 / instr_blt $end
$var reg 1 0 instr_bltu $end
$var reg 1 1 instr_bne $end
$var reg 1 2 instr_or $end
$var reg 1 3 instr_sll $end
$var reg 1 4 instr_slt $end
$var reg 1 5 instr_sltu $end
$var reg 1 6 instr_sra $end
$var reg 1 7 instr_srl $end
$var reg 1 8 instr_sub $end
$var reg 1 9 instr_xor $end
$var reg 32 : reg_op1 [31:0] $end
$var reg 32 ; reg_op2 [31:0] $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ;
b0 :
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
bx (
b0 '
1&
0%
0$
x#
b0 "
b0 !
$end
#5000
1)
#10000
0)
#15000
b1000 '
b1000 (
b0 !
1*
b11 ;
0&
b101000 "
b101 :
1)
#20000
0)
#25000
bx (
0*
1)
#30000
0)
#35000
b10 (
b10 '
18
1)
#40000
0)
#45000
bx (
b1000 '
08
1)
#50000
0)
#55000
b11111111111111111111111111111111 '
b0 (
b11110000111100001 !
1+
b1111000011110000111100001111 ;
1%
b1111000011110000000000000000000 "
b11110000111100001111000011110000 :
1)
#60000
0)
#65000
bx (
0+
1)
#70000
0)
#75000
b11111111111111111111111111111111 (
12
1)
#80000
0)
#85000
bx (
02
1)
#90000
0)
#95000
b11111111111111111111111111111111 (
19
1)
#100000
0)
#105000
bx (
09
1)
#110000
0)
#115000
b101 '
b10000 (
b0 !
13
b100 ;
1$
b10000 "
b1 :
1)
#120000
0)
#125000
bx (
03
1)
#130000
0)
#135000
b11110000000000000000000000000100 '
b1111000000000000000000000000 (
b1111000000000000000000000000 !
17
0$
b0 "
b11110000000000000000000000000000 :
1)
#140000
0)
#145000
bx (
07
1)
#150000
0)
#155000
b11111111000000000000000000000000 !
b11111111000000000000000000000000 (
16
1)
#160000
0)
#165000
b1111000000000000000000000000 !
bx (
06
1)
#170000
0)
#175000
b111000000000000000000000000 (
b1110000000000000000000000000100 '
b111000000000000000000000000 !
16
0%
b1110000000000000000000000000000 :
1)
#180000
0)
#185000
bx (
06
1)
#190000
0)
#195000
0#
b1000 '
b0 (
b0 !
14
b11 ;
b101000 "
b101 :
1)
#200000
0)
#205000
0#
b0 (
15
04
1)
#210000
0)
#215000
b0 (
1/
05
1)
#220000
0)
#225000
0#
b0 (
10
0/
1)
#230000
0)
#235000
x#
bx (
00
1)
#240000
0)
#245000
1#
b0 '
b1 (
b1111111111111111111111111111111 !
14
b1 ;
1%
b11111111111111111111111111111110 "
b11111111111111111111111111111111 :
1)
#250000
0)
#255000
0#
b0 (
15
04
1)
#260000
0)
#265000
x#
bx (
05
1)
#270000
0)
#275000
1#
b100100011010001010110011110000 '
b1 (
b10010 !
1,
1&
b10010001101000101011001111000 ;
0%
b1111000000000000000000000000000 "
b10010001101000101011001111000 :
1)
#280000
0)
#285000
b0 (
0#
11
0,
1)
#290000
0)
#295000
x#
bx (
01
1)
#300000
0)
#305000
0#
b10000000000000000000000000000001 '
b0 (
b1000000000000000000000000000000 !
1-
b1 ;
0&
1%
b0 "
b10000000000000000000000000000000 :
1)
#310000
0)
#315000
1#
b1 (
1.
0-
1)
#320000
0)
#325000
x#
bx (
0.
1)
#330000
0)
#335000
1)
#340000
0)
#345000
1)
