Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sun Jan  5 13:45:08 2025
| Host         : DESKTOP-NDA5VSL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file nexys_PIC_timing_summary_routed.rpt -pb nexys_PIC_timing_summary_routed.pb -rpx nexys_PIC_timing_summary_routed.rpx -warn_on_violation
| Design       : nexys_PIC
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks                    2           
LUTAR-1    Warning           LUT drives async reset alert                                      2           
TIMING-20  Warning           Non-clocked latch                                                 1           
TIMING-56  Warning           Missing logically or physically excluded clock groups constraint  2           
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (3)
6. checking no_output_delay (21)
7. checking multiple_clock (846)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: BTNU (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: UUT/ALU_PHY/FlagZ_i_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (846)
--------------------------------
 There are 846 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.275        0.000                      0                 1546        0.031        0.000                      0                 1546        3.000        0.000                       0                   852  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0         33.275        0.000                      0                 1544        0.134        0.000                      0                 1544       23.750        0.000                       0                   848  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1       33.278        0.000                      0                 1544        0.134        0.000                      0                 1544       23.750        0.000                       0                   848  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         33.275        0.000                      0                 1544        0.031        0.000                      0                 1544  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       33.275        0.000                      0                 1544        0.031        0.000                      0                 1544  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         47.614        0.000                      0                    2        0.669        0.000                      0                    2  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         47.614        0.000                      0                    2        0.566        0.000                      0                    2  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       47.614        0.000                      0                    2        0.566        0.000                      0                    2  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       47.617        0.000                      0                    2        0.669        0.000                      0                    2  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock            
----------            ----------            --------            
(none)                                                            
(none)                clk_out1_clk_wiz_0                          
(none)                clk_out1_clk_wiz_0_1                        
(none)                clkfbout_clk_wiz_0                          
(none)                clkfbout_clk_wiz_0_1                        
(none)                                      clk_out1_clk_wiz_0    
(none)                                      clk_out1_clk_wiz_0_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.275ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.451ns  (logic 2.343ns (14.242%)  route 14.108ns (85.758%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.964    15.598    UUT/CPU_PHY/databus[0]
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.722 r  UUT/CPU_PHY/contents_ram[19][0]_i_1/O
                         net (fo=1, routed)           0.000    15.722    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]_1[0]
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X0Y57          FDCE (Setup_fdce_C_D)        0.029    48.997    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]
  -------------------------------------------------------------------
                         required time                         48.997    
                         arrival time                         -15.722    
  -------------------------------------------------------------------
                         slack                                 33.275    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.442ns  (logic 2.343ns (14.250%)  route 14.099ns (85.750%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.954    15.589    UUT/CPU_PHY/databus[0]
    SLICE_X1Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.713 r  UUT/CPU_PHY/contents_ram[16][0]_i_1/O
                         net (fo=1, routed)           0.000    15.713    UUT/RAM_PHY/RAM_especifica/D[0]
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X1Y57          FDCE (Setup_fdce_C_D)        0.029    48.997    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]
  -------------------------------------------------------------------
                         required time                         48.997    
                         arrival time                         -15.713    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.444ns  (logic 2.343ns (14.249%)  route 14.101ns (85.751%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.956    15.591    UUT/CPU_PHY/databus[0]
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.715 r  UUT/CPU_PHY/contents_ram[20][0]_i_1/O
                         net (fo=1, routed)           0.000    15.715    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[0]
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X0Y57          FDCE (Setup_fdce_C_D)        0.031    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.715    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.444ns  (logic 2.343ns (14.249%)  route 14.101ns (85.751%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.956    15.591    UUT/CPU_PHY/databus[0]
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124    15.715 r  UUT/CPU_PHY/contents_ram[22][0]_i_1/O
                         net (fo=1, routed)           0.000    15.715    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][7]_1[0]
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X1Y57          FDCE (Setup_fdce_C_D)        0.031    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.715    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.329ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.399ns  (logic 2.343ns (14.287%)  route 14.056ns (85.713%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.912    15.547    UUT/CPU_PHY/databus[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I3_O)        0.124    15.671 r  UUT/CPU_PHY/contents_ram[34][0]_i_1/O
                         net (fo=1, routed)           0.000    15.671    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][7]_1[0]
    SLICE_X1Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X1Y52          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.671    
  -------------------------------------------------------------------
                         slack                                 33.329    

Slack (MET) :             33.389ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.389ns  (logic 2.343ns (14.296%)  route 14.046ns (85.703%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 48.585 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.901    15.536    UUT/CPU_PHY/databus[0]
    SLICE_X2Y56          LUT6 (Prop_lut6_I5_O)        0.124    15.660 r  UUT/CPU_PHY/contents_ram[28][0]_i_1/O
                         net (fo=1, routed)           0.000    15.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]_1[0]
    SLICE_X2Y56          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.605    48.585    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y56          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/C
                         clock pessimism              0.487    49.072    
                         clock uncertainty           -0.103    48.969    
    SLICE_X2Y56          FDCE (Setup_fdce_C_D)        0.079    49.048    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]
  -------------------------------------------------------------------
                         required time                         49.048    
                         arrival time                         -15.660    
  -------------------------------------------------------------------
                         slack                                 33.389    

Slack (MET) :             33.450ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.279ns  (logic 2.343ns (14.393%)  route 13.936ns (85.607%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.791    15.426    UUT/CPU_PHY/databus[0]
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.550 r  UUT/CPU_PHY/contents_ram[23][0]_i_1/O
                         net (fo=1, routed)           0.000    15.550    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]_1[0]
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X0Y57          FDCE (Setup_fdce_C_D)        0.031    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.550    
  -------------------------------------------------------------------
                         slack                                 33.450    

Slack (MET) :             33.451ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.277ns  (logic 2.343ns (14.395%)  route 13.934ns (85.605%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.789    15.424    UUT/CPU_PHY/databus[0]
    SLICE_X1Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.548 r  UUT/CPU_PHY/contents_ram[27][0]_i_1/O
                         net (fo=1, routed)           0.000    15.548    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[0]
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X1Y57          FDCE (Setup_fdce_C_D)        0.031    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.548    
  -------------------------------------------------------------------
                         slack                                 33.451    

Slack (MET) :             33.477ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.245ns  (logic 2.892ns (17.803%)  route 13.353ns (82.197%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X21Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=11, routed)          0.323     0.056    UUT/DMA_PHY/current_state__0[0]
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.118     0.174 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=43, routed)          1.160     1.334    UUT/DMA_PHY/current_state_0[0]
    SLICE_X13Y38         LUT3 (Prop_lut3_I0_O)        0.354     1.688 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          0.986     2.674    UUT/CPU_PHY/contents_ram_reg[17][0]
    SLICE_X18Y38         LUT5 (Prop_lut5_I0_O)        0.354     3.028 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.709     3.737    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_20_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I3_O)        0.326     4.063 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.733     8.795    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X6Y56          LUT6 (Prop_lut6_I4_O)        0.124     8.919 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     8.919    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X6Y56          MUXF7 (Prop_muxf7_I1_O)      0.247     9.166 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_12/O
                         net (fo=1, routed)           0.000     9.166    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_12_n_0
    SLICE_X6Y56          MUXF8 (Prop_muxf8_I0_O)      0.098     9.264 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_7/O
                         net (fo=1, routed)           0.987    10.252    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_7_n_0
    SLICE_X7Y47          LUT6 (Prop_lut6_I1_O)        0.319    10.571 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           1.510    12.081    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.205 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_4/O
                         net (fo=1, routed)           0.158    12.363    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.487 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.162    12.649    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.773 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=74, routed)          2.624    15.397    UUT/CPU_PHY/databus[5]
    SLICE_X7Y56          LUT6 (Prop_lut6_I3_O)        0.124    15.521 r  UUT/CPU_PHY/contents_ram[41][5]_i_1/O
                         net (fo=1, routed)           0.000    15.521    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][7]_1[5]
    SLICE_X7Y56          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y56          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][5]/C
                         clock pessimism              0.487    49.070    
                         clock uncertainty           -0.103    48.967    
    SLICE_X7Y56          FDCE (Setup_fdce_C_D)        0.031    48.998    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][5]
  -------------------------------------------------------------------
                         required time                         48.998    
                         arrival time                         -15.521    
  -------------------------------------------------------------------
                         slack                                 33.477    

Slack (MET) :             33.493ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.237ns  (logic 2.343ns (14.430%)  route 13.894ns (85.570%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 48.585 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.750    15.384    UUT/CPU_PHY/databus[0]
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.124    15.508 r  UUT/CPU_PHY/contents_ram[21][0]_i_1/O
                         net (fo=1, routed)           0.000    15.508    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][7]_1[0]
    SLICE_X0Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.605    48.585    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                         clock pessimism              0.487    49.072    
                         clock uncertainty           -0.103    48.969    
    SLICE_X0Y55          FDCE (Setup_fdce_C_D)        0.032    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 33.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X13Y44         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[2]/Q
                         net (fo=1, routed)           0.091    -0.291    UUT/RS232_PHY/Data_in[2]
    SLICE_X12Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X12Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[2]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X12Y44         FDCE (Hold_fdce_C_D)         0.085    -0.425    UUT/RS232_PHY/Data_FF_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.195%)  route 0.216ns (56.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.637    -0.527    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X10Y35         FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Shift/Qtemp_reg[4]/Q
                         net (fo=2, routed)           0.216    -0.147    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.448    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155    -0.293    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.409%)  route 0.232ns (58.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y35          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.232    -0.131    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.286    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.640    -0.524    UUT/DMA_PHY/clk_out1
    SLICE_X18Y44         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/DMA_PHY/TX_Data_reg[6]/Q
                         net (fo=1, routed)           0.103    -0.280    UUT/RS232_PHY/Data_in[6]
    SLICE_X17Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X17Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X17Y44         FDCE (Hold_fdce_C_D)         0.066    -0.442    UUT/RS232_PHY/Data_FF_reg[6]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.575%)  route 0.127ns (47.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X15Y33         FDCE                                         r  UUT/ALU_PHY/A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/A_reg[2]/Q
                         net (fo=12, routed)          0.127    -0.259    UUT/ALU_PHY/Q[2]
    SLICE_X16Y32         FDCE                                         r  UUT/ALU_PHY/A_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.908    -0.765    UUT/ALU_PHY/clk_out1
    SLICE_X16Y32         FDCE                                         r  UUT/ALU_PHY/A_r_reg[2]/C
                         clock pessimism              0.272    -0.494    
    SLICE_X16Y32         FDCE (Hold_fdce_C_D)         0.070    -0.424    UUT/ALU_PHY/A_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X13Y44         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[4]/Q
                         net (fo=1, routed)           0.122    -0.260    UUT/RS232_PHY/Data_in[4]
    SLICE_X12Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X12Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[4]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X12Y44         FDCE (Hold_fdce_C_D)         0.084    -0.426    UUT/RS232_PHY/Data_FF_reg[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.270%)  route 0.113ns (37.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X17Y34         FDCE                                         r  UUT/ALU_PHY/A_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/A_r_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.274    UUT/CPU_PHY/A_reg[7]_0[1]
    SLICE_X15Y34         LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  UUT/CPU_PHY/A[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    UUT/ALU_PHY/A_reg[7]_4[1]
    SLICE_X15Y34         FDCE                                         r  UUT/ALU_PHY/A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X15Y34         FDCE                                         r  UUT/ALU_PHY/A_reg[1]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X15Y34         FDCE (Hold_fdce_C_D)         0.092    -0.400    UUT/ALU_PHY/A_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X17Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_i_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.265    UUT/ALU_PHY/Index_Reg_i_reg[7]_0[3]
    SLICE_X17Y36         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X17Y36         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                         clock pessimism              0.250    -0.513    
    SLICE_X17Y36         FDCE (Hold_fdce_C_D)         0.070    -0.443    UUT/ALU_PHY/Index_Reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.622%)  route 0.148ns (44.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X17Y34         FDCE                                         r  UUT/ALU_PHY/B_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/B_r_reg[0]/Q
                         net (fo=1, routed)           0.148    -0.238    UUT/CPU_PHY/B_reg[7][0]
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.045    -0.193 r  UUT/CPU_PHY/B[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    UUT/ALU_PHY/B_reg[7]_1[0]
    SLICE_X14Y34         FDCE                                         r  UUT/ALU_PHY/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X14Y34         FDCE                                         r  UUT/ALU_PHY/B_reg[0]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.120    -0.372    UUT/ALU_PHY/B_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X17Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_i_reg[0]/Q
                         net (fo=2, routed)           0.124    -0.263    UUT/ALU_PHY/Index_Reg_i_reg[7]_0[0]
    SLICE_X17Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X17Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[0]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X17Y34         FDCE (Hold_fdce_C_D)         0.071    -0.443    UUT/ALU_PHY/Index_Reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y14     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y14     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y72      contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y74      contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y74      contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y74      contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y75      contador_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y75      contador_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.278ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.134ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       23.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.278ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.451ns  (logic 2.343ns (14.242%)  route 14.108ns (85.758%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.964    15.598    UUT/CPU_PHY/databus[0]
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.722 r  UUT/CPU_PHY/contents_ram[19][0]_i_1/O
                         net (fo=1, routed)           0.000    15.722    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]_1[0]
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.100    48.972    
    SLICE_X0Y57          FDCE (Setup_fdce_C_D)        0.029    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.722    
  -------------------------------------------------------------------
                         slack                                 33.278    

Slack (MET) :             33.288ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.442ns  (logic 2.343ns (14.250%)  route 14.099ns (85.750%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.954    15.589    UUT/CPU_PHY/databus[0]
    SLICE_X1Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.713 r  UUT/CPU_PHY/contents_ram[16][0]_i_1/O
                         net (fo=1, routed)           0.000    15.713    UUT/RAM_PHY/RAM_especifica/D[0]
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.100    48.972    
    SLICE_X1Y57          FDCE (Setup_fdce_C_D)        0.029    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.713    
  -------------------------------------------------------------------
                         slack                                 33.288    

Slack (MET) :             33.288ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.444ns  (logic 2.343ns (14.249%)  route 14.101ns (85.751%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.956    15.591    UUT/CPU_PHY/databus[0]
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.715 r  UUT/CPU_PHY/contents_ram[20][0]_i_1/O
                         net (fo=1, routed)           0.000    15.715    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[0]
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.100    48.972    
    SLICE_X0Y57          FDCE (Setup_fdce_C_D)        0.031    49.003    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]
  -------------------------------------------------------------------
                         required time                         49.003    
                         arrival time                         -15.715    
  -------------------------------------------------------------------
                         slack                                 33.288    

Slack (MET) :             33.288ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.444ns  (logic 2.343ns (14.249%)  route 14.101ns (85.751%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.956    15.591    UUT/CPU_PHY/databus[0]
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124    15.715 r  UUT/CPU_PHY/contents_ram[22][0]_i_1/O
                         net (fo=1, routed)           0.000    15.715    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][7]_1[0]
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.100    48.972    
    SLICE_X1Y57          FDCE (Setup_fdce_C_D)        0.031    49.003    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]
  -------------------------------------------------------------------
                         required time                         49.003    
                         arrival time                         -15.715    
  -------------------------------------------------------------------
                         slack                                 33.288    

Slack (MET) :             33.332ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.399ns  (logic 2.343ns (14.287%)  route 14.056ns (85.713%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.912    15.547    UUT/CPU_PHY/databus[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I3_O)        0.124    15.671 r  UUT/CPU_PHY/contents_ram[34][0]_i_1/O
                         net (fo=1, routed)           0.000    15.671    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][7]_1[0]
    SLICE_X1Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.100    48.974    
    SLICE_X1Y52          FDCE (Setup_fdce_C_D)        0.029    49.003    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][0]
  -------------------------------------------------------------------
                         required time                         49.003    
                         arrival time                         -15.671    
  -------------------------------------------------------------------
                         slack                                 33.332    

Slack (MET) :             33.392ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.389ns  (logic 2.343ns (14.296%)  route 14.046ns (85.703%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 48.585 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.901    15.536    UUT/CPU_PHY/databus[0]
    SLICE_X2Y56          LUT6 (Prop_lut6_I5_O)        0.124    15.660 r  UUT/CPU_PHY/contents_ram[28][0]_i_1/O
                         net (fo=1, routed)           0.000    15.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]_1[0]
    SLICE_X2Y56          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.605    48.585    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y56          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/C
                         clock pessimism              0.487    49.072    
                         clock uncertainty           -0.100    48.973    
    SLICE_X2Y56          FDCE (Setup_fdce_C_D)        0.079    49.052    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]
  -------------------------------------------------------------------
                         required time                         49.052    
                         arrival time                         -15.660    
  -------------------------------------------------------------------
                         slack                                 33.392    

Slack (MET) :             33.453ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.279ns  (logic 2.343ns (14.393%)  route 13.936ns (85.607%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.791    15.426    UUT/CPU_PHY/databus[0]
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.550 r  UUT/CPU_PHY/contents_ram[23][0]_i_1/O
                         net (fo=1, routed)           0.000    15.550    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]_1[0]
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.100    48.972    
    SLICE_X0Y57          FDCE (Setup_fdce_C_D)        0.031    49.003    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]
  -------------------------------------------------------------------
                         required time                         49.003    
                         arrival time                         -15.550    
  -------------------------------------------------------------------
                         slack                                 33.453    

Slack (MET) :             33.455ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.277ns  (logic 2.343ns (14.395%)  route 13.934ns (85.605%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.789    15.424    UUT/CPU_PHY/databus[0]
    SLICE_X1Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.548 r  UUT/CPU_PHY/contents_ram[27][0]_i_1/O
                         net (fo=1, routed)           0.000    15.548    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[0]
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.100    48.972    
    SLICE_X1Y57          FDCE (Setup_fdce_C_D)        0.031    49.003    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]
  -------------------------------------------------------------------
                         required time                         49.003    
                         arrival time                         -15.548    
  -------------------------------------------------------------------
                         slack                                 33.455    

Slack (MET) :             33.480ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.245ns  (logic 2.892ns (17.803%)  route 13.353ns (82.197%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X21Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=11, routed)          0.323     0.056    UUT/DMA_PHY/current_state__0[0]
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.118     0.174 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=43, routed)          1.160     1.334    UUT/DMA_PHY/current_state_0[0]
    SLICE_X13Y38         LUT3 (Prop_lut3_I0_O)        0.354     1.688 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          0.986     2.674    UUT/CPU_PHY/contents_ram_reg[17][0]
    SLICE_X18Y38         LUT5 (Prop_lut5_I0_O)        0.354     3.028 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.709     3.737    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_20_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I3_O)        0.326     4.063 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.733     8.795    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X6Y56          LUT6 (Prop_lut6_I4_O)        0.124     8.919 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     8.919    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X6Y56          MUXF7 (Prop_muxf7_I1_O)      0.247     9.166 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_12/O
                         net (fo=1, routed)           0.000     9.166    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_12_n_0
    SLICE_X6Y56          MUXF8 (Prop_muxf8_I0_O)      0.098     9.264 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_7/O
                         net (fo=1, routed)           0.987    10.252    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_7_n_0
    SLICE_X7Y47          LUT6 (Prop_lut6_I1_O)        0.319    10.571 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           1.510    12.081    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.205 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_4/O
                         net (fo=1, routed)           0.158    12.363    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.487 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.162    12.649    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.773 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=74, routed)          2.624    15.397    UUT/CPU_PHY/databus[5]
    SLICE_X7Y56          LUT6 (Prop_lut6_I3_O)        0.124    15.521 r  UUT/CPU_PHY/contents_ram[41][5]_i_1/O
                         net (fo=1, routed)           0.000    15.521    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][7]_1[5]
    SLICE_X7Y56          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y56          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][5]/C
                         clock pessimism              0.487    49.070    
                         clock uncertainty           -0.100    48.971    
    SLICE_X7Y56          FDCE (Setup_fdce_C_D)        0.031    49.002    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][5]
  -------------------------------------------------------------------
                         required time                         49.002    
                         arrival time                         -15.521    
  -------------------------------------------------------------------
                         slack                                 33.480    

Slack (MET) :             33.496ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.237ns  (logic 2.343ns (14.430%)  route 13.894ns (85.570%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 48.585 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.750    15.384    UUT/CPU_PHY/databus[0]
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.124    15.508 r  UUT/CPU_PHY/contents_ram[21][0]_i_1/O
                         net (fo=1, routed)           0.000    15.508    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][7]_1[0]
    SLICE_X0Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.605    48.585    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                         clock pessimism              0.487    49.072    
                         clock uncertainty           -0.100    48.973    
    SLICE_X0Y55          FDCE (Setup_fdce_C_D)        0.032    49.005    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]
  -------------------------------------------------------------------
                         required time                         49.005    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 33.496    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X13Y44         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[2]/Q
                         net (fo=1, routed)           0.091    -0.291    UUT/RS232_PHY/Data_in[2]
    SLICE_X12Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X12Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[2]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X12Y44         FDCE (Hold_fdce_C_D)         0.085    -0.425    UUT/RS232_PHY/Data_FF_reg[2]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.195%)  route 0.216ns (56.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.637    -0.527    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X10Y35         FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Shift/Qtemp_reg[4]/Q
                         net (fo=2, routed)           0.216    -0.147    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.448    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155    -0.293    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.409%)  route 0.232ns (58.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y35          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.232    -0.131    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.286    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.640    -0.524    UUT/DMA_PHY/clk_out1
    SLICE_X18Y44         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/DMA_PHY/TX_Data_reg[6]/Q
                         net (fo=1, routed)           0.103    -0.280    UUT/RS232_PHY/Data_in[6]
    SLICE_X17Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X17Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/C
                         clock pessimism              0.250    -0.508    
    SLICE_X17Y44         FDCE (Hold_fdce_C_D)         0.066    -0.442    UUT/RS232_PHY/Data_FF_reg[6]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.575%)  route 0.127ns (47.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X15Y33         FDCE                                         r  UUT/ALU_PHY/A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/A_reg[2]/Q
                         net (fo=12, routed)          0.127    -0.259    UUT/ALU_PHY/Q[2]
    SLICE_X16Y32         FDCE                                         r  UUT/ALU_PHY/A_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.908    -0.765    UUT/ALU_PHY/clk_out1
    SLICE_X16Y32         FDCE                                         r  UUT/ALU_PHY/A_r_reg[2]/C
                         clock pessimism              0.272    -0.494    
    SLICE_X16Y32         FDCE (Hold_fdce_C_D)         0.070    -0.424    UUT/ALU_PHY/A_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X13Y44         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[4]/Q
                         net (fo=1, routed)           0.122    -0.260    UUT/RS232_PHY/Data_in[4]
    SLICE_X12Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X12Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[4]/C
                         clock pessimism              0.248    -0.510    
    SLICE_X12Y44         FDCE (Hold_fdce_C_D)         0.084    -0.426    UUT/RS232_PHY/Data_FF_reg[4]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.270%)  route 0.113ns (37.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X17Y34         FDCE                                         r  UUT/ALU_PHY/A_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/A_r_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.274    UUT/CPU_PHY/A_reg[7]_0[1]
    SLICE_X15Y34         LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  UUT/CPU_PHY/A[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    UUT/ALU_PHY/A_reg[7]_4[1]
    SLICE_X15Y34         FDCE                                         r  UUT/ALU_PHY/A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X15Y34         FDCE                                         r  UUT/ALU_PHY/A_reg[1]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X15Y34         FDCE (Hold_fdce_C_D)         0.092    -0.400    UUT/ALU_PHY/A_reg[1]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X17Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_i_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.265    UUT/ALU_PHY/Index_Reg_i_reg[7]_0[3]
    SLICE_X17Y36         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X17Y36         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                         clock pessimism              0.250    -0.513    
    SLICE_X17Y36         FDCE (Hold_fdce_C_D)         0.070    -0.443    UUT/ALU_PHY/Index_Reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.622%)  route 0.148ns (44.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X17Y34         FDCE                                         r  UUT/ALU_PHY/B_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/B_r_reg[0]/Q
                         net (fo=1, routed)           0.148    -0.238    UUT/CPU_PHY/B_reg[7][0]
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.045    -0.193 r  UUT/CPU_PHY/B[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    UUT/ALU_PHY/B_reg[7]_1[0]
    SLICE_X14Y34         FDCE                                         r  UUT/ALU_PHY/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X14Y34         FDCE                                         r  UUT/ALU_PHY/B_reg[0]/C
                         clock pessimism              0.272    -0.492    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.120    -0.372    UUT/ALU_PHY/B_reg[0]
  -------------------------------------------------------------------
                         required time                          0.372    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X17Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_i_reg[0]/Q
                         net (fo=2, routed)           0.124    -0.263    UUT/ALU_PHY/Index_Reg_i_reg[7]_0[0]
    SLICE_X17Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X17Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[0]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X17Y34         FDCE (Hold_fdce_C_D)         0.071    -0.443    UUT/ALU_PHY/Index_Reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.180    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y14     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         50.000      47.056     RAMB18_X0Y14     UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y16   clk_20MHz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y72      contador_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y74      contador_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y74      contador_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y74      contador_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y75      contador_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         50.000      49.000     SLICE_X0Y75      contador_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X14Y37     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         25.000      23.750     SLICE_X12Y38     UUT/RAM_PHY/RAM_general/contents_ram_reg_0_127_0_0__1/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   clk_20MHz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       33.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.275ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.451ns  (logic 2.343ns (14.242%)  route 14.108ns (85.758%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.964    15.598    UUT/CPU_PHY/databus[0]
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.722 r  UUT/CPU_PHY/contents_ram[19][0]_i_1/O
                         net (fo=1, routed)           0.000    15.722    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]_1[0]
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X0Y57          FDCE (Setup_fdce_C_D)        0.029    48.997    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]
  -------------------------------------------------------------------
                         required time                         48.997    
                         arrival time                         -15.722    
  -------------------------------------------------------------------
                         slack                                 33.275    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.442ns  (logic 2.343ns (14.250%)  route 14.099ns (85.750%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.954    15.589    UUT/CPU_PHY/databus[0]
    SLICE_X1Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.713 r  UUT/CPU_PHY/contents_ram[16][0]_i_1/O
                         net (fo=1, routed)           0.000    15.713    UUT/RAM_PHY/RAM_especifica/D[0]
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X1Y57          FDCE (Setup_fdce_C_D)        0.029    48.997    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]
  -------------------------------------------------------------------
                         required time                         48.997    
                         arrival time                         -15.713    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.444ns  (logic 2.343ns (14.249%)  route 14.101ns (85.751%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.956    15.591    UUT/CPU_PHY/databus[0]
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.715 r  UUT/CPU_PHY/contents_ram[20][0]_i_1/O
                         net (fo=1, routed)           0.000    15.715    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[0]
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X0Y57          FDCE (Setup_fdce_C_D)        0.031    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.715    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.444ns  (logic 2.343ns (14.249%)  route 14.101ns (85.751%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.956    15.591    UUT/CPU_PHY/databus[0]
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124    15.715 r  UUT/CPU_PHY/contents_ram[22][0]_i_1/O
                         net (fo=1, routed)           0.000    15.715    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][7]_1[0]
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X1Y57          FDCE (Setup_fdce_C_D)        0.031    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.715    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.329ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.399ns  (logic 2.343ns (14.287%)  route 14.056ns (85.713%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.912    15.547    UUT/CPU_PHY/databus[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I3_O)        0.124    15.671 r  UUT/CPU_PHY/contents_ram[34][0]_i_1/O
                         net (fo=1, routed)           0.000    15.671    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][7]_1[0]
    SLICE_X1Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X1Y52          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.671    
  -------------------------------------------------------------------
                         slack                                 33.329    

Slack (MET) :             33.389ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.389ns  (logic 2.343ns (14.296%)  route 14.046ns (85.703%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 48.585 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.901    15.536    UUT/CPU_PHY/databus[0]
    SLICE_X2Y56          LUT6 (Prop_lut6_I5_O)        0.124    15.660 r  UUT/CPU_PHY/contents_ram[28][0]_i_1/O
                         net (fo=1, routed)           0.000    15.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]_1[0]
    SLICE_X2Y56          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.605    48.585    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y56          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/C
                         clock pessimism              0.487    49.072    
                         clock uncertainty           -0.103    48.969    
    SLICE_X2Y56          FDCE (Setup_fdce_C_D)        0.079    49.048    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]
  -------------------------------------------------------------------
                         required time                         49.048    
                         arrival time                         -15.660    
  -------------------------------------------------------------------
                         slack                                 33.389    

Slack (MET) :             33.450ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.279ns  (logic 2.343ns (14.393%)  route 13.936ns (85.607%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.791    15.426    UUT/CPU_PHY/databus[0]
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.550 r  UUT/CPU_PHY/contents_ram[23][0]_i_1/O
                         net (fo=1, routed)           0.000    15.550    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]_1[0]
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X0Y57          FDCE (Setup_fdce_C_D)        0.031    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.550    
  -------------------------------------------------------------------
                         slack                                 33.450    

Slack (MET) :             33.451ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.277ns  (logic 2.343ns (14.395%)  route 13.934ns (85.605%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.789    15.424    UUT/CPU_PHY/databus[0]
    SLICE_X1Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.548 r  UUT/CPU_PHY/contents_ram[27][0]_i_1/O
                         net (fo=1, routed)           0.000    15.548    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[0]
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X1Y57          FDCE (Setup_fdce_C_D)        0.031    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.548    
  -------------------------------------------------------------------
                         slack                                 33.451    

Slack (MET) :             33.477ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.245ns  (logic 2.892ns (17.803%)  route 13.353ns (82.197%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X21Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=11, routed)          0.323     0.056    UUT/DMA_PHY/current_state__0[0]
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.118     0.174 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=43, routed)          1.160     1.334    UUT/DMA_PHY/current_state_0[0]
    SLICE_X13Y38         LUT3 (Prop_lut3_I0_O)        0.354     1.688 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          0.986     2.674    UUT/CPU_PHY/contents_ram_reg[17][0]
    SLICE_X18Y38         LUT5 (Prop_lut5_I0_O)        0.354     3.028 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.709     3.737    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_20_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I3_O)        0.326     4.063 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.733     8.795    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X6Y56          LUT6 (Prop_lut6_I4_O)        0.124     8.919 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     8.919    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X6Y56          MUXF7 (Prop_muxf7_I1_O)      0.247     9.166 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_12/O
                         net (fo=1, routed)           0.000     9.166    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_12_n_0
    SLICE_X6Y56          MUXF8 (Prop_muxf8_I0_O)      0.098     9.264 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_7/O
                         net (fo=1, routed)           0.987    10.252    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_7_n_0
    SLICE_X7Y47          LUT6 (Prop_lut6_I1_O)        0.319    10.571 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           1.510    12.081    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.205 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_4/O
                         net (fo=1, routed)           0.158    12.363    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.487 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.162    12.649    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.773 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=74, routed)          2.624    15.397    UUT/CPU_PHY/databus[5]
    SLICE_X7Y56          LUT6 (Prop_lut6_I3_O)        0.124    15.521 r  UUT/CPU_PHY/contents_ram[41][5]_i_1/O
                         net (fo=1, routed)           0.000    15.521    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][7]_1[5]
    SLICE_X7Y56          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y56          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][5]/C
                         clock pessimism              0.487    49.070    
                         clock uncertainty           -0.103    48.967    
    SLICE_X7Y56          FDCE (Setup_fdce_C_D)        0.031    48.998    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][5]
  -------------------------------------------------------------------
                         required time                         48.998    
                         arrival time                         -15.521    
  -------------------------------------------------------------------
                         slack                                 33.477    

Slack (MET) :             33.493ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.237ns  (logic 2.343ns (14.430%)  route 13.894ns (85.570%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 48.585 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.750    15.384    UUT/CPU_PHY/databus[0]
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.124    15.508 r  UUT/CPU_PHY/contents_ram[21][0]_i_1/O
                         net (fo=1, routed)           0.000    15.508    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][7]_1[0]
    SLICE_X0Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.605    48.585    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                         clock pessimism              0.487    49.072    
                         clock uncertainty           -0.103    48.969    
    SLICE_X0Y55          FDCE (Setup_fdce_C_D)        0.032    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 33.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X13Y44         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[2]/Q
                         net (fo=1, routed)           0.091    -0.291    UUT/RS232_PHY/Data_in[2]
    SLICE_X12Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X12Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[2]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.103    -0.407    
    SLICE_X12Y44         FDCE (Hold_fdce_C_D)         0.085    -0.322    UUT/RS232_PHY/Data_FF_reg[2]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.195%)  route 0.216ns (56.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.637    -0.527    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X10Y35         FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Shift/Qtemp_reg[4]/Q
                         net (fo=2, routed)           0.216    -0.147    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.448    
                         clock uncertainty            0.103    -0.345    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155    -0.190    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.409%)  route 0.232ns (58.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y35          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.232    -0.131    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
                         clock uncertainty            0.103    -0.366    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.183    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.640    -0.524    UUT/DMA_PHY/clk_out1
    SLICE_X18Y44         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/DMA_PHY/TX_Data_reg[6]/Q
                         net (fo=1, routed)           0.103    -0.280    UUT/RS232_PHY/Data_in[6]
    SLICE_X17Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X17Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.103    -0.405    
    SLICE_X17Y44         FDCE (Hold_fdce_C_D)         0.066    -0.339    UUT/RS232_PHY/Data_FF_reg[6]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.575%)  route 0.127ns (47.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X15Y33         FDCE                                         r  UUT/ALU_PHY/A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/A_reg[2]/Q
                         net (fo=12, routed)          0.127    -0.259    UUT/ALU_PHY/Q[2]
    SLICE_X16Y32         FDCE                                         r  UUT/ALU_PHY/A_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.908    -0.765    UUT/ALU_PHY/clk_out1
    SLICE_X16Y32         FDCE                                         r  UUT/ALU_PHY/A_r_reg[2]/C
                         clock pessimism              0.272    -0.494    
                         clock uncertainty            0.103    -0.391    
    SLICE_X16Y32         FDCE (Hold_fdce_C_D)         0.070    -0.321    UUT/ALU_PHY/A_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X13Y44         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[4]/Q
                         net (fo=1, routed)           0.122    -0.260    UUT/RS232_PHY/Data_in[4]
    SLICE_X12Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X12Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[4]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.103    -0.407    
    SLICE_X12Y44         FDCE (Hold_fdce_C_D)         0.084    -0.323    UUT/RS232_PHY/Data_FF_reg[4]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.270%)  route 0.113ns (37.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X17Y34         FDCE                                         r  UUT/ALU_PHY/A_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/A_r_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.274    UUT/CPU_PHY/A_reg[7]_0[1]
    SLICE_X15Y34         LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  UUT/CPU_PHY/A[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    UUT/ALU_PHY/A_reg[7]_4[1]
    SLICE_X15Y34         FDCE                                         r  UUT/ALU_PHY/A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X15Y34         FDCE                                         r  UUT/ALU_PHY/A_reg[1]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.103    -0.389    
    SLICE_X15Y34         FDCE (Hold_fdce_C_D)         0.092    -0.297    UUT/ALU_PHY/A_reg[1]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X17Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_i_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.265    UUT/ALU_PHY/Index_Reg_i_reg[7]_0[3]
    SLICE_X17Y36         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X17Y36         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                         clock pessimism              0.250    -0.513    
                         clock uncertainty            0.103    -0.410    
    SLICE_X17Y36         FDCE (Hold_fdce_C_D)         0.070    -0.340    UUT/ALU_PHY/Index_Reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.622%)  route 0.148ns (44.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X17Y34         FDCE                                         r  UUT/ALU_PHY/B_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/B_r_reg[0]/Q
                         net (fo=1, routed)           0.148    -0.238    UUT/CPU_PHY/B_reg[7][0]
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.045    -0.193 r  UUT/CPU_PHY/B[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    UUT/ALU_PHY/B_reg[7]_1[0]
    SLICE_X14Y34         FDCE                                         r  UUT/ALU_PHY/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X14Y34         FDCE                                         r  UUT/ALU_PHY/B_reg[0]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.103    -0.389    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.120    -0.269    UUT/ALU_PHY/B_reg[0]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X17Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_i_reg[0]/Q
                         net (fo=2, routed)           0.124    -0.263    UUT/ALU_PHY/Index_Reg_i_reg[7]_0[0]
    SLICE_X17Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X17Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[0]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.103    -0.411    
    SLICE_X17Y34         FDCE (Hold_fdce_C_D)         0.071    -0.340    UUT/ALU_PHY/Index_Reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.275ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.275ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.451ns  (logic 2.343ns (14.242%)  route 14.108ns (85.758%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.964    15.598    UUT/CPU_PHY/databus[0]
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.722 r  UUT/CPU_PHY/contents_ram[19][0]_i_1/O
                         net (fo=1, routed)           0.000    15.722    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][7]_1[0]
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X0Y57          FDCE (Setup_fdce_C_D)        0.029    48.997    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]
  -------------------------------------------------------------------
                         required time                         48.997    
                         arrival time                         -15.722    
  -------------------------------------------------------------------
                         slack                                 33.275    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.442ns  (logic 2.343ns (14.250%)  route 14.099ns (85.750%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.954    15.589    UUT/CPU_PHY/databus[0]
    SLICE_X1Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.713 r  UUT/CPU_PHY/contents_ram[16][0]_i_1/O
                         net (fo=1, routed)           0.000    15.713    UUT/RAM_PHY/RAM_especifica/D[0]
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X1Y57          FDCE (Setup_fdce_C_D)        0.029    48.997    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]
  -------------------------------------------------------------------
                         required time                         48.997    
                         arrival time                         -15.713    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.444ns  (logic 2.343ns (14.249%)  route 14.101ns (85.751%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.956    15.591    UUT/CPU_PHY/databus[0]
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.715 r  UUT/CPU_PHY/contents_ram[20][0]_i_1/O
                         net (fo=1, routed)           0.000    15.715    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][7]_1[0]
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X0Y57          FDCE (Setup_fdce_C_D)        0.031    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.715    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.284ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.444ns  (logic 2.343ns (14.249%)  route 14.101ns (85.751%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.956    15.591    UUT/CPU_PHY/databus[0]
    SLICE_X1Y57          LUT6 (Prop_lut6_I4_O)        0.124    15.715 r  UUT/CPU_PHY/contents_ram[22][0]_i_1/O
                         net (fo=1, routed)           0.000    15.715    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][7]_1[0]
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X1Y57          FDCE (Setup_fdce_C_D)        0.031    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.715    
  -------------------------------------------------------------------
                         slack                                 33.284    

Slack (MET) :             33.329ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.399ns  (logic 2.343ns (14.287%)  route 14.056ns (85.713%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.414ns = ( 48.586 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.912    15.547    UUT/CPU_PHY/databus[0]
    SLICE_X1Y52          LUT6 (Prop_lut6_I3_O)        0.124    15.671 r  UUT/CPU_PHY/contents_ram[34][0]_i_1/O
                         net (fo=1, routed)           0.000    15.671    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][7]_1[0]
    SLICE_X1Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.606    48.586    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y52          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][0]/C
                         clock pessimism              0.487    49.073    
                         clock uncertainty           -0.103    48.970    
    SLICE_X1Y52          FDCE (Setup_fdce_C_D)        0.029    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[34][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.671    
  -------------------------------------------------------------------
                         slack                                 33.329    

Slack (MET) :             33.389ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.389ns  (logic 2.343ns (14.296%)  route 14.046ns (85.703%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 48.585 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.901    15.536    UUT/CPU_PHY/databus[0]
    SLICE_X2Y56          LUT6 (Prop_lut6_I5_O)        0.124    15.660 r  UUT/CPU_PHY/contents_ram[28][0]_i_1/O
                         net (fo=1, routed)           0.000    15.660    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][7]_1[0]
    SLICE_X2Y56          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.605    48.585    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y56          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]/C
                         clock pessimism              0.487    49.072    
                         clock uncertainty           -0.103    48.969    
    SLICE_X2Y56          FDCE (Setup_fdce_C_D)        0.079    49.048    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[28][0]
  -------------------------------------------------------------------
                         required time                         49.048    
                         arrival time                         -15.660    
  -------------------------------------------------------------------
                         slack                                 33.389    

Slack (MET) :             33.450ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.279ns  (logic 2.343ns (14.393%)  route 13.936ns (85.607%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.791    15.426    UUT/CPU_PHY/databus[0]
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.550 r  UUT/CPU_PHY/contents_ram[23][0]_i_1/O
                         net (fo=1, routed)           0.000    15.550    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][7]_1[0]
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X0Y57          FDCE (Setup_fdce_C_D)        0.031    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.550    
  -------------------------------------------------------------------
                         slack                                 33.450    

Slack (MET) :             33.451ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.277ns  (logic 2.343ns (14.395%)  route 13.934ns (85.605%))
  Logic Levels:           11  (LUT5=2 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.416ns = ( 48.584 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.789    15.424    UUT/CPU_PHY/databus[0]
    SLICE_X1Y57          LUT6 (Prop_lut6_I3_O)        0.124    15.548 r  UUT/CPU_PHY/contents_ram[27][0]_i_1/O
                         net (fo=1, routed)           0.000    15.548    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][7]_1[0]
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.604    48.584    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]/C
                         clock pessimism              0.487    49.071    
                         clock uncertainty           -0.103    48.968    
    SLICE_X1Y57          FDCE (Setup_fdce_C_D)        0.031    48.999    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[27][0]
  -------------------------------------------------------------------
                         required time                         48.999    
                         arrival time                         -15.548    
  -------------------------------------------------------------------
                         slack                                 33.451    

Slack (MET) :             33.477ns  (required time - arrival time)
  Source:                 UUT/DMA_PHY/current_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.245ns  (logic 2.892ns (17.803%)  route 13.353ns (82.197%))
  Logic Levels:           12  (LUT1=1 LUT3=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns = ( 48.583 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.816    -0.724    UUT/DMA_PHY/clk_out1
    SLICE_X21Y39         FDCE                                         r  UUT/DMA_PHY/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y39         FDCE (Prop_fdce_C_Q)         0.456    -0.268 f  UUT/DMA_PHY/current_state_reg[0]/Q
                         net (fo=11, routed)          0.323     0.056    UUT/DMA_PHY/current_state__0[0]
    SLICE_X20Y39         LUT1 (Prop_lut1_I0_O)        0.118     0.174 f  UUT/DMA_PHY/current_state_inst__1/O
                         net (fo=43, routed)          1.160     1.334    UUT/DMA_PHY/current_state_0[0]
    SLICE_X13Y38         LUT3 (Prop_lut3_I0_O)        0.354     1.688 r  UUT/DMA_PHY/contents_ram_reg_0_127_0_0_i_13/O
                         net (fo=17, routed)          0.986     2.674    UUT/CPU_PHY/contents_ram_reg[17][0]
    SLICE_X18Y38         LUT5 (Prop_lut5_I0_O)        0.354     3.028 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_20/O
                         net (fo=1, routed)           0.709     3.737    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_20_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I3_O)        0.326     4.063 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_3/O
                         net (fo=596, routed)         4.733     8.795    UUT/RAM_PHY/RAM_especifica/address[0]
    SLICE_X6Y56          LUT6 (Prop_lut6_I4_O)        0.124     8.919 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23/O
                         net (fo=1, routed)           0.000     8.919    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_23_n_0
    SLICE_X6Y56          MUXF7 (Prop_muxf7_I1_O)      0.247     9.166 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_12/O
                         net (fo=1, routed)           0.000     9.166    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_12_n_0
    SLICE_X6Y56          MUXF8 (Prop_muxf8_I0_O)      0.098     9.264 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_7/O
                         net (fo=1, routed)           0.987    10.252    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_7_n_0
    SLICE_X7Y47          LUT6 (Prop_lut6_I1_O)        0.319    10.571 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0__4_i_5/O
                         net (fo=1, routed)           1.510    12.081    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_2_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I0_O)        0.124    12.205 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_4/O
                         net (fo=1, routed)           0.158    12.363    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_4_n_0
    SLICE_X16Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.487 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_2/O
                         net (fo=1, routed)           0.162    12.649    UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_2_n_0
    SLICE_X16Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.773 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0__4_i_1/O
                         net (fo=74, routed)          2.624    15.397    UUT/CPU_PHY/databus[5]
    SLICE_X7Y56          LUT6 (Prop_lut6_I3_O)        0.124    15.521 r  UUT/CPU_PHY/contents_ram[41][5]_i_1/O
                         net (fo=1, routed)           0.000    15.521    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][7]_1[5]
    SLICE_X7Y56          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.603    48.583    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y56          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][5]/C
                         clock pessimism              0.487    49.070    
                         clock uncertainty           -0.103    48.967    
    SLICE_X7Y56          FDCE (Setup_fdce_C_D)        0.031    48.998    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[41][5]
  -------------------------------------------------------------------
                         required time                         48.998    
                         arrival time                         -15.521    
  -------------------------------------------------------------------
                         slack                                 33.477    

Slack (MET) :             33.493ns  (required time - arrival time)
  Source:                 UUT/CPU_PHY/INS_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.237ns  (logic 2.343ns (14.430%)  route 13.894ns (85.570%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.415ns = ( 48.585 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.729ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.811    -0.729    UUT/CPU_PHY/clk_out1
    SLICE_X21Y34         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y34         FDRE (Prop_fdre_C_Q)         0.456    -0.273 f  UUT/CPU_PHY/INS_reg_reg[5]/Q
                         net (fo=22, routed)          1.930     1.657    UUT/CPU_PHY/p_1_in
    SLICE_X18Y37         LUT5 (Prop_lut5_I2_O)        0.152     1.809 f  UUT/CPU_PHY/ACC[6]_i_7/O
                         net (fo=7, routed)           0.692     2.501    UUT/CPU_PHY/ACC[6]_i_7_n_0
    SLICE_X19Y37         LUT6 (Prop_lut6_I4_O)        0.326     2.827 f  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23/O
                         net (fo=8, routed)           0.988     3.815    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_23_n_0
    SLICE_X17Y36         LUT6 (Prop_lut6_I1_O)        0.124     3.939 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_4/O
                         net (fo=596, routed)         3.880     7.819    UUT/RAM_PHY/RAM_especifica/address[1]
    SLICE_X1Y53          LUT6 (Prop_lut6_I2_O)        0.124     7.943 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67/O
                         net (fo=1, routed)           0.000     7.943    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_67_n_0
    SLICE_X1Y53          MUXF7 (Prop_muxf7_I1_O)      0.245     8.188 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56/O
                         net (fo=1, routed)           0.000     8.188    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_56_n_0
    SLICE_X1Y53          MUXF8 (Prop_muxf8_I0_O)      0.104     8.292 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51/O
                         net (fo=1, routed)           1.332     9.624    UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_51_n_0
    SLICE_X1Y47          LUT6 (Prop_lut6_I1_O)        0.316     9.940 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg_0_127_0_0_i_40/O
                         net (fo=1, routed)           1.636    11.576    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_0
    SLICE_X15Y36         LUT6 (Prop_lut6_I0_O)        0.124    11.700 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28/O
                         net (fo=1, routed)           0.264    11.965    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_28_n_0
    SLICE_X15Y36         LUT5 (Prop_lut5_I4_O)        0.124    12.089 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15/O
                         net (fo=1, routed)           0.422    12.511    UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_15_n_0
    SLICE_X14Y36         LUT6 (Prop_lut6_I5_O)        0.124    12.635 r  UUT/CPU_PHY/contents_ram_reg_0_127_0_0_i_1/O
                         net (fo=73, routed)          2.750    15.384    UUT/CPU_PHY/databus[0]
    SLICE_X0Y55          LUT4 (Prop_lut4_I0_O)        0.124    15.508 r  UUT/CPU_PHY/contents_ram[21][0]_i_1/O
                         net (fo=1, routed)           0.000    15.508    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][7]_1[0]
    SLICE_X0Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.605    48.585    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                         clock pessimism              0.487    49.072    
                         clock uncertainty           -0.103    48.969    
    SLICE_X0Y55          FDCE (Setup_fdce_C_D)        0.032    49.001    UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]
  -------------------------------------------------------------------
                         required time                         49.001    
                         arrival time                         -15.508    
  -------------------------------------------------------------------
                         slack                                 33.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.749%)  route 0.091ns (39.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X13Y44         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[2]/Q
                         net (fo=1, routed)           0.091    -0.291    UUT/RS232_PHY/Data_in[2]
    SLICE_X12Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X12Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[2]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.103    -0.407    
    SLICE_X12Y44         FDCE (Hold_fdce_C_D)         0.085    -0.322    UUT/RS232_PHY/Data_FF_reg[2]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Shift/Qtemp_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.195%)  route 0.216ns (56.805%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.637    -0.527    UUT/RS232_PHY/Shift/clk_out1
    SLICE_X10Y35         FDCE                                         r  UUT/RS232_PHY/Shift/Qtemp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y35         FDCE (Prop_fdce_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Shift/Qtemp_reg[4]/Q
                         net (fo=2, routed)           0.216    -0.147    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.272    -0.448    
                         clock uncertainty            0.103    -0.345    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.155    -0.190    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                          -0.147    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.409%)  route 0.232ns (58.591%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.637    -0.527    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X8Y35          FDRE                                         r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y35          FDRE (Prop_fdre_C_Q)         0.164    -0.363 r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/Q
                         net (fo=3, routed)           0.232    -0.131    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram_1[4]
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.953    -0.720    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X0Y14         RAMB18E1                                     r  UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.251    -0.469    
                         clock uncertainty            0.103    -0.366    
    RAMB18_X0Y14         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183    -0.183    UUT/RS232_PHY/Internal_memory/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.183    
                         arrival time                          -0.131    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.640    -0.524    UUT/DMA_PHY/clk_out1
    SLICE_X18Y44         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  UUT/DMA_PHY/TX_Data_reg[6]/Q
                         net (fo=1, routed)           0.103    -0.280    UUT/RS232_PHY/Data_in[6]
    SLICE_X17Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X17Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[6]/C
                         clock pessimism              0.250    -0.508    
                         clock uncertainty            0.103    -0.405    
    SLICE_X17Y44         FDCE (Hold_fdce_C_D)         0.066    -0.339    UUT/RS232_PHY/Data_FF_reg[6]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_r_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.575%)  route 0.127ns (47.425%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.765ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X15Y33         FDCE                                         r  UUT/ALU_PHY/A_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/A_reg[2]/Q
                         net (fo=12, routed)          0.127    -0.259    UUT/ALU_PHY/Q[2]
    SLICE_X16Y32         FDCE                                         r  UUT/ALU_PHY/A_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.908    -0.765    UUT/ALU_PHY/clk_out1
    SLICE_X16Y32         FDCE                                         r  UUT/ALU_PHY/A_r_reg[2]/C
                         clock pessimism              0.272    -0.494    
                         clock uncertainty            0.103    -0.391    
    SLICE_X16Y32         FDCE (Hold_fdce_C_D)         0.070    -0.321    UUT/ALU_PHY/A_r_reg[2]
  -------------------------------------------------------------------
                         required time                          0.321    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 UUT/DMA_PHY/TX_Data_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/RS232_PHY/Data_FF_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.591%)  route 0.122ns (46.409%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.641    -0.523    UUT/DMA_PHY/clk_out1
    SLICE_X13Y44         FDCE                                         r  UUT/DMA_PHY/TX_Data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  UUT/DMA_PHY/TX_Data_reg[4]/Q
                         net (fo=1, routed)           0.122    -0.260    UUT/RS232_PHY/Data_in[4]
    SLICE_X12Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.916    -0.757    UUT/RS232_PHY/clk_out1
    SLICE_X12Y44         FDCE                                         r  UUT/RS232_PHY/Data_FF_reg[4]/C
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.103    -0.407    
    SLICE_X12Y44         FDCE (Hold_fdce_C_D)         0.084    -0.323    UUT/RS232_PHY/Data_FF_reg[4]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/A_r_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/A_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.270%)  route 0.113ns (37.730%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X17Y34         FDCE                                         r  UUT/ALU_PHY/A_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/A_r_reg[1]/Q
                         net (fo=1, routed)           0.113    -0.274    UUT/CPU_PHY/A_reg[7]_0[1]
    SLICE_X15Y34         LUT6 (Prop_lut6_I2_O)        0.045    -0.229 r  UUT/CPU_PHY/A[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    UUT/ALU_PHY/A_reg[7]_4[1]
    SLICE_X15Y34         FDCE                                         r  UUT/ALU_PHY/A_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X15Y34         FDCE                                         r  UUT/ALU_PHY/A_reg[1]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.103    -0.389    
    SLICE_X15Y34         FDCE (Hold_fdce_C_D)         0.092    -0.297    UUT/ALU_PHY/A_reg[1]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_i_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.762ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X17Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_i_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.265    UUT/ALU_PHY/Index_Reg_i_reg[7]_0[3]
    SLICE_X17Y36         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X17Y36         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[3]/C
                         clock pessimism              0.250    -0.513    
                         clock uncertainty            0.103    -0.410    
    SLICE_X17Y36         FDCE (Hold_fdce_C_D)         0.070    -0.340    UUT/ALU_PHY/Index_Reg_r_reg[3]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/B_r_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.622%)  route 0.148ns (44.378%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X17Y34         FDCE                                         r  UUT/ALU_PHY/B_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/B_r_reg[0]/Q
                         net (fo=1, routed)           0.148    -0.238    UUT/CPU_PHY/B_reg[7][0]
    SLICE_X14Y34         LUT6 (Prop_lut6_I4_O)        0.045    -0.193 r  UUT/CPU_PHY/B[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.193    UUT/ALU_PHY/B_reg[7]_1[0]
    SLICE_X14Y34         FDCE                                         r  UUT/ALU_PHY/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X14Y34         FDCE                                         r  UUT/ALU_PHY/B_reg[0]/C
                         clock pessimism              0.272    -0.492    
                         clock uncertainty            0.103    -0.389    
    SLICE_X14Y34         FDCE (Hold_fdce_C_D)         0.120    -0.269    UUT/ALU_PHY/B_reg[0]
  -------------------------------------------------------------------
                         required time                          0.269    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/Index_Reg_i_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/Index_Reg_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.180%)  route 0.124ns (46.820%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X17Y35         FDCE                                         r  UUT/ALU_PHY/Index_Reg_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y35         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/Index_Reg_i_reg[0]/Q
                         net (fo=2, routed)           0.124    -0.263    UUT/ALU_PHY/Index_Reg_i_reg[7]_0[0]
    SLICE_X17Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.910    -0.763    UUT/ALU_PHY/clk_out1
    SLICE_X17Y34         FDCE                                         r  UUT/ALU_PHY/Index_Reg_r_reg[0]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.103    -0.411    
    SLICE_X17Y34         FDCE (Hold_fdce_C_D)         0.071    -0.340    UUT/ALU_PHY/Index_Reg_r_reg[0]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       47.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.614ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.574ns (34.126%)  route 1.108ns (65.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 48.665 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.813    -0.727    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.271 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.584     0.314    UUT/ALU_PHY/FlagZ
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.118     0.432 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.524     0.955    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X24Y39         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.686    48.665    UUT/ALU_PHY/clk_out1
    SLICE_X24Y39         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.568    49.233    
                         clock uncertainty           -0.103    49.130    
    SLICE_X24Y39         FDPE (Recov_fdpe_C_PRE)     -0.561    48.569    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                         48.569    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 47.614    

Slack (MET) :             47.764ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.580ns (34.002%)  route 1.126ns (65.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 48.666 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.813    -0.727    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.584     0.314    UUT/ALU_PHY/FlagZ
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.124     0.438 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.541     0.979    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X22Y39         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.687    48.666    UUT/ALU_PHY/clk_out1
    SLICE_X22Y39         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.585    49.251    
                         clock uncertainty           -0.103    49.148    
    SLICE_X22Y39         FDCE (Recov_fdce_C_CLR)     -0.405    48.743    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                         48.743    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                 47.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.271%)  route 0.409ns (68.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.222    -0.164    UUT/ALU_PHY/FlagZ
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.119 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.186     0.067    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X22Y39         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.914    -0.759    UUT/ALU_PHY/clk_out1
    SLICE_X22Y39         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.250    -0.510    
    SLICE_X22Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.189ns (31.138%)  route 0.418ns (68.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.387 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.222    -0.164    UUT/ALU_PHY/FlagZ
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.048    -0.116 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.196     0.079    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X24Y39         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.913    -0.760    UUT/ALU_PHY/clk_out1
    SLICE_X24Y39         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.272    -0.489    
    SLICE_X24Y39         FDPE (Remov_fdpe_C_PRE)     -0.157    -0.646    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.725    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       47.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.614ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.574ns (34.126%)  route 1.108ns (65.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 48.665 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.813    -0.727    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.271 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.584     0.314    UUT/ALU_PHY/FlagZ
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.118     0.432 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.524     0.955    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X24Y39         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.686    48.665    UUT/ALU_PHY/clk_out1
    SLICE_X24Y39         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.568    49.233    
                         clock uncertainty           -0.103    49.130    
    SLICE_X24Y39         FDPE (Recov_fdpe_C_PRE)     -0.561    48.569    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                         48.569    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 47.614    

Slack (MET) :             47.764ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.580ns (34.002%)  route 1.126ns (65.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 48.666 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.813    -0.727    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.584     0.314    UUT/ALU_PHY/FlagZ
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.124     0.438 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.541     0.979    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X22Y39         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.687    48.666    UUT/ALU_PHY/clk_out1
    SLICE_X22Y39         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.585    49.251    
                         clock uncertainty           -0.103    49.148    
    SLICE_X22Y39         FDCE (Recov_fdce_C_CLR)     -0.405    48.743    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                         48.743    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                 47.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.271%)  route 0.409ns (68.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.222    -0.164    UUT/ALU_PHY/FlagZ
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.119 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.186     0.067    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X22Y39         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.914    -0.759    UUT/ALU_PHY/clk_out1
    SLICE_X22Y39         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.250    -0.510    
                         clock uncertainty            0.103    -0.407    
    SLICE_X22Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.499    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.189ns (31.138%)  route 0.418ns (68.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.387 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.222    -0.164    UUT/ALU_PHY/FlagZ
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.048    -0.116 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.196     0.079    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X24Y39         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.913    -0.760    UUT/ALU_PHY/clk_out1
    SLICE_X24Y39         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.272    -0.489    
                         clock uncertainty            0.103    -0.386    
    SLICE_X24Y39         FDPE (Remov_fdpe_C_PRE)     -0.157    -0.543    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.622    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       47.614ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.566ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.614ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.574ns (34.126%)  route 1.108ns (65.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 48.665 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.813    -0.727    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.271 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.584     0.314    UUT/ALU_PHY/FlagZ
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.118     0.432 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.524     0.955    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X24Y39         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.686    48.665    UUT/ALU_PHY/clk_out1
    SLICE_X24Y39         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.568    49.233    
                         clock uncertainty           -0.103    49.130    
    SLICE_X24Y39         FDPE (Recov_fdpe_C_PRE)     -0.561    48.569    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                         48.569    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 47.614    

Slack (MET) :             47.764ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.580ns (34.002%)  route 1.126ns (65.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 48.666 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.813    -0.727    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.584     0.314    UUT/ALU_PHY/FlagZ
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.124     0.438 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.541     0.979    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X22Y39         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.687    48.666    UUT/ALU_PHY/clk_out1
    SLICE_X22Y39         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.585    49.251    
                         clock uncertainty           -0.103    49.148    
    SLICE_X22Y39         FDCE (Recov_fdce_C_CLR)     -0.405    48.743    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                         48.743    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                 47.764    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.566ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.271%)  route 0.409ns (68.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.222    -0.164    UUT/ALU_PHY/FlagZ
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.119 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.186     0.067    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X22Y39         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.914    -0.759    UUT/ALU_PHY/clk_out1
    SLICE_X22Y39         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.250    -0.510    
                         clock uncertainty            0.103    -0.407    
    SLICE_X22Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.499    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.566    

Slack (MET) :             0.622ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.189ns (31.138%)  route 0.418ns (68.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.387 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.222    -0.164    UUT/ALU_PHY/FlagZ
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.048    -0.116 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.196     0.079    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X24Y39         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.913    -0.760    UUT/ALU_PHY/clk_out1
    SLICE_X24Y39         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.272    -0.489    
                         clock uncertainty            0.103    -0.386    
    SLICE_X24Y39         FDPE (Remov_fdpe_C_PRE)     -0.157    -0.543    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.543    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.622    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       47.617ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.669ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             47.617ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.574ns (34.126%)  route 1.108ns (65.874%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns = ( 48.665 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.813    -0.727    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.271 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.584     0.314    UUT/ALU_PHY/FlagZ
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.118     0.432 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.524     0.955    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X24Y39         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.686    48.665    UUT/ALU_PHY/clk_out1
    SLICE_X24Y39         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.568    49.233    
                         clock uncertainty           -0.100    49.134    
    SLICE_X24Y39         FDPE (Recov_fdpe_C_PRE)     -0.561    48.573    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                         48.573    
                         arrival time                          -0.955    
  -------------------------------------------------------------------
                         slack                                 47.617    

Slack (MET) :             47.767ns  (required time - arrival time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk_out1_clk_wiz_0_1 rise@50.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.580ns (34.002%)  route 1.126ns (65.998%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns = ( 48.666 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.727ns
    Clock Pessimism Removal (CPR):    0.585ns
  Clock Uncertainty:      0.100ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.813    -0.727    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.456    -0.271 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.584     0.314    UUT/ALU_PHY/FlagZ
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.124     0.438 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.541     0.979    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X22Y39         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     50.000    50.000 r  
    E3                                                0.000    50.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    50.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    51.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    45.249 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    46.888    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    46.979 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.687    48.666    UUT/ALU_PHY/clk_out1
    SLICE_X22Y39         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.585    49.251    
                         clock uncertainty           -0.100    49.152    
    SLICE_X22Y39         FDCE (Recov_fdce_C_CLR)     -0.405    48.747    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                         48.747    
                         arrival time                          -0.979    
  -------------------------------------------------------------------
                         slack                                 47.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.669ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.271%)  route 0.409ns (68.729%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.222    -0.164    UUT/ALU_PHY/FlagZ
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.119 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.186     0.067    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X22Y39         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.914    -0.759    UUT/ALU_PHY/clk_out1
    SLICE_X22Y39         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C
                         clock pessimism              0.250    -0.510    
    SLICE_X22Y39         FDCE (Remov_fdce_C_CLR)     -0.092    -0.602    UUT/ALU_PHY/FlagZ_r_reg_C
  -------------------------------------------------------------------
                         required time                          0.602    
                         arrival time                           0.067    
  -------------------------------------------------------------------
                         slack                                  0.669    

Slack (MET) :             0.725ns  (arrival time - required time)
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.189ns (31.138%)  route 0.418ns (68.862%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.528ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.387 f  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.222    -0.164    UUT/ALU_PHY/FlagZ
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.048    -0.116 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.196     0.079    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X24Y39         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.913    -0.760    UUT/ALU_PHY/clk_out1
    SLICE_X24Y39         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C
                         clock pessimism              0.272    -0.489    
    SLICE_X24Y39         FDPE (Remov_fdpe_C_PRE)     -0.157    -0.646    UUT/ALU_PHY/FlagZ_r_reg_P
  -------------------------------------------------------------------
                         required time                          0.646    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.725    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.496ns  (logic 5.327ns (36.750%)  route 9.169ns (63.250%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           2.268     3.793    UUT/RS232_PHY/Transmitter/SW_IBUF[0]
    SLICE_X17Y44         LUT6 (Prop_lut6_I5_O)        0.124     3.917 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433     4.349    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     4.473 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.467    10.941    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    14.496 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    14.496    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.593ns  (logic 1.610ns (16.780%)  route 7.984ns (83.220%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         7.447     8.932    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.056 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.537     9.593    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X23Y39         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.667ns  (logic 0.299ns (8.142%)  route 3.369ns (91.858%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         3.187     3.440    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.045     3.485 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.182     3.667    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X23Y39         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[15]
                            (input port)
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.253ns  (logic 1.637ns (31.170%)  route 3.616ns (68.830%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[15] (IN)
                         net (fo=0)                   0.000     0.000    SW[15]
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  SW_IBUF[15]_inst/O
                         net (fo=2, routed)           0.939     1.231    UUT/RS232_PHY/Transmitter/SW_IBUF[0]
    SLICE_X17Y44         LUT6 (Prop_lut6_I5_O)        0.045     1.276 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.135     1.411    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.045     1.456 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.541     3.997    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     5.253 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     5.253    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RS232_PHY/Transmitter/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.089ns  (logic 4.521ns (34.544%)  route 8.567ns (65.456%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.819    -0.721    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X18Y45         FDCE                                         r  UUT/RS232_PHY/Transmitter/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.302 r  UUT/RS232_PHY/Transmitter/data_count_reg[2]/Q
                         net (fo=7, routed)           1.000     0.698    UUT/RS232_PHY/Transmitter/data_count_reg_n_0_[2]
    SLICE_X17Y44         LUT6 (Prop_lut6_I4_O)        0.299     0.997 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.667     1.664    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_5_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I2_O)        0.124     1.788 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433     2.221    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     2.345 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.467     8.813    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    12.368 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    12.368    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.160ns  (logic 4.544ns (44.728%)  route 5.616ns (55.272%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.899    -0.641    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518    -0.123 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.283     1.160    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X3Y51          LUT4 (Prop_lut4_I2_O)        0.150     1.310 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433     1.743    UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.326     2.069 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.899     5.969    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.519 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     9.519    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.429ns  (logic 4.539ns (48.144%)  route 4.889ns (51.856%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.899    -0.641    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518    -0.123 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.217     1.094    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X4Y51          LUT4 (Prop_lut4_I3_O)        0.152     1.246 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.591     1.837    UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.332     2.169 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.082     5.251    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.788 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     8.788    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.331ns  (logic 4.208ns (45.098%)  route 5.123ns (54.902%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.705    -0.835    clk
    SLICE_X0Y75          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.419    -0.416 r  contador_reg[16]/Q
                         net (fo=12, routed)          1.849     1.433    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.296     1.729 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.274     5.003    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.496 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     8.496    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.694ns  (logic 4.300ns (49.456%)  route 4.394ns (50.544%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.899    -0.641    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518    -0.123 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.224     1.101    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X4Y51          LUT4 (Prop_lut4_I3_O)        0.124     1.225 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.669     1.894    UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I5_O)        0.124     2.018 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.501     4.519    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.053 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     8.053    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.274ns  (logic 4.557ns (55.072%)  route 3.717ns (44.928%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.899    -0.641    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518    -0.123 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.224     1.101    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X4Y51          LUT4 (Prop_lut4_I0_O)        0.152     1.253 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.436     1.689    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_3_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I4_O)        0.326     2.015 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.057     4.073    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.633 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     7.633    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.112ns  (logic 4.557ns (56.183%)  route 3.554ns (43.817%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.899    -0.641    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.488     1.365    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X3Y50          LUT4 (Prop_lut4_I3_O)        0.152     1.517 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.266     1.783    UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I5_O)        0.332     2.115 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.801     3.916    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.471 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     7.471    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.285ns  (logic 4.292ns (51.804%)  route 3.993ns (48.196%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.705    -0.835    clk
    SLICE_X0Y75          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.419    -0.416 r  contador_reg[16]/Q
                         net (fo=12, routed)          2.191     1.775    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X3Y50          LUT6 (Prop_lut6_I4_O)        0.296     2.071 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.802     3.873    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.450 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     7.450    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.598ns  (logic 4.251ns (55.944%)  route 3.347ns (44.056%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.705    -0.835    clk
    SLICE_X0Y75          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.419    -0.416 f  contador_reg[16]/Q
                         net (fo=12, routed)          1.819     1.403    AN_OBUF[0]
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.296     1.699 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.529     3.228    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.763 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.763    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 4.130ns (55.569%)  route 3.302ns (44.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.705    -0.835    clk
    SLICE_X0Y75          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.419    -0.416 r  contador_reg[16]/Q
                         net (fo=12, routed)          3.302     2.886    AN_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.711     6.597 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     6.597    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.186ns (31.502%)  route 0.404ns (68.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.222    -0.164    UUT/ALU_PHY/FlagZ
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.119 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.182     0.063    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X23Y39         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.394ns (81.889%)  route 0.308ns (18.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.604    -0.560    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y56          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/Q
                         net (fo=3, routed)           0.308    -0.111    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.142 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.142    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.410ns (80.323%)  route 0.346ns (19.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.603    -0.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/Q
                         net (fo=3, routed)           0.346    -0.075    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.195 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.195    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.396ns (79.279%)  route 0.365ns (20.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.604    -0.560    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/Q
                         net (fo=3, routed)           0.365    -0.054    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.200 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.200    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.412ns (79.417%)  route 0.366ns (20.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.603    -0.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/Q
                         net (fo=3, routed)           0.366    -0.054    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.216 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.216    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.389ns (75.165%)  route 0.459ns (24.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.603    -0.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/Q
                         net (fo=3, routed)           0.459     0.039    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.287 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.287    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.393ns (75.240%)  route 0.459ns (24.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.603    -0.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/Q
                         net (fo=3, routed)           0.459     0.038    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.291 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.291    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.373ns (72.878%)  route 0.511ns (27.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.603    -0.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/Q
                         net (fo=3, routed)           0.511     0.091    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.323 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.323    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.442ns (69.258%)  route 0.640ns (30.742%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.604    -0.560    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=10, routed)          0.264    -0.155    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[5]
    SLICE_X3Y50          LUT6 (Prop_lut6_I1_O)        0.045    -0.110 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.376     0.266    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.256     1.522 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     1.522    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.508ns (71.731%)  route 0.594ns (28.269%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.604    -0.560    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y50          FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDPE (Prop_fdpe_C_Q)         0.141    -0.419 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/Q
                         net (fo=10, routed)          0.167    -0.252    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[0]
    SLICE_X3Y50          LUT4 (Prop_lut4_I3_O)        0.045    -0.207 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.049    -0.158    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_2_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I5_O)        0.045    -0.113 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.378     0.265    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     1.543 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     1.543    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/RS232_PHY/Transmitter/data_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UART_RXD_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.089ns  (logic 4.521ns (34.544%)  route 8.567ns (65.456%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.819    -0.721    UUT/RS232_PHY/Transmitter/clk_out1
    SLICE_X18Y45         FDCE                                         r  UUT/RS232_PHY/Transmitter/data_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDCE (Prop_fdce_C_Q)         0.419    -0.302 r  UUT/RS232_PHY/Transmitter/data_count_reg[2]/Q
                         net (fo=7, routed)           1.000     0.698    UUT/RS232_PHY/Transmitter/data_count_reg_n_0_[2]
    SLICE_X17Y44         LUT6 (Prop_lut6_I4_O)        0.299     0.997 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_5/O
                         net (fo=1, routed)           0.667     1.664    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_5_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I2_O)        0.124     1.788 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433     2.221    UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_2_n_0
    SLICE_X17Y44         LUT6 (Prop_lut6_I0_O)        0.124     2.345 r  UUT/RS232_PHY/Transmitter/UART_RXD_OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.467     8.813    UART_RXD_OUT_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.555    12.368 r  UART_RXD_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    12.368    UART_RXD_OUT
    D4                                                                r  UART_RXD_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.160ns  (logic 4.544ns (44.728%)  route 5.616ns (55.272%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.899    -0.641    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518    -0.123 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.283     1.160    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X3Y51          LUT4 (Prop_lut4_I2_O)        0.150     1.310 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.433     1.743    UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_2_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.326     2.069 r  UUT/RAM_PHY/RAM_especifica/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.899     5.969    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.550     9.519 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     9.519    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.429ns  (logic 4.539ns (48.144%)  route 4.889ns (51.856%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.899    -0.641    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518    -0.123 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.217     1.094    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X4Y51          LUT4 (Prop_lut4_I3_O)        0.152     1.246 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.591     1.837    UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_2_n_0
    SLICE_X3Y51          LUT6 (Prop_lut6_I5_O)        0.332     2.169 r  UUT/RAM_PHY/RAM_especifica/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.082     5.251    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537     8.788 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     8.788    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.331ns  (logic 4.208ns (45.098%)  route 5.123ns (54.902%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.705    -0.835    clk
    SLICE_X0Y75          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.419    -0.416 r  contador_reg[16]/Q
                         net (fo=12, routed)          1.849     1.433    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X3Y51          LUT6 (Prop_lut6_I4_O)        0.296     1.729 r  UUT/RAM_PHY/RAM_especifica/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.274     5.003    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.496 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     8.496    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.694ns  (logic 4.300ns (49.456%)  route 4.394ns (50.544%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.899    -0.641    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518    -0.123 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.224     1.101    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X4Y51          LUT4 (Prop_lut4_I3_O)        0.124     1.225 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.669     1.894    UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_2_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I5_O)        0.124     2.018 r  UUT/RAM_PHY/RAM_especifica/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.501     4.519    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.053 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     8.053    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.274ns  (logic 4.557ns (55.072%)  route 3.717ns (44.928%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.899    -0.641    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518    -0.123 f  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.224     1.101    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X4Y51          LUT4 (Prop_lut4_I0_O)        0.152     1.253 f  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_3/O
                         net (fo=1, routed)           0.436     1.689    UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_3_n_0
    SLICE_X4Y51          LUT6 (Prop_lut6_I4_O)        0.326     2.015 r  UUT/RAM_PHY/RAM_especifica/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.057     4.073    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.561     7.633 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     7.633    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.112ns  (logic 4.557ns (56.183%)  route 3.554ns (43.817%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.899    -0.641    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X2Y43          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDCE (Prop_fdce_C_Q)         0.518    -0.123 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][3]/Q
                         net (fo=9, routed)           1.488     1.365    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[3]
    SLICE_X3Y50          LUT4 (Prop_lut4_I3_O)        0.152     1.517 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.266     1.783    UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_2_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I5_O)        0.332     2.115 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.801     3.916    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555     7.471 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     7.471    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.285ns  (logic 4.292ns (51.804%)  route 3.993ns (48.196%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.705    -0.835    clk
    SLICE_X0Y75          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.419    -0.416 r  contador_reg[16]/Q
                         net (fo=12, routed)          2.191     1.775    UUT/RAM_PHY/RAM_especifica/Q[0]
    SLICE_X3Y50          LUT6 (Prop_lut6_I4_O)        0.296     2.071 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.802     3.873    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.577     7.450 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     7.450    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.598ns  (logic 4.251ns (55.944%)  route 3.347ns (44.056%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.705    -0.835    clk
    SLICE_X0Y75          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.419    -0.416 f  contador_reg[16]/Q
                         net (fo=12, routed)          1.819     1.403    AN_OBUF[0]
    SLICE_X0Y103         LUT1 (Prop_lut1_I0_O)        0.296     1.699 r  AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.529     3.228    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.763 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.763    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 contador_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.432ns  (logic 4.130ns (55.569%)  route 3.302ns (44.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.705    -0.835    clk
    SLICE_X0Y75          FDCE                                         r  contador_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDCE (Prop_fdce_C_Q)         0.419    -0.416 r  contador_reg[16]/Q
                         net (fo=12, routed)          3.302     2.886    AN_OBUF[0]
    H15                  OBUF (Prop_obuf_I_O)         3.711     6.597 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     6.597    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/ALU_PHY/FlagZ_i_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.186ns (31.502%)  route 0.404ns (68.498%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.636    -0.528    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y36         FDCE (Prop_fdce_C_Q)         0.141    -0.387 r  UUT/ALU_PHY/FlagZ_i_reg/Q
                         net (fo=7, routed)           0.222    -0.164    UUT/ALU_PHY/FlagZ
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.045    -0.119 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.182     0.063    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X23Y39         LDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_LDC/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.702ns  (logic 1.394ns (81.889%)  route 0.308ns (18.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.604    -0.560    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y56          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y56          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[18][0]/Q
                         net (fo=3, routed)           0.308    -0.111    LED_OBUF[10]
    U14                  OBUF (Prop_obuf_I_O)         1.253     1.142 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.142    LED[10]
    U14                                                               r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.756ns  (logic 1.410ns (80.323%)  route 0.346ns (19.677%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.603    -0.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[23][0]/Q
                         net (fo=3, routed)           0.346    -0.075    LED_OBUF[15]
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.195 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     1.195    LED[15]
    V11                                                               r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.396ns (79.279%)  route 0.365ns (20.721%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.604    -0.560    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y55          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[21][0]/Q
                         net (fo=3, routed)           0.365    -0.054    LED_OBUF[13]
    V14                  OBUF (Prop_obuf_I_O)         1.255     1.200 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     1.200    LED[13]
    V14                                                               r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.778ns  (logic 1.412ns (79.417%)  route 0.366ns (20.583%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.603    -0.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[22][0]/Q
                         net (fo=3, routed)           0.366    -0.054    LED_OBUF[14]
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.216 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     1.216    LED[14]
    V12                                                               r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.389ns (75.165%)  route 0.459ns (24.835%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.603    -0.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X1Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[16][0]/Q
                         net (fo=3, routed)           0.459     0.039    LED_OBUF[8]
    V16                  OBUF (Prop_obuf_I_O)         1.248     1.287 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     1.287    LED[8]
    V16                                                               r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.852ns  (logic 1.393ns (75.240%)  route 0.459ns (24.760%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.603    -0.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[20][0]/Q
                         net (fo=3, routed)           0.459     0.038    LED_OBUF[12]
    V15                  OBUF (Prop_obuf_I_O)         1.252     1.291 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.291    LED[12]
    V15                                                               r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.373ns (72.878%)  route 0.511ns (27.122%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.603    -0.561    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X0Y57          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y57          FDCE (Prop_fdce_C_Q)         0.141    -0.420 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[19][0]/Q
                         net (fo=3, routed)           0.511     0.091    LED_OBUF[11]
    T16                  OBUF (Prop_obuf_I_O)         1.232     1.323 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     1.323    LED[11]
    T16                                                               r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.082ns  (logic 1.442ns (69.258%)  route 0.640ns (30.742%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.604    -0.560    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y50          FDCE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDCE (Prop_fdce_C_Q)         0.141    -0.419 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][5]/Q
                         net (fo=10, routed)          0.264    -0.155    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[5]
    SLICE_X3Y50          LUT6 (Prop_lut6_I1_O)        0.045    -0.110 r  UUT/RAM_PHY/RAM_especifica/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.376     0.266    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.256     1.522 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000     1.522    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.103ns  (logic 1.508ns (71.731%)  route 0.594ns (28.269%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.604    -0.560    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X4Y50          FDPE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          FDPE (Prop_fdpe_C_Q)         0.141    -0.419 r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[49][0]/Q
                         net (fo=10, routed)          0.167    -0.252    UUT/RAM_PHY/RAM_especifica/contents_ram[49]_42[0]
    SLICE_X3Y50          LUT4 (Prop_lut4_I3_O)        0.045    -0.207 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_2/O
                         net (fo=1, routed)           0.049    -0.158    UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_2_n_0
    SLICE_X3Y50          LUT6 (Prop_lut6_I5_O)        0.045    -0.113 r  UUT/RAM_PHY/RAM_especifica/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.378     0.265    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.277     1.543 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000     1.543    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.162ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.093ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.396ns  (logic 0.029ns (2.077%)  route 1.367ns (97.923%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     5.918    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.163     2.755 f  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     3.298    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     3.327 f  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           0.824     4.151    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0_1'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.236ns  (logic 0.091ns (2.812%)  route 3.145ns (97.188%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.161ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.091ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkf_buf/O
                         net (fo=1, routed)           1.506    -1.515    clk_20MHz/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  clk_20MHz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           841 Endpoints
Min Delay           841 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.606ns  (logic 1.636ns (17.029%)  route 7.970ns (82.971%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         7.447     8.932    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.150     9.082 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.524     9.606    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X24Y39         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.686    -1.335    UUT/ALU_PHY/clk_out1
    SLICE_X24Y39         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.598ns  (logic 1.610ns (16.773%)  route 7.988ns (83.227%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         7.447     8.932    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.056 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.541     9.598    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X22Y39         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.687    -1.334    UUT/ALU_PHY/clk_out1
    SLICE_X22Y39         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[53][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.580ns  (logic 1.610ns (16.804%)  route 7.970ns (83.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         4.830     6.315    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.141     9.580    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X6Y53          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[53][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.603    -1.417    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y53          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[53][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[54][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.580ns  (logic 1.610ns (16.804%)  route 7.970ns (83.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         4.830     6.315    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.141     9.580    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X6Y53          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[54][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.603    -1.417    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y53          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[54][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[55][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.580ns  (logic 1.610ns (16.804%)  route 7.970ns (83.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         4.830     6.315    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.141     9.580    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X6Y53          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[55][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.603    -1.417    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y53          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[55][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.549ns  (logic 1.610ns (16.858%)  route 7.940ns (83.142%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         4.830     6.315    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.110     9.549    UUT/CPU_PHY/INS_reg_reg[0]_5[0]
    SLICE_X22Y35         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.684    -1.337    UUT/CPU_PHY/clk_out1
    SLICE_X22Y35         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.549ns  (logic 1.610ns (16.858%)  route 7.940ns (83.142%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         4.830     6.315    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.110     9.549    UUT/CPU_PHY/INS_reg_reg[0]_5[0]
    SLICE_X22Y35         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.684    -1.337    UUT/CPU_PHY/clk_out1
    SLICE_X22Y35         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.549ns  (logic 1.610ns (16.858%)  route 7.940ns (83.142%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         4.830     6.315    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.110     9.549    UUT/CPU_PHY/INS_reg_reg[0]_5[0]
    SLICE_X22Y35         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.684    -1.337    UUT/CPU_PHY/clk_out1
    SLICE_X22Y35         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[7]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/TMP_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.549ns  (logic 1.610ns (16.858%)  route 7.940ns (83.142%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         4.830     6.315    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.110     9.549    UUT/CPU_PHY/INS_reg_reg[0]_5[0]
    SLICE_X22Y35         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.684    -1.337    UUT/CPU_PHY/clk_out1
    SLICE_X22Y35         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[51][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.391ns  (logic 1.610ns (17.143%)  route 7.781ns (82.857%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         4.830     6.315    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         2.951     9.391    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X7Y53          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[51][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.603    -1.417    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y53          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[51][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/ALU_PHY/FlagZ_r_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            UUT/ALU_PHY/FlagZ_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.310ns (36.173%)  route 0.547ns (63.827%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.209ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         LDCE                         0.000     0.000 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/G
    SLICE_X23Y39         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/Q
                         net (fo=1, routed)           0.158     0.378    UUT/ALU_PHY/FlagZ_r_reg_LDC_n_0
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.423 r  UUT/ALU_PHY/FlagZ_i_i_2/O
                         net (fo=3, routed)           0.389     0.812    UUT/ALU_PHY/FlagZ_r
    SLICE_X20Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.857 r  UUT/ALU_PHY/FlagZ_i_i_1/O
                         net (fo=1, routed)           0.000     0.857    UUT/ALU_PHY/FlagZ_i_i_1_n_0
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.254ns (27.818%)  route 0.658ns (72.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         0.658     0.912    BTNU_IBUF
    SLICE_X0Y76          FDCE                                         f  contador_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.862    -0.811    clk
    SLICE_X0Y76          FDCE                                         r  contador_reg[17]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.254ns (27.818%)  route 0.658ns (72.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         0.658     0.912    BTNU_IBUF
    SLICE_X0Y76          FDCE                                         f  contador_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.862    -0.811    clk
    SLICE_X0Y76          FDCE                                         r  contador_reg[19]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.254ns (27.818%)  route 0.658ns (72.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         0.658     0.912    BTNU_IBUF
    SLICE_X0Y76          FDCE                                         f  contador_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.862    -0.811    clk
    SLICE_X0Y76          FDCE                                         r  contador_reg[25]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.254ns (27.818%)  route 0.658ns (72.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         0.658     0.912    BTNU_IBUF
    SLICE_X0Y76          FDCE                                         f  contador_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.862    -0.811    clk
    SLICE_X0Y76          FDCE                                         r  contador_reg[26]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.254ns (26.000%)  route 0.722ns (74.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         0.722     0.975    BTNU_IBUF
    SLICE_X0Y75          FDCE                                         f  contador_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.861    -0.812    clk
    SLICE_X0Y75          FDCE                                         r  contador_reg[13]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.254ns (26.000%)  route 0.722ns (74.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         0.722     0.975    BTNU_IBUF
    SLICE_X0Y75          FDCE                                         f  contador_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.861    -0.812    clk
    SLICE_X0Y75          FDCE                                         r  contador_reg[14]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.254ns (26.000%)  route 0.722ns (74.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         0.722     0.975    BTNU_IBUF
    SLICE_X0Y75          FDCE                                         f  contador_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.861    -0.812    clk
    SLICE_X0Y75          FDCE                                         r  contador_reg[15]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.254ns (26.000%)  route 0.722ns (74.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         0.722     0.975    BTNU_IBUF
    SLICE_X0Y75          FDCE                                         f  contador_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.861    -0.812    clk
    SLICE_X0Y75          FDCE                                         r  contador_reg[16]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.082ns  (logic 0.254ns (23.444%)  route 0.828ns (76.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         0.828     1.082    BTNU_IBUF
    SLICE_X0Y74          FDCE                                         f  contador_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.861    -0.812    clk
    SLICE_X0Y74          FDCE                                         r  contador_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0_1

Max Delay           841 Endpoints
Min Delay           841 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_P/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.606ns  (logic 1.636ns (17.029%)  route 7.970ns (82.971%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.335ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.335ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         7.447     8.932    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X23Y39         LUT2 (Prop_lut2_I1_O)        0.150     9.082 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1/O
                         net (fo=2, routed)           0.524     9.606    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_1_n_0
    SLICE_X24Y39         FDPE                                         f  UUT/ALU_PHY/FlagZ_r_reg_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.686    -1.335    UUT/ALU_PHY/clk_out1
    SLICE_X24Y39         FDPE                                         r  UUT/ALU_PHY/FlagZ_r_reg_P/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/ALU_PHY/FlagZ_r_reg_C/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        9.598ns  (logic 1.610ns (16.773%)  route 7.988ns (83.227%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.334ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         7.447     8.932    UUT/ALU_PHY/BTNU_IBUF
    SLICE_X23Y39         LUT2 (Prop_lut2_I0_O)        0.124     9.056 f  UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2/O
                         net (fo=2, routed)           0.541     9.598    UUT/ALU_PHY/FlagZ_r_reg_LDC_i_2_n_0
    SLICE_X22Y39         FDCE                                         f  UUT/ALU_PHY/FlagZ_r_reg_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.687    -1.334    UUT/ALU_PHY/clk_out1
    SLICE_X22Y39         FDCE                                         r  UUT/ALU_PHY/FlagZ_r_reg_C/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[53][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.580ns  (logic 1.610ns (16.804%)  route 7.970ns (83.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         4.830     6.315    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.141     9.580    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X6Y53          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[53][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.603    -1.417    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y53          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[53][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[54][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.580ns  (logic 1.610ns (16.804%)  route 7.970ns (83.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         4.830     6.315    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.141     9.580    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X6Y53          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[54][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.603    -1.417    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y53          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[54][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[55][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.580ns  (logic 1.610ns (16.804%)  route 7.970ns (83.196%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         4.830     6.315    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.141     9.580    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X6Y53          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[55][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.603    -1.417    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X6Y53          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[55][5]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.549ns  (logic 1.610ns (16.858%)  route 7.940ns (83.142%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         4.830     6.315    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.110     9.549    UUT/CPU_PHY/INS_reg_reg[0]_5[0]
    SLICE_X22Y35         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.684    -1.337    UUT/CPU_PHY/clk_out1
    SLICE_X22Y35         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[2]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.549ns  (logic 1.610ns (16.858%)  route 7.940ns (83.142%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         4.830     6.315    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.110     9.549    UUT/CPU_PHY/INS_reg_reg[0]_5[0]
    SLICE_X22Y35         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.684    -1.337    UUT/CPU_PHY/clk_out1
    SLICE_X22Y35         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/INS_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.549ns  (logic 1.610ns (16.858%)  route 7.940ns (83.142%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         4.830     6.315    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.110     9.549    UUT/CPU_PHY/INS_reg_reg[0]_5[0]
    SLICE_X22Y35         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.684    -1.337    UUT/CPU_PHY/clk_out1
    SLICE_X22Y35         FDRE                                         r  UUT/CPU_PHY/INS_reg_reg[7]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/CPU_PHY/TMP_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.549ns  (logic 1.610ns (16.858%)  route 7.940ns (83.142%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         4.830     6.315    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         3.110     9.549    UUT/CPU_PHY/INS_reg_reg[0]_5[0]
    SLICE_X22Y35         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.684    -1.337    UUT/CPU_PHY/clk_out1
    SLICE_X22Y35         FDRE                                         r  UUT/CPU_PHY/TMP_reg_reg[3]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            UUT/RAM_PHY/RAM_especifica/contents_ram_reg[51][5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.391ns  (logic 1.610ns (17.143%)  route 7.781ns (82.857%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.417ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.417ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         4.830     6.315    UUT/RAM_PHY/RAM_especifica/BTNU_IBUF
    SLICE_X10Y51         LUT1 (Prop_lut1_I0_O)        0.124     6.439 r  UUT/RAM_PHY/RAM_especifica/StartTX_i_1/O
                         net (fo=209, routed)         2.951     9.391    UUT/RAM_PHY/RAM_especifica/E[0]
    SLICE_X7Y53          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[51][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.573    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    -4.751 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    -3.112    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.021 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         1.603    -1.417    UUT/RAM_PHY/RAM_especifica/clk_out1
    SLICE_X7Y53          FDRE                                         r  UUT/RAM_PHY/RAM_especifica/contents_ram_reg[51][5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 UUT/ALU_PHY/FlagZ_r_reg_LDC/G
                            (positive level-sensitive latch)
  Destination:            UUT/ALU_PHY/FlagZ_i_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.857ns  (logic 0.310ns (36.173%)  route 0.547ns (63.827%))
  Logic Levels:           3  (LDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.206ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.109ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y39         LDCE                         0.000     0.000 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/G
    SLICE_X23Y39         LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  UUT/ALU_PHY/FlagZ_r_reg_LDC/Q
                         net (fo=1, routed)           0.158     0.378    UUT/ALU_PHY/FlagZ_r_reg_LDC_n_0
    SLICE_X23Y39         LUT3 (Prop_lut3_I1_O)        0.045     0.423 r  UUT/ALU_PHY/FlagZ_i_i_2/O
                         net (fo=3, routed)           0.389     0.812    UUT/ALU_PHY/FlagZ_r
    SLICE_X20Y36         LUT6 (Prop_lut6_I0_O)        0.045     0.857 r  UUT/ALU_PHY/FlagZ_i_i_1/O
                         net (fo=1, routed)           0.000     0.857    UUT/ALU_PHY/FlagZ_i_i_1_n_0
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.911    -0.762    UUT/ALU_PHY/clk_out1
    SLICE_X20Y36         FDCE                                         r  UUT/ALU_PHY/FlagZ_i_reg/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[17]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.254ns (27.818%)  route 0.658ns (72.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         0.658     0.912    BTNU_IBUF
    SLICE_X0Y76          FDCE                                         f  contador_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.862    -0.811    clk
    SLICE_X0Y76          FDCE                                         r  contador_reg[17]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[19]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.254ns (27.818%)  route 0.658ns (72.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         0.658     0.912    BTNU_IBUF
    SLICE_X0Y76          FDCE                                         f  contador_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.862    -0.811    clk
    SLICE_X0Y76          FDCE                                         r  contador_reg[19]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[25]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.254ns (27.818%)  route 0.658ns (72.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         0.658     0.912    BTNU_IBUF
    SLICE_X0Y76          FDCE                                         f  contador_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.862    -0.811    clk
    SLICE_X0Y76          FDCE                                         r  contador_reg[25]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[26]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.912ns  (logic 0.254ns (27.818%)  route 0.658ns (72.182%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.811ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         0.658     0.912    BTNU_IBUF
    SLICE_X0Y76          FDCE                                         f  contador_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.862    -0.811    clk
    SLICE_X0Y76          FDCE                                         r  contador_reg[26]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.254ns (26.000%)  route 0.722ns (74.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         0.722     0.975    BTNU_IBUF
    SLICE_X0Y75          FDCE                                         f  contador_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.861    -0.812    clk
    SLICE_X0Y75          FDCE                                         r  contador_reg[13]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.254ns (26.000%)  route 0.722ns (74.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         0.722     0.975    BTNU_IBUF
    SLICE_X0Y75          FDCE                                         f  contador_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.861    -0.812    clk
    SLICE_X0Y75          FDCE                                         r  contador_reg[14]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[15]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.254ns (26.000%)  route 0.722ns (74.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         0.722     0.975    BTNU_IBUF
    SLICE_X0Y75          FDCE                                         f  contador_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.861    -0.812    clk
    SLICE_X0Y75          FDCE                                         r  contador_reg[15]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[16]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.975ns  (logic 0.254ns (26.000%)  route 0.722ns (74.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         0.722     0.975    BTNU_IBUF
    SLICE_X0Y75          FDCE                                         f  contador_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.861    -0.812    clk
    SLICE_X0Y75          FDCE                                         r  contador_reg[16]/C

Slack:                    inf
  Source:                 BTNU
                            (input port)
  Destination:            contador_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@25.000ns period=50.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.082ns  (logic 0.254ns (23.444%)  route 0.828ns (76.556%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 f  BTNU (IN)
                         net (fo=0)                   0.000     0.000    BTNU
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 f  BTNU_IBUF_inst/O
                         net (fo=614, routed)         0.828     1.082    BTNU_IBUF
    SLICE_X0Y74          FDCE                                         f  contador_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_20MHz/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_20MHz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_20MHz/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_20MHz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_20MHz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_20MHz/inst/clkout1_buf/O
                         net (fo=846, routed)         0.861    -0.812    clk
    SLICE_X0Y74          FDCE                                         r  contador_reg[10]/C





