system.v,verilog,xil_defaultlib,../../../bd/system/sim/system.v,incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"
system_processing_system7_0_1.v,verilog,xil_defaultlib,../../../bd/system/ip/system_processing_system7_0_1/sim/system_processing_system7_0_1.v,incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"
system_proc_sys_reset_0_1.vhd,vhdl,xil_defaultlib,../../../bd/system/ip/system_proc_sys_reset_0_1/sim/system_proc_sys_reset_0_1.vhd,incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"
system_proc_sys_reset_1_1.vhd,vhdl,xil_defaultlib,../../../bd/system/ip/system_proc_sys_reset_1_1/sim/system_proc_sys_reset_1_1.vhd,incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"
myVGA_v1_0_S_AXI.v,verilog,xil_defaultlib,../../../bd/system/ipshared/e844/hdl/myVGA_v1_0_S_AXI.v,incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"
myVGA_v1_0.v,verilog,xil_defaultlib,../../../bd/system/ipshared/e844/hdl/myVGA_v1_0.v,incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"
system_myVGA_0_1.v,verilog,xil_defaultlib,../../../bd/system/ip/system_myVGA_0_1/sim/system_myVGA_0_1.v,incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"
system_clk_wiz_0_1_clk_wiz.v,verilog,xil_defaultlib,../../../bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1_clk_wiz.v,incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"
system_clk_wiz_0_1.v,verilog,xil_defaultlib,../../../bd/system/ip/system_clk_wiz_0_1/system_clk_wiz_0_1.v,incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"
system_auto_cc_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_auto_cc_0/sim/system_auto_cc_0.v,incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"
system_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v,incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="$ref_dir/../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/ec67/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/d5d3/hdl/verilog"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/e0a2/hdl"incdir="../../../../VGA_Controller.srcs/sources_1/bd/system/ipshared/5123"
glbl.v,Verilog,xil_defaultlib,glbl.v
