# FIFO-Memory
Developed a FIFO Memory in Verilog with 16 stages, 8 - bit data width and 5 Status signals.
