#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Tue Nov  1 00:20:28 2022
# Process ID: 22668
# Current directory: C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29852 C:\Users\vsoql\OneDrive\Desktop\CECS341\Xilinx stuff\Lab2_Part2_Group141\Lab2_Part2_Group141.xpr
# Log file: C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/vivado.log
# Journal file: C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.xpr}
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
file mkdir C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sim_1/new
file mkdir C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sim_1/new
file mkdir C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sim_1/new
file mkdir C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sim_1/new
file mkdir C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sim_1/new
file mkdir {C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sim_1/new}
close [ open {C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sim_1/new/add4.vhd} w ]
add_files -fileset sim_1 {{C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sim_1/new/add4.vhd}}
file mkdir C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/new
file mkdir C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/new
file mkdir C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/new
file mkdir C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/new
file mkdir C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/new
file mkdir C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/new
file mkdir {C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/new}
close [ open {C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/new/FA.vhd} w ]
add_files {{C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/new/FA.vhd}}
update_compile_order -fileset sources_1
create_bd_design "design_1"
Wrote  : <C:\Users\vsoql\OneDrive\Desktop\CECS341\Xilinx stuff\Lab2_Part2_Group141\Lab2_Part2_Group141.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
open_bd_design {C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/bd/design_1/design_1.bd}
create_bd_cell -type module -reference FA FA_0
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/new/FA.vhd'.
WARNING: [IP_Flow 19-965] There are no component ports to infer bus interfaces.
ERROR: [IP_Flow 19-748] Component Definition 'xilinx.com:module_ref:FA:1.0 (FA_v1_0)': No ports found. There must be an interface when the IP has at least one source file group.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'FA'.
ERROR: [BD 41-1699] Unable to add reference type cell for reference-module 'FA'
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference FA -name FA_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
create_bd_cell -type module -reference FA FA_0
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/new/FA.vhd'.
WARNING: [IP_Flow 19-965] There are no component ports to infer bus interfaces.
ERROR: [IP_Flow 19-748] Component Definition 'xilinx.com:module_ref:FA:1.0 (FA_v1_0)': No ports found. There must be an interface when the IP has at least one source file group.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'FA'.
ERROR: [BD 41-1699] Unable to add reference type cell for reference-module 'FA'
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference FA -name FA_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
create_bd_cell -type module -reference FA FA_0
WARNING: [IP_Flow 19-378] There are no ports found from top-level file 'c:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/new/FA.vhd'.
WARNING: [IP_Flow 19-965] There are no component ports to infer bus interfaces.
ERROR: [IP_Flow 19-748] Component Definition 'xilinx.com:module_ref:FA:1.0 (FA_v1_0)': No ports found. There must be an interface when the IP has at least one source file group.
ERROR: [IP_Flow 19-4668] Failed to infer definition from module 'FA'.
ERROR: [BD 41-1699] Unable to add reference type cell for reference-module 'FA'
ERROR: [BD 5-7] Error: running create_bd_cell  -type module -reference FA -name FA_0 .
ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files {{C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/new/FA.vhd}}] -no_script -reset -force -quiet
remove_files  {{C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/new/FA.vhd}}
file delete -force {C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/new/FA.vhd}
update_compile_order -fileset sources_1
add_files -norecurse {{C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/FA.vhd}}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference FA FA_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
create_bd_cell -type module -reference FA FA_1
create_bd_cell -type module -reference FA FA_2
create_bd_cell -type module -reference FA FA_3
create_bd_port -dir I -from 3 -to 0 -type data A
create_bd_port -dir I -from 3 -to 0 -type data B
set_property location {-455 271} [get_bd_ports B]
set_property location {-85 204} [get_bd_ports A]
create_bd_port -dir I -type data C
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property -dict [list CONFIG.DIN_WIDTH {4}] [get_bd_cells xlslice_0]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
copy_bd_objs /  [get_bd_cells {xlslice_0}]
set_property location {1 107 26} [get_bd_cells xlslice_1]
set_property location {1 103 124} [get_bd_cells xlslice_2]
set_property location {1 109 205} [get_bd_cells xlslice_3]
set_property location {1 116 482} [get_bd_cells xlslice_6]
connect_bd_net [get_bd_ports A] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_ports A] [get_bd_pins xlslice_1/Din]
connect_bd_net [get_bd_ports A] [get_bd_pins xlslice_2/Din]
connect_bd_net [get_bd_ports A] [get_bd_pins xlslice_3/Din]
connect_bd_net [get_bd_ports B] [get_bd_pins xlslice_4/Din]
connect_bd_net [get_bd_ports B] [get_bd_pins xlslice_5/Din]
connect_bd_net [get_bd_ports B] [get_bd_pins xlslice_6/Din]
connect_bd_net [get_bd_ports B] [get_bd_pins xlslice_7/Din]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {2 434 -71} [get_bd_cells util_vector_logic_0]
set_property location {0.5 83 -84} [get_bd_cells util_vector_logic_0]
undo
INFO: [Common 17-17] undo 'set_property location {0.5 83 -84} [get_bd_cells util_vector_logic_0]'
undo
INFO: [Common 17-17] undo 'set_property location {2 434 -71} [get_bd_cells util_vector_logic_0]'
set_property location {1 241 -192} [get_bd_cells xlslice_0]
set_property location {2 395 -69} [get_bd_cells util_vector_logic_0]
set_property location {1 180 -42} [get_bd_cells xlslice_1]
set_property location {1 173 111} [get_bd_cells xlslice_2]
set_property location {1 178 264} [get_bd_cells xlslice_3]
set_property location {1 158 387} [get_bd_cells xlslice_4]
set_property location {1 170 516} [get_bd_cells xlslice_5]
set_property location {1 141 635} [get_bd_cells xlslice_6]
set_property location {1 141 739} [get_bd_cells xlslice_7]
set_property location {1 167 -141} [get_bd_cells xlslice_0]
set_property location {1 170 65} [get_bd_cells xlslice_2]
set_property location {1 172 173} [get_bd_cells xlslice_3]
set_property location {1 169 306} [get_bd_cells xlslice_4]
set_property location {1 169 405} [get_bd_cells xlslice_5]
set_property location {1 166 512} [get_bd_cells xlslice_6]
set_property location {1 164 619} [get_bd_cells xlslice_7]
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {xor} CONFIG.LOGO_FILE {data/sym_xorgate.png}] [get_bd_cells util_vector_logic_0]
copy_bd_objs /  [get_bd_cells {util_vector_logic_0}]
copy_bd_objs /  [get_bd_cells {util_vector_logic_0}]
copy_bd_objs /  [get_bd_cells {util_vector_logic_0}]
copy_bd_objs /  [get_bd_cells {util_vector_logic_0}]
set_property location {3.5 933 562} [get_bd_cells util_vector_logic_4]
set_property location {2 431 424} [get_bd_cells util_vector_logic_3]
set_property location {2 427 281} [get_bd_cells util_vector_logic_2]
set_property location {2 432 135} [get_bd_cells util_vector_logic_1]
set_property location {2 417 6} [get_bd_cells util_vector_logic_0]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins FA_0/A]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins FA_1/A]
connect_bd_net [get_bd_pins xlslice_2/Dout] [get_bd_pins FA_2/A]
connect_bd_net [get_bd_pins xlslice_3/Dout] [get_bd_pins FA_3/A]
connect_bd_net [get_bd_pins xlslice_4/Dout] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins xlslice_5/Dout] [get_bd_pins util_vector_logic_1/Op1]
connect_bd_net [get_bd_pins xlslice_6/Dout] [get_bd_pins util_vector_logic_2/Op1]
connect_bd_net [get_bd_pins xlslice_7/Dout] [get_bd_pins util_vector_logic_3/Op1]
set_property location {-90 50} [get_bd_ports C]
set_property location {-90 40} [get_bd_ports C]
set_property location {-90 30} [get_bd_ports C]
set_property location {-90 20} [get_bd_ports C]
set_property location {-90 10} [get_bd_ports C]
set_property location {-90 0} [get_bd_ports C]
set_property location {-90 -10} [get_bd_ports C]
set_property location {-90 -20} [get_bd_ports C]
set_property location {-90 -30} [get_bd_ports C]
set_property location {-90 -40} [get_bd_ports C]
set_property location {-90 -50} [get_bd_ports C]
set_property location {-90 -60} [get_bd_ports C]
set_property location {-90 -70} [get_bd_ports C]
set_property location {-90 -80} [get_bd_ports C]
set_property location {-90 -90} [get_bd_ports C]
set_property location {-90 -100} [get_bd_ports C]
set_property location {-90 -110} [get_bd_ports C]
set_property location {-90 -120} [get_bd_ports C]
set_property location {-90 -130} [get_bd_ports C]
set_property location {-90 -140} [get_bd_ports C]
set_property location {-90 -150} [get_bd_ports C]
set_property location {-90 -160} [get_bd_ports C]
set_property location {-90 -170} [get_bd_ports C]
set_property location {-90 -180} [get_bd_ports C]
set_property location {-90 -190} [get_bd_ports C]
set_property location {-90 -200} [get_bd_ports C]
set_property location {-90 -190} [get_bd_ports C]
connect_bd_net [get_bd_ports C] [get_bd_pins util_vector_logic_0/Op2]
connect_bd_net [get_bd_ports C] [get_bd_pins util_vector_logic_1/Op2]
connect_bd_net [get_bd_ports C] [get_bd_pins util_vector_logic_2/Op2]
connect_bd_net [get_bd_ports C] [get_bd_pins util_vector_logic_3/Op2]
connect_bd_net [get_bd_ports C] [get_bd_pins FA_0/Cin]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins FA_0/B]
connect_bd_net [get_bd_pins util_vector_logic_1/Res] [get_bd_pins FA_1/B]
connect_bd_net [get_bd_pins util_vector_logic_2/Res] [get_bd_pins FA_2/B]
connect_bd_net [get_bd_pins util_vector_logic_3/Res] [get_bd_pins FA_3/B]
connect_bd_net [get_bd_pins FA_0/Cout] [get_bd_pins FA_1/Cin]
connect_bd_net [get_bd_pins FA_1/Cout] [get_bd_pins FA_2/Cin]
connect_bd_net [get_bd_pins FA_2/Cout] [get_bd_pins FA_3/Cin]
connect_bd_net [get_bd_pins FA_3/Cout] [get_bd_pins util_vector_logic_4/Op2]
connect_bd_net [get_bd_pins FA_0/S] [get_bd_pins util_vector_logic_4/Op1]
delete_bd_objs [get_bd_nets FA_0_S]
connect_bd_net [get_bd_ports C] [get_bd_pins util_vector_logic_4/Op1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {5 1078 206} [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.NUM_PORTS {5}] [get_bd_cells xlconcat_0]
connect_bd_net [get_bd_pins FA_0/S] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins FA_1/S] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins FA_2/S] [get_bd_pins xlconcat_0/In2]
connect_bd_net [get_bd_pins FA_3/S] [get_bd_pins xlconcat_0/In3]
connect_bd_net [get_bd_pins util_vector_logic_4/Res] [get_bd_pins xlconcat_0/In4]
create_bd_port -dir O -from 4 -to 0 -type data S
set_property location {1300 140} [get_bd_ports S]
set_property location {1300 150} [get_bd_ports S]
set_property location {1300 160} [get_bd_ports S]
set_property location {1300 170} [get_bd_ports S]
set_property location {1300 180} [get_bd_ports S]
set_property location {1300 190} [get_bd_ports S]
set_property location {1300 200} [get_bd_ports S]
set_property location {1300 210} [get_bd_ports S]
startgroup
connect_bd_net [get_bd_ports S] [get_bd_pins xlconcat_0/dout]
endgroup
set_property name Sum [get_bd_ports S]
save_bd_design
Wrote  : <C:\Users\vsoql\OneDrive\Desktop\CECS341\Xilinx stuff\Lab2_Part2_Group141\Lab2_Part2_Group141.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
make_wrapper -files [get_files {{C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/bd/design_1/design_1.bd}}] -top
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_0 IP set output pin Res type to "data" when Input pin Op1 type is "undef" and Input pin Op2 type is "data".
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_3 IP set output pin Res type to "data" when Input pin Op1 type is "undef" and Input pin Op2 type is "data".
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_1 IP set output pin Res type to "data" when Input pin Op1 type is "undef" and Input pin Op2 type is "data".
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_4 IP set output pin Res type to "data" when Input pin Op1 type is "data" and Input pin Op2 type is "undef".
INFO: [xilinx.com:ip:util_vector_logic:2.0-10] /util_vector_logic_2 IP set output pin Res type to "data" when Input pin Op1 type is "undef" and Input pin Op2 type is "data".
Wrote  : <C:\Users\vsoql\OneDrive\Desktop\CECS341\Xilinx stuff\Lab2_Part2_Group141\Lab2_Part2_Group141.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
make_wrapper: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1197.094 ; gain = 62.746
add_files -norecurse {{c:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v}}
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
update_compile_order -fileset sources_1
generate_target all [get_files  {{C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/bd/design_1/design_1.bd}}]
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\vsoql\OneDrive\Desktop\CECS341\Xilinx stuff\Lab2_Part2_Group141\Lab2_Part2_Group141.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.gen/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.gen/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block FA_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FA_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FA_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FA_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_7 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.gen/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_FA_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_FA_1_0] }
catch { config_ip_cache -export [get_ips -all design_1_FA_2_0] }
catch { config_ip_cache -export [get_ips -all design_1_FA_3_0] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_0_2] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_0_3] }
catch { config_ip_cache -export [get_ips -all design_1_util_vector_logic_0_4] }
export_ip_user_files -of_objects [get_files {{C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/bd/design_1/design_1.bd}}] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] {{C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/bd/design_1/design_1.bd}}]
launch_runs design_1_FA_0_0_synth_1 design_1_FA_1_0_synth_1 design_1_FA_2_0_synth_1 design_1_FA_3_0_synth_1 design_1_util_vector_logic_0_0_synth_1 design_1_util_vector_logic_0_1_synth_1 design_1_util_vector_logic_0_2_synth_1 design_1_util_vector_logic_0_3_synth_1 design_1_util_vector_logic_0_4_synth_1 -jobs 4
[Tue Nov  1 00:46:00 2022] Launched design_1_FA_0_0_synth_1, design_1_FA_1_0_synth_1, design_1_FA_2_0_synth_1, design_1_FA_3_0_synth_1, design_1_util_vector_logic_0_0_synth_1, design_1_util_vector_logic_0_1_synth_1, design_1_util_vector_logic_0_2_synth_1, design_1_util_vector_logic_0_3_synth_1, design_1_util_vector_logic_0_4_synth_1...
Run output will be captured here:
design_1_FA_0_0_synth_1: C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.runs/design_1_FA_0_0_synth_1/runme.log
design_1_FA_1_0_synth_1: C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.runs/design_1_FA_1_0_synth_1/runme.log
design_1_FA_2_0_synth_1: C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.runs/design_1_FA_2_0_synth_1/runme.log
design_1_FA_3_0_synth_1: C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.runs/design_1_FA_3_0_synth_1/runme.log
design_1_util_vector_logic_0_0_synth_1: C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.runs/design_1_util_vector_logic_0_0_synth_1/runme.log
design_1_util_vector_logic_0_1_synth_1: C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.runs/design_1_util_vector_logic_0_1_synth_1/runme.log
design_1_util_vector_logic_0_2_synth_1: C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.runs/design_1_util_vector_logic_0_2_synth_1/runme.log
design_1_util_vector_logic_0_3_synth_1: C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.runs/design_1_util_vector_logic_0_3_synth_1/runme.log
design_1_util_vector_logic_0_4_synth_1: C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.runs/design_1_util_vector_logic_0_4_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1210.133 ; gain = 0.000
export_simulation -of_objects [get_files {{C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sources_1/bd/design_1/design_1.bd}}] -directory {C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/sim_scripts} -ip_user_files_dir {C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files} -ipstatic_source_dir {C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/ipstatic} -lib_map_path [list {modelsim=C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.cache/compile_simlib/modelsim} {questa=C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.cache/compile_simlib/questa} {riviera=C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.cache/compile_simlib/riviera} {activehdl=C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'add4'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'add4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add4_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/ip/design_1_FA_0_0/sim/design_1_FA_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FA_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/ip/design_1_FA_1_0/sim/design_1_FA_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FA_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/ip/design_1_FA_2_0/sim/design_1_FA_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FA_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/ip/design_1_FA_3_0/sim/design_1_FA_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_FA_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/ip/design_1_xlslice_0_1/sim/design_1_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/ip/design_1_xlslice_0_2/sim/design_1_xlslice_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/ip/design_1_xlslice_0_3/sim/design_1_xlslice_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/ip/design_1_xlslice_0_4/sim/design_1_xlslice_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/ip/design_1_xlslice_0_5/sim/design_1_xlslice_0_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_5
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/ip/design_1_xlslice_0_6/sim/design_1_xlslice_0_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_6
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/ip/design_1_xlslice_0_7/sim/design_1_xlslice_0_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_7
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_0/sim/design_1_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_1/sim/design_1_util_vector_logic_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_2/sim/design_1_util_vector_logic_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_3/sim/design_1_util_vector_logic_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/ip/design_1_util_vector_logic_0_4/sim/design_1_util_vector_logic_0_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_vector_logic_0_4
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj add4_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/FA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.srcs/sim_1/new/add4.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'add4'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.sim/sim_1/behav/xsim'
"xelab -wto 26974a6b01df438881117b70a05a6825 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add4_behav xil_defaultlib.add4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 26974a6b01df438881117b70a05a6825 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add4_behav xil_defaultlib.add4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.FA [fa_default]
Compiling module xil_defaultlib.design_1_FA_0_0
Compiling module xil_defaultlib.design_1_FA_1_0
Compiling module xil_defaultlib.design_1_FA_2_0
Compiling module xil_defaultlib.design_1_FA_3_0
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.design_1_util_vector_logic_0_0
Compiling module xil_defaultlib.design_1_util_vector_logic_0_1
Compiling module xil_defaultlib.design_1_util_vector_logic_0_2
Compiling module xil_defaultlib.design_1_util_vector_logic_0_3
Compiling module xil_defaultlib.design_1_util_vector_logic_0_4
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(dout_wi...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xil_defaultlib.design_1_xlslice_0_1
Compiling module xil_defaultlib.design_1_xlslice_0_2
Compiling module xil_defaultlib.design_1_xlslice_0_3
Compiling module xil_defaultlib.design_1_xlslice_0_4
Compiling module xil_defaultlib.design_1_xlslice_0_5
Compiling module xil_defaultlib.design_1_xlslice_0_6
Compiling module xil_defaultlib.design_1_xlslice_0_7
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling architecture behavioral of entity xil_defaultlib.add4
Built simulation snapshot add4_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx -notrace
couldn't read file "C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx": permission denied
INFO: [Common 17-206] Exiting Webtalk at Tue Nov  1 00:52:07 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1254.551 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add4_behav -key {Behavioral:sim_1:Functional:add4} -tclbatch {add4.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source add4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:14 . Memory (MB): peak = 1282.301 ; gain = 28.137
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'add4'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'add4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add4_vlog.prj"
"xvhdl --incr --relax -prj add4_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.sim/sim_1/behav/xsim'
"xelab -wto 26974a6b01df438881117b70a05a6825 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add4_behav xil_defaultlib.add4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 26974a6b01df438881117b70a05a6825 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add4_behav xil_defaultlib.add4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add4_behav -key {Behavioral:sim_1:Functional:add4} -tclbatch {add4.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source add4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1284.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'add4'
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Runs 36-567] Checking/generating simulation output products for IPs/BDs (if any)...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'add4' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj add4_vlog.prj"
"xvhdl --incr --relax -prj add4_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.sim/sim_1/behav/xsim'
"xelab -wto 26974a6b01df438881117b70a05a6825 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add4_behav xil_defaultlib.add4 xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2021.1/bin/unwrapped/win64.o/xelab.exe -wto 26974a6b01df438881117b70a05a6825 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xlslice_v1_0_2 -L util_vector_logic_v2_0_1 -L xlconcat_v2_1_4 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot add4_behav xil_defaultlib.add4 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/vsoql/OneDrive/Desktop/CECS341/Xilinx stuff/Lab2_Part2_Group141/Lab2_Part2_Group141.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "add4_behav -key {Behavioral:sim_1:Functional:add4} -tclbatch {add4.tcl} -protoinst "protoinst_files/design_1.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
Time resolution is 1 ps
source add4.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'add4_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 1284.078 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  1 01:18:26 2022...
