// Seed: 2570597522
`timescale 1 ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout id_22;
  input id_21;
  inout id_20;
  input id_19;
  input id_18;
  inout id_17;
  output id_16;
  output id_15;
  output id_14;
  input id_13;
  inout id_12;
  inout id_11;
  output id_10;
  output id_9;
  inout id_8;
  inout id_7;
  inout id_6;
  inout id_5;
  input id_4;
  output id_3;
  inout id_2;
  input id_1;
  logic id_22;
  logic id_23;
  assign id_2[""] = id_1[1'b0] ? id_5 : 1;
  logic id_24;
  assign id_6[(1)] = id_6;
  assign id_12 = 1;
  logic id_25 = 1;
  assign id_8 = 1'd0;
  logic id_26;
  type_32 id_27 (
      .id_0(id_1),
      .id_1(id_2),
      .id_2(id_1[1]),
      .id_3(id_6),
      .id_4(1),
      .id_5((id_8) | id_9),
      .id_6(1),
      .id_7(1)
  );
  assign id_9 = 1;
  type_33(
      id_24, id_23
  );
  assign id_8 = id_21;
endmodule
