# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do lab3_muxdemux_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Verilog/Lab3 {D:/Verilog/Lab3/mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:10 on May 17,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/Lab3" D:/Verilog/Lab3/mux.v 
# -- Compiling module mux
# 
# Top level modules:
# 	mux
# End time: 11:13:10 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/Lab3 {D:/Verilog/Lab3/demux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:10 on May 17,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/Lab3" D:/Verilog/Lab3/demux.v 
# -- Compiling module demux
# 
# Top level modules:
# 	demux
# End time: 11:13:10 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+D:/Verilog/Lab3 {D:/Verilog/Lab3/top_mux_demux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:10 on May 17,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/Lab3" D:/Verilog/Lab3/top_mux_demux.v 
# -- Compiling module top_mux_demux
# 
# Top level modules:
# 	top_mux_demux
# End time: 11:13:11 on May 17,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/Verilog/Lab3 {D:/Verilog/Lab3/tb_mux_demux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:13:11 on May 17,2025
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/Verilog/Lab3" D:/Verilog/Lab3/tb_mux_demux.v 
# -- Compiling module tb_mux_demux
# 
# Top level modules:
# 	tb_mux_demux
# End time: 11:13:11 on May 17,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"   tb_mux_demux
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_mux_demux 
# Start time: 11:13:11 on May 17,2025
# Loading work.tb_mux_demux
# Loading work.mux
# Loading work.demux
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# MUX SEL=0 -> OUT=00000001
# MUX SEL=1 -> OUT=00000002
# MUX SEL=2 -> OUT=00000003
# MUX SEL=3 -> OUT=00000004
# DEMUX SEL=0 -> OUT=000000000000000000000000a5a5a5a5
# DEMUX SEL=1 -> OUT=0000000000000000a5a5a5a500000000
# DEMUX SEL=2 -> OUT=00000000a5a5a5a50000000000000000
# DEMUX SEL=3 -> OUT=a5a5a5a5000000000000000000000000
# ** Note: $finish    : D:/Verilog/Lab3/tb_mux_demux.v(71)
#    Time: 80 ns  Iteration: 0  Instance: /tb_mux_demux
# 1
# Break in Module tb_mux_demux at D:/Verilog/Lab3/tb_mux_demux.v line 71
# End time: 11:15:23 on May 17,2025, Elapsed time: 0:02:12
# Errors: 0, Warnings: 0
