
---------- Begin Simulation Statistics ----------
final_tick                               120028115000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 125335                       # Simulator instruction rate (inst/s)
host_mem_usage                                 659968                       # Number of bytes of host memory used
host_op_rate                                   137145                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   797.86                       # Real time elapsed on the host
host_tick_rate                              150436686                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     109423148                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.120028                       # Number of seconds simulated
sim_ticks                                120028115000                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     109423148                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.200281                       # CPI: cycles per instruction
system.cpu.discardedOps                        460085                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                         9349265                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.833138                       # IPC: instructions per cycle
system.cpu.numCycles                        120028115                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72978378     66.69%     66.69% # Class of committed instruction
system.cpu.op_class_0::IntMult                 567877      0.52%     67.21% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.21% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241132      0.22%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.43% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154494      0.14%     67.57% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120566      0.11%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.68% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44506      0.04%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.73% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166276      0.15%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.88% # Class of committed instruction
system.cpu.op_class_0::MemRead               20628136     18.85%     86.73% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14521783     13.27%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109423148                       # Class of committed instruction
system.cpu.tickCycles                       110678850                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        47040                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         98562                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          463                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          116                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       349263                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        44646                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       701071                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          44762                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20399013                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16340709                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80946                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8731939                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8730606                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.984734                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1049344                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                325                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          433640                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             299766                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           133874                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1034                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35536530                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35536530                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35539825                       # number of overall hits
system.cpu.dcache.overall_hits::total        35539825                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       117985                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         117985                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       118033                       # number of overall misses
system.cpu.dcache.overall_misses::total        118033                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8389876000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8389876000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8389876000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8389876000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35654515                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35654515                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35657858                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35657858                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003309                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003309                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003310                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003310                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 71109.683434                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 71109.683434                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 71080.765549                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 71080.765549                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        70323                       # number of writebacks
system.cpu.dcache.writebacks::total             70323                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        21800                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        21800                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        21800                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        21800                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        96185                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        96185                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        96229                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        96229                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   6616184000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   6616184000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   6620844000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   6620844000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.002698                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002698                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.002699                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002699                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 68786.026927                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 68786.026927                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 68803.001174                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 68803.001174                       # average overall mshr miss latency
system.cpu.dcache.replacements                  94181                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21353646                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21353646                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        58900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         58900                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2878745000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2878745000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21412546                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21412546                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.002751                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002751                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48875.127334                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48875.127334                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         3633                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         3633                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        55267                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        55267                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2434621000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2434621000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002581                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 44051.984005                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 44051.984005                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14182884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14182884                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        59085                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        59085                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   5511131000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   5511131000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14241969                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004149                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 93274.621308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 93274.621308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        18167                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        18167                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40918                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40918                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4181563000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4181563000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002873                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 102193.728921                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 102193.728921                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3295                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3295                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           48                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           48                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3343                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.014358                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.014358                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           44                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      4660000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      4660000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.013162                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.013162                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 105909.090909                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 105909.090909                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89006                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89006                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89006                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89006                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 120028115000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2035.112105                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35814066                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             96229                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            372.175394                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2035.112105                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.993707                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993707                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          252                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3         1655                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          35932099                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         35932099                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 120028115000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120028115000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120028115000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            49405271                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           17098658                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions           9762398                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     27551430                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27551430                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27551430                       # number of overall hits
system.cpu.icache.overall_hits::total        27551430                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       255584                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         255584                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       255584                       # number of overall misses
system.cpu.icache.overall_misses::total        255584                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   6688917000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6688917000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   6688917000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6688917000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27807014                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27807014                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27807014                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27807014                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.009191                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.009191                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.009191                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.009191                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 26171.110085                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 26171.110085                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 26171.110085                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 26171.110085                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       255077                       # number of writebacks
system.cpu.icache.writebacks::total            255077                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       255584                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       255584                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       255584                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       255584                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   6177749000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   6177749000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   6177749000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   6177749000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.009191                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.009191                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.009191                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.009191                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 24171.110085                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 24171.110085                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 24171.110085                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 24171.110085                       # average overall mshr miss latency
system.cpu.icache.replacements                 255077                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27551430                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27551430                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       255584                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        255584                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6688917000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6688917000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27807014                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27807014                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.009191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.009191                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 26171.110085                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 26171.110085                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       255584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       255584                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   6177749000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   6177749000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.009191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.009191                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 24171.110085                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 24171.110085                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 120028115000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.002461                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27807014                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            255584                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            108.797945                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.002461                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.247072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.247072                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          507                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          504                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.247559                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          28062598                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         28062598                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 120028115000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120028115000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 120028115000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 120028115000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109423148                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               255025                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                45145                       # number of demand (read+write) hits
system.l2.demand_hits::total                   300170                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              255025                       # number of overall hits
system.l2.overall_hits::.cpu.data               45145                       # number of overall hits
system.l2.overall_hits::total                  300170                       # number of overall hits
system.l2.demand_misses::.cpu.inst                559                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              51084                       # number of demand (read+write) misses
system.l2.demand_misses::total                  51643                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               559                       # number of overall misses
system.l2.overall_misses::.cpu.data             51084                       # number of overall misses
system.l2.overall_misses::total                 51643                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     55455000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   5364773000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       5420228000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     55455000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   5364773000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      5420228000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           255584                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            96229                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               351813                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          255584                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           96229                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              351813                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.002187                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.530859                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.146791                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.002187                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.530859                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.146791                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 99203.935599                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 105018.655548                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104955.715199                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 99203.935599                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 105018.655548                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104955.715199                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               43876                       # number of writebacks
system.l2.writebacks::total                     43876                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           559                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         51079                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             51638                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          559                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        51079                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            51638                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     44275000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   4342781000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4387056000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     44275000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   4342781000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4387056000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.002187                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.530807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.146777                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.002187                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.530807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.146777                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 79203.935599                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 85020.869633                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84957.899222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 79203.935599                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 85020.869633                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84957.899222                       # average overall mshr miss latency
system.l2.replacements                          88890                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        70323                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            70323                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        70323                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        70323                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       255076                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           255076                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       255076                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       255076                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2796                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2796                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data              2121                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2121                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           38797                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               38797                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   4005645000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4005645000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40918                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.948165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.948165                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 103246.256154                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 103246.256154                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        38797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          38797                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   3229705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3229705000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.948165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.948165                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 83246.256154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83246.256154                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         255025                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             255025                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          559                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              559                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     55455000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     55455000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       255584                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         255584                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.002187                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.002187                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 99203.935599                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99203.935599                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          559                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          559                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     44275000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     44275000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.002187                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.002187                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 79203.935599                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 79203.935599                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         43024                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             43024                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        12287                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           12287                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   1359128000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   1359128000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        55311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         55311                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.222144                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.222144                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 110615.121673                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 110615.121673                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        12282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        12282                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   1113076000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   1113076000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.222053                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.222053                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 90626.608044                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 90626.608044                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 120028115000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4054.366327                       # Cycle average of tags in use
system.l2.tags.total_refs                      697807                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     92986                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.504431                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1857.033359                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        11.369686                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2185.963282                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.453377                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.002776                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.533682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989836                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          424                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         3349                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1494202                       # Number of tag accesses
system.l2.tags.data_accesses                  1494202                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 120028115000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     43870.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       559.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     51041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002634020500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2442                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2442                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              177245                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              41498                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       51638                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      43876                       # Number of write requests accepted
system.mem_ctrls.readBursts                     51638                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    43876                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     38                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.09                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 51638                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                43876                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   49159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2435                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2449                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2451                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2464                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2496                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2442                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.120393                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.082734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     81.609196                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2439     99.88%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            2      0.08%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2442                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2442                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.957821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.948868                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.554545                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              138      5.65%      5.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      0.61%      6.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2101     86.04%     92.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              188      7.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2442                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3304832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2808064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     27.53                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.40                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  120026987000                       # Total gap between requests
system.mem_ctrls.avgGap                    1256642.87                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        35776                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3266624                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2806592                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 298063.499539253768                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 27215490.304084170610                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 23382788.274230580777                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          559                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        51079                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        43876                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     15577750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1716578750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2763993825000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27867.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33606.35                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  62995574.46                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        35776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3269056                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3304832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        35776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        35776                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2808064                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2808064                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          559                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        51079                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          51638                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        43876                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         43876                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       298063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     27235752                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         27533816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       298063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       298063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     23395052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        23395052                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     23395052                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       298063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     27235752                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        50928868                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                51600                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               43853                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         3056                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         3008                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         3081                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         3195                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4246                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2930                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         3036                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3009                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3053                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         3155                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         3011                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         3105                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3051                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2737                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2700                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2729                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         2738                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2655                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2780                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2678                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2752                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2864                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2705                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2760                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2812                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         2800                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         2696                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         2768                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               764656500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             258000000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1732156500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14818.92                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33568.92                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               19841                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              29616                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            38.45                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           67.53                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        45995                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   132.817219                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    96.345932                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   160.758764                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        29899     65.00%     65.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        10459     22.74%     87.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2334      5.07%     92.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1247      2.71%     95.53% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          682      1.48%     97.01% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          333      0.72%     97.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          278      0.60%     98.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          291      0.63%     98.97% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          472      1.03%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        45995                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3302400                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2806592                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               27.513554                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               23.382788                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.40                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.21                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               51.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 120028115000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       176636460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        93880710                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      192423000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     113634180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 9474675600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  27042199350                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  23318417760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   60411867060                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   503.314303                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  60345679500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4007900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  55674535500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       151774980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        80670315                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      176001000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     115278480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 9474675600.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  25882388430                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  24295100640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   60175889445                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   501.348284                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  62896506500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4007900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  53123708500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 120028115000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12841                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        43876                       # Transaction distribution
system.membus.trans_dist::CleanEvict             3048                       # Transaction distribution
system.membus.trans_dist::ReadExReq             38797                       # Transaction distribution
system.membus.trans_dist::ReadExResp            38797                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12841                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       150200                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 150200                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      6112896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 6112896                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             51638                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   51638    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               51638                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 120028115000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           274066000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          279558000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            310895                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       114199                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       255077                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           68872                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40918                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40918                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        255584                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        55311                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       766245                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       286639                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1052884                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     32682304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     10659328                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               43341632                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           88890                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2808064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           440703                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.102895                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.304687                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 395473     89.74%     89.74% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  45114     10.24%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::2                    116      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             440703                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 120028115000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1351871000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         766752000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         288691995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
