Instruction      IF ID EX WB RAW WAR WAW Struct
GG:L.D F1, 4(R4) 6  7  15 16 N   N   N   N     
L.D F2, 8(R5)    7  8  17 18 N   N   N   Y     
ADD.D F4, F6, F2 8  18 22 23 Y   N   N   N     
SUB.D F5, F7, F1 18 19 23 24 N   N   N   N     
MUL.D F6, F1, F5 24 25 31 32 N   N   N   N     
ADD.D F7, F2, F6 25 32 36 37 Y   N   N   N     
ADD.D F6, F1, F7 32 37 41 42 Y   N   N   N     
S.D F6, 0(R8)    37 42 45 46 N   Y   N   N     
DADDI R4, R4, 4  43 44 46 47 N   N   N   N     
DADDI R5, R5, 4  44 45 47 48 N   N   N   N     
DADDI R8, R8, 8  45 46 48 49 N   N   N   N     
DSUB R1, R1, R2  46 47 49 50 N   N   N   N     
BNE R1, R3, GG   52 53       N   N   N   N     
L.D F2, 8(R5)    54 55 58 59 N   N   N   Y     
ADD.D F4, F6, F2 55 59 63 64 Y   N   N   N     
SUB.D F5, F7, F1 59 60 64 65 N   N   N   N     
MUL.D F6, F1, F5 60 65 71 72 Y   N   N   N     
ADD.D F7, F2, F6 65 72 76 77 Y   N   N   N     
ADD.D F6, F1, F7 72 77 81 82 Y   N   N   N     
S.D F6, 0(R8)    77 82 85 86 N   Y   N   N     
DADDI R4, R4, 4  82 83 86 87 N   N   N   Y     
DADDI R5, R5, 4  83 85 87 88 N   N   N   Y     
DADDI R8, R8, 8  85 86 88 89 N   N   N   N     
DSUB R1, R1, R2  86 87 89 90 N   N   N   N     
BNE R1, R3, GG   87 90       N   Y   N   N     
HLT              90 91       N   N   N   N     
HLT              91          N   N   N   N     

Total number of access requests for instruction cache: 28
Number of instruction cache hits: 24

Total number of access requests for data cache: 10
Number of data cache hits: 9
