

================================================================
== Vitis HLS Report for 'compute'
================================================================
* Date:           Wed Nov 22 18:38:23 2023

* Version:        2020.2.2 (Build 3118627 on Tue Feb  9 05:13:49 MST 2021)
* Project:        hotspot.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.390 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    12362|    12362|  41.165 us|  41.165 us|  12362|  12362|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_1_VITIS_LOOP_29_2  |    12349|    12349|        65|          3|          1|  4096|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     294|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|    15|     1383|     828|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     406|    -|
|Register             |        -|     -|     1526|     256|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|    15|     2909|    1784|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U1  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U2  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fadd_32ns_32ns_32_7_full_dsp_1_U3  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    |fdiv_32ns_32ns_32_12_no_dsp_1_U7   |fdiv_32ns_32ns_32_12_no_dsp_1   |        0|   0|    0|    0|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U4   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U5   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U6   |fmul_32ns_32ns_32_4_max_dsp_1   |        0|   3|  143|   78|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  15| 1383|  828|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln28_1_fu_332_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln28_fu_306_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln34_fu_417_p2       |         +|   0|  0|  19|          12|           2|
    |add_ln35_fu_442_p2       |         +|   0|  0|  19|          12|           1|
    |add_ln36_fu_456_p2       |         +|   0|  0|  19|          12|           8|
    |add_ln37_fu_470_p2       |         +|   0|  0|  19|          12|           7|
    |c_fu_398_p2              |         +|   0|  0|  19|          12|          12|
    |x_1_fu_492_p2            |         +|   0|  0|  14|           7|           1|
    |cmp66_fu_350_p2          |      icmp|   0|  0|  10|           7|           1|
    |cmp6_mid1_fu_373_p2      |      icmp|   0|  0|  10|           7|           1|
    |cmp95_fu_356_p2          |      icmp|   0|  0|  10|           7|           6|
    |cmp9_mid1_fu_384_p2      |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln28_fu_312_p2      |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln29_fu_318_p2      |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln34_fu_412_p2      |      icmp|   0|  0|  10|           7|           1|
    |icmp_ln35_fu_437_p2      |      icmp|   0|  0|  10|           7|           6|
    |e_fu_448_p3              |    select|   0|  0|  12|           1|          12|
    |n_fu_462_p3              |    select|   0|  0|  12|           1|          12|
    |s_fu_476_p3              |    select|   0|  0|  12|           1|          12|
    |select_ln28_1_fu_338_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln28_2_fu_378_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln28_3_fu_389_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln28_fu_324_p3    |    select|   0|  0|   7|           1|           1|
    |w_fu_429_p3              |    select|   0|  0|  12|           1|          12|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 294|         158|         136|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  81|         17|    1|         17|
    |ap_enable_reg_pp0_iter21                 |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_245_p4  |   9|          2|   13|         26|
    |ap_phi_mux_x_phi_fu_267_p4               |   9|          2|    7|         14|
    |ap_phi_mux_y_phi_fu_256_p4               |   9|          2|    7|         14|
    |center_buf_address0                      |  20|          4|   12|         48|
    |center_buf_address1                      |  14|          3|   12|         36|
    |grp_fu_274_p0                            |  20|          4|   32|        128|
    |grp_fu_274_p1                            |  20|          4|   32|        128|
    |grp_fu_278_p0                            |  20|          4|   32|        128|
    |grp_fu_278_p1                            |  20|          4|   32|        128|
    |grp_fu_282_p0                            |  14|          3|   32|         96|
    |grp_fu_282_p1                            |  14|          3|   32|         96|
    |grp_fu_286_p0                            |  26|          5|   32|        160|
    |grp_fu_286_p1                            |  26|          5|   32|        160|
    |grp_fu_292_p0                            |  20|          4|   32|        128|
    |grp_fu_292_p1                            |  20|          4|   32|        128|
    |grp_fu_296_p0                            |  14|          3|   32|         96|
    |grp_fu_296_p1                            |  14|          3|   32|         96|
    |indvar_flatten_reg_241                   |   9|          2|   13|         26|
    |x_reg_263                                |   9|          2|    7|         14|
    |y_reg_252                                |   9|          2|    7|         14|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 406|         84|  464|       1683|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |add1_reg_776               |  32|   0|   32|          0|
    |add2_reg_781               |  32|   0|   32|          0|
    |add3_reg_786               |  32|   0|   32|          0|
    |add4_reg_791               |  32|   0|   32|          0|
    |add5_reg_796               |  32|   0|   32|          0|
    |add6_reg_801               |  32|   0|   32|          0|
    |add7_reg_806               |  32|   0|   32|          0|
    |add_ln28_1_reg_589         |   7|   0|    7|          0|
    |add_ln28_reg_566           |  13|   0|   13|          0|
    |add_reg_771                |  32|   0|   32|          0|
    |ap_CS_fsm                  |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9    |   1|   0|    1|          0|
    |bottom_buf_load_reg_686    |  32|   0|   32|          0|
    |center_buf_load_1_reg_701  |  32|   0|   32|          0|
    |center_buf_load_2_reg_706  |  32|   0|   32|          0|
    |center_buf_load_3_reg_721  |  32|   0|   32|          0|
    |center_buf_load_4_reg_726  |  32|   0|   32|          0|
    |center_buf_load_reg_666    |  32|   0|   32|          0|
    |cmp66_reg_606              |   1|   0|    1|          0|
    |cmp95_reg_611              |   1|   0|    1|          0|
    |div_reg_556                |  32|   0|   32|          0|
    |e_reg_631                  |  12|   0|   12|          0|
    |icmp_ln28_reg_571          |   1|   0|    1|          0|
    |icmp_ln29_reg_575          |   1|   0|    1|          0|
    |indvar_flatten_reg_241     |  13|   0|   13|          0|
    |mul1_reg_731               |  32|   0|   32|          0|
    |mul2_reg_746               |  32|   0|   32|          0|
    |mul3_reg_751               |  32|   0|   32|          0|
    |mul4_reg_761               |  32|   0|   32|          0|
    |mul5_reg_766               |  32|   0|   32|          0|
    |mul6_reg_736               |  32|   0|   32|          0|
    |mul7_reg_741               |  32|   0|   32|          0|
    |mul8_reg_756               |  32|   0|   32|          0|
    |mul_reg_561                |  32|   0|   32|          0|
    |n_reg_636                  |  12|   0|   12|          0|
    |power_buf_load_reg_691     |  32|   0|   32|          0|
    |s_reg_641                  |  12|   0|   12|          0|
    |select_ln28_1_reg_595      |   7|   0|    7|          0|
    |select_ln28_reg_581        |   7|   0|    7|          0|
    |top_buf_load_reg_681       |  32|   0|   32|          0|
    |trunc_ln28_reg_600         |   6|   0|    6|          0|
    |trunc_ln32_reg_616         |   6|   0|    6|          0|
    |w_reg_626                  |  12|   0|   12|          0|
    |x_1_reg_696                |   7|   0|    7|          0|
    |x_reg_263                  |   7|   0|    7|          0|
    |y_reg_252                  |   7|   0|    7|          0|
    |zext_ln32_reg_621          |  12|   0|   64|         52|
    |icmp_ln28_reg_571          |  64|  32|    1|          0|
    |mul3_reg_751               |  64|  32|   32|          0|
    |mul4_reg_761               |  64|  32|   32|          0|
    |mul5_reg_766               |  64|  32|   32|          0|
    |mul6_reg_736               |  64|  32|   32|          0|
    |mul7_reg_741               |  64|  32|   32|          0|
    |mul8_reg_756               |  64|  32|   32|          0|
    |zext_ln32_reg_621          |  64|  32|   64|         52|
    +---------------------------+----+----+-----+-----------+
    |Total                      |1526| 256| 1323|        104|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|       compute|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|       compute|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|       compute|  return value|
|result_buf_address0  |  out|   12|   ap_memory|    result_buf|         array|
|result_buf_ce0       |  out|    1|   ap_memory|    result_buf|         array|
|result_buf_we0       |  out|    1|   ap_memory|    result_buf|         array|
|result_buf_d0        |  out|   32|   ap_memory|    result_buf|         array|
|center_buf_address0  |  out|   12|   ap_memory|    center_buf|         array|
|center_buf_ce0       |  out|    1|   ap_memory|    center_buf|         array|
|center_buf_q0        |   in|   32|   ap_memory|    center_buf|         array|
|center_buf_address1  |  out|   12|   ap_memory|    center_buf|         array|
|center_buf_ce1       |  out|    1|   ap_memory|    center_buf|         array|
|center_buf_q1        |   in|   32|   ap_memory|    center_buf|         array|
|top_buf_address0     |  out|   12|   ap_memory|       top_buf|         array|
|top_buf_ce0          |  out|    1|   ap_memory|       top_buf|         array|
|top_buf_q0           |   in|   32|   ap_memory|       top_buf|         array|
|bottom_buf_address0  |  out|   12|   ap_memory|    bottom_buf|         array|
|bottom_buf_ce0       |  out|    1|   ap_memory|    bottom_buf|         array|
|bottom_buf_q0        |   in|   32|   ap_memory|    bottom_buf|         array|
|power_buf_address0   |  out|   12|   ap_memory|     power_buf|         array|
|power_buf_ce0        |  out|    1|   ap_memory|     power_buf|         array|
|power_buf_q0         |   in|   32|   ap_memory|     power_buf|         array|
|cc                   |   in|   32|     ap_none|            cc|        scalar|
|cn                   |   in|   32|     ap_none|            cn|        scalar|
|cs                   |   in|   32|     ap_none|            cs|        scalar|
|ce_r                 |   in|   32|     ap_none|          ce_r|        scalar|
|cw                   |   in|   32|     ap_none|            cw|        scalar|
|ct                   |   in|   32|     ap_none|            ct|        scalar|
|cb                   |   in|   32|     ap_none|            cb|        scalar|
|Cap                  |   in|   32|     ap_none|           Cap|        scalar|
|dt                   |   in|   32|     ap_none|            dt|        scalar|
|amb_temp             |   in|   32|     ap_none|      amb_temp|        scalar|
+---------------------+-----+-----+------------+--------------+--------------+

