VPR FPGA Placement and Routing.
Version: 8.1.0-dev+dadca7ecf
Revision: v8.0.0-rc2-2894-gdadca7ecf
Compiled: 2020-10-14T15:08:54
Compiler: GNU 7.3.0 on Linux-4.15.0-1028-gcp x86_64
Build Info: Release IPO VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
vpr /home/sourish/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml helloworldfpga.eblif --device ql-eos-s3 --max_router_iterations 500 --routing_failure_predictor off --router_high_fanout_threshold -1 --constant_net_method route --route_chan_width 100 --clock_modeling route --place_delay_model delta_override --router_lookahead map --check_route quick --strict_checks off --allow_dangling_combinational_nodes on --disable_errors check_unbuffered_edges:check_route --congested_routing_iteration_threshold 0.8 --incremental_reroute_delay_ripup off --base_cost_type delay_normalized_length_bounded --bb_factor 10 --initial_pres_fac 4.0 --check_rr_graph off --suppress_warnings ,sum_pin_class:check_unbuffered_edges:load_rr_indexed_data_T_values:check_rr_node:trans_per_R:check_route:set_rr_graph_tool_comment:warn_model_missing_timing --read_rr_graph /home/sourish/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.rr_graph.real.bin --read_placement_delay_lookup /home/sourish/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/rr_graph_ql-eos-s3_wlcsp.place_delay.bin --sdc_file /home/sourish/qorc-sdk/fpga-examples/blink/build/helloworldfpga_dummy.sdc --fix_clusters helloworldfpga_constraints.place --place

Using up to 1 parallel worker(s)

Architecture file: /home/sourish/qorc-sdk/fpga_toolchain_install/v1.3.1/quicklogic-arch-defs/share/arch/ql-eos-s3_wlcsp/arch.timing.xml
Circuit name: helloworldfpga

# Loading Architecture Description
# Loading Architecture Description took 0.35 seconds (max_rss 30.9 MiB, delta_rss +24.9 MiB)
# Building complex block graph
# Building complex block graph took 0.08 seconds (max_rss 39.5 MiB, delta_rss +8.6 MiB)
# Load circuit
# Load circuit took 0.00 seconds (max_rss 39.5 MiB, delta_rss +0.0 MiB)
# Clean circuit
Absorbed 18 LUT buffers
Inferred    3 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    3 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 1
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 1
Constant Pins Marked: 6
# Clean circuit took 0.00 seconds (max_rss 39.5 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 39.5 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 39.5 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 26
    .input    :       3
    .output   :       8
    BIDIR_CELL:      11
    GND       :       1
    T_FRAG    :       2
    VCC       :       1
  Nets  : 18
    Avg Fanout:     3.1
    Max Fanout:    15.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 73
  Timing Graph Edges: 91
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 39.5 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/home/sourish/qorc-sdk/fpga-examples/blink/build/helloworldfpga_dummy.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 39.5 MiB, delta_rss +0.0 MiB)
Timing analysis: ON
Circuit netlist file: helloworldfpga.net
Circuit placement file: helloworldfpga.place
Circuit routing file: helloworldfpga.route
Circuit SDC file: /home/sourish/qorc-sdk/fpga-examples/blink/build/helloworldfpga_dummy.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : true
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'helloworldfpga_constraints.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 100
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: 
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA_OVERRIDE
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: ASTAR_ROUTE
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: BI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'helloworldfpga.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.006138 seconds).
# Load Packing took 0.01 seconds (max_rss 40.0 MiB, delta_rss +0.5 MiB)
Warning 1: Netlist contains 0 global net to non-global architecture pin connections
Warning 2: Logic block #12 ($false) has only 1 output pin '$false.GND0_GND[0]'. It may be a constant generator.
Warning 3: Logic block #13 ($true) has only 1 output pin '$true.VCC0_VCC[0]'. It may be a constant generator.

Netlist num_nets: 7
Netlist num_blocks: 14
Netlist EMPTY blocks: 0.
Netlist PB-SYN_GND blocks: 1.
Netlist PB-BIDIR blocks: 11.
Netlist PB-ASSP blocks: 0.
Netlist PB-LOGIC blocks: 1.
Netlist PB-SDIOMUX blocks: 0.
Netlist PB-MULT blocks: 0.
Netlist PB-GMUX blocks: 0.
Netlist PB-CLOCK blocks: 0.
Netlist PB-RAM blocks: 0.
Netlist PB-SYN_VCC blocks: 1.
Netlist inputs pins: 3
Netlist output pins: 30


Pb types usage...
  PB-SYN_GND        : 1
   GND              : 1
  PB-BIDIR          : 11
   BIDIR            : 11
    INPUT           : 3
     bidir          : 3
     inpad          : 3
    OUTPUT          : 8
     bidir          : 8
     outpad         : 8
  PB-LOGIC          : 1
   LOGIC            : 1
    FRAGS           : 1
     c_frag_modes   : 1
      SPLIT         : 1
       b_frag       : 1
       t_frag       : 1
  PB-SYN_VCC        : 1
   VCC              : 1

# Create Device
## Build Device Grid
FPGA sized to 39 x 35: 1365 grid tiles (ql-eos-s3)

Resource usage...
	Netlist
		1	blocks of type: PB-SYN_GND
	Architecture
		1	blocks of type: TL-SYN_GND
	Netlist
		11	blocks of type: PB-BIDIR
	Architecture
		32	blocks of type: TL-BIDIR
	Netlist
		0	blocks of type: PB-ASSP
	Architecture
		1	blocks of type: TL-ASSP
	Netlist
		1	blocks of type: PB-LOGIC
	Architecture
		891	blocks of type: TL-LOGIC
	Netlist
		0	blocks of type: PB-SDIOMUX
	Architecture
		14	blocks of type: TL-SDIOMUX
	Netlist
		0	blocks of type: PB-MULT
	Architecture
		2	blocks of type: TL-MULT
	Netlist
		0	blocks of type: PB-GMUX
	Architecture
		5	blocks of type: TL-GMUX
	Netlist
		0	blocks of type: PB-CLOCK
	Architecture
		5	blocks of type: TL-CLOCK
	Netlist
		0	blocks of type: PB-RAM
	Architecture
		4	blocks of type: TL-RAM
	Netlist
		1	blocks of type: PB-SYN_VCC
	Architecture
		1	blocks of type: TL-SYN_VCC

Device Utilization: 0.01 (target 1.00)
	Physical Tile TL-LOGIC:
	Block Utilization: 0.00 Logical Block: PB-LOGIC
	Physical Tile TL-RAM:
	Block Utilization: 0.00 Logical Block: PB-RAM
	Physical Tile TL-MULT:
	Block Utilization: 0.00 Logical Block: PB-MULT
	Physical Tile TL-BIDIR:
	Block Utilization: 0.34 Logical Block: PB-BIDIR
	Physical Tile TL-CLOCK:
	Block Utilization: 0.00 Logical Block: PB-CLOCK
	Physical Tile TL-SDIOMUX:
	Block Utilization: 0.00 Logical Block: PB-SDIOMUX
	Physical Tile TL-GMUX:
	Block Utilization: 0.00 Logical Block: PB-GMUX
	Physical Tile TL-ASSP:
	Block Utilization: 0.00 Logical Block: PB-ASSP
	Physical Tile TL-SYN_VCC:
	Block Utilization: 1.00 Logical Block: PB-SYN_VCC
	Physical Tile TL-SYN_GND:
	Block Utilization: 1.00 Logical Block: PB-SYN_GND

## Build Device Grid took 0.01 seconds (max_rss 40.2 MiB, delta_rss +0.0 MiB)
## Loading routing resource graph


## Loading routing resource graph took 0.44 seconds (max_rss 349.3 MiB, delta_rss +309.1 MiB)
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
# Create Device took 1.03 seconds (max_rss 349.3 MiB, delta_rss +309.1 MiB)

# Computing router lookahead map
## Computing wire lookahead
Warning 4: Unable to find any sample location for segment CHANX type 'generic' (length 1)
Warning 5: Unable to find any sample location for segment CHANY type 'generic' (length 1)
Warning 6: Unable to find any sample location for segment CHANX type 'pad' (length 1)
Warning 7: Unable to find any sample location for segment CHANY type 'pad' (length 1)
## Computing wire lookahead took 19.81 seconds (max_rss 349.3 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
## Computing src/opin lookahead took 0.00 seconds (max_rss 349.3 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 19.81 seconds (max_rss 349.3 MiB, delta_rss +0.0 MiB)
# Placement
## Computing placement delta delay look-up
  RR Graph Nodes: 1396446
  RR Graph Edges: 2337988
## Computing placement delta delay look-up took 0.58 seconds (max_rss 349.3 MiB, delta_rss +0.0 MiB)
Warning 8: CHANX place cost fac is 0 at 2 2
Warning 9: CHANX place cost fac is 0 at 34 34
Warning 10: CHANY place cost fac is 0 at 38 38
## Initial Placement
Reading helloworldfpga_constraints.place.

Successfully read helloworldfpga_constraints.place.

## Initial Placement took 0.00 seconds (max_rss 349.3 MiB, delta_rss +0.0 MiB)

There are 43 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 339

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 0.499481 td_cost: 1.18674e-07
Initial placement estimated Critical Path Delay (CPD): 39.0164 ns
Initial placement estimated setup Total Negative Slack (sTNS): -191.768 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -39.0164 ns

Initial placement estimated setup slack histogram:
[ -3.9e-08: -3.9e-08) 2 ( 40.0%) |*************************************************
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.8e-08) 1 ( 20.0%) |*************************
[ -3.8e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.8e-08) 1 ( 20.0%) |*************************
[ -3.8e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.7e-08) 0 (  0.0%) |
[ -3.7e-08: -3.7e-08) 1 ( 20.0%) |*************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 33
Warning 11: Starting t: 3 of 14 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.0 3.9e+00   1.100       0.55 1.3646e-07  43.474       -208  -43.474   0.333  0.1097   38.0     1.00        33  0.200
   2    0.0 3.7e+00   1.117       0.54 1.3074e-07  40.892       -197  -40.892   0.394  0.1543   33.9     1.77        66  0.950
   3    0.0 3.5e+00   1.000       0.52 1.171e-07   42.756       -206  -42.756   0.333  0.1255   32.4     2.06        99  0.950
   4    0.0 3.3e+00   1.033       0.52 1.1682e-07  43.309       -209  -43.309   0.212  0.1234   28.9     2.72       132  0.950
   5    0.0 3.2e+00   1.143       0.51 1.1102e-07  41.049       -198  -41.049   0.424  0.1266   22.3     3.96       165  0.950
   6    0.0 3.0e+00   1.078       0.55 1.1584e-07  42.552       -204  -42.552   0.273  0.1359   22.0     4.03       198  0.950
   7    0.0 2.9e+00   1.027       0.51 1.106e-07   41.595       -201  -41.595   0.576  0.0946   18.3     4.73       231  0.950
   8    0.0 2.7e+00   1.075       0.52 1.0744e-07  42.105       -201  -42.105   0.212  0.0788   20.8     4.26       264  0.950
   9    0.0 2.6e+00   0.987       0.53 1.1361e-07  40.435       -196  -40.435   0.364  0.0719   16.1     5.15       297  0.950
  10    0.0 2.4e+00   0.977       0.53 1.1301e-07  42.598       -205  -42.598   0.303  0.1252   14.8     5.38       330  0.950
  11    0.0 2.3e+00   0.976       0.51 9.8171e-08  44.437       -213  -44.437   0.364  0.0749   12.8     5.77       363  0.950
  12    0.0 2.2e+00   1.082       0.53 1.1364e-07  40.382       -196  -40.382   0.273  0.1337   11.8     5.95       396  0.950
  13    0.0 2.1e+00   1.035       0.50 9.1919e-08  42.942       -207  -42.942   0.364  0.0567    9.8     6.33       429  0.950
  14    0.0 2.0e+00   1.104       0.50 1.0596e-07  39.022       -189  -39.022   0.364  0.0900    9.1     6.47       462  0.950
  15    0.0 1.9e+00   1.046       0.52 1.1652e-07  40.669       -200  -40.669   0.394  0.0435    8.4     6.60       495  0.950
  16    0.0 1.8e+00   1.004       0.52 9.731e-08   41.640       -202  -41.640   0.273  0.1321    8.0     6.67       528  0.950
  17    0.0 1.7e+00   0.889       0.57 1.0735e-07  47.990       -230  -47.990   0.273  0.0705    6.7     6.93       561  0.950
  18    0.0 1.6e+00   1.103       0.53 1.1118e-07  42.497       -206  -42.497   0.364  0.0842    5.6     7.14       594  0.950
  19    0.0 1.5e+00   0.865       0.50 8.0267e-08  44.253       -211  -44.253   0.455  0.0430    5.1     7.22       627  0.950
  20    0.0 1.5e+00   1.109       0.56 9.5976e-08  43.762       -208  -43.762   0.303  0.0799    5.2     7.20       660  0.950
  21    0.0 1.4e+00   1.011       0.59 1.0265e-07  47.380       -226  -47.380   0.303  0.0348    4.5     7.34       693  0.950
  22    0.0 1.3e+00   0.977       0.60 1.0884e-07  47.909       -229  -47.909   0.242  0.0340    3.9     7.46       726  0.950
  23    0.0 1.3e+00   0.961       0.58 1.1239e-07  47.401       -227  -47.401   0.121  0.0686    3.1     7.60       759  0.950
  24    0.0 1.2e+00   1.034       0.58 1.1627e-07  44.524       -214  -44.524   0.303  0.0430    2.1     7.79       792  0.950
  25    0.0 1.1e+00   1.004       0.57 1.0082e-07  46.114       -220  -46.114   0.485  0.0450    1.8     7.84       825  0.950
  26    0.0 1.1e+00   0.945       0.59 1.0478e-07  47.936       -229  -47.936   0.242  0.0257    1.9     7.83       858  0.950
  27    0.0 1.0e+00   1.005       0.57 1.1221e-07  44.531       -214  -44.531   0.303  0.0402    1.5     7.90       891  0.950
  28    0.0 9.7e-01   1.004       0.61 1.0847e-07  48.014       -230  -48.014   0.364  0.0264    1.3     7.94       924  0.950
  29    0.0 9.2e-01   0.924       0.54 1.03e-07    46.136       -222  -46.136   0.333  0.0458    1.2     7.96       957  0.950
  30    0.0 8.8e-01   1.007       0.53 9.9445e-08  45.222       -217  -45.222   0.182  0.0312    1.1     7.98       990  0.950
  31    0.0 8.3e-01   0.960       0.53 9.5094e-08  46.186       -222  -46.186   0.364  0.0260    1.0     8.00      1023  0.950
  32    0.0 7.9e-01   0.994       0.52 1.0777e-07  42.705       -205  -42.705   0.242  0.0220    1.0     8.00      1056  0.950
  33    0.0 7.5e-01   1.024       0.51 8.81e-08    43.788       -208  -43.788   0.273  0.0200    1.0     8.00      1089  0.950
  34    0.0 7.1e-01   0.952       0.51 9.1813e-08  45.222       -217  -45.222   0.303  0.0289    1.0     8.00      1122  0.950
  35    0.0 6.8e-01   0.962       0.51 8.7283e-08  44.358       -214  -44.358   0.364  0.0285    1.0     8.00      1155  0.950
  36    0.0 6.5e-01   0.987       0.51 1.0727e-07  42.506       -205  -42.506   0.303  0.0237    1.0     8.00      1188  0.950
  37    0.0 6.1e-01   0.979       0.51 8.8947e-08  42.523       -204  -42.523   0.273  0.0297    1.0     8.00      1221  0.950
  38    0.0 5.8e-01   1.019       0.50 1.1465e-07  40.486       -198  -40.486   0.303  0.0268    1.0     8.00      1254  0.950
  39    0.0 5.5e-01   1.023       0.50 9.0505e-08  41.993       -202  -41.993   0.333  0.0175    1.0     8.00      1287  0.950
  40    0.0 5.3e-01   0.986       0.50 1.07e-07    42.050       -206  -42.050   0.364  0.0278    1.0     8.00      1320  0.950
  41    0.0 5.0e-01   1.054       0.51 1.242e-07   38.990       -192  -38.990   0.242  0.0244    1.0     8.00      1353  0.950
  42    0.0 4.7e-01   0.970       0.51 1.1051e-07  40.759       -200  -40.759   0.485  0.0120    1.0     8.00      1386  0.950
  43    0.0 4.5e-01   1.018       0.52 1.2568e-07  40.678       -199  -40.678   0.364  0.0145    1.0     7.99      1419  0.950
  44    0.0 4.3e-01   1.044       0.53 1.116e-07   41.578       -201  -41.578   0.182  0.0221    1.0     8.00      1452  0.950
  45    0.0 4.1e-01   0.987       0.53 9.9973e-08  42.453       -204  -42.453   0.394  0.0248    1.0     8.00      1485  0.950
  46    0.0 3.9e-01   0.960       0.51 9.694e-08   42.868       -207  -42.868   0.273  0.0231    1.0     8.00      1518  0.950
  47    0.0 3.7e-01   0.992       0.51 8.7963e-08  42.019       -202  -42.019   0.364  0.0197    1.0     8.00      1551  0.950
  48    0.0 3.5e-01   1.012       0.51 1.0943e-07  40.669       -199  -40.669   0.242  0.0120    1.0     8.00      1584  0.950
  49    0.0 3.3e-01   1.018       0.51 9.1687e-08  42.019       -202  -42.019   0.394  0.0217    1.0     8.00      1617  0.950
  50    0.0 3.1e-01   0.956       0.51 9.7409e-08  43.876       -212  -43.876   0.424  0.0245    1.0     8.00      1650  0.950
  51    0.0 3.0e-01   1.021       0.50 9.0665e-08  42.005       -203  -42.005   0.182  0.0159    1.0     8.00      1683  0.950
  52    0.0 2.8e-01   0.966       0.49 1.0186e-07  40.669       -200  -40.669   0.273  0.0400    1.0     8.00      1716  0.950
  53    0.0 2.7e-01   1.008       0.48 7.9384e-08  41.089       -199  -41.089   0.303  0.0192    1.0     8.00      1749  0.950
  54    0.0 2.6e-01   0.961       0.48 8.6137e-08  41.770       -205  -41.770   0.515  0.0201    1.0     8.00      1782  0.950
  55    0.0 2.4e-01   0.992       0.48 8.3688e-08  40.618       -194  -40.618   0.273  0.0273    1.1     7.99      1815  0.950
  56    0.0 2.3e-01   0.976       0.47 8.3948e-08  41.434       -199  -41.434   0.303  0.0151    1.0     8.00      1848  0.950
  57    0.0 2.2e-01   1.024       0.48 8.3883e-08  41.049       -198  -41.049   0.424  0.0278    1.0     8.00      1881  0.950
  58    0.0 2.1e-01   1.036       0.49 1.0553e-07  40.486       -198  -40.486   0.242  0.0309    1.0     8.00      1914  0.950
  59    0.0 2.0e-01   0.981       0.49 8.1338e-08  42.452       -203  -42.452   0.333  0.0330    1.0     8.00      1947  0.950
  60    0.0 1.9e-01   1.016       0.49 8.2699e-08  41.063       -199  -41.063   0.303  0.0254    1.0     8.00      1980  0.950
  61    0.0 1.8e-01   0.984       0.49 8.1112e-08  41.037       -199  -41.037   0.424  0.0199    1.0     8.00      2013  0.950
  62    0.0 1.7e-01   1.032       0.49 8.333e-08   41.057       -197  -41.057   0.182  0.0253    1.0     8.00      2046  0.950
  63    0.0 1.6e-01   0.989       0.48 8.7483e-08  38.945       -189  -38.945   0.242  0.0291    1.0     8.00      2079  0.950
  64    0.0 1.5e-01   1.019       0.48 8.5624e-08  39.067       -188  -39.067   0.212  0.0150    1.0     8.00      2112  0.950
  65    0.0 1.5e-01   0.993       0.48 8.0106e-08  40.770       -196  -40.770   0.303  0.0190    1.0     8.00      2145  0.950
  66    0.0 1.4e-01   1.037       0.48 8.5076e-08  39.209       -188  -39.209   0.364  0.0245    1.0     8.00      2178  0.950
  67    0.0 1.3e-01   0.986       0.48 8.1315e-08  41.177       -198  -41.177   0.212  0.0210    1.0     8.00      2211  0.950
  68    0.0 1.2e-01   0.995       0.48 7.7873e-08  40.594       -195  -40.594   0.242  0.0138    1.0     8.00      2244  0.950
  69    0.0 1.2e-01   1.041       0.48 8.6348e-08  38.921       -189  -38.921   0.364  0.0176    1.0     8.00      2277  0.950
  70    0.0 1.1e-01   1.016       0.48 8.325e-08   40.990       -199  -40.990   0.182  0.0242    1.0     8.00      2310  0.950
  71    0.0 1.1e-01   0.974       0.48 8.0855e-08  41.934       -203  -41.934   0.212  0.0231    1.0     8.00      2343  0.950
  72    0.0 1.0e-01   0.983       0.48 8.5969e-08  40.382       -195  -40.382   0.364  0.0186    1.0     8.00      2376  0.950
  73    0.0 9.7e-02   1.006       0.48 8.1864e-08  40.990       -199  -40.990   0.364  0.0211    1.0     8.00      2409  0.950
  74    0.0 9.2e-02   1.016       0.48 9.1017e-08  40.627       -198  -40.627   0.303  0.0171    1.0     8.00      2442  0.950
  75    0.0 8.7e-02   1.044       0.48 9.1152e-08  40.752       -199  -40.752   0.394  0.0193    1.0     8.00      2475  0.950
  76    0.0 8.3e-02   0.958       0.48 8.9675e-08  41.591       -204  -41.591   0.182  0.0129    1.0     8.00      2508  0.950
  77    0.0 7.9e-02   0.986       0.48 9.8067e-08  40.486       -198  -40.486   0.364  0.0159    1.0     8.00      2541  0.950
  78    0.0 7.5e-02   1.011       0.48 8.6708e-08  40.752       -199  -40.752   0.273  0.0180    1.0     8.00      2574  0.950
  79    0.0 7.1e-02   0.978       0.47 8.0602e-08  41.929       -201  -41.929   0.242  0.0168    1.0     8.00      2607  0.950
  80    0.0 6.8e-02   1.011       0.47 8.3041e-08  40.990       -199  -40.990   0.273  0.0136    1.0     8.00      2640  0.950
  81    0.0 6.4e-02   1.010       0.47 8.7524e-08  41.129       -202  -41.129   0.242  0.0137    1.0     8.00      2673  0.950
  82    0.0 6.1e-02   1.020       0.48 9.6664e-08  41.287       -203  -41.287   0.303  0.0286    1.0     8.00      2706  0.950
  83    0.0 5.8e-02   1.005       0.49 9.5861e-08  42.895       -207  -42.895   0.152  0.0206    1.0     8.00      2739  0.950
  84    0.0 5.5e-02   0.944       0.49 9.1029e-08  43.802       -212  -43.802   0.364  0.0211    1.0     8.00      2772  0.950
  85    0.0 5.2e-02   0.962       0.48 8.9672e-08  42.895       -207  -42.895   0.152  0.0137    1.0     8.00      2805  0.950
  86    0.0 5.0e-02   1.006       0.48 9.954e-08   41.739       -205  -41.739   0.303  0.0234    1.0     8.00      2838  0.950
  87    0.0 4.7e-02   0.973       0.48 9.5316e-08  41.838       -206  -41.838   0.242  0.0209    1.0     8.00      2871  0.950
  88    0.0 4.5e-02   0.997       0.48 7.8281e-08  41.089       -199  -41.089   0.212  0.0148    1.0     8.00      2904  0.950
  89    0.0 4.3e-02   1.023       0.47 8.113e-08   40.885       -197  -40.885   0.273  0.0202    1.0     8.00      2937  0.950
  90    0.0 4.0e-02   0.981       0.48 7.9629e-08  40.860       -195  -40.860   0.394  0.0144    1.0     8.00      2970  0.950
  91    0.0 3.8e-02   1.023       0.49 7.221e-08   42.146       -201  -42.146   0.182  0.0226    1.0     8.00      3003  0.950
  92    0.0 3.6e-02   0.994       0.48 7.0342e-08  42.027       -200  -42.027   0.121  0.0150    1.0     8.00      3036  0.950
  93    0.0 2.9e-02   1.015       0.48 8.4971e-08  39.067       -188  -39.067   0.152  0.0160    1.0     8.00      3069  0.800
  94    0.0 2.8e-02   1.030       0.48 8.1412e-08  40.756       -198  -40.756   0.303  0.0189    1.0     8.00      3102  0.950
  95    0.0 2.6e-02   0.981       0.48 8.1078e-08  40.618       -194  -40.618   0.242  0.0204    1.0     8.00      3135  0.950
  96    0.0 2.5e-02   0.995       0.48 7.8772e-08  38.921       -189  -38.921   0.030  0.0000    1.0     8.00      3168  0.950
  97    0.0 2.0e-02   1.003       0.48 8.0009e-08  39.051       -189  -39.051   0.121  0.0033    1.0     8.00      3201  0.800
  98    0.0 1.6e-02   1.021       0.48 8.3127e-08  39.051       -189  -39.051   0.212  0.0225    1.0     8.00      3234  0.800
  99    0.0 1.5e-02   1.019       0.48 8.5775e-08  39.067       -188  -39.067   0.091  0.0210    1.0     8.00      3267  0.950
 100    0.0 1.2e-02   0.997       0.48 7.2819e-08  40.958       -196  -40.958   0.061  0.0166    1.0     8.00      3300  0.800
 101    0.0 9.7e-03   1.000       0.48 7.969e-08   39.051       -189  -39.051   0.000  0.0000    1.0     8.00      3333  0.800
 102    0.0 7.8e-03   1.006       0.48 8.0329e-08  39.051       -189  -39.051   0.030  0.0000    1.0     8.00      3366  0.800
 103    0.0 6.2e-03   0.995       0.48 7.8772e-08  38.921       -189  -38.921   0.030  0.0000    1.0     8.00      3399  0.800
 104    0.0 5.0e-03   1.003       0.48 8.0009e-08  39.051       -189  -39.051   0.061  0.0041    1.0     8.00      3432  0.800
 105    0.0 4.0e-03   1.006       0.48 8.0329e-08  39.051       -189  -39.051   0.030  0.0000    1.0     8.00      3465  0.800
 106    0.0 3.2e-03   0.995       0.48 7.8772e-08  38.921       -189  -38.921   0.030  0.0000    1.0     8.00      3498  0.800
 107    0.0 2.6e-03   1.000       0.48 7.969e-08   39.051       -189  -39.051   0.000  0.0000    1.0     8.00      3531  0.800
 108    0.0 2.0e-03   1.000       0.48 7.969e-08   39.051       -189  -39.051   0.000  0.0000    1.0     8.00      3564  0.800
 109    0.0 1.6e-03   1.000       0.48 7.969e-08   39.051       -189  -39.051   0.000  0.0000    1.0     8.00      3597  0.800
 110    0.0 1.3e-03   1.000       0.48 7.969e-08   39.051       -189  -39.051   0.000  0.0000    1.0     8.00      3630  0.800
 111    0.0 1.0e-03   1.000       0.48 7.969e-08   39.051       -189  -39.051   0.000  0.0000    1.0     8.00      3663  0.800
 112    0.0 8.4e-04   1.000       0.48 7.969e-08   39.051       -189  -39.051   0.000  0.0000    1.0     8.00      3696  0.800
 113    0.0 0.0e+00   1.000       0.48 7.969e-08   39.051       -189  -39.051   0.000  0.0000    1.0     8.00      3729  0.800
## Placement Quench took 0.00 seconds (max_rss 349.3 MiB)

BB estimate of min-dist (placement) wire length: 325

Completed placement consistency check successfully.

Swaps called: 3743

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 39.0508 ns, Fmax: 25.6077 MHz
Placement estimated setup Worst Negative Slack (sWNS): -39.0508 ns
Placement estimated setup Total Negative Slack (sTNS): -189.474 ns

Placement estimated setup slack histogram:
[ -3.9e-08: -3.9e-08) 1 ( 20.0%) |*************************
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.9e-08) 0 (  0.0%) |
[ -3.9e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.8e-08) 1 ( 20.0%) |*************************
[ -3.8e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.8e-08) 0 (  0.0%) |
[ -3.8e-08: -3.8e-08) 1 ( 20.0%) |*************************
[ -3.8e-08: -3.7e-08) 0 (  0.0%) |
[ -3.7e-08: -3.7e-08) 2 ( 40.0%) |*************************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 1, bb_cost: 0.47895, td_cost: 7.969e-08, 

Placement resource usage:
  PB-SYN_GND implemented as TL-SYN_GND: 1
  PB-BIDIR   implemented as TL-BIDIR  : 11
  PB-LOGIC   implemented as TL-LOGIC  : 1
  PB-SYN_VCC implemented as TL-SYN_VCC: 1

Placement number of temperatures: 113
Placement total # of swap attempts: 3743
	Swaps accepted:  973 (26.0 %)
	Swaps rejected:  269 ( 7.2 %)
	Swaps aborted : 2501 (66.8 %)
Placement Quench timing analysis took 2.67e-05 seconds (1.9937e-05 STA, 6.763e-06 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.00354431 seconds (0.00255105 STA, 0.000993257 slack) (115 full updates: 115 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
Incr Slack updates 115 in 0.000405385 sec
Full Max Req/Worst Slack updates 51 in 3.0283e-05 sec
Incr Max Req/Worst Slack updates 64 in 2.9747e-05 sec
Incr Criticality updates 10 in 3.3083e-05 sec
Full Criticality updates 105 in 0.000419357 sec
# Placement took 0.58 seconds (max_rss 349.3 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.00354431 seconds (0.00255105 STA, 0.000993257 slack) (115 full updates: 115 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 21.87 seconds (max_rss 349.3 MiB)
