{"vcs1":{"timestamp_begin":1730370418.248908794, "rt":1.91, "ut":0.54, "st":0.29}}
{"vcselab":{"timestamp_begin":1730370420.255863103, "rt":1.17, "ut":0.29, "st":0.20}}
{"link":{"timestamp_begin":1730370421.510727872, "rt":0.38, "ut":0.12, "st":0.18}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730370417.437328214}
{"VCS_COMP_START_TIME": 1730370417.437328214}
{"VCS_COMP_END_TIME": 1730370423.368076343}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+ +notimingchecks"}
{"vcs1": {"peak_mem": 331160}}
{"stitch_vcselab": {"peak_mem": 231548}}
