
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 2.51

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.34 source latency clk_counter[18]$_DFFE_PN0P_/CLK ^
  -0.33 target latency bit_index[2]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: rx_sync$_DFF_PN1_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net15 (net)
                  0.05    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.02    0.13    0.17    0.89 ^ input1/X (sky130_fd_sc_hd__clkbuf_2)
                                         net2 (net)
                  0.13    0.00    0.89 ^ rx_sync$_DFF_PN1_/SET_B (sky130_fd_sc_hd__dfstp_1)
                                  0.89   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    0.16 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.33 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5__leaf_clk (net)
                  0.07    0.00    0.33 ^ rx_sync$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.33   clock reconvergence pessimism
                          0.15    0.49   library removal time
                                  0.49   data required time
-----------------------------------------------------------------------------
                                  0.49   data required time
                                 -0.89   data arrival time
-----------------------------------------------------------------------------
                                  0.40   slack (MET)


Startpoint: rx_meta$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_sync$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    0.16 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.33 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5__leaf_clk (net)
                  0.07    0.00    0.33 ^ rx_meta$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
     1    0.00    0.03    0.36    0.69 v rx_meta$_DFF_PN1_/Q (sky130_fd_sc_hd__dfstp_1)
                                         rx_meta (net)
                  0.03    0.00    0.69 v rx_sync$_DFF_PN1_/D (sky130_fd_sc_hd__dfstp_1)
                                  0.69   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    0.16 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
    10    0.03    0.07    0.17    0.33 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_5__leaf_clk (net)
                  0.07    0.00    0.33 ^ rx_sync$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
                          0.00    0.33   clock reconvergence pessimism
                          0.00    0.33   library hold time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.69   data arrival time
-----------------------------------------------------------------------------
                                  0.36   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: clk_counter[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net15 (net)
                  0.05    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.02    0.13    0.17    0.89 ^ input1/X (sky130_fd_sc_hd__clkbuf_2)
                                         net2 (net)
                  0.13    0.00    0.89 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    57    0.26    0.27    0.28    1.16 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.28    0.04    1.20 ^ clk_counter[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.20   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    5.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    5.16 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.17    5.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3__leaf_clk (net)
                  0.07    0.00    5.34 ^ clk_counter[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.34   clock reconvergence pessimism
                          0.15    5.48   library recovery time
                                  5.48   data required time
-----------------------------------------------------------------------------
                                  5.48   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  4.28   slack (MET)


Startpoint: clk_counter[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    0.16 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.07    0.17    0.33 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2__leaf_clk (net)
                  0.07    0.00    0.33 ^ clk_counter[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.00    0.04    0.36    0.69 v clk_counter[7]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_counter[7] (net)
                  0.04    0.00    0.69 v _337_/A (sky130_fd_sc_hd__buf_4)
     9    0.04    0.06    0.17    0.86 v _337_/X (sky130_fd_sc_hd__buf_4)
                                         _061_ (net)
                  0.06    0.00    0.86 v _338_/A (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.54    0.52    1.38 ^ _338_/Y (sky130_fd_sc_hd__nor4_1)
                                         _062_ (net)
                  0.54    0.00    1.38 ^ _339_/D (sky130_fd_sc_hd__nand4_4)
     4    0.02    0.17    0.20    1.58 v _339_/Y (sky130_fd_sc_hd__nand4_4)
                                         _063_ (net)
                  0.17    0.00    1.58 v _353_/A (sky130_fd_sc_hd__nor4_4)
     9    0.05    0.74    0.73    2.31 ^ _353_/Y (sky130_fd_sc_hd__nor4_4)
                                         _000_ (net)
                  0.74    0.00    2.32 ^ _597_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.38    2.70 v _597_/X (sky130_fd_sc_hd__mux2_1)
                                         _040_ (net)
                  0.06    0.00    2.70 v data_out[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.70   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    5.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    5.16 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.02    0.06    0.16    5.33 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    5.33 ^ data_out[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.33   clock reconvergence pessimism
                         -0.12    5.21   library setup time
                                  5.21   data required time
-----------------------------------------------------------------------------
                                  5.21   data required time
                                 -2.70   data arrival time
-----------------------------------------------------------------------------
                                  2.51   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: clk_counter[3]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.00    0.05    0.52    0.72 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                         net15 (net)
                  0.05    0.00    0.72 ^ input1/A (sky130_fd_sc_hd__clkbuf_2)
     3    0.02    0.13    0.17    0.89 ^ input1/X (sky130_fd_sc_hd__clkbuf_2)
                                         net2 (net)
                  0.13    0.00    0.89 ^ hold1/A (sky130_fd_sc_hd__buf_16)
    57    0.26    0.27    0.28    1.16 ^ hold1/X (sky130_fd_sc_hd__buf_16)
                                         net1 (net)
                  0.28    0.04    1.20 ^ clk_counter[3]$_DFFE_PN0P_/RESET_B (sky130_fd_sc_hd__dfrtp_4)
                                  1.20   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    5.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    5.16 ^ clkbuf_3_3__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     9    0.03    0.07    0.17    5.34 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_3__leaf_clk (net)
                  0.07    0.00    5.34 ^ clk_counter[3]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_4)
                          0.00    5.34   clock reconvergence pessimism
                          0.15    5.48   library recovery time
                                  5.48   data required time
-----------------------------------------------------------------------------
                                  5.48   data required time
                                 -1.20   data arrival time
-----------------------------------------------------------------------------
                                  4.28   slack (MET)


Startpoint: clk_counter[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.01    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    0.16 ^ clkbuf_3_2__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.03    0.07    0.17    0.33 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_2__leaf_clk (net)
                  0.07    0.00    0.33 ^ clk_counter[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
     1    0.00    0.04    0.36    0.69 v clk_counter[7]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
                                         clk_counter[7] (net)
                  0.04    0.00    0.69 v _337_/A (sky130_fd_sc_hd__buf_4)
     9    0.04    0.06    0.17    0.86 v _337_/X (sky130_fd_sc_hd__buf_4)
                                         _061_ (net)
                  0.06    0.00    0.86 v _338_/A (sky130_fd_sc_hd__nor4_1)
     2    0.01    0.54    0.52    1.38 ^ _338_/Y (sky130_fd_sc_hd__nor4_1)
                                         _062_ (net)
                  0.54    0.00    1.38 ^ _339_/D (sky130_fd_sc_hd__nand4_4)
     4    0.02    0.17    0.20    1.58 v _339_/Y (sky130_fd_sc_hd__nand4_4)
                                         _063_ (net)
                  0.17    0.00    1.58 v _353_/A (sky130_fd_sc_hd__nor4_4)
     9    0.05    0.74    0.73    2.31 ^ _353_/Y (sky130_fd_sc_hd__nor4_4)
                                         _000_ (net)
                  0.74    0.00    2.32 ^ _597_/S (sky130_fd_sc_hd__mux2_1)
     1    0.00    0.06    0.38    2.70 v _597_/X (sky130_fd_sc_hd__mux2_1)
                                         _040_ (net)
                  0.06    0.00    2.70 v data_out[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
                                  2.70   data arrival time

                          5.00    5.00   clock core_clock (rise edge)
                          0.00    5.00   clock source latency
     1    0.01    0.00    0.00    5.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    5.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.06    0.11    0.16    5.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_0_clk (net)
                  0.11    0.00    5.16 ^ clkbuf_3_4__f_clk/A (sky130_fd_sc_hd__clkbuf_8)
     8    0.02    0.06    0.16    5.33 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
                                         clknet_3_4__leaf_clk (net)
                  0.06    0.00    5.33 ^ data_out[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
                          0.00    5.33   clock reconvergence pessimism
                         -0.12    5.21   library setup time
                                  5.21   data required time
-----------------------------------------------------------------------------
                                  5.21   data required time
                                 -2.70   data arrival time
-----------------------------------------------------------------------------
                                  2.51   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.7496898770332336

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.4888180494308472

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.5035

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.02460518293082714

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.03663099929690361

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.6717

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: clk_counter[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: data_out[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.33 ^ clkbuf_3_2__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.33 ^ clk_counter[7]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.36    0.69 v clk_counter[7]$_DFFE_PN0P_/Q (sky130_fd_sc_hd__dfrtp_1)
   0.17    0.86 v _337_/X (sky130_fd_sc_hd__buf_4)
   0.52    1.38 ^ _338_/Y (sky130_fd_sc_hd__nor4_1)
   0.20    1.58 v _339_/Y (sky130_fd_sc_hd__nand4_4)
   0.73    2.31 ^ _353_/Y (sky130_fd_sc_hd__nor4_4)
   0.39    2.70 v _597_/X (sky130_fd_sc_hd__mux2_1)
   0.00    2.70 v data_out[4]$_DFFE_PN0P_/D (sky130_fd_sc_hd__dfrtp_1)
           2.70   data arrival time

   5.00    5.00   clock core_clock (rise edge)
   0.00    5.00   clock source latency
   0.00    5.00 ^ clk (in)
   0.16    5.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.16    5.33 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    5.33 ^ data_out[4]$_DFFE_PN0P_/CLK (sky130_fd_sc_hd__dfrtp_1)
   0.00    5.33   clock reconvergence pessimism
  -0.12    5.21   library setup time
           5.21   data required time
---------------------------------------------------------
           5.21   data required time
          -2.70   data arrival time
---------------------------------------------------------
           2.51   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rx_meta$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_sync$_DFF_PN1_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.33 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.33 ^ rx_meta$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.36    0.69 v rx_meta$_DFF_PN1_/Q (sky130_fd_sc_hd__dfstp_1)
   0.00    0.69 v rx_sync$_DFF_PN1_/D (sky130_fd_sc_hd__dfstp_1)
           0.69   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.16    0.16 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.17    0.33 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_8)
   0.00    0.33 ^ rx_sync$_DFF_PN1_/CLK (sky130_fd_sc_hd__dfstp_1)
   0.00    0.33   clock reconvergence pessimism
   0.00    0.33   library hold time
           0.33   data required time
---------------------------------------------------------
           0.33   data required time
          -0.69   data arrival time
---------------------------------------------------------
           0.36   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3365

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3344

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
2.6996

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
2.5114

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
93.028597

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.30e-04   6.43e-05   7.85e-10   5.94e-04  37.9%
Combinational          1.86e-04   3.23e-04   9.46e-10   5.09e-04  32.5%
Clock                  2.85e-04   1.80e-04   1.10e-10   4.65e-04  29.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.00e-03   5.67e-04   1.84e-09   1.57e-03 100.0%
                          63.8%      36.2%       0.0%
