<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Mon Aug 15 21:16:40 2022" VIVADOVERSION="2022.1">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:basys3:part0:1.2" DEVICE="7a35t" NAME="tdp11" PACKAGE="cpg236" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT DIR="I" NAME="rst" SIGIS="undef" SIGNAME="External_Ports_rst">
      <CONNECTIONS>
        <CONNECTION INSTANCE="reg_1" PORT="rst"/>
        <CONNECTION INSTANCE="clk" PORT="reset"/>
        <CONNECTION INSTANCE="reg_2" PORT="rst"/>
        <CONNECTION INSTANCE="reg_4" PORT="rst"/>
        <CONNECTION INSTANCE="reg_5" PORT="rst"/>
        <CONNECTION INSTANCE="reg_6" PORT="rst"/>
        <CONNECTION INSTANCE="reg_7" PORT="rst"/>
        <CONNECTION INSTANCE="reg_3" PORT="rst"/>
        <CONNECTION INSTANCE="reg_0" PORT="rst"/>
        <CONNECTION INSTANCE="sp_0" PORT="rst"/>
        <CONNECTION INSTANCE="pc_0" PORT="rst"/>
        <CONNECTION INSTANCE="control" PORT="rst"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clock" SIGIS="undef" SIGNAME="External_Ports_clock">
      <CONNECTIONS>
        <CONNECTION INSTANCE="clk" PORT="clk_in1"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/address_bus" HWVERSION="1.0" INSTANCE="address_bus" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="address_bus" VLNV="xilinx.com:module_ref:address_bus:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_address_bus_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="pc_sel" SIGIS="undef" SIGNAME="control_addr_pc_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="addr_pc_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="sp_sel" SIGIS="undef" SIGNAME="control_addr_sp_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="addr_sp_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="control_sel" SIGIS="undef" SIGNAME="control_addr_control_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="addr_control_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="reg_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_addr_reg_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="addr_reg_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="pc" RIGHT="0" SIGIS="undef" SIGNAME="pc_0_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_0" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="sp" RIGHT="0" SIGIS="undef" SIGNAME="sp_0_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sp_0" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="control" RIGHT="0" SIGIS="undef" SIGNAME="control_output_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="output_imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r0" RIGHT="0" SIGIS="undef" SIGNAME="reg_0_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_0" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r1" RIGHT="0" SIGIS="undef" SIGNAME="reg_1_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_1" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r2" RIGHT="0" SIGIS="undef" SIGNAME="reg_2_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_2" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r3" RIGHT="0" SIGIS="undef" SIGNAME="reg_3_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_3" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r4" RIGHT="0" SIGIS="undef" SIGNAME="reg_4_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_4" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r5" RIGHT="0" SIGIS="undef" SIGNAME="reg_5_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_5" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r6" RIGHT="0" SIGIS="undef" SIGNAME="reg_6_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_6" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r7" RIGHT="0" SIGIS="undef" SIGNAME="reg_7_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_7" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="address_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory" PORT="addr"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/alu" HWVERSION="1.0" INSTANCE="alu" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="alu" VLNV="xilinx.com:module_ref:alu:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_alu_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="rhs" RIGHT="0" SIGIS="undef" SIGNAME="rhs_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="lhs" RIGHT="0" SIGIS="undef" SIGNAME="lhs_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lhs" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="3" NAME="op" RIGHT="0" SIGIS="undef" SIGNAME="control_alu_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="alu_op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="alu_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="alu"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="z" SIGIS="undef" SIGNAME="alu_z">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="z"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="g" SIGIS="undef" SIGNAME="alu_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="l" SIGIS="undef" SIGNAME="alu_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="c" SIGIS="undef" SIGNAME="alu_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="c"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="10" FULLNAME="/clk" HWVERSION="6.0" INSTANCE="clk" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="clk_wiz" VLNV="xilinx.com:ip:clk_wiz:6.0">
      <DOCUMENTS>
        <DOCUMENT SOURCE="http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clk_wiz;v=v6_0;d=pg065-clk-wiz.pdf"/>
      </DOCUMENTS>
      <PARAMETERS>
        <PARAMETER NAME="C_CLKOUT2_USED" VALUE="0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="C_AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="C_USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="C_ENABLE_CLOCK_MONITOR" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK0" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK1" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK2" VALUE="0"/>
        <PARAMETER NAME="C_ENABLE_USER_CLOCK3" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL0" VALUE="0"/>
        <PARAMETER NAME="C_Enable_PLL1" VALUE="0"/>
        <PARAMETER NAME="C_REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="C_PRECISION" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT4_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT5_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT6_USED" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT7_USED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT1_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT2_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT3_BAR" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKOUT4_BAR" VALUE="0"/>
        <PARAMETER NAME="c_component_name" VALUE="tdp11_clk_wiz_0_0"/>
        <PARAMETER NAME="C_PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="C_USE_FREQ_SYNTH" VALUE="1"/>
        <PARAMETER NAME="C_USE_PHASE_ALIGNMENT" VALUE="1"/>
        <PARAMETER NAME="C_PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="C_USE_MIN_POWER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MIN_O_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_MAX_I_JITTER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_PHASE_SHIFT" VALUE="0"/>
        <PARAMETER NAME="C_OPTIMIZE_CLOCKING_STRUCTURE_EN" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_SWITCHOVER" VALUE="0"/>
        <PARAMETER NAME="C_USE_DYN_RECONFIG" VALUE="0"/>
        <PARAMETER NAME="C_USE_SPREAD_SPECTRUM" VALUE="0"/>
        <PARAMETER NAME="C_USE_FAST_SIMULATION" VALUE="0"/>
        <PARAMETER NAME="C_PRIMTYPE_SEL" VALUE="AUTO"/>
        <PARAMETER NAME="C_USE_CLK_VALID" VALUE="0"/>
        <PARAMETER NAME="C_PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="C_SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="C_PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="C_SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="C_CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="C_USE_RESET" VALUE="1"/>
        <PARAMETER NAME="C_RESET_LOW" VALUE="0"/>
        <PARAMETER NAME="C_USE_LOCKED" VALUE="0"/>
        <PARAMETER NAME="C_USE_INCLK_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLKFB_STOPPED" VALUE="0"/>
        <PARAMETER NAME="C_USE_POWER_DOWN" VALUE="0"/>
        <PARAMETER NAME="C_USE_STATUS" VALUE="0"/>
        <PARAMETER NAME="C_USE_FREEZE" VALUE="0"/>
        <PARAMETER NAME="C_NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW0" VALUE="Input Clock   Freq (MHz)    Input Jitter (UI)"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW1" VALUE="__primary_________100.000____________0.010"/>
        <PARAMETER NAME="C_INCLK_SUM_ROW2" VALUE="no_secondary_input_clock"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0A" VALUE="Output     Output      Phase    Duty Cycle   Pk-to-Pk     Phase"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW0B" VALUE="Clock     Freq (MHz)  (degrees)    (%)     Jitter (ps)  Error (ps)"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW1" VALUE="clk_out1__100.00000______0.000______50.0______130.958_____98.575"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW2" VALUE="no_CLK_OUT2_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW3" VALUE="no_CLK_OUT3_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW4" VALUE="no_CLK_OUT4_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW5" VALUE="no_CLK_OUT5_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW6" VALUE="no_CLK_OUT6_output"/>
        <PARAMETER NAME="C_OUTCLK_SUM_ROW7" VALUE="no_CLK_OUT7_output"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT1_OUT_FREQ" VALUE="100.00000"/>
        <PARAMETER NAME="C_CLKOUT2_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT7_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT7_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLKOUT1_DUTY_CYCLE" VALUE="50.0"/>
        <PARAMETER NAME="C_CLKOUT2_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT3_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT4_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT5_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT6_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_CLKOUT7_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="C_USE_SAFE_CLOCK_STARTUP" VALUE="0"/>
        <PARAMETER NAME="C_USE_CLOCK_SEQUENCING" VALUE="0"/>
        <PARAMETER NAME="C_CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="C_MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_MULT_F" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_CASCADE" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLOCK_HOLD" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="C_MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="C_MMCM_STARTUP_WAIT" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DIVIDE_F" VALUE="10.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_MMCM_CLKFBOUT_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT0_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT1_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT2_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT3_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT4_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT5_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_MMCM_CLKOUT6_USE_FINE_PS" VALUE="FALSE"/>
        <PARAMETER NAME="C_PLL_NOTES" VALUE="No notes"/>
        <PARAMETER NAME="C_PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="C_PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_MULT" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKIN_PERIOD" VALUE="1.000"/>
        <PARAMETER NAME="C_PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="C_PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="C_PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="C_CLOCK_MGR_TYPE" VALUE="NA"/>
        <PARAMETER NAME="C_OVERRIDE_MMCM" VALUE="0"/>
        <PARAMETER NAME="C_OVERRIDE_PLL" VALUE="0"/>
        <PARAMETER NAME="C_PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="C_SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="C_CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="C_CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="C_CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="C_CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="C_CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="C_CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="C_CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="C_RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="C_LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="C_CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="C_CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="C_CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="C_CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="C_CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="C_CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="C_POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="C_DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="C_DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="C_DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="C_DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="C_DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="C_DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="C_DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="C_PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="C_PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="C_PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="C_PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="C_CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="C_STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="C_CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="C_INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="C_CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="C_CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="C_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="C_SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="C_SS_MOD_PERIOD" VALUE="4000"/>
        <PARAMETER NAME="C_SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="C_HAS_CDDC" VALUE="0"/>
        <PARAMETER NAME="C_CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="C_CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="C_CLKOUTPHY_MODE" VALUE="VCO"/>
        <PARAMETER NAME="C_ENABLE_CLKOUTPHY" VALUE="0"/>
        <PARAMETER NAME="C_INTERFACE_SELECTION" VALUE="0"/>
        <PARAMETER NAME="C_S_AXI_ADDR_WIDTH" VALUE="11"/>
        <PARAMETER NAME="C_S_AXI_DATA_WIDTH" VALUE="32"/>
        <PARAMETER NAME="C_POWER_REG" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT0_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT1_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT2_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT3_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT4_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT5_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKOUT6_2" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_1" VALUE="0000"/>
        <PARAMETER NAME="C_CLKFBOUT_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVCLK" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_1" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_2" VALUE="0000"/>
        <PARAMETER NAME="C_LOCK_3" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_1" VALUE="0000"/>
        <PARAMETER NAME="C_FILTER_2" VALUE="0000"/>
        <PARAMETER NAME="C_DIVIDE1_AUTO" VALUE="1"/>
        <PARAMETER NAME="C_DIVIDE2_AUTO" VALUE="0.1"/>
        <PARAMETER NAME="C_DIVIDE3_AUTO" VALUE="0.1"/>
        <PARAMETER NAME="C_DIVIDE4_AUTO" VALUE="0.1"/>
        <PARAMETER NAME="C_DIVIDE5_AUTO" VALUE="0.1"/>
        <PARAMETER NAME="C_DIVIDE6_AUTO" VALUE="0.1"/>
        <PARAMETER NAME="C_DIVIDE7_AUTO" VALUE="0.1"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_PLLBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV1" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV2" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV3" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV4" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV5" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV6" VALUE="false"/>
        <PARAMETER NAME="C_MMCMBUFGCEDIV7" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="C_CLKOUT0_ACTUAL_FREQ" VALUE="100.00000"/>
        <PARAMETER NAME="C_CLKOUT1_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT2_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT3_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT4_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT5_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_CLKOUT6_ACTUAL_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="C_M_MAX" VALUE="64.000"/>
        <PARAMETER NAME="C_M_MIN" VALUE="2.000"/>
        <PARAMETER NAME="C_D_MAX" VALUE="80.000"/>
        <PARAMETER NAME="C_D_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_O_MAX" VALUE="128.000"/>
        <PARAMETER NAME="C_O_MIN" VALUE="1.000"/>
        <PARAMETER NAME="C_VCO_MIN" VALUE="600.000"/>
        <PARAMETER NAME="C_VCO_MAX" VALUE="1200.000"/>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_clk_wiz_0_0"/>
        <PARAMETER NAME="USER_CLK_FREQ0" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ1" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ2" VALUE="100.0"/>
        <PARAMETER NAME="USER_CLK_FREQ3" VALUE="100.0"/>
        <PARAMETER NAME="ENABLE_CLOCK_MONITOR" VALUE="false"/>
        <PARAMETER NAME="OPTIMIZE_CLOCKING_STRUCTURE_EN" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK0" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK1" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK2" VALUE="false"/>
        <PARAMETER NAME="ENABLE_USER_CLOCK3" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL0" VALUE="false"/>
        <PARAMETER NAME="Enable_PLL1" VALUE="false"/>
        <PARAMETER NAME="REF_CLK_FREQ" VALUE="100.0"/>
        <PARAMETER NAME="PRECISION" VALUE="1"/>
        <PARAMETER NAME="PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="PRIMTYPE_SEL" VALUE="mmcm_adv"/>
        <PARAMETER NAME="CLOCK_MGR_TYPE" VALUE="auto"/>
        <PARAMETER NAME="USE_FREQ_SYNTH" VALUE="true"/>
        <PARAMETER NAME="USE_SPREAD_SPECTRUM" VALUE="false"/>
        <PARAMETER NAME="USE_PHASE_ALIGNMENT" VALUE="true"/>
        <PARAMETER NAME="USE_MIN_POWER" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_PHASE_SHIFT" VALUE="false"/>
        <PARAMETER NAME="USE_DYN_RECONFIG" VALUE="false"/>
        <PARAMETER NAME="JITTER_SEL" VALUE="No_Jitter"/>
        <PARAMETER NAME="PRIM_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="PRIM_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="IN_FREQ_UNITS" VALUE="Units_MHz"/>
        <PARAMETER NAME="PHASESHIFT_MODE" VALUE="WAVEFORM"/>
        <PARAMETER NAME="IN_JITTER_UNITS" VALUE="Units_UI"/>
        <PARAMETER NAME="RELATIVE_INCLK" VALUE="REL_PRIMARY"/>
        <PARAMETER NAME="USE_INCLK_SWITCHOVER" VALUE="false"/>
        <PARAMETER NAME="SECONDARY_IN_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="SECONDARY_IN_TIMEPERIOD" VALUE="10.000"/>
        <PARAMETER NAME="SECONDARY_PORT" VALUE="clk_in2"/>
        <PARAMETER NAME="SECONDARY_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="JITTER_OPTIONS" VALUE="UI"/>
        <PARAMETER NAME="CLKIN1_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN2_UI_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PRIM_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="SECONDARY_IN_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="CLKIN1_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKIN2_JITTER_PS" VALUE="100.0"/>
        <PARAMETER NAME="CLKOUT1_USED" VALUE="true"/>
        <PARAMETER NAME="CLKOUT2_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_USED" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_USED" VALUE="false"/>
        <PARAMETER NAME="NUM_OUT_CLKS" VALUE="1"/>
        <PARAMETER NAME="CLK_OUT1_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT2_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT3_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT4_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT5_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT6_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="CLK_OUT7_USE_FINE_PS_GUI" VALUE="false"/>
        <PARAMETER NAME="PRIMARY_PORT" VALUE="clk_in1"/>
        <PARAMETER NAME="CLK_OUT1_PORT" VALUE="clk_out1"/>
        <PARAMETER NAME="CLK_OUT2_PORT" VALUE="clk_out2"/>
        <PARAMETER NAME="CLK_OUT3_PORT" VALUE="clk_out3"/>
        <PARAMETER NAME="CLK_OUT4_PORT" VALUE="clk_out4"/>
        <PARAMETER NAME="CLK_OUT5_PORT" VALUE="clk_out5"/>
        <PARAMETER NAME="CLK_OUT6_PORT" VALUE="clk_out6"/>
        <PARAMETER NAME="CLK_OUT7_PORT" VALUE="clk_out7"/>
        <PARAMETER NAME="DADDR_PORT" VALUE="daddr"/>
        <PARAMETER NAME="DCLK_PORT" VALUE="dclk"/>
        <PARAMETER NAME="DRDY_PORT" VALUE="drdy"/>
        <PARAMETER NAME="DWE_PORT" VALUE="dwe"/>
        <PARAMETER NAME="DIN_PORT" VALUE="din"/>
        <PARAMETER NAME="DOUT_PORT" VALUE="dout"/>
        <PARAMETER NAME="DEN_PORT" VALUE="den"/>
        <PARAMETER NAME="PSCLK_PORT" VALUE="psclk"/>
        <PARAMETER NAME="PSEN_PORT" VALUE="psen"/>
        <PARAMETER NAME="PSINCDEC_PORT" VALUE="psincdec"/>
        <PARAMETER NAME="PSDONE_PORT" VALUE="psdone"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT1_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT2_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT3_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT4_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT5_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT6_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_OUT_FREQ" VALUE="100.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="CLKOUT7_REQUESTED_DUTY_CYCLE" VALUE="50.000"/>
        <PARAMETER NAME="USE_MAX_I_JITTER" VALUE="false"/>
        <PARAMETER NAME="USE_MIN_O_JITTER" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT2_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT3_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT4_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT5_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT6_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT7_MATCHED_ROUTING" VALUE="false"/>
        <PARAMETER NAME="PRIM_SOURCE" VALUE="Single_ended_clock_capable_pin"/>
        <PARAMETER NAME="CLKOUT1_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT2_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT3_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT4_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT5_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT6_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="CLKOUT7_DRIVES" VALUE="BUFG"/>
        <PARAMETER NAME="FEEDBACK_SOURCE" VALUE="FDBK_AUTO"/>
        <PARAMETER NAME="CLKFB_IN_SIGNALING" VALUE="SINGLE"/>
        <PARAMETER NAME="CLKFB_IN_PORT" VALUE="clkfb_in"/>
        <PARAMETER NAME="CLKFB_IN_P_PORT" VALUE="clkfb_in_p"/>
        <PARAMETER NAME="CLKFB_IN_N_PORT" VALUE="clkfb_in_n"/>
        <PARAMETER NAME="CLKFB_OUT_PORT" VALUE="clkfb_out"/>
        <PARAMETER NAME="CLKFB_OUT_P_PORT" VALUE="clkfb_out_p"/>
        <PARAMETER NAME="CLKFB_OUT_N_PORT" VALUE="clkfb_out_n"/>
        <PARAMETER NAME="PLATFORM" VALUE="UNKNOWN"/>
        <PARAMETER NAME="SUMMARY_STRINGS" VALUE="empty"/>
        <PARAMETER NAME="USE_LOCKED" VALUE="false"/>
        <PARAMETER NAME="CALC_DONE" VALUE="empty"/>
        <PARAMETER NAME="USE_RESET" VALUE="true"/>
        <PARAMETER NAME="USE_POWER_DOWN" VALUE="false"/>
        <PARAMETER NAME="USE_STATUS" VALUE="false"/>
        <PARAMETER NAME="USE_FREEZE" VALUE="false"/>
        <PARAMETER NAME="USE_CLK_VALID" VALUE="false"/>
        <PARAMETER NAME="USE_INCLK_STOPPED" VALUE="false"/>
        <PARAMETER NAME="USE_CLKFB_STOPPED" VALUE="false"/>
        <PARAMETER NAME="RESET_PORT" VALUE="reset"/>
        <PARAMETER NAME="LOCKED_PORT" VALUE="locked"/>
        <PARAMETER NAME="POWER_DOWN_PORT" VALUE="power_down"/>
        <PARAMETER NAME="CLK_VALID_PORT" VALUE="CLK_VALID"/>
        <PARAMETER NAME="STATUS_PORT" VALUE="STATUS"/>
        <PARAMETER NAME="CLK_IN_SEL_PORT" VALUE="clk_in_sel"/>
        <PARAMETER NAME="INPUT_CLK_STOPPED_PORT" VALUE="input_clk_stopped"/>
        <PARAMETER NAME="CLKFB_STOPPED_PORT" VALUE="clkfb_stopped"/>
        <PARAMETER NAME="SS_MODE" VALUE="CENTER_HIGH"/>
        <PARAMETER NAME="SS_MOD_FREQ" VALUE="250"/>
        <PARAMETER NAME="SS_MOD_TIME" VALUE="0.004"/>
        <PARAMETER NAME="OVERRIDE_MMCM" VALUE="false"/>
        <PARAMETER NAME="MMCM_NOTES" VALUE="None"/>
        <PARAMETER NAME="MMCM_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_MULT_F" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKFBOUT_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKIN1_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKIN2_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_CASCADE" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLOCK_HOLD" VALUE="false"/>
        <PARAMETER NAME="MMCM_COMPENSATION" VALUE="ZHOLD"/>
        <PARAMETER NAME="MMCM_REF_JITTER1" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_REF_JITTER2" VALUE="0.010"/>
        <PARAMETER NAME="MMCM_STARTUP_WAIT" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DIVIDE_F" VALUE="10.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT0_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT1_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT2_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT3_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT4_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT5_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="MMCM_CLKOUT6_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="MMCM_CLKOUT6_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="MMCM_CLKOUT6_USE_FINE_PS" VALUE="false"/>
        <PARAMETER NAME="OVERRIDE_PLL" VALUE="false"/>
        <PARAMETER NAME="PLL_NOTES" VALUE="None"/>
        <PARAMETER NAME="PLL_BANDWIDTH" VALUE="OPTIMIZED"/>
        <PARAMETER NAME="PLL_CLKFBOUT_MULT" VALUE="4"/>
        <PARAMETER NAME="PLL_CLKFBOUT_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLK_FEEDBACK" VALUE="CLKFBOUT"/>
        <PARAMETER NAME="PLL_DIVCLK_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKIN_PERIOD" VALUE="10.000"/>
        <PARAMETER NAME="PLL_COMPENSATION" VALUE="SYSTEM_SYNCHRONOUS"/>
        <PARAMETER NAME="PLL_REF_JITTER" VALUE="0.010"/>
        <PARAMETER NAME="PLL_CLKOUT0_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT0_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT0_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT1_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT1_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT1_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT2_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT2_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT2_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT3_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT3_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT3_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT4_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT4_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT4_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="PLL_CLKOUT5_DIVIDE" VALUE="1"/>
        <PARAMETER NAME="PLL_CLKOUT5_DUTY_CYCLE" VALUE="0.500"/>
        <PARAMETER NAME="PLL_CLKOUT5_PHASE" VALUE="0.000"/>
        <PARAMETER NAME="RESET_TYPE" VALUE="ACTIVE_HIGH"/>
        <PARAMETER NAME="USE_SAFE_CLOCK_STARTUP" VALUE="false"/>
        <PARAMETER NAME="USE_CLOCK_SEQUENCING" VALUE="false"/>
        <PARAMETER NAME="CLKOUT1_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT2_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT3_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT4_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT5_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT6_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="CLKOUT7_SEQUENCE_NUMBER" VALUE="1"/>
        <PARAMETER NAME="USE_BOARD_FLOW" VALUE="false"/>
        <PARAMETER NAME="CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN1_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="DIFF_CLK_IN2_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="AUTO_PRIMITIVE" VALUE="MMCM"/>
        <PARAMETER NAME="RESET_BOARD_INTERFACE" VALUE="Custom"/>
        <PARAMETER NAME="ENABLE_CDDC" VALUE="false"/>
        <PARAMETER NAME="CDDCDONE_PORT" VALUE="cddcdone"/>
        <PARAMETER NAME="CDDCREQ_PORT" VALUE="cddcreq"/>
        <PARAMETER NAME="ENABLE_CLKOUTPHY" VALUE="false"/>
        <PARAMETER NAME="CLKOUTPHY_REQUESTED_FREQ" VALUE="600.000"/>
        <PARAMETER NAME="CLKOUT1_JITTER" VALUE="130.958"/>
        <PARAMETER NAME="CLKOUT1_PHASE_ERROR" VALUE="98.575"/>
        <PARAMETER NAME="CLKOUT2_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT2_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT3_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT4_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT5_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT6_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_JITTER" VALUE="0.0"/>
        <PARAMETER NAME="CLKOUT7_PHASE_ERROR" VALUE="0.0"/>
        <PARAMETER NAME="INPUT_MODE" VALUE="frequency"/>
        <PARAMETER NAME="INTERFACE_SELECTION" VALUE="Enable_AXI"/>
        <PARAMETER NAME="AXI_DRP" VALUE="false"/>
        <PARAMETER NAME="PHASE_DUTY_CONFIG" VALUE="false"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" NAME="reset" POLARITY="ACTIVE_HIGH" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_in1" SIGIS="clk" SIGNAME="External_Ports_clock">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clock"/>
          </CONNECTIONS>
        </PORT>
        <PORT CLKFREQUENCY="100000000" DIR="O" NAME="clk_out1" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory" PORT="clk"/>
            <CONNECTION INSTANCE="sp_0" PORT="clk"/>
            <CONNECTION INSTANCE="reg_0" PORT="clk"/>
            <CONNECTION INSTANCE="reg_1" PORT="clk"/>
            <CONNECTION INSTANCE="reg_2" PORT="clk"/>
            <CONNECTION INSTANCE="reg_4" PORT="clk"/>
            <CONNECTION INSTANCE="reg_3" PORT="clk"/>
            <CONNECTION INSTANCE="reg_6" PORT="clk"/>
            <CONNECTION INSTANCE="reg_7" PORT="clk"/>
            <CONNECTION INSTANCE="address_bus" PORT="clk"/>
            <CONNECTION INSTANCE="lhs" PORT="clk"/>
            <CONNECTION INSTANCE="reg_5" PORT="clk"/>
            <CONNECTION INSTANCE="rhs" PORT="clk"/>
            <CONNECTION INSTANCE="main_bus" PORT="clk"/>
            <CONNECTION INSTANCE="pc_0" PORT="clk"/>
            <CONNECTION INSTANCE="we" PORT="clk"/>
            <CONNECTION INSTANCE="we_l" PORT="clk"/>
            <CONNECTION INSTANCE="we_m" PORT="clk"/>
            <CONNECTION INSTANCE="control" PORT="clk"/>
            <CONNECTION INSTANCE="alu" PORT="clk"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/control" HWVERSION="1.0" INSTANCE="control" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="control" VLNV="xilinx.com:module_ref:control:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_control_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="memory_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="z" SIGIS="undef" SIGNAME="alu_z">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu" PORT="z"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="g" SIGIS="undef" SIGNAME="alu_g">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu" PORT="g"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="l" SIGIS="undef" SIGNAME="alu_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu" PORT="l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="c" SIGIS="undef" SIGNAME="alu_c">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu" PORT="c"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="mem_we" SIGIS="undef" SIGNAME="control_mem_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pc_inc" SIGIS="undef" SIGNAME="control_pc_inc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_0" PORT="inc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="pc_load" SIGIS="undef" SIGNAME="control_pc_load">
          <CONNECTIONS>
            <CONNECTION INSTANCE="pc_0" PORT="load"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sp_inc" SIGIS="undef" SIGNAME="control_sp_inc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sp_0" PORT="inc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="sp_decr" SIGIS="undef" SIGNAME="control_sp_decr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="sp_0" PORT="decr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="3" NAME="alu_op" RIGHT="0" SIGIS="undef" SIGNAME="control_alu_op">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu" PORT="op"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="reg_we" RIGHT="0" SIGIS="undef" SIGNAME="control_reg_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we" PORT="input"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="reg_we_l" RIGHT="0" SIGIS="undef" SIGNAME="control_reg_we_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_l" PORT="input"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="reg_we_m" RIGHT="0" SIGIS="undef" SIGNAME="control_reg_we_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_m" PORT="input"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="main_alu_sel" SIGIS="undef" SIGNAME="control_main_alu_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="alu_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="main_mem_sel" SIGIS="undef" SIGNAME="control_main_mem_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="mem_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="main_control_sel" SIGIS="undef" SIGNAME="control_main_control_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="control_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="main_reg_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_main_reg_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="reg_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="main_reg_l_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_main_reg_l_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="reg_sel_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="main_reg_m_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_main_reg_m_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="reg_sel_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="addr_pc_sel" SIGIS="undef" SIGNAME="control_addr_pc_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="address_bus" PORT="pc_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="addr_sp_sel" SIGIS="undef" SIGNAME="control_addr_sp_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="address_bus" PORT="sp_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="addr_reg_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_addr_reg_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="address_bus" PORT="reg_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="addr_control_sel" SIGIS="undef" SIGNAME="control_addr_control_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="address_bus" PORT="control_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="alu_rhs_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_alu_rhs_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="reg_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="2" NAME="alu_lhs_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_alu_lhs_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="lhs" PORT="reg_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output_imm" RIGHT="0" SIGIS="undef" SIGNAME="control_output_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="address_bus" PORT="control"/>
            <CONNECTION INSTANCE="main_bus" PORT="control"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="5" NAME="current_opcode" RIGHT="0" SIGIS="undef"/>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/lhs" HWVERSION="1.0" INSTANCE="lhs" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="alu_bus" VLNV="xilinx.com:module_ref:alu_bus:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_alu_bus_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="reg_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_alu_lhs_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="alu_lhs_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r0" RIGHT="0" SIGIS="undef" SIGNAME="reg_0_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_0" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r1" RIGHT="0" SIGIS="undef" SIGNAME="reg_1_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_1" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r2" RIGHT="0" SIGIS="undef" SIGNAME="reg_2_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_2" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r3" RIGHT="0" SIGIS="undef" SIGNAME="reg_3_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_3" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r4" RIGHT="0" SIGIS="undef" SIGNAME="reg_4_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_4" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r5" RIGHT="0" SIGIS="undef" SIGNAME="reg_5_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_5" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r6" RIGHT="0" SIGIS="undef" SIGNAME="reg_6_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_6" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r7" RIGHT="0" SIGIS="undef" SIGNAME="reg_7_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_7" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="lhs_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu" PORT="lhs"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/main_bus" HWVERSION="1.0" INSTANCE="main_bus" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="main_bus" VLNV="xilinx.com:module_ref:main_bus:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_main_bus_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="reg_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_main_reg_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="main_reg_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="reg_sel_l" RIGHT="0" SIGIS="undef" SIGNAME="control_main_reg_l_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="main_reg_l_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="reg_sel_m" RIGHT="0" SIGIS="undef" SIGNAME="control_main_reg_m_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="main_reg_m_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="mem_sel" SIGIS="undef" SIGNAME="control_main_mem_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="main_mem_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="alu_sel" SIGIS="undef" SIGNAME="control_main_alu_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="main_alu_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="control_sel" SIGIS="undef" SIGNAME="control_main_control_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="main_control_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r0" RIGHT="0" SIGIS="undef" SIGNAME="reg_0_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_0" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r1" RIGHT="0" SIGIS="undef" SIGNAME="reg_1_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_1" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r2" RIGHT="0" SIGIS="undef" SIGNAME="reg_2_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_2" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r3" RIGHT="0" SIGIS="undef" SIGNAME="reg_3_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_3" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r4" RIGHT="0" SIGIS="undef" SIGNAME="reg_4_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_4" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r5" RIGHT="0" SIGIS="undef" SIGNAME="reg_5_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_5" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r6" RIGHT="0" SIGIS="undef" SIGNAME="reg_6_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_6" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r7" RIGHT="0" SIGIS="undef" SIGNAME="reg_7_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_7" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="alu" RIGHT="0" SIGIS="undef" SIGNAME="alu_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="control" RIGHT="0" SIGIS="undef" SIGNAME="control_output_imm">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="output_imm"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="mem" RIGHT="0" SIGIS="undef" SIGNAME="memory_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_7" PORT="input"/>
            <CONNECTION INSTANCE="reg_6" PORT="input"/>
            <CONNECTION INSTANCE="reg_5" PORT="input"/>
            <CONNECTION INSTANCE="reg_4" PORT="input"/>
            <CONNECTION INSTANCE="reg_3" PORT="input"/>
            <CONNECTION INSTANCE="reg_2" PORT="input"/>
            <CONNECTION INSTANCE="reg_1" PORT="input"/>
            <CONNECTION INSTANCE="reg_0" PORT="input"/>
            <CONNECTION INSTANCE="slice" PORT="Din"/>
            <CONNECTION INSTANCE="pc_0" PORT="input"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/memory" HWVERSION="1.0" INSTANCE="memory" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="memory" VLNV="xilinx.com:module_ref:memory:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_memory_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="control_mem_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="mem_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="addr" RIGHT="0" SIGIS="undef" SIGNAME="address_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="address_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="data" RIGHT="0" SIGIS="undef" SIGNAME="slice_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="slice" PORT="Dout"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="memory_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="mem"/>
            <CONNECTION INSTANCE="control" PORT="input"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/pc_0" HWVERSION="1.0" INSTANCE="pc_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="pc" VLNV="xilinx.com:module_ref:pc:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_pc_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inc" SIGIS="undef" SIGNAME="control_pc_inc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="pc_inc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="load" SIGIS="undef" SIGNAME="control_pc_load">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="pc_load"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="pc_0_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="address_bus" PORT="pc"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_0" HWVERSION="1.0" INSTANCE="reg_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_reg_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="we_r0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we" PORT="r0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_m" SIGIS="undef" SIGNAME="we_m_r0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_m" PORT="r0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_l" SIGIS="undef" SIGNAME="we_l_r0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_l" PORT="r0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="reg_0_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="r0"/>
            <CONNECTION INSTANCE="lhs" PORT="r0"/>
            <CONNECTION INSTANCE="address_bus" PORT="r0"/>
            <CONNECTION INSTANCE="main_bus" PORT="r0"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_1" HWVERSION="1.0" INSTANCE="reg_1" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_reg_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="we_r1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we" PORT="r1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_m" SIGIS="undef" SIGNAME="we_m_r1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_m" PORT="r1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_l" SIGIS="undef" SIGNAME="we_l_r1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_l" PORT="r1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="reg_1_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="r1"/>
            <CONNECTION INSTANCE="lhs" PORT="r1"/>
            <CONNECTION INSTANCE="address_bus" PORT="r1"/>
            <CONNECTION INSTANCE="main_bus" PORT="r1"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_2" HWVERSION="1.0" INSTANCE="reg_2" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_reg_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="we_r2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we" PORT="r2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_m" SIGIS="undef" SIGNAME="we_m_r2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_m" PORT="r2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_l" SIGIS="undef" SIGNAME="we_l_r2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_l" PORT="r2"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="reg_2_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="r2"/>
            <CONNECTION INSTANCE="lhs" PORT="r2"/>
            <CONNECTION INSTANCE="address_bus" PORT="r2"/>
            <CONNECTION INSTANCE="main_bus" PORT="r2"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_3" HWVERSION="1.0" INSTANCE="reg_3" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_reg_0_3"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="we_r3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we" PORT="r3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_m" SIGIS="undef" SIGNAME="we_m_r3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_m" PORT="r3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_l" SIGIS="undef" SIGNAME="we_l_r3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_l" PORT="r3"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="reg_3_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="r3"/>
            <CONNECTION INSTANCE="lhs" PORT="r3"/>
            <CONNECTION INSTANCE="address_bus" PORT="r3"/>
            <CONNECTION INSTANCE="main_bus" PORT="r3"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_4" HWVERSION="1.0" INSTANCE="reg_4" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_reg_0_4"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="we_r4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we" PORT="r4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_m" SIGIS="undef" SIGNAME="we_m_r4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_m" PORT="r4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_l" SIGIS="undef" SIGNAME="we_l_r4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_l" PORT="r4"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="reg_4_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="r4"/>
            <CONNECTION INSTANCE="lhs" PORT="r4"/>
            <CONNECTION INSTANCE="address_bus" PORT="r4"/>
            <CONNECTION INSTANCE="main_bus" PORT="r4"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_5" HWVERSION="1.0" INSTANCE="reg_5" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_reg_0_5"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="we_r5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we" PORT="r5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_m" SIGIS="undef" SIGNAME="we_m_r5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_m" PORT="r5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_l" SIGIS="undef" SIGNAME="we_l_r5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_l" PORT="r5"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="reg_5_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="r5"/>
            <CONNECTION INSTANCE="lhs" PORT="r5"/>
            <CONNECTION INSTANCE="address_bus" PORT="r5"/>
            <CONNECTION INSTANCE="main_bus" PORT="r5"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_6" HWVERSION="1.0" INSTANCE="reg_6" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_reg_0_6"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="we_r6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we" PORT="r6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_m" SIGIS="undef" SIGNAME="we_m_r6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_m" PORT="r6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_l" SIGIS="undef" SIGNAME="we_l_r6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_l" PORT="r6"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="reg_6_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="r6"/>
            <CONNECTION INSTANCE="lhs" PORT="r6"/>
            <CONNECTION INSTANCE="address_bus" PORT="r6"/>
            <CONNECTION INSTANCE="main_bus" PORT="r6"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/reg_7" HWVERSION="1.0" INSTANCE="reg_7" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="reg" VLNV="xilinx.com:module_ref:reg:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_reg_0_7"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we" SIGIS="undef" SIGNAME="we_r7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we" PORT="r7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_m" SIGIS="undef" SIGNAME="we_m_r7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_m" PORT="r7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="we_l" SIGIS="undef" SIGNAME="we_l_r7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="we_l" PORT="r7"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="reg_7_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="rhs" PORT="r7"/>
            <CONNECTION INSTANCE="lhs" PORT="r7"/>
            <CONNECTION INSTANCE="address_bus" PORT="r7"/>
            <CONNECTION INSTANCE="main_bus" PORT="r7"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/rhs" HWVERSION="1.0" INSTANCE="rhs" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="alu_bus" VLNV="xilinx.com:module_ref:alu_bus:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_alu_bus_1_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="reg_sel" RIGHT="0" SIGIS="undef" SIGNAME="control_alu_rhs_sel">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="alu_rhs_sel"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r0" RIGHT="0" SIGIS="undef" SIGNAME="reg_0_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_0" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r1" RIGHT="0" SIGIS="undef" SIGNAME="reg_1_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_1" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r2" RIGHT="0" SIGIS="undef" SIGNAME="reg_2_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_2" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r3" RIGHT="0" SIGIS="undef" SIGNAME="reg_3_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_3" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r4" RIGHT="0" SIGIS="undef" SIGNAME="reg_4_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_4" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r5" RIGHT="0" SIGIS="undef" SIGNAME="reg_5_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_5" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r6" RIGHT="0" SIGIS="undef" SIGNAME="reg_6_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_6" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="15" NAME="r7" RIGHT="0" SIGIS="undef" SIGNAME="reg_7_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_7" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="rhs_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="alu" PORT="rhs"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="2" FULLNAME="/slice" HWVERSION="1.0" INSTANCE="slice" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="xlslice" VLNV="xilinx.com:ip:xlslice:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="DIN_WIDTH" VALUE="16"/>
        <PARAMETER NAME="DIN_FROM" VALUE="7"/>
        <PARAMETER NAME="DIN_TO" VALUE="0"/>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_xlslice_0_0"/>
        <PARAMETER NAME="DOUT_WIDTH" VALUE="8"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT DIR="I" LEFT="15" NAME="Din" RIGHT="0" SIGIS="undef" SIGNAME="main_bus_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="main_bus" PORT="output"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="Dout" RIGHT="0" SIGIS="undef" SIGNAME="slice_Dout">
          <CONNECTIONS>
            <CONNECTION INSTANCE="memory" PORT="data"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/sp_0" HWVERSION="1.0" INSTANCE="sp_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="sp" VLNV="xilinx.com:module_ref:sp:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_sp_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="rst" POLARITY="ACTIVE_LOW" SIGIS="rst" SIGNAME="External_Ports_rst">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="rst"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="inc" SIGIS="undef" SIGNAME="control_sp_inc">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="sp_inc"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="decr" SIGIS="undef" SIGNAME="control_sp_decr">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="sp_decr"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="15" NAME="output" RIGHT="0" SIGIS="undef" SIGNAME="sp_0_output">
          <CONNECTIONS>
            <CONNECTION INSTANCE="address_bus" PORT="sp"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/we" HWVERSION="1.0" INSTANCE="we" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="demultiplexor" VLNV="xilinx.com:module_ref:demultiplexor:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_demultiplexor_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="control_reg_we">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="reg_we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r0" SIGIS="undef" SIGNAME="we_r0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_0" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r1" SIGIS="undef" SIGNAME="we_r1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_1" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r2" SIGIS="undef" SIGNAME="we_r2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_2" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r3" SIGIS="undef" SIGNAME="we_r3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_3" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r4" SIGIS="undef" SIGNAME="we_r4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_4" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r5" SIGIS="undef" SIGNAME="we_r5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_5" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r6" SIGIS="undef" SIGNAME="we_r6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_6" PORT="we"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r7" SIGIS="undef" SIGNAME="we_r7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_7" PORT="we"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/we_l" HWVERSION="1.0" INSTANCE="we_l" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="demultiplexor" VLNV="xilinx.com:module_ref:demultiplexor:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_demultiplexor_0_1"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="control_reg_we_l">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="reg_we_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r0" SIGIS="undef" SIGNAME="we_l_r0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_0" PORT="we_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r1" SIGIS="undef" SIGNAME="we_l_r1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_1" PORT="we_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r2" SIGIS="undef" SIGNAME="we_l_r2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_2" PORT="we_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r3" SIGIS="undef" SIGNAME="we_l_r3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_3" PORT="we_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r4" SIGIS="undef" SIGNAME="we_l_r4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_4" PORT="we_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r5" SIGIS="undef" SIGNAME="we_l_r5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_5" PORT="we_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r6" SIGIS="undef" SIGNAME="we_l_r6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_6" PORT="we_l"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r7" SIGIS="undef" SIGNAME="we_l_r7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_7" PORT="we_l"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/we_m" HWVERSION="1.0" INSTANCE="we_m" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="demultiplexor" VLNV="xilinx.com:module_ref:demultiplexor:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="tdp11_demultiplexor_0_2"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="clk_clk_out1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="clk" PORT="clk_out1"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="2" NAME="input" RIGHT="0" SIGIS="undef" SIGNAME="control_reg_we_m">
          <CONNECTIONS>
            <CONNECTION INSTANCE="control" PORT="reg_we_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r0" SIGIS="undef" SIGNAME="we_m_r0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_0" PORT="we_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r1" SIGIS="undef" SIGNAME="we_m_r1">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_1" PORT="we_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r2" SIGIS="undef" SIGNAME="we_m_r2">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_2" PORT="we_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r3" SIGIS="undef" SIGNAME="we_m_r3">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_3" PORT="we_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r4" SIGIS="undef" SIGNAME="we_m_r4">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_4" PORT="we_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r5" SIGIS="undef" SIGNAME="we_m_r5">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_5" PORT="we_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r6" SIGIS="undef" SIGNAME="we_m_r6">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_6" PORT="we_m"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" NAME="r7" SIGIS="undef" SIGNAME="we_m_r7">
          <CONNECTIONS>
            <CONNECTION INSTANCE="reg_7" PORT="we_m"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
