
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.677475                       # Number of seconds simulated
sim_ticks                                1677475138500                       # Number of ticks simulated
final_tick                               6477650346500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1341405                       # Simulator instruction rate (inst/s)
host_op_rate                                  3039601                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             1490596034                       # Simulator tick rate (ticks/s)
host_mem_usage                                2359632                       # Number of bytes of host memory used
host_seconds                                  1125.37                       # Real time elapsed on the host
sim_insts                                  1509579254                       # Number of instructions simulated
sim_ops                                    3420681505                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::l2.prefetcher       484160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.inst           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.inst        11520                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_10.data        33728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.inst         9728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_11.data        28288                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.inst        24320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_12.data        35008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.dtb.walker           64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.inst         2240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_13.data        13056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_14.data        29888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.inst          320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_15.data        17280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_16.data        15808                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.inst         3584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus_17.data        33280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             747584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_10.inst        11520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_11.inst         9728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_12.inst        24320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_13.inst         2240                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_14.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_15.inst          320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_16.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus_17.inst         3584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks      1587968                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1587968                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::l2.prefetcher         7565                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.inst          180                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_10.data          527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.inst          152                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_11.data          442                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.inst          380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_12.data          547                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.dtb.walker            1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_13.data          204                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_14.data          467                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.inst            5                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_15.data          270                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_16.data          247                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.inst           56                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus_17.data          520                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               11681                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         24812                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              24812                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::l2.prefetcher        288624                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.inst           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.inst         6867                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_10.data        20106                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.inst         5799                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_11.data        16863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.inst        14498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_12.data        20869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.dtb.walker           38                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.inst         1335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_13.data         7783                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.inst         1946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_14.data        17817                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.inst          191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_15.data        10301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.inst         1145                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_16.data         9424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.inst         2137                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus_17.data        19839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                445660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst           38                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_10.inst         6867                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_11.inst         5799                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_12.inst        14498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_13.inst         1335                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_14.inst         1946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_15.inst          191                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_16.inst         1145                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus_17.inst         2137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            33956                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          946642                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               946642                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          946642                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::l2.prefetcher       288624                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.inst         6867                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_10.data        20106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.inst         5799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_11.data        16863                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.inst        14498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_12.data        20869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.dtb.walker           38                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.inst         1335                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_13.data         7783                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.inst         1946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_14.data        17817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.inst          191                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_15.data        10301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.inst         1145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_16.data         9424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.inst         2137                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus_17.data        19839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              1392302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                       11679                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      24810                       # Number of write requests accepted
system.mem_ctrls.readBursts                     11679                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    24810                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 745408                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2048                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1586816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  747456                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1587840                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     32                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               563                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               833                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               659                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               777                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               638                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               635                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               681                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              888                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              923                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              776                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              653                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1383                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1298                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1247                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1208                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1638                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1571                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1387                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1751                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1834                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1810                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1495                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                        31                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1496685856500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 11679                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                24810                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    9823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     647                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     476                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     381                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     316                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    423                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1093                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    948                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1181                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    992                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    164                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    159                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     95                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     84                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     53                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     88                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                     76                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         7569                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    308.128419                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   158.313716                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   371.462390                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         3830     50.60%     50.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         1321     17.45%     68.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          461      6.09%     74.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          227      3.00%     77.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          120      1.59%     78.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           82      1.08%     79.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           51      0.67%     80.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           86      1.14%     81.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1391     18.38%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         7569                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      13.995192                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     17.118964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-3             391     47.00%     47.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7              10      1.20%     48.20% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11              5      0.60%     48.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            24      2.88%     51.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19           115     13.82%     65.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            99     11.90%     77.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            74      8.89%     86.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31            37      4.45%     90.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35            23      2.76%     93.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36-39            14      1.68%     95.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             8      0.96%     96.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::44-47             2      0.24%     96.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-51             4      0.48%     96.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-59             6      0.72%     97.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::60-63             6      0.72%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-67             1      0.12%     98.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::68-71             1      0.12%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.12%     98.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::76-79             1      0.12%     98.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-83             1      0.12%     98.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::84-87             1      0.12%     99.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-91             2      0.24%     99.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::92-95             1      0.12%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-99             1      0.12%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::100-103            1      0.12%     99.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::116-119            2      0.24%     99.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::124-127            1      0.12%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           832                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          832                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      29.800481                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     24.465375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev     24.084360                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16-19           489     58.77%     58.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20-23            28      3.37%     62.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24-27             4      0.48%     62.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28-31            12      1.44%     64.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-35           143     17.19%     81.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36-39             4      0.48%     81.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::40-43            13      1.56%     83.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::44-47             5      0.60%     83.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::48-51             3      0.36%     84.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::52-55             3      0.36%     84.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::56-59             2      0.24%     84.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::60-63             5      0.60%     85.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-67            83      9.98%     95.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::68-71             5      0.60%     96.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::72-75             2      0.24%     96.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::76-79             5      0.60%     96.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::80-83             2      0.24%     97.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::84-87             1      0.12%     97.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::92-95             2      0.24%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-99             1      0.12%     97.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::104-107            1      0.12%     97.72% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::108-111            3      0.36%     98.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::112-115            1      0.12%     98.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::120-123            1      0.12%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-131            8      0.96%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::132-135            1      0.12%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::144-147            1      0.12%     99.52% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::156-159            1      0.12%     99.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::180-183            1      0.12%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-195            1      0.12%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::200-203            1      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           832                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    909877222                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              1128258472                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   58235000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     78121.17                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                96871.17                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.95                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.01                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.32                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     8681                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   20191                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                81.38                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                   41017453.38                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 24554460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 13051005                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                38820180                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               58683240                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         816241920.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            514946550                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             56729280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy      1323742920                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      1235059200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     401035904640                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           405117738675                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            241.504467                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         1213394863277                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    121331503                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     347728000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1670048706750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   3216297732                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     815769970                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN   2902927545                       # Time in different power states
system.mem_ctrls_1.actEnergy                 29488200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 15673350                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                44339400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               70741440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         789812400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            491917410                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             58413120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy      1342639560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy      1190432160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     401049794580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           405083274570                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            241.483921                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1495470966294                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    122061500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     336362000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1670173258250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN   3100058214                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     776651206                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN   2944370330                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.apicbridge.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.bridge.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.pwrStateResidencyTicks::OFF  6477650344500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.replacements            20209                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          885.973686                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            1057975                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            21173                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            49.968120                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data    12.664105                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus_10.data   873.309581                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.012367                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus_10.data     0.852841                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.865209                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          964                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          954                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.941406                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          2262765                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         2262765                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data         5356                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::switch_cpus_10.data       665245                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         670601                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data         2913                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus_10.data       413331                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        416244                       # number of WriteReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus0.data            6                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::switch_cpus_10.data           98                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total          104                       # number of SoftPFReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data         8269                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::switch_cpus_10.data      1078576                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1086845                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data         8275                       # number of overall hits
system.cpu0.dcache.overall_hits::switch_cpus_10.data      1078674                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1086949                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data           66                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::switch_cpus_10.data        22407                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        22473                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           58                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus_10.data         8420                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         8478                       # number of WriteReq misses
system.cpu0.dcache.SoftPFReq_misses::switch_cpus_10.data          440                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total          440                       # number of SoftPFReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          124                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::switch_cpus_10.data        30827                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         30951                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          124                       # number of overall misses
system.cpu0.dcache.overall_misses::switch_cpus_10.data        31267                       # number of overall misses
system.cpu0.dcache.overall_misses::total        31391                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus_10.data    233769500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    233769500                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus_10.data    113863500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    113863500                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus_10.data    347633000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    347633000                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus_10.data    347633000                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    347633000                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data         5422                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::switch_cpus_10.data       687652                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       693074                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data         2971                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus_10.data       421751                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       424722                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus0.data            6                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::switch_cpus_10.data          538                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          544                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data         8393                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::switch_cpus_10.data      1109403                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1117796                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data         8399                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus_10.data      1109941                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1118340                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012173                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus_10.data     0.032585                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.032425                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.019522                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus_10.data     0.019964                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.019961                       # miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::switch_cpus_10.data     0.817844                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.808824                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.014774                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus_10.data     0.027787                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.027689                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.014764                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus_10.data     0.028170                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.028069                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus_10.data 10432.878118                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 10402.238241                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus_10.data 13522.980998                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 13430.467091                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus_10.data 11276.900120                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 11231.721108                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus_10.data 11118.207695                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 11074.288809                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::writebacks         8834                       # number of writebacks
system.cpu0.dcache.writebacks::total             8834                       # number of writebacks
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus_10.data            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            5                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus_10.data            5                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus_10.data            5                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus_10.data        22407                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        22407                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus_10.data         8415                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total         8415                       # number of WriteReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::switch_cpus_10.data          440                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total          440                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus_10.data        30822                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        30822                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus_10.data        31262                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        31262                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_uncacheable::switch_cpus_10.data           30                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.ReadReq_mshr_uncacheable::total           30                       # number of ReadReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::switch_cpus_10.data          486                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.WriteReq_mshr_uncacheable::total          486                       # number of WriteReq MSHR uncacheable
system.cpu0.dcache.overall_mshr_uncacheable_misses::switch_cpus_10.data          516                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.overall_mshr_uncacheable_misses::total          516                       # number of overall MSHR uncacheable misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus_10.data    211362500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    211362500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus_10.data    104804000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    104804000                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_10.data      4219500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      4219500                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus_10.data    316166500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    316166500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus_10.data    320386000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    320386000                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      5008000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_uncacheable_latency::total      5008000                       # number of ReadReq MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::switch_cpus_10.data      5008000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.overall_mshr_uncacheable_latency::total      5008000                       # number of overall MSHR uncacheable cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus_10.data     0.032585                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.032330                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus_10.data     0.019953                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019813                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_10.data     0.817844                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.808824                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus_10.data     0.027783                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.027574                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus_10.data     0.028165                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.027954                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.data  9432.878118                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total  9432.878118                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_10.data 12454.426619                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 12454.426619                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_10.data  9589.772727                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total  9589.772727                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus_10.data 10257.819090                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10257.819090                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus_10.data 10248.416608                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10248.416608                       # average overall mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 166933.333333                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.ReadReq_avg_mshr_uncacheable_latency::total 166933.333333                       # average ReadReq mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  9705.426357                       # average overall mshr uncacheable latency
system.cpu0.dcache.overall_avg_mshr_uncacheable_latency::total  9705.426357                       # average overall mshr uncacheable latency
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.replacements          290                       # number of replacements
system.cpu0.dtb_walker_cache.tags.tagsinuse    14.003453                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs          298                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs          304                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs     0.980263                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus0.dtb.walker     0.002867                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_blocks::switch_cpus_10.dtb.walker    14.000586                       # Average occupied blocks per requestor
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus0.dtb.walker     0.000179                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::switch_cpus_10.dtb.walker     0.875037                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_percent::total     0.875216                       # Average percentage of cache occupancy
system.cpu0.dtb_walker_cache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu0.dtb_walker_cache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu0.dtb_walker_cache.tags.tag_accesses         1377                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses         1377                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus0.dtb.walker            3                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::switch_cpus_10.dtb.walker          213                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.ReadReq_hits::total          216                       # number of ReadReq hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus0.dtb.walker            3                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::switch_cpus_10.dtb.walker          213                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.demand_hits::total          216                       # number of demand (read+write) hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus0.dtb.walker            3                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::switch_cpus_10.dtb.walker          213                       # number of overall hits
system.cpu0.dtb_walker_cache.overall_hits::total          216                       # number of overall hits
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus0.dtb.walker            1                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::switch_cpus_10.dtb.walker          314                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.ReadReq_misses::total          315                       # number of ReadReq misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::switch_cpus_10.dtb.walker          314                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.demand_misses::total          315                       # number of demand (read+write) misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus0.dtb.walker            1                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::switch_cpus_10.dtb.walker          314                       # number of overall misses
system.cpu0.dtb_walker_cache.overall_misses::total          315                       # number of overall misses
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_10.dtb.walker      3399500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.ReadReq_miss_latency::total      3399500                       # number of ReadReq miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::switch_cpus_10.dtb.walker      3399500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.demand_miss_latency::total      3399500                       # number of demand (read+write) miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::switch_cpus_10.dtb.walker      3399500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.overall_miss_latency::total      3399500                       # number of overall miss cycles
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus0.dtb.walker            4                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::switch_cpus_10.dtb.walker          527                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.ReadReq_accesses::total          531                       # number of ReadReq accesses(hits+misses)
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus0.dtb.walker            4                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::switch_cpus_10.dtb.walker          527                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.demand_accesses::total          531                       # number of demand (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus0.dtb.walker            4                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::switch_cpus_10.dtb.walker          527                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.overall_accesses::total          531                       # number of overall (read+write) accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_10.dtb.walker     0.595825                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_miss_rate::total     0.593220                       # miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::switch_cpus_10.dtb.walker     0.595825                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_miss_rate::total     0.593220                       # miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus0.dtb.walker     0.250000                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::switch_cpus_10.dtb.walker     0.595825                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_miss_rate::total     0.593220                       # miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.dtb.walker 10826.433121                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_miss_latency::total 10792.063492                       # average ReadReq miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_10.dtb.walker 10826.433121                       # average overall miss latency
system.cpu0.dtb_walker_cache.demand_avg_miss_latency::total 10792.063492                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_10.dtb.walker 10826.433121                       # average overall miss latency
system.cpu0.dtb_walker_cache.overall_avg_miss_latency::total 10792.063492                       # average overall miss latency
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.writebacks::writebacks           31                       # number of writebacks
system.cpu0.dtb_walker_cache.writebacks::total           31                       # number of writebacks
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.dtb.walker          314                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_misses::total          314                       # number of ReadReq MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::switch_cpus_10.dtb.walker          314                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.demand_mshr_misses::total          314                       # number of demand (read+write) MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::switch_cpus_10.dtb.walker          314                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.overall_mshr_misses::total          314                       # number of overall MSHR misses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.dtb.walker      3085500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_latency::total      3085500                       # number of ReadReq MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.dtb.walker      3085500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.demand_mshr_miss_latency::total      3085500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.dtb.walker      3085500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.overall_mshr_miss_latency::total      3085500                       # number of overall MSHR miss cycles
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.dtb.walker     0.595825                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.591337                       # mshr miss rate for ReadReq accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.dtb.walker     0.595825                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.demand_mshr_miss_rate::total     0.591337                       # mshr miss rate for demand accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.dtb.walker     0.595825                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.overall_mshr_miss_rate::total     0.591337                       # mshr miss rate for overall accesses
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.dtb.walker  9826.433121                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9826.433121                       # average ReadReq mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.dtb.walker  9826.433121                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9826.433121                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.dtb.walker  9826.433121                       # average overall mshr miss latency
system.cpu0.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9826.433121                       # average overall mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.replacements            21465                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            3127214                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            21977                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           142.294854                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst     0.051740                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus_10.inst   511.948260                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.000101                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus_10.inst     0.999899                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          6176839                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         6176839                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst        26652                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::switch_cpus_10.inst      3029570                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        3056222                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst        26652                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::switch_cpus_10.inst      3029570                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         3056222                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst        26652                       # number of overall hits
system.cpu0.icache.overall_hits::switch_cpus_10.inst      3029570                       # number of overall hits
system.cpu0.icache.overall_hits::total        3056222                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          150                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::switch_cpus_10.inst        21315                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        21465                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          150                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::switch_cpus_10.inst        21315                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         21465                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          150                       # number of overall misses
system.cpu0.icache.overall_misses::switch_cpus_10.inst        21315                       # number of overall misses
system.cpu0.icache.overall_misses::total        21465                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus_10.inst    310895500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    310895500                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus_10.inst    310895500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    310895500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus_10.inst    310895500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    310895500                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst        26802                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::switch_cpus_10.inst      3050885                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      3077687                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst        26802                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::switch_cpus_10.inst      3050885                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      3077687                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst        26802                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus_10.inst      3050885                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      3077687                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.005597                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus_10.inst     0.006986                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.006974                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.005597                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::switch_cpus_10.inst     0.006986                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.006974                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.005597                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::switch_cpus_10.inst     0.006986                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.006974                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus_10.inst 14585.761201                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 14483.834149                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus_10.inst 14585.761201                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 14483.834149                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus_10.inst 14585.761201                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 14483.834149                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::writebacks        21465                       # number of writebacks
system.cpu0.icache.writebacks::total            21465                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus_10.inst        21315                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        21315                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus_10.inst        21315                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        21315                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus_10.inst        21315                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        21315                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus_10.inst    289580500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    289580500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus_10.inst    289580500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    289580500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus_10.inst    289580500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    289580500                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus_10.inst     0.006986                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.006926                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus_10.inst     0.006986                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.006926                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus_10.inst     0.006986                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.006926                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.inst 13585.761201                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13585.761201                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus_10.inst 13585.761201                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13585.761201                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus_10.inst 13585.761201                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13585.761201                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.replacements          234                       # number of replacements
system.cpu0.itb_walker_cache.tags.tagsinuse    10.002682                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs           39                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs          244                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs     0.159836                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus0.itb.walker     1.002645                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_blocks::switch_cpus_10.itb.walker     9.000036                       # Average occupied blocks per requestor
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus0.itb.walker     0.062665                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::switch_cpus_10.itb.walker     0.562502                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_percent::total     0.625168                       # Average percentage of cache occupancy
system.cpu0.itb_walker_cache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu0.itb_walker_cache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu0.itb_walker_cache.tags.tag_accesses          919                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses          919                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus0.itb.walker           18                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::switch_cpus_10.itb.walker           38                       # number of ReadReq hits
system.cpu0.itb_walker_cache.ReadReq_hits::total           56                       # number of ReadReq hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus0.itb.walker           18                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::switch_cpus_10.itb.walker           38                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.demand_hits::total           56                       # number of demand (read+write) hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus0.itb.walker           18                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::switch_cpus_10.itb.walker           38                       # number of overall hits
system.cpu0.itb_walker_cache.overall_hits::total           56                       # number of overall hits
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus0.itb.walker           34                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::switch_cpus_10.itb.walker          235                       # number of ReadReq misses
system.cpu0.itb_walker_cache.ReadReq_misses::total          269                       # number of ReadReq misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus0.itb.walker           34                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::switch_cpus_10.itb.walker          235                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.demand_misses::total          269                       # number of demand (read+write) misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus0.itb.walker           34                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::switch_cpus_10.itb.walker          235                       # number of overall misses
system.cpu0.itb_walker_cache.overall_misses::total          269                       # number of overall misses
system.cpu0.itb_walker_cache.ReadReq_miss_latency::switch_cpus_10.itb.walker      2417500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.ReadReq_miss_latency::total      2417500                       # number of ReadReq miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::switch_cpus_10.itb.walker      2417500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.demand_miss_latency::total      2417500                       # number of demand (read+write) miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::switch_cpus_10.itb.walker      2417500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.overall_miss_latency::total      2417500                       # number of overall miss cycles
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus0.itb.walker           52                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::switch_cpus_10.itb.walker          273                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.ReadReq_accesses::total          325                       # number of ReadReq accesses(hits+misses)
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus0.itb.walker           52                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::switch_cpus_10.itb.walker          273                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.demand_accesses::total          325                       # number of demand (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus0.itb.walker           52                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::switch_cpus_10.itb.walker          273                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.overall_accesses::total          325                       # number of overall (read+write) accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::switch_cpus_10.itb.walker     0.860806                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_miss_rate::total     0.827692                       # miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::switch_cpus_10.itb.walker     0.860806                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_miss_rate::total     0.827692                       # miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus0.itb.walker     0.653846                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::switch_cpus_10.itb.walker     0.860806                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_miss_rate::total     0.827692                       # miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_10.itb.walker 10287.234043                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_miss_latency::total  8986.988848                       # average ReadReq miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::switch_cpus_10.itb.walker 10287.234043                       # average overall miss latency
system.cpu0.itb_walker_cache.demand_avg_miss_latency::total  8986.988848                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::switch_cpus_10.itb.walker 10287.234043                       # average overall miss latency
system.cpu0.itb_walker_cache.overall_avg_miss_latency::total  8986.988848                       # average overall miss latency
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.writebacks::writebacks            5                       # number of writebacks
system.cpu0.itb_walker_cache.writebacks::total            5                       # number of writebacks
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_10.itb.walker          235                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_misses::total          235                       # number of ReadReq MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::switch_cpus_10.itb.walker          235                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.demand_mshr_misses::total          235                       # number of demand (read+write) MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::switch_cpus_10.itb.walker          235                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.overall_mshr_misses::total          235                       # number of overall MSHR misses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_10.itb.walker      2182500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_latency::total      2182500                       # number of ReadReq MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_10.itb.walker      2182500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.demand_mshr_miss_latency::total      2182500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_10.itb.walker      2182500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.overall_mshr_miss_latency::total      2182500                       # number of overall MSHR miss cycles
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_10.itb.walker     0.860806                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.723077                       # mshr miss rate for ReadReq accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_10.itb.walker     0.860806                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.demand_mshr_miss_rate::total     0.723077                       # mshr miss rate for demand accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_10.itb.walker     0.860806                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.overall_mshr_miss_rate::total     0.723077                       # mshr miss rate for overall accesses
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_10.itb.walker  9287.234043                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9287.234043                       # average ReadReq mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_10.itb.walker  9287.234043                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.demand_avg_mshr_miss_latency::total  9287.234043                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_10.itb.walker  9287.234043                       # average overall mshr miss latency
system.cpu0.itb_walker_cache.overall_avg_mshr_miss_latency::total  9287.234043                       # average overall mshr miss latency
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.pwrStateResidencyTicks::OFF  6477650344500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.replacements            14747                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          856.442046                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             825669                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            15686                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            52.637320                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   211.804135                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus_11.data   644.637911                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.206840                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus_11.data     0.629529                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.836369                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          939                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          931                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.916992                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses          1777670                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses         1777670                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::switch_cpus_11.data       533124                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         533124                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus_11.data       319392                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        319392                       # number of WriteReq hits
system.cpu1.dcache.SoftPFReq_hits::switch_cpus_11.data           85                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           85                       # number of SoftPFReq hits
system.cpu1.dcache.demand_hits::switch_cpus_11.data       852516                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          852516                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus_11.data       852601                       # number of overall hits
system.cpu1.dcache.overall_hits::total         852601                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus_11.data        20747                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        20747                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus_11.data         4230                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         4230                       # number of WriteReq misses
system.cpu1.dcache.SoftPFReq_misses::switch_cpus_11.data           97                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           97                       # number of SoftPFReq misses
system.cpu1.dcache.demand_misses::switch_cpus_11.data        24977                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         24977                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus_11.data        25074                       # number of overall misses
system.cpu1.dcache.overall_misses::total        25074                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus_11.data    198802500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    198802500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus_11.data     54300500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     54300500                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus_11.data    253103000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    253103000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus_11.data    253103000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    253103000                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus_11.data       553871                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       553871                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus_11.data       323622                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       323622                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::switch_cpus_11.data          182                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          182                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus_11.data       877493                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       877493                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus_11.data       877675                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       877675                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus_11.data     0.037458                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.037458                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus_11.data     0.013071                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.013071                       # miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::switch_cpus_11.data     0.532967                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.532967                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus_11.data     0.028464                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.028464                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus_11.data     0.028569                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028569                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus_11.data  9582.228756                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total  9582.228756                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus_11.data 12836.997636                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 12836.997636                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus_11.data 10133.442767                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 10133.442767                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus_11.data 10094.241047                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 10094.241047                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::writebacks         5369                       # number of writebacks
system.cpu1.dcache.writebacks::total             5369                       # number of writebacks
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus_11.data            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus_11.data            7                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus_11.data            7                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus_11.data        20747                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        20747                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus_11.data         4223                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total         4223                       # number of WriteReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::switch_cpus_11.data           97                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           97                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus_11.data        24970                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        24970                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus_11.data        25067                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        25067                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_uncacheable::switch_cpus_11.data           28                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.ReadReq_mshr_uncacheable::total           28                       # number of ReadReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::switch_cpus_11.data          483                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.WriteReq_mshr_uncacheable::total          483                       # number of WriteReq MSHR uncacheable
system.cpu1.dcache.overall_mshr_uncacheable_misses::switch_cpus_11.data          511                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.overall_mshr_uncacheable_misses::total          511                       # number of overall MSHR uncacheable misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus_11.data    178055500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    178055500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus_11.data     49687500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     49687500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_11.data      2427000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total      2427000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus_11.data    227743000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    227743000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus_11.data    230170000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    230170000                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      4743500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_uncacheable_latency::total      4743500                       # number of ReadReq MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::switch_cpus_11.data      4743500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.overall_mshr_uncacheable_latency::total      4743500                       # number of overall MSHR uncacheable cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus_11.data     0.037458                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.037458                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus_11.data     0.013049                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.013049                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_11.data     0.532967                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.532967                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus_11.data     0.028456                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.028456                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus_11.data     0.028561                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.028561                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.data  8582.228756                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total  8582.228756                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_11.data 11765.924698                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 11765.924698                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_11.data 25020.618557                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 25020.618557                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus_11.data  9120.664798                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total  9120.664798                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus_11.data  9182.191726                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total  9182.191726                       # average overall mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data 169410.714286                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.ReadReq_avg_mshr_uncacheable_latency::total 169410.714286                       # average ReadReq mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  9282.778865                       # average overall mshr uncacheable latency
system.cpu1.dcache.overall_avg_mshr_uncacheable_latency::total  9282.778865                       # average overall mshr uncacheable latency
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.replacements          208                       # number of replacements
system.cpu1.dtb_walker_cache.tags.tagsinuse    14.884859                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs          271                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs          223                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs     1.215247                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus1.dtb.walker     0.023176                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_blocks::switch_cpus_11.dtb.walker    14.861683                       # Average occupied blocks per requestor
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus1.dtb.walker     0.001449                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::switch_cpus_11.dtb.walker     0.928855                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_percent::total     0.930304                       # Average percentage of cache occupancy
system.cpu1.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu1.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu1.dtb_walker_cache.tags.tag_accesses         1000                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses         1000                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.ReadReq_hits::switch_cpus_11.dtb.walker          164                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.ReadReq_hits::total          164                       # number of ReadReq hits
system.cpu1.dtb_walker_cache.demand_hits::switch_cpus_11.dtb.walker          164                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.demand_hits::total          164                       # number of demand (read+write) hits
system.cpu1.dtb_walker_cache.overall_hits::switch_cpus_11.dtb.walker          164                       # number of overall hits
system.cpu1.dtb_walker_cache.overall_hits::total          164                       # number of overall hits
system.cpu1.dtb_walker_cache.ReadReq_misses::switch_cpus_11.dtb.walker          224                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.ReadReq_misses::total          224                       # number of ReadReq misses
system.cpu1.dtb_walker_cache.demand_misses::switch_cpus_11.dtb.walker          224                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.demand_misses::total          224                       # number of demand (read+write) misses
system.cpu1.dtb_walker_cache.overall_misses::switch_cpus_11.dtb.walker          224                       # number of overall misses
system.cpu1.dtb_walker_cache.overall_misses::total          224                       # number of overall misses
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_11.dtb.walker      1981000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.ReadReq_miss_latency::total      1981000                       # number of ReadReq miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::switch_cpus_11.dtb.walker      1981000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.demand_miss_latency::total      1981000                       # number of demand (read+write) miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::switch_cpus_11.dtb.walker      1981000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.overall_miss_latency::total      1981000                       # number of overall miss cycles
system.cpu1.dtb_walker_cache.ReadReq_accesses::switch_cpus_11.dtb.walker          388                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.ReadReq_accesses::total          388                       # number of ReadReq accesses(hits+misses)
system.cpu1.dtb_walker_cache.demand_accesses::switch_cpus_11.dtb.walker          388                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.demand_accesses::total          388                       # number of demand (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::switch_cpus_11.dtb.walker          388                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.overall_accesses::total          388                       # number of overall (read+write) accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_11.dtb.walker     0.577320                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_miss_rate::total     0.577320                       # miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::switch_cpus_11.dtb.walker     0.577320                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_miss_rate::total     0.577320                       # miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::switch_cpus_11.dtb.walker     0.577320                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_miss_rate::total     0.577320                       # miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.dtb.walker  8843.750000                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_miss_latency::total  8843.750000                       # average ReadReq miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_11.dtb.walker  8843.750000                       # average overall miss latency
system.cpu1.dtb_walker_cache.demand_avg_miss_latency::total  8843.750000                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_11.dtb.walker  8843.750000                       # average overall miss latency
system.cpu1.dtb_walker_cache.overall_avg_miss_latency::total  8843.750000                       # average overall miss latency
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.writebacks::writebacks           32                       # number of writebacks
system.cpu1.dtb_walker_cache.writebacks::total           32                       # number of writebacks
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.dtb.walker          224                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_misses::total          224                       # number of ReadReq MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::switch_cpus_11.dtb.walker          224                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.demand_mshr_misses::total          224                       # number of demand (read+write) MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::switch_cpus_11.dtb.walker          224                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.overall_mshr_misses::total          224                       # number of overall MSHR misses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.dtb.walker      1757000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1757000                       # number of ReadReq MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.dtb.walker      1757000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.demand_mshr_miss_latency::total      1757000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.dtb.walker      1757000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.overall_mshr_miss_latency::total      1757000                       # number of overall MSHR miss cycles
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.dtb.walker     0.577320                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.577320                       # mshr miss rate for ReadReq accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.dtb.walker     0.577320                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.demand_mshr_miss_rate::total     0.577320                       # mshr miss rate for demand accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.dtb.walker     0.577320                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.overall_mshr_miss_rate::total     0.577320                       # mshr miss rate for overall accesses
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  7843.750000                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7843.750000                       # average ReadReq mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  7843.750000                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.demand_avg_mshr_miss_latency::total  7843.750000                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.dtb.walker  7843.750000                       # average overall mshr miss latency
system.cpu1.dtb_walker_cache.overall_avg_mshr_miss_latency::total  7843.750000                       # average overall mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.replacements            13401                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            2442887                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            13913                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           175.583052                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst     7.710504                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus_11.inst   504.289496                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.015060                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus_11.inst     0.984940                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          4851127                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         4851127                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::switch_cpus_11.inst      2405462                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        2405462                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus_11.inst      2405462                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         2405462                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus_11.inst      2405462                       # number of overall hits
system.cpu1.icache.overall_hits::total        2405462                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus_11.inst        13401                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        13401                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus_11.inst        13401                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         13401                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus_11.inst        13401                       # number of overall misses
system.cpu1.icache.overall_misses::total        13401                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus_11.inst    198395500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    198395500                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus_11.inst    198395500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    198395500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus_11.inst    198395500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    198395500                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus_11.inst      2418863                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      2418863                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus_11.inst      2418863                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      2418863                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus_11.inst      2418863                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      2418863                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus_11.inst     0.005540                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.005540                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus_11.inst     0.005540                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.005540                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus_11.inst     0.005540                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.005540                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus_11.inst 14804.529513                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 14804.529513                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus_11.inst 14804.529513                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 14804.529513                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus_11.inst 14804.529513                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 14804.529513                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::writebacks        13401                       # number of writebacks
system.cpu1.icache.writebacks::total            13401                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus_11.inst        13401                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        13401                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus_11.inst        13401                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        13401                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus_11.inst        13401                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        13401                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus_11.inst    184994500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    184994500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus_11.inst    184994500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    184994500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus_11.inst    184994500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    184994500                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus_11.inst     0.005540                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.005540                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus_11.inst     0.005540                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.005540                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus_11.inst     0.005540                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.005540                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.inst 13804.529513                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 13804.529513                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus_11.inst 13804.529513                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 13804.529513                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus_11.inst 13804.529513                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 13804.529513                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.replacements          182                       # number of replacements
system.cpu1.itb_walker_cache.tags.tagsinuse    10.005370                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs          107                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs          192                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs     0.557292                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus1.itb.walker     2.023173                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_blocks::switch_cpus_11.itb.walker     7.982197                       # Average occupied blocks per requestor
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus1.itb.walker     0.126448                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::switch_cpus_11.itb.walker     0.498887                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_percent::total     0.625336                       # Average percentage of cache occupancy
system.cpu1.itb_walker_cache.tags.occ_task_id_blocks::1024           10                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.itb_walker_cache.tags.occ_task_id_percent::1024     0.625000                       # Percentage of cache occupancy per task id
system.cpu1.itb_walker_cache.tags.tag_accesses          686                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses          686                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.ReadReq_hits::switch_cpus_11.itb.walker           22                       # number of ReadReq hits
system.cpu1.itb_walker_cache.ReadReq_hits::total           22                       # number of ReadReq hits
system.cpu1.itb_walker_cache.demand_hits::switch_cpus_11.itb.walker           22                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.demand_hits::total           22                       # number of demand (read+write) hits
system.cpu1.itb_walker_cache.overall_hits::switch_cpus_11.itb.walker           22                       # number of overall hits
system.cpu1.itb_walker_cache.overall_hits::total           22                       # number of overall hits
system.cpu1.itb_walker_cache.ReadReq_misses::switch_cpus_11.itb.walker          214                       # number of ReadReq misses
system.cpu1.itb_walker_cache.ReadReq_misses::total          214                       # number of ReadReq misses
system.cpu1.itb_walker_cache.demand_misses::switch_cpus_11.itb.walker          214                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.demand_misses::total          214                       # number of demand (read+write) misses
system.cpu1.itb_walker_cache.overall_misses::switch_cpus_11.itb.walker          214                       # number of overall misses
system.cpu1.itb_walker_cache.overall_misses::total          214                       # number of overall misses
system.cpu1.itb_walker_cache.ReadReq_miss_latency::switch_cpus_11.itb.walker      1215000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.ReadReq_miss_latency::total      1215000                       # number of ReadReq miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::switch_cpus_11.itb.walker      1215000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.demand_miss_latency::total      1215000                       # number of demand (read+write) miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::switch_cpus_11.itb.walker      1215000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.overall_miss_latency::total      1215000                       # number of overall miss cycles
system.cpu1.itb_walker_cache.ReadReq_accesses::switch_cpus_11.itb.walker          236                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.ReadReq_accesses::total          236                       # number of ReadReq accesses(hits+misses)
system.cpu1.itb_walker_cache.demand_accesses::switch_cpus_11.itb.walker          236                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.demand_accesses::total          236                       # number of demand (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::switch_cpus_11.itb.walker          236                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.overall_accesses::total          236                       # number of overall (read+write) accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::switch_cpus_11.itb.walker     0.906780                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_miss_rate::total     0.906780                       # miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_miss_rate::switch_cpus_11.itb.walker     0.906780                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_miss_rate::total     0.906780                       # miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_miss_rate::switch_cpus_11.itb.walker     0.906780                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_miss_rate::total     0.906780                       # miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_11.itb.walker  5677.570093                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_miss_latency::total  5677.570093                       # average ReadReq miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::switch_cpus_11.itb.walker  5677.570093                       # average overall miss latency
system.cpu1.itb_walker_cache.demand_avg_miss_latency::total  5677.570093                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::switch_cpus_11.itb.walker  5677.570093                       # average overall miss latency
system.cpu1.itb_walker_cache.overall_avg_miss_latency::total  5677.570093                       # average overall miss latency
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.writebacks::writebacks            2                       # number of writebacks
system.cpu1.itb_walker_cache.writebacks::total            2                       # number of writebacks
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_11.itb.walker          214                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_misses::total          214                       # number of ReadReq MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::switch_cpus_11.itb.walker          214                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.demand_mshr_misses::total          214                       # number of demand (read+write) MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::switch_cpus_11.itb.walker          214                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.overall_mshr_misses::total          214                       # number of overall MSHR misses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_11.itb.walker      1001000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_latency::total      1001000                       # number of ReadReq MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_11.itb.walker      1001000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.demand_mshr_miss_latency::total      1001000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_11.itb.walker      1001000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.overall_mshr_miss_latency::total      1001000                       # number of overall MSHR miss cycles
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_11.itb.walker     0.906780                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.906780                       # mshr miss rate for ReadReq accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_11.itb.walker     0.906780                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.demand_mshr_miss_rate::total     0.906780                       # mshr miss rate for demand accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_11.itb.walker     0.906780                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.overall_mshr_miss_rate::total     0.906780                       # mshr miss rate for overall accesses
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_11.itb.walker  4677.570093                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4677.570093                       # average ReadReq mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_11.itb.walker  4677.570093                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.demand_avg_mshr_miss_latency::total  4677.570093                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_11.itb.walker  4677.570093                       # average overall mshr miss latency
system.cpu1.itb_walker_cache.overall_avg_mshr_miss_latency::total  4677.570093                       # average overall mshr miss latency
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.pwrStateResidencyTicks::OFF  6477650344500                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.replacements            15594                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          831.571107                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs            1314716                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            16520                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            79.583293                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data    44.398086                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus_12.data   787.173020                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.043358                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus_12.data     0.768724                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.812081                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          926                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          902                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses          3218241                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses         3218241                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::switch_cpus_12.data       998424                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         998424                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus_12.data       572795                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        572795                       # number of WriteReq hits
system.cpu2.dcache.SoftPFReq_hits::switch_cpus_12.data           90                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total           90                       # number of SoftPFReq hits
system.cpu2.dcache.demand_hits::switch_cpus_12.data      1571219                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1571219                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus_12.data      1571309                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1571309                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus_12.data        21273                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        21273                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus_12.data         4778                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4778                       # number of WriteReq misses
system.cpu2.dcache.SoftPFReq_misses::switch_cpus_12.data          115                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total          115                       # number of SoftPFReq misses
system.cpu2.dcache.demand_misses::switch_cpus_12.data        26051                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         26051                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus_12.data        26166                       # number of overall misses
system.cpu2.dcache.overall_misses::total        26166                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus_12.data    207916000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    207916000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus_12.data     67373498                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     67373498                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus_12.data    275289498                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    275289498                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus_12.data    275289498                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    275289498                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus_12.data      1019697                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1019697                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus_12.data       577573                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       577573                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::switch_cpus_12.data          205                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total          205                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus_12.data      1597270                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1597270                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus_12.data      1597475                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1597475                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus_12.data     0.020862                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.020862                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus_12.data     0.008273                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.008273                       # miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::switch_cpus_12.data     0.560976                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.560976                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus_12.data     0.016310                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.016310                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus_12.data     0.016380                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.016380                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus_12.data  9773.703756                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9773.703756                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus_12.data 14100.773964                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 14100.773964                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus_12.data 10567.329392                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 10567.329392                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus_12.data 10520.885806                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 10520.885806                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs          317                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                7                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    45.285714                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::writebacks         5749                       # number of writebacks
system.cpu2.dcache.writebacks::total             5749                       # number of writebacks
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus_12.data            6                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            6                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus_12.data            6                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus_12.data            6                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus_12.data        21273                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        21273                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus_12.data         4772                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total         4772                       # number of WriteReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::switch_cpus_12.data          115                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total          115                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus_12.data        26045                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        26045                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus_12.data        26160                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        26160                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_uncacheable::switch_cpus_12.data           29                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.ReadReq_mshr_uncacheable::total           29                       # number of ReadReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::switch_cpus_12.data          487                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.WriteReq_mshr_uncacheable::total          487                       # number of WriteReq MSHR uncacheable
system.cpu2.dcache.overall_mshr_uncacheable_misses::switch_cpus_12.data          516                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.overall_mshr_uncacheable_misses::total          516                       # number of overall MSHR uncacheable misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus_12.data    186643000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    186643000                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus_12.data     62376498                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total     62376498                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_12.data      6192500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total      6192500                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus_12.data    249019498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    249019498                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus_12.data    255211998                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    255211998                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      4873000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_uncacheable_latency::total      4873000                       # number of ReadReq MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::switch_cpus_12.data      4873000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.overall_mshr_uncacheable_latency::total      4873000                       # number of overall MSHR uncacheable cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus_12.data     0.020862                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.020862                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus_12.data     0.008262                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.008262                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_12.data     0.560976                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.560976                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus_12.data     0.016306                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.016306                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus_12.data     0.016376                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.016376                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.data  8773.703756                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  8773.703756                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_12.data 13071.353311                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 13071.353311                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_12.data 53847.826087                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 53847.826087                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus_12.data  9561.124899                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  9561.124899                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus_12.data  9755.810321                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  9755.810321                       # average overall mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data 168034.482759                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.ReadReq_avg_mshr_uncacheable_latency::total 168034.482759                       # average ReadReq mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  9443.798450                       # average overall mshr uncacheable latency
system.cpu2.dcache.overall_avg_mshr_uncacheable_latency::total  9443.798450                       # average overall mshr uncacheable latency
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.replacements          253                       # number of replacements
system.cpu2.dtb_walker_cache.tags.tagsinuse    15.992365                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs          221                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs          269                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs     0.821561                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus2.dtb.walker     2.014195                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_blocks::switch_cpus_12.dtb.walker    13.978170                       # Average occupied blocks per requestor
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus2.dtb.walker     0.125887                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::switch_cpus_12.dtb.walker     0.873636                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_percent::total     0.999523                       # Average percentage of cache occupancy
system.cpu2.dtb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu2.dtb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dtb_walker_cache.tags.tag_accesses         1250                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses         1250                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.ReadReq_hits::switch_cpus_12.dtb.walker          211                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.ReadReq_hits::total          211                       # number of ReadReq hits
system.cpu2.dtb_walker_cache.demand_hits::switch_cpus_12.dtb.walker          211                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.demand_hits::total          211                       # number of demand (read+write) hits
system.cpu2.dtb_walker_cache.overall_hits::switch_cpus_12.dtb.walker          211                       # number of overall hits
system.cpu2.dtb_walker_cache.overall_hits::total          211                       # number of overall hits
system.cpu2.dtb_walker_cache.ReadReq_misses::switch_cpus_12.dtb.walker          276                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.ReadReq_misses::total          276                       # number of ReadReq misses
system.cpu2.dtb_walker_cache.demand_misses::switch_cpus_12.dtb.walker          276                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.demand_misses::total          276                       # number of demand (read+write) misses
system.cpu2.dtb_walker_cache.overall_misses::switch_cpus_12.dtb.walker          276                       # number of overall misses
system.cpu2.dtb_walker_cache.overall_misses::total          276                       # number of overall misses
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_12.dtb.walker      2845500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.ReadReq_miss_latency::total      2845500                       # number of ReadReq miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::switch_cpus_12.dtb.walker      2845500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.demand_miss_latency::total      2845500                       # number of demand (read+write) miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::switch_cpus_12.dtb.walker      2845500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.overall_miss_latency::total      2845500                       # number of overall miss cycles
system.cpu2.dtb_walker_cache.ReadReq_accesses::switch_cpus_12.dtb.walker          487                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.ReadReq_accesses::total          487                       # number of ReadReq accesses(hits+misses)
system.cpu2.dtb_walker_cache.demand_accesses::switch_cpus_12.dtb.walker          487                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.demand_accesses::total          487                       # number of demand (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::switch_cpus_12.dtb.walker          487                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.overall_accesses::total          487                       # number of overall (read+write) accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_12.dtb.walker     0.566735                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_miss_rate::total     0.566735                       # miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::switch_cpus_12.dtb.walker     0.566735                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_miss_rate::total     0.566735                       # miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::switch_cpus_12.dtb.walker     0.566735                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_miss_rate::total     0.566735                       # miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.dtb.walker 10309.782609                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_miss_latency::total 10309.782609                       # average ReadReq miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_12.dtb.walker 10309.782609                       # average overall miss latency
system.cpu2.dtb_walker_cache.demand_avg_miss_latency::total 10309.782609                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_12.dtb.walker 10309.782609                       # average overall miss latency
system.cpu2.dtb_walker_cache.overall_avg_miss_latency::total 10309.782609                       # average overall miss latency
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.writebacks::writebacks           19                       # number of writebacks
system.cpu2.dtb_walker_cache.writebacks::total           19                       # number of writebacks
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.dtb.walker          276                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_misses::total          276                       # number of ReadReq MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::switch_cpus_12.dtb.walker          276                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.demand_mshr_misses::total          276                       # number of demand (read+write) MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::switch_cpus_12.dtb.walker          276                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.overall_mshr_misses::total          276                       # number of overall MSHR misses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.dtb.walker      2569500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_latency::total      2569500                       # number of ReadReq MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.dtb.walker      2569500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.demand_mshr_miss_latency::total      2569500                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.dtb.walker      2569500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.overall_mshr_miss_latency::total      2569500                       # number of overall MSHR miss cycles
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.dtb.walker     0.566735                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.566735                       # mshr miss rate for ReadReq accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.dtb.walker     0.566735                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.demand_mshr_miss_rate::total     0.566735                       # mshr miss rate for demand accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.dtb.walker     0.566735                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.overall_mshr_miss_rate::total     0.566735                       # mshr miss rate for overall accesses
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9309.782609                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9309.782609                       # average ReadReq mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9309.782609                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9309.782609                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.dtb.walker  9309.782609                       # average overall mshr miss latency
system.cpu2.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9309.782609                       # average overall mshr miss latency
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.replacements            14997                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5483210                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            15509                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           353.550197                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst     2.835266                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus_12.inst   509.164734                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.005538                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus_12.inst     0.994462                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         10925353                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        10925353                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::switch_cpus_12.inst      5440181                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        5440181                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus_12.inst      5440181                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         5440181                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus_12.inst      5440181                       # number of overall hits
system.cpu2.icache.overall_hits::total        5440181                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus_12.inst        14997                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        14997                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus_12.inst        14997                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         14997                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus_12.inst        14997                       # number of overall misses
system.cpu2.icache.overall_misses::total        14997                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus_12.inst    237237000                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total    237237000                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus_12.inst    237237000                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total    237237000                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus_12.inst    237237000                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total    237237000                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus_12.inst      5455178                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5455178                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus_12.inst      5455178                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5455178                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus_12.inst      5455178                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5455178                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus_12.inst     0.002749                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002749                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus_12.inst     0.002749                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002749                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus_12.inst     0.002749                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002749                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus_12.inst 15818.963793                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 15818.963793                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus_12.inst 15818.963793                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 15818.963793                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus_12.inst 15818.963793                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 15818.963793                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::writebacks        14997                       # number of writebacks
system.cpu2.icache.writebacks::total            14997                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus_12.inst        14997                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total        14997                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus_12.inst        14997                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total        14997                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus_12.inst        14997                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total        14997                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus_12.inst    222240000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total    222240000                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus_12.inst    222240000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total    222240000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus_12.inst    222240000                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total    222240000                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus_12.inst     0.002749                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.002749                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus_12.inst     0.002749                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.002749                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus_12.inst     0.002749                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.002749                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.inst 14818.963793                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 14818.963793                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus_12.inst 14818.963793                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 14818.963793                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus_12.inst 14818.963793                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 14818.963793                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.replacements          244                       # number of replacements
system.cpu2.itb_walker_cache.tags.tagsinuse    15.973217                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs           19                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs          260                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs     0.073077                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus2.itb.walker     0.010608                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_blocks::switch_cpus_12.itb.walker    15.962609                       # Average occupied blocks per requestor
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus2.itb.walker     0.000663                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::switch_cpus_12.itb.walker     0.997663                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_percent::total     0.998326                       # Average percentage of cache occupancy
system.cpu2.itb_walker_cache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu2.itb_walker_cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.itb_walker_cache.tags.tag_accesses          936                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses          936                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.ReadReq_hits::switch_cpus_12.itb.walker           36                       # number of ReadReq hits
system.cpu2.itb_walker_cache.ReadReq_hits::total           36                       # number of ReadReq hits
system.cpu2.itb_walker_cache.demand_hits::switch_cpus_12.itb.walker           36                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.demand_hits::total           36                       # number of demand (read+write) hits
system.cpu2.itb_walker_cache.overall_hits::switch_cpus_12.itb.walker           36                       # number of overall hits
system.cpu2.itb_walker_cache.overall_hits::total           36                       # number of overall hits
system.cpu2.itb_walker_cache.ReadReq_misses::switch_cpus_12.itb.walker          288                       # number of ReadReq misses
system.cpu2.itb_walker_cache.ReadReq_misses::total          288                       # number of ReadReq misses
system.cpu2.itb_walker_cache.demand_misses::switch_cpus_12.itb.walker          288                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.demand_misses::total          288                       # number of demand (read+write) misses
system.cpu2.itb_walker_cache.overall_misses::switch_cpus_12.itb.walker          288                       # number of overall misses
system.cpu2.itb_walker_cache.overall_misses::total          288                       # number of overall misses
system.cpu2.itb_walker_cache.ReadReq_miss_latency::switch_cpus_12.itb.walker      2702000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.ReadReq_miss_latency::total      2702000                       # number of ReadReq miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::switch_cpus_12.itb.walker      2702000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.demand_miss_latency::total      2702000                       # number of demand (read+write) miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::switch_cpus_12.itb.walker      2702000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.overall_miss_latency::total      2702000                       # number of overall miss cycles
system.cpu2.itb_walker_cache.ReadReq_accesses::switch_cpus_12.itb.walker          324                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.ReadReq_accesses::total          324                       # number of ReadReq accesses(hits+misses)
system.cpu2.itb_walker_cache.demand_accesses::switch_cpus_12.itb.walker          324                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.demand_accesses::total          324                       # number of demand (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::switch_cpus_12.itb.walker          324                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.overall_accesses::total          324                       # number of overall (read+write) accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::switch_cpus_12.itb.walker     0.888889                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_miss_rate::total     0.888889                       # miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_miss_rate::switch_cpus_12.itb.walker     0.888889                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_miss_rate::total     0.888889                       # miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_miss_rate::switch_cpus_12.itb.walker     0.888889                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_miss_rate::total     0.888889                       # miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_12.itb.walker  9381.944444                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_miss_latency::total  9381.944444                       # average ReadReq miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::switch_cpus_12.itb.walker  9381.944444                       # average overall miss latency
system.cpu2.itb_walker_cache.demand_avg_miss_latency::total  9381.944444                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::switch_cpus_12.itb.walker  9381.944444                       # average overall miss latency
system.cpu2.itb_walker_cache.overall_avg_miss_latency::total  9381.944444                       # average overall miss latency
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_12.itb.walker          288                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_misses::total          288                       # number of ReadReq MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::switch_cpus_12.itb.walker          288                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.demand_mshr_misses::total          288                       # number of demand (read+write) MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::switch_cpus_12.itb.walker          288                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.overall_mshr_misses::total          288                       # number of overall MSHR misses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_12.itb.walker      2414000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_latency::total      2414000                       # number of ReadReq MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_12.itb.walker      2414000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.demand_mshr_miss_latency::total      2414000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_12.itb.walker      2414000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.overall_mshr_miss_latency::total      2414000                       # number of overall MSHR miss cycles
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_12.itb.walker     0.888889                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for ReadReq accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_12.itb.walker     0.888889                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.demand_mshr_miss_rate::total     0.888889                       # mshr miss rate for demand accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_12.itb.walker     0.888889                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.overall_mshr_miss_rate::total     0.888889                       # mshr miss rate for overall accesses
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_12.itb.walker  8381.944444                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8381.944444                       # average ReadReq mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_12.itb.walker  8381.944444                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.demand_avg_mshr_miss_latency::total  8381.944444                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_12.itb.walker  8381.944444                       # average overall mshr miss latency
system.cpu2.itb_walker_cache.overall_avg_mshr_miss_latency::total  8381.944444                       # average overall mshr miss latency
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.pwrStateResidencyTicks::OFF  6477650344500                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.replacements            16044                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          743.559252                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             834942                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            16901                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            49.401929                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   272.312741                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus_13.data   471.246510                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.265930                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus_13.data     0.460202                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.726132                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          857                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          837                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.836914                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses          1823512                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses         1823512                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::switch_cpus_13.data       546389                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         546389                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus_13.data       326998                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        326998                       # number of WriteReq hits
system.cpu3.dcache.SoftPFReq_hits::switch_cpus_13.data            5                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            5                       # number of SoftPFReq hits
system.cpu3.dcache.demand_hits::switch_cpus_13.data       873387                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          873387                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus_13.data       873392                       # number of overall hits
system.cpu3.dcache.overall_hits::total         873392                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus_13.data        22953                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        22953                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus_13.data         3432                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3432                       # number of WriteReq misses
system.cpu3.dcache.SoftPFReq_misses::switch_cpus_13.data           26                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           26                       # number of SoftPFReq misses
system.cpu3.dcache.demand_misses::switch_cpus_13.data        26385                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         26385                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus_13.data        26411                       # number of overall misses
system.cpu3.dcache.overall_misses::total        26411                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus_13.data    207831000                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    207831000                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus_13.data     35285000                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     35285000                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus_13.data    243116000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    243116000                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus_13.data    243116000                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    243116000                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus_13.data       569342                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       569342                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus_13.data       330430                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       330430                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::switch_cpus_13.data           31                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total           31                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus_13.data       899772                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       899772                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus_13.data       899803                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       899803                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus_13.data     0.040315                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.040315                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus_13.data     0.010386                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.010386                       # miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::switch_cpus_13.data     0.838710                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.838710                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus_13.data     0.029324                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.029324                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus_13.data     0.029352                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.029352                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus_13.data  9054.633381                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  9054.633381                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus_13.data 10281.177156                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 10281.177156                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus_13.data  9214.174720                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  9214.174720                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus_13.data  9205.103934                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  9205.103934                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::writebacks         5706                       # number of writebacks
system.cpu3.dcache.writebacks::total             5706                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus_13.data            3                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus_13.data            3                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus_13.data            3                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus_13.data        22950                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        22950                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus_13.data         3432                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total         3432                       # number of WriteReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::switch_cpus_13.data           26                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           26                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus_13.data        26382                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        26382                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus_13.data        26408                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        26408                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_uncacheable::switch_cpus_13.data          221                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.ReadReq_mshr_uncacheable::total          221                       # number of ReadReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::switch_cpus_13.data          500                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.WriteReq_mshr_uncacheable::total          500                       # number of WriteReq MSHR uncacheable
system.cpu3.dcache.overall_mshr_uncacheable_misses::switch_cpus_13.data          721                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.overall_mshr_uncacheable_misses::total          721                       # number of overall MSHR uncacheable misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus_13.data    184385500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    184385500                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus_13.data     31853000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     31853000                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_13.data      1065000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      1065000                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus_13.data    216238500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    216238500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus_13.data    217303500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    217303500                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data     52497000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_uncacheable_latency::total     52497000                       # number of ReadReq MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::switch_cpus_13.data     52497000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.overall_mshr_uncacheable_latency::total     52497000                       # number of overall MSHR uncacheable cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus_13.data     0.040310                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.040310                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus_13.data     0.010386                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.010386                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_13.data     0.838710                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.838710                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus_13.data     0.029321                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.029321                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus_13.data     0.029349                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.029349                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.data  8034.226580                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  8034.226580                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_13.data  9281.177156                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  9281.177156                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_13.data 40961.538462                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 40961.538462                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus_13.data  8196.440755                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  8196.440755                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus_13.data  8228.699636                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  8228.699636                       # average overall mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data 237542.986425                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.ReadReq_avg_mshr_uncacheable_latency::total 237542.986425                       # average ReadReq mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data 72811.373093                       # average overall mshr uncacheable latency
system.cpu3.dcache.overall_avg_mshr_uncacheable_latency::total 72811.373093                       # average overall mshr uncacheable latency
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.replacements           54                       # number of replacements
system.cpu3.dtb_walker_cache.tags.tagsinuse    14.993056                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs          189                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs           69                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs     2.739130                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus3.dtb.walker     3.001178                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_blocks::switch_cpus_13.dtb.walker    11.991878                       # Average occupied blocks per requestor
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus3.dtb.walker     0.187574                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::switch_cpus_13.dtb.walker     0.749492                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_percent::total     0.937066                       # Average percentage of cache occupancy
system.cpu3.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu3.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu3.dtb_walker_cache.tags.tag_accesses          422                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses          422                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.ReadReq_hits::switch_cpus_13.dtb.walker          118                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.ReadReq_hits::total          118                       # number of ReadReq hits
system.cpu3.dtb_walker_cache.demand_hits::switch_cpus_13.dtb.walker          118                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.demand_hits::total          118                       # number of demand (read+write) hits
system.cpu3.dtb_walker_cache.overall_hits::switch_cpus_13.dtb.walker          118                       # number of overall hits
system.cpu3.dtb_walker_cache.overall_hits::total          118                       # number of overall hits
system.cpu3.dtb_walker_cache.ReadReq_misses::switch_cpus_13.dtb.walker           62                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.ReadReq_misses::total           62                       # number of ReadReq misses
system.cpu3.dtb_walker_cache.demand_misses::switch_cpus_13.dtb.walker           62                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu3.dtb_walker_cache.overall_misses::switch_cpus_13.dtb.walker           62                       # number of overall misses
system.cpu3.dtb_walker_cache.overall_misses::total           62                       # number of overall misses
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_13.dtb.walker      1411500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.ReadReq_miss_latency::total      1411500                       # number of ReadReq miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::switch_cpus_13.dtb.walker      1411500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.demand_miss_latency::total      1411500                       # number of demand (read+write) miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::switch_cpus_13.dtb.walker      1411500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.overall_miss_latency::total      1411500                       # number of overall miss cycles
system.cpu3.dtb_walker_cache.ReadReq_accesses::switch_cpus_13.dtb.walker          180                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.ReadReq_accesses::total          180                       # number of ReadReq accesses(hits+misses)
system.cpu3.dtb_walker_cache.demand_accesses::switch_cpus_13.dtb.walker          180                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.demand_accesses::total          180                       # number of demand (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::switch_cpus_13.dtb.walker          180                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.overall_accesses::total          180                       # number of overall (read+write) accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_13.dtb.walker     0.344444                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_miss_rate::total     0.344444                       # miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::switch_cpus_13.dtb.walker     0.344444                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_miss_rate::total     0.344444                       # miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::switch_cpus_13.dtb.walker     0.344444                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_miss_rate::total     0.344444                       # miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.dtb.walker 22766.129032                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_miss_latency::total 22766.129032                       # average ReadReq miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_13.dtb.walker 22766.129032                       # average overall miss latency
system.cpu3.dtb_walker_cache.demand_avg_miss_latency::total 22766.129032                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_13.dtb.walker 22766.129032                       # average overall miss latency
system.cpu3.dtb_walker_cache.overall_avg_miss_latency::total 22766.129032                       # average overall miss latency
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.writebacks::writebacks            8                       # number of writebacks
system.cpu3.dtb_walker_cache.writebacks::total            8                       # number of writebacks
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.dtb.walker           62                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_misses::total           62                       # number of ReadReq MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::switch_cpus_13.dtb.walker           62                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.demand_mshr_misses::total           62                       # number of demand (read+write) MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::switch_cpus_13.dtb.walker           62                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.overall_mshr_misses::total           62                       # number of overall MSHR misses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.dtb.walker      1349500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1349500                       # number of ReadReq MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.dtb.walker      1349500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.demand_mshr_miss_latency::total      1349500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.dtb.walker      1349500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.overall_mshr_miss_latency::total      1349500                       # number of overall MSHR miss cycles
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.344444                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.344444                       # mshr miss rate for ReadReq accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.344444                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.demand_mshr_miss_rate::total     0.344444                       # mshr miss rate for demand accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.344444                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.overall_mshr_miss_rate::total     0.344444                       # mshr miss rate for overall accesses
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 21766.129032                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total 21766.129032                       # average ReadReq mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 21766.129032                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.demand_avg_mshr_miss_latency::total 21766.129032                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker 21766.129032                       # average overall mshr miss latency
system.cpu3.dtb_walker_cache.overall_avg_mshr_miss_latency::total 21766.129032                       # average overall mshr miss latency
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.replacements            10379                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs            2523911                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs            10891                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs           231.742815                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   120.395342                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus_13.inst   391.604658                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.235147                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus_13.inst     0.764853                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses          4981095                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses         4981095                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::switch_cpus_13.inst      2474979                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        2474979                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus_13.inst      2474979                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         2474979                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus_13.inst      2474979                       # number of overall hits
system.cpu3.icache.overall_hits::total        2474979                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus_13.inst        10379                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total        10379                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus_13.inst        10379                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total         10379                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus_13.inst        10379                       # number of overall misses
system.cpu3.icache.overall_misses::total        10379                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus_13.inst    148514000                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total    148514000                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus_13.inst    148514000                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total    148514000                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus_13.inst    148514000                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total    148514000                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus_13.inst      2485358                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      2485358                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus_13.inst      2485358                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      2485358                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus_13.inst      2485358                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      2485358                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus_13.inst     0.004176                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.004176                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus_13.inst     0.004176                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.004176                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus_13.inst     0.004176                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.004176                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus_13.inst 14309.085654                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 14309.085654                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus_13.inst 14309.085654                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 14309.085654                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus_13.inst 14309.085654                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 14309.085654                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::writebacks        10379                       # number of writebacks
system.cpu3.icache.writebacks::total            10379                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus_13.inst        10379                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total        10379                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus_13.inst        10379                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total        10379                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus_13.inst        10379                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total        10379                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus_13.inst    138135000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total    138135000                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus_13.inst    138135000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total    138135000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus_13.inst    138135000                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total    138135000                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus_13.inst     0.004176                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.004176                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus_13.inst     0.004176                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.004176                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus_13.inst     0.004176                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.004176                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.inst 13309.085654                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13309.085654                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus_13.inst 13309.085654                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13309.085654                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus_13.inst 13309.085654                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13309.085654                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu3.itb_walker_cache.tags.tagsinuse     4.999415                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            5                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs     3.200000                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus3.itb.walker            3                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_blocks::switch_cpus_13.itb.walker     1.999415                       # Average occupied blocks per requestor
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus3.itb.walker     0.187500                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::switch_cpus_13.itb.walker     0.124963                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_percent::total     0.312463                       # Average percentage of cache occupancy
system.cpu3.itb_walker_cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.itb_walker_cache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu3.itb_walker_cache.tags.tag_accesses           20                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses           20                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.ReadReq_hits::switch_cpus_13.itb.walker            7                       # number of ReadReq hits
system.cpu3.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu3.itb_walker_cache.demand_hits::switch_cpus_13.itb.walker            7                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu3.itb_walker_cache.overall_hits::switch_cpus_13.itb.walker            7                       # number of overall hits
system.cpu3.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu3.itb_walker_cache.ReadReq_misses::switch_cpus_13.itb.walker            2                       # number of ReadReq misses
system.cpu3.itb_walker_cache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu3.itb_walker_cache.demand_misses::switch_cpus_13.itb.walker            2                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu3.itb_walker_cache.overall_misses::switch_cpus_13.itb.walker            2                       # number of overall misses
system.cpu3.itb_walker_cache.overall_misses::total            2                       # number of overall misses
system.cpu3.itb_walker_cache.ReadReq_miss_latency::switch_cpus_13.itb.walker        28000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.ReadReq_miss_latency::total        28000                       # number of ReadReq miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::switch_cpus_13.itb.walker        28000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.demand_miss_latency::total        28000                       # number of demand (read+write) miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::switch_cpus_13.itb.walker        28000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.overall_miss_latency::total        28000                       # number of overall miss cycles
system.cpu3.itb_walker_cache.ReadReq_accesses::switch_cpus_13.itb.walker            9                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.ReadReq_accesses::total            9                       # number of ReadReq accesses(hits+misses)
system.cpu3.itb_walker_cache.demand_accesses::switch_cpus_13.itb.walker            9                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.demand_accesses::total            9                       # number of demand (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::switch_cpus_13.itb.walker            9                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.overall_accesses::total            9                       # number of overall (read+write) accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::switch_cpus_13.itb.walker     0.222222                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_miss_rate::total     0.222222                       # miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_miss_rate::switch_cpus_13.itb.walker     0.222222                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_miss_rate::total     0.222222                       # miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_miss_rate::switch_cpus_13.itb.walker     0.222222                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_miss_rate::total     0.222222                       # miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_13.itb.walker        14000                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_miss_latency::total        14000                       # average ReadReq miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::switch_cpus_13.itb.walker        14000                       # average overall miss latency
system.cpu3.itb_walker_cache.demand_avg_miss_latency::total        14000                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::switch_cpus_13.itb.walker        14000                       # average overall miss latency
system.cpu3.itb_walker_cache.overall_avg_miss_latency::total        14000                       # average overall miss latency
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_13.itb.walker            2                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_misses::total            2                       # number of ReadReq MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::switch_cpus_13.itb.walker            2                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.demand_mshr_misses::total            2                       # number of demand (read+write) MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::switch_cpus_13.itb.walker            2                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.overall_mshr_misses::total            2                       # number of overall MSHR misses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_13.itb.walker        26000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_latency::total        26000                       # number of ReadReq MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_13.itb.walker        26000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.demand_mshr_miss_latency::total        26000                       # number of demand (read+write) MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_13.itb.walker        26000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.overall_mshr_miss_latency::total        26000                       # number of overall MSHR miss cycles
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_13.itb.walker     0.222222                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.222222                       # mshr miss rate for ReadReq accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_13.itb.walker     0.222222                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.demand_mshr_miss_rate::total     0.222222                       # mshr miss rate for demand accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_13.itb.walker     0.222222                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.overall_mshr_miss_rate::total     0.222222                       # mshr miss rate for overall accesses
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_13.itb.walker        13000                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total        13000                       # average ReadReq mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_13.itb.walker        13000                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.demand_avg_mshr_miss_latency::total        13000                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_13.itb.walker        13000                       # average overall mshr miss latency
system.cpu3.itb_walker_cache.overall_avg_mshr_miss_latency::total        13000                       # average overall mshr miss latency
system.cpu4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu4.interrupts.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu4.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu4.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu4.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu4.pwrStateResidencyTicks::OFF  6477650344500                       # Cumulative time (in ticks) in various power states
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_vec_insts                           0                       # number of vector instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu4.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           1                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu4.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.tags.replacements            10049                       # number of replacements
system.cpu4.dcache.tags.tagsinuse         1009.102406                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          333268774                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs            11060                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs         30132.800542                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data    12.064202                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus_14.data   997.038204                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.011781                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus_14.data     0.973670                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.985452                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024         1011                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4         1005                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.987305                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses        666633698                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses       666633698                       # Number of data accesses
system.cpu4.dcache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu4.dcache.ReadReq_hits::switch_cpus_14.data    329517423                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      329517423                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus_14.data      3775447                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       3775447                       # number of WriteReq hits
system.cpu4.dcache.SoftPFReq_hits::switch_cpus_14.data          125                       # number of SoftPFReq hits
system.cpu4.dcache.SoftPFReq_hits::total          125                       # number of SoftPFReq hits
system.cpu4.dcache.demand_hits::switch_cpus_14.data    333292870                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       333292870                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus_14.data    333292995                       # number of overall hits
system.cpu4.dcache.overall_hits::total      333292995                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus_14.data        11151                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total        11151                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus_14.data         5335                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         5335                       # number of WriteReq misses
system.cpu4.dcache.SoftPFReq_misses::switch_cpus_14.data           99                       # number of SoftPFReq misses
system.cpu4.dcache.SoftPFReq_misses::total           99                       # number of SoftPFReq misses
system.cpu4.dcache.demand_misses::switch_cpus_14.data        16486                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total         16486                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus_14.data        16585                       # number of overall misses
system.cpu4.dcache.overall_misses::total        16585                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus_14.data    178073000                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    178073000                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus_14.data    104202493                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total    104202493                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus_14.data    282275493                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    282275493                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus_14.data    282275493                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    282275493                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus_14.data    329528574                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    329528574                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus_14.data      3780782                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      3780782                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::switch_cpus_14.data          224                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.SoftPFReq_accesses::total          224                       # number of SoftPFReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus_14.data    333309356                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    333309356                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus_14.data    333309580                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    333309580                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus_14.data     0.000034                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus_14.data     0.001411                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.001411                       # miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::switch_cpus_14.data     0.441964                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_miss_rate::total     0.441964                       # miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus_14.data     0.000049                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus_14.data     0.000050                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.000050                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus_14.data 15969.240427                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 15969.240427                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus_14.data 19531.863730                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 19531.863730                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus_14.data 17122.133507                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 17122.133507                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus_14.data 17019.927223                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 17019.927223                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs         1391                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs               31                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs    44.870968                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.writebacks::writebacks         5126                       # number of writebacks
system.cpu4.dcache.writebacks::total             5126                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus_14.data            1                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus_14.data            3                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus_14.data            4                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus_14.data            4                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus_14.data        11150                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        11150                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus_14.data         5332                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total         5332                       # number of WriteReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::switch_cpus_14.data           99                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.SoftPFReq_mshr_misses::total           99                       # number of SoftPFReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus_14.data        16482                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        16482                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus_14.data        16581                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        16581                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_uncacheable::switch_cpus_14.data           39                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.ReadReq_mshr_uncacheable::total           39                       # number of ReadReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::switch_cpus_14.data          514                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.WriteReq_mshr_uncacheable::total          514                       # number of WriteReq MSHR uncacheable
system.cpu4.dcache.overall_mshr_uncacheable_misses::switch_cpus_14.data          553                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.overall_mshr_uncacheable_misses::total          553                       # number of overall MSHR uncacheable misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus_14.data    166892000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    166892000                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus_14.data     97786993                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total     97786993                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_14.data     10649000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.SoftPFReq_mshr_miss_latency::total     10649000                       # number of SoftPFReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus_14.data    264678993                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    264678993                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus_14.data    275327993                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    275327993                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      6711000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_uncacheable_latency::total      6711000                       # number of ReadReq MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::switch_cpus_14.data      6711000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.overall_mshr_uncacheable_latency::total      6711000                       # number of overall MSHR uncacheable cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus_14.data     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus_14.data     0.001410                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.001410                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_14.data     0.441964                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.SoftPFReq_mshr_miss_rate::total     0.441964                       # mshr miss rate for SoftPFReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus_14.data     0.000049                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus_14.data     0.000050                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.000050                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.data 14967.892377                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 14967.892377                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_14.data 18339.646099                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 18339.646099                       # average WriteReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_14.data 107565.656566                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.SoftPFReq_avg_mshr_miss_latency::total 107565.656566                       # average SoftPFReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus_14.data 16058.669640                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 16058.669640                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus_14.data 16605.029431                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 16605.029431                       # average overall mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data 172076.923077                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.ReadReq_avg_mshr_uncacheable_latency::total 172076.923077                       # average ReadReq mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data 12135.623870                       # average overall mshr uncacheable latency
system.cpu4.dcache.overall_avg_mshr_uncacheable_latency::total 12135.623870                       # average overall mshr uncacheable latency
system.cpu4.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.tags.replacements          160                       # number of replacements
system.cpu4.dtb_walker_cache.tags.tagsinuse    15.025390                       # Cycle average of tags in use
system.cpu4.dtb_walker_cache.tags.total_refs          324                       # Total number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.sampled_refs          175                       # Sample count of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.avg_refs     1.851429                       # Average number of references to valid blocks.
system.cpu4.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus4.dtb.walker     0.063984                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_blocks::switch_cpus_14.dtb.walker    14.961406                       # Average occupied blocks per requestor
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus4.dtb.walker     0.003999                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::switch_cpus_14.dtb.walker     0.935088                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_percent::total     0.939087                       # Average percentage of cache occupancy
system.cpu4.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu4.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu4.dtb_walker_cache.tags.tag_accesses         1301                       # Number of tag accesses
system.cpu4.dtb_walker_cache.tags.data_accesses         1301                       # Number of data accesses
system.cpu4.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu4.dtb_walker_cache.ReadReq_hits::switch_cpus_14.dtb.walker          343                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.ReadReq_hits::total          343                       # number of ReadReq hits
system.cpu4.dtb_walker_cache.demand_hits::switch_cpus_14.dtb.walker          343                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.demand_hits::total          343                       # number of demand (read+write) hits
system.cpu4.dtb_walker_cache.overall_hits::switch_cpus_14.dtb.walker          343                       # number of overall hits
system.cpu4.dtb_walker_cache.overall_hits::total          343                       # number of overall hits
system.cpu4.dtb_walker_cache.ReadReq_misses::switch_cpus_14.dtb.walker          205                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.ReadReq_misses::total          205                       # number of ReadReq misses
system.cpu4.dtb_walker_cache.demand_misses::switch_cpus_14.dtb.walker          205                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.demand_misses::total          205                       # number of demand (read+write) misses
system.cpu4.dtb_walker_cache.overall_misses::switch_cpus_14.dtb.walker          205                       # number of overall misses
system.cpu4.dtb_walker_cache.overall_misses::total          205                       # number of overall misses
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_14.dtb.walker      1857500                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.ReadReq_miss_latency::total      1857500                       # number of ReadReq miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::switch_cpus_14.dtb.walker      1857500                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.demand_miss_latency::total      1857500                       # number of demand (read+write) miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::switch_cpus_14.dtb.walker      1857500                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.overall_miss_latency::total      1857500                       # number of overall miss cycles
system.cpu4.dtb_walker_cache.ReadReq_accesses::switch_cpus_14.dtb.walker          548                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.ReadReq_accesses::total          548                       # number of ReadReq accesses(hits+misses)
system.cpu4.dtb_walker_cache.demand_accesses::switch_cpus_14.dtb.walker          548                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.demand_accesses::total          548                       # number of demand (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::switch_cpus_14.dtb.walker          548                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.overall_accesses::total          548                       # number of overall (read+write) accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_14.dtb.walker     0.374088                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_miss_rate::total     0.374088                       # miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::switch_cpus_14.dtb.walker     0.374088                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_miss_rate::total     0.374088                       # miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::switch_cpus_14.dtb.walker     0.374088                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_miss_rate::total     0.374088                       # miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.dtb.walker  9060.975610                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_miss_latency::total  9060.975610                       # average ReadReq miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_14.dtb.walker  9060.975610                       # average overall miss latency
system.cpu4.dtb_walker_cache.demand_avg_miss_latency::total  9060.975610                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_14.dtb.walker  9060.975610                       # average overall miss latency
system.cpu4.dtb_walker_cache.overall_avg_miss_latency::total  9060.975610                       # average overall miss latency
system.cpu4.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dtb_walker_cache.writebacks::writebacks           13                       # number of writebacks
system.cpu4.dtb_walker_cache.writebacks::total           13                       # number of writebacks
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.dtb.walker          205                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_misses::total          205                       # number of ReadReq MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::switch_cpus_14.dtb.walker          205                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.demand_mshr_misses::total          205                       # number of demand (read+write) MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::switch_cpus_14.dtb.walker          205                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.overall_mshr_misses::total          205                       # number of overall MSHR misses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.dtb.walker      1652500                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_latency::total      1652500                       # number of ReadReq MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.dtb.walker      1652500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.demand_mshr_miss_latency::total      1652500                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.dtb.walker      1652500                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.overall_mshr_miss_latency::total      1652500                       # number of overall MSHR miss cycles
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.dtb.walker     0.374088                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.374088                       # mshr miss rate for ReadReq accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.dtb.walker     0.374088                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.demand_mshr_miss_rate::total     0.374088                       # mshr miss rate for demand accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.dtb.walker     0.374088                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.overall_mshr_miss_rate::total     0.374088                       # mshr miss rate for overall accesses
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  8060.975610                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8060.975610                       # average ReadReq mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  8060.975610                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8060.975610                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.dtb.walker  8060.975610                       # average overall mshr miss latency
system.cpu4.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8060.975610                       # average overall mshr miss latency
system.cpu4.icache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.tags.replacements            15028                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs         1335194974                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs            15540                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         85919.882497                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst     3.043297                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus_14.inst   508.956703                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.005944                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus_14.inst     0.994056                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          506                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses       2670367956                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses      2670367956                       # Number of data accesses
system.cpu4.icache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu4.icache.ReadReq_hits::switch_cpus_14.inst   1335161436                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total     1335161436                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus_14.inst   1335161436                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total      1335161436                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus_14.inst   1335161436                       # number of overall hits
system.cpu4.icache.overall_hits::total     1335161436                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus_14.inst        15028                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total        15028                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus_14.inst        15028                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total         15028                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus_14.inst        15028                       # number of overall misses
system.cpu4.icache.overall_misses::total        15028                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus_14.inst    208955000                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total    208955000                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus_14.inst    208955000                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total    208955000                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus_14.inst    208955000                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total    208955000                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus_14.inst   1335176464                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total   1335176464                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus_14.inst   1335176464                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total   1335176464                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus_14.inst   1335176464                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total   1335176464                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus_14.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus_14.inst     0.000011                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus_14.inst     0.000011                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus_14.inst 13904.378493                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 13904.378493                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus_14.inst 13904.378493                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 13904.378493                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus_14.inst 13904.378493                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 13904.378493                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.writebacks::writebacks        15028                       # number of writebacks
system.cpu4.icache.writebacks::total            15028                       # number of writebacks
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus_14.inst        15028                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total        15028                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus_14.inst        15028                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total        15028                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus_14.inst        15028                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total        15028                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus_14.inst    193927000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total    193927000                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus_14.inst    193927000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total    193927000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus_14.inst    193927000                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total    193927000                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus_14.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus_14.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus_14.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.inst 12904.378493                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 12904.378493                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus_14.inst 12904.378493                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 12904.378493                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus_14.inst 12904.378493                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 12904.378493                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.tags.replacements           78                       # number of replacements
system.cpu4.itb_walker_cache.tags.tagsinuse    14.913406                       # Cycle average of tags in use
system.cpu4.itb_walker_cache.tags.total_refs           29                       # Total number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.sampled_refs           93                       # Sample count of references to valid blocks.
system.cpu4.itb_walker_cache.tags.avg_refs     0.311828                       # Average number of references to valid blocks.
system.cpu4.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus4.itb.walker            2                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_blocks::switch_cpus_14.itb.walker    12.913406                       # Average occupied blocks per requestor
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus4.itb.walker     0.125000                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::switch_cpus_14.itb.walker     0.807088                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_percent::total     0.932088                       # Average percentage of cache occupancy
system.cpu4.itb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu4.itb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu4.itb_walker_cache.tags.tag_accesses          319                       # Number of tag accesses
system.cpu4.itb_walker_cache.tags.data_accesses          319                       # Number of data accesses
system.cpu4.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu4.itb_walker_cache.ReadReq_hits::switch_cpus_14.itb.walker           20                       # number of ReadReq hits
system.cpu4.itb_walker_cache.ReadReq_hits::total           20                       # number of ReadReq hits
system.cpu4.itb_walker_cache.demand_hits::switch_cpus_14.itb.walker           20                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.demand_hits::total           20                       # number of demand (read+write) hits
system.cpu4.itb_walker_cache.overall_hits::switch_cpus_14.itb.walker           20                       # number of overall hits
system.cpu4.itb_walker_cache.overall_hits::total           20                       # number of overall hits
system.cpu4.itb_walker_cache.ReadReq_misses::switch_cpus_14.itb.walker           93                       # number of ReadReq misses
system.cpu4.itb_walker_cache.ReadReq_misses::total           93                       # number of ReadReq misses
system.cpu4.itb_walker_cache.demand_misses::switch_cpus_14.itb.walker           93                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.demand_misses::total           93                       # number of demand (read+write) misses
system.cpu4.itb_walker_cache.overall_misses::switch_cpus_14.itb.walker           93                       # number of overall misses
system.cpu4.itb_walker_cache.overall_misses::total           93                       # number of overall misses
system.cpu4.itb_walker_cache.ReadReq_miss_latency::switch_cpus_14.itb.walker       962000                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.ReadReq_miss_latency::total       962000                       # number of ReadReq miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::switch_cpus_14.itb.walker       962000                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.demand_miss_latency::total       962000                       # number of demand (read+write) miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::switch_cpus_14.itb.walker       962000                       # number of overall miss cycles
system.cpu4.itb_walker_cache.overall_miss_latency::total       962000                       # number of overall miss cycles
system.cpu4.itb_walker_cache.ReadReq_accesses::switch_cpus_14.itb.walker          113                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.ReadReq_accesses::total          113                       # number of ReadReq accesses(hits+misses)
system.cpu4.itb_walker_cache.demand_accesses::switch_cpus_14.itb.walker          113                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.demand_accesses::total          113                       # number of demand (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::switch_cpus_14.itb.walker          113                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.overall_accesses::total          113                       # number of overall (read+write) accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::switch_cpus_14.itb.walker     0.823009                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_miss_rate::total     0.823009                       # miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_miss_rate::switch_cpus_14.itb.walker     0.823009                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_miss_rate::total     0.823009                       # miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_miss_rate::switch_cpus_14.itb.walker     0.823009                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_miss_rate::total     0.823009                       # miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_14.itb.walker 10344.086022                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_miss_latency::total 10344.086022                       # average ReadReq miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::switch_cpus_14.itb.walker 10344.086022                       # average overall miss latency
system.cpu4.itb_walker_cache.demand_avg_miss_latency::total 10344.086022                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::switch_cpus_14.itb.walker 10344.086022                       # average overall miss latency
system.cpu4.itb_walker_cache.overall_avg_miss_latency::total 10344.086022                       # average overall miss latency
system.cpu4.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.itb_walker_cache.writebacks::writebacks            2                       # number of writebacks
system.cpu4.itb_walker_cache.writebacks::total            2                       # number of writebacks
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_14.itb.walker           93                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_misses::total           93                       # number of ReadReq MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::switch_cpus_14.itb.walker           93                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.demand_mshr_misses::total           93                       # number of demand (read+write) MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::switch_cpus_14.itb.walker           93                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.overall_mshr_misses::total           93                       # number of overall MSHR misses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_14.itb.walker       869000                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_latency::total       869000                       # number of ReadReq MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_14.itb.walker       869000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.demand_mshr_miss_latency::total       869000                       # number of demand (read+write) MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_14.itb.walker       869000                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.overall_mshr_miss_latency::total       869000                       # number of overall MSHR miss cycles
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_14.itb.walker     0.823009                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.823009                       # mshr miss rate for ReadReq accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_14.itb.walker     0.823009                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.demand_mshr_miss_rate::total     0.823009                       # mshr miss rate for demand accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_14.itb.walker     0.823009                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.overall_mshr_miss_rate::total     0.823009                       # mshr miss rate for overall accesses
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_14.itb.walker  9344.086022                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9344.086022                       # average ReadReq mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_14.itb.walker  9344.086022                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.demand_avg_mshr_miss_latency::total  9344.086022                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_14.itb.walker  9344.086022                       # average overall mshr miss latency
system.cpu4.itb_walker_cache.overall_avg_mshr_miss_latency::total  9344.086022                       # average overall mshr miss latency
system.cpu5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu5.interrupts.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu5.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu5.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu5.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu5.pwrStateResidencyTicks::OFF  6477650344500                       # Cumulative time (in ticks) in various power states
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_vec_insts                           0                       # number of vector instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu5.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu5.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.tags.replacements            12858                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          842.379827                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs             816553                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs            13754                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            59.368402                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   305.355295                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus_15.data   537.024532                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.298199                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus_15.data     0.524438                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.822637                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          896                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4          887                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses          1728474                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses         1728474                       # Number of data accesses
system.cpu5.dcache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu5.dcache.ReadReq_hits::switch_cpus_15.data       521680                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         521680                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus_15.data       309847                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        309847                       # number of WriteReq hits
system.cpu5.dcache.SoftPFReq_hits::switch_cpus_15.data           46                       # number of SoftPFReq hits
system.cpu5.dcache.SoftPFReq_hits::total           46                       # number of SoftPFReq hits
system.cpu5.dcache.demand_hits::switch_cpus_15.data       831527                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          831527                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus_15.data       831573                       # number of overall hits
system.cpu5.dcache.overall_hits::total         831573                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus_15.data        18975                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        18975                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus_15.data         3604                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         3604                       # number of WriteReq misses
system.cpu5.dcache.SoftPFReq_misses::switch_cpus_15.data           80                       # number of SoftPFReq misses
system.cpu5.dcache.SoftPFReq_misses::total           80                       # number of SoftPFReq misses
system.cpu5.dcache.demand_misses::switch_cpus_15.data        22579                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         22579                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus_15.data        22659                       # number of overall misses
system.cpu5.dcache.overall_misses::total        22659                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus_15.data    176002500                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    176002500                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus_15.data     36994500                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     36994500                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus_15.data    212997000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    212997000                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus_15.data    212997000                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    212997000                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus_15.data       540655                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       540655                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus_15.data       313451                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       313451                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::switch_cpus_15.data          126                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.SoftPFReq_accesses::total          126                       # number of SoftPFReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus_15.data       854106                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       854106                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus_15.data       854232                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       854232                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus_15.data     0.035096                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.035096                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus_15.data     0.011498                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.011498                       # miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::switch_cpus_15.data     0.634921                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_miss_rate::total     0.634921                       # miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus_15.data     0.026436                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.026436                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus_15.data     0.026526                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.026526                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus_15.data  9275.494071                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total  9275.494071                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus_15.data 10264.844617                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 10264.844617                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus_15.data  9433.411577                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total  9433.411577                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus_15.data  9400.105918                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total  9400.105918                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.writebacks::writebacks         4504                       # number of writebacks
system.cpu5.dcache.writebacks::total             4504                       # number of writebacks
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus_15.data            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus_15.data            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus_15.data            1                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus_15.data        18975                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        18975                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus_15.data         3603                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total         3603                       # number of WriteReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::switch_cpus_15.data           80                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.SoftPFReq_mshr_misses::total           80                       # number of SoftPFReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus_15.data        22578                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        22578                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus_15.data        22658                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        22658                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_uncacheable::switch_cpus_15.data           22                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.ReadReq_mshr_uncacheable::total           22                       # number of ReadReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::switch_cpus_15.data          459                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.WriteReq_mshr_uncacheable::total          459                       # number of WriteReq MSHR uncacheable
system.cpu5.dcache.overall_mshr_uncacheable_misses::switch_cpus_15.data          481                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.overall_mshr_uncacheable_misses::total          481                       # number of overall MSHR uncacheable misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus_15.data    157027500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    157027500                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus_15.data     33348500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     33348500                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_15.data      2013000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.SoftPFReq_mshr_miss_latency::total      2013000                       # number of SoftPFReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus_15.data    190376000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    190376000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus_15.data    192389000                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    192389000                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      3864000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_uncacheable_latency::total      3864000                       # number of ReadReq MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::switch_cpus_15.data      3864000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.overall_mshr_uncacheable_latency::total      3864000                       # number of overall MSHR uncacheable cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus_15.data     0.035096                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.035096                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus_15.data     0.011495                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.011495                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_15.data     0.634921                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.SoftPFReq_mshr_miss_rate::total     0.634921                       # mshr miss rate for SoftPFReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus_15.data     0.026435                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.026435                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus_15.data     0.026524                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.026524                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.data  8275.494071                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total  8275.494071                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_15.data  9255.759090                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total  9255.759090                       # average WriteReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_15.data 25162.500000                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.SoftPFReq_avg_mshr_miss_latency::total 25162.500000                       # average SoftPFReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus_15.data  8431.924883                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total  8431.924883                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus_15.data  8490.996558                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total  8490.996558                       # average overall mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data 175636.363636                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.ReadReq_avg_mshr_uncacheable_latency::total 175636.363636                       # average ReadReq mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  8033.264033                       # average overall mshr uncacheable latency
system.cpu5.dcache.overall_avg_mshr_uncacheable_latency::total  8033.264033                       # average overall mshr uncacheable latency
system.cpu5.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.tags.replacements           88                       # number of replacements
system.cpu5.dtb_walker_cache.tags.tagsinuse    13.996178                       # Cycle average of tags in use
system.cpu5.dtb_walker_cache.tags.total_refs          150                       # Total number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.sampled_refs          102                       # Sample count of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.avg_refs     1.470588                       # Average number of references to valid blocks.
system.cpu5.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus5.dtb.walker     4.010374                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_blocks::switch_cpus_15.dtb.walker     9.985804                       # Average occupied blocks per requestor
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus5.dtb.walker     0.250648                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::switch_cpus_15.dtb.walker     0.624113                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_percent::total     0.874761                       # Average percentage of cache occupancy
system.cpu5.dtb_walker_cache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu5.dtb_walker_cache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu5.dtb_walker_cache.tags.tag_accesses          541                       # Number of tag accesses
system.cpu5.dtb_walker_cache.tags.data_accesses          541                       # Number of data accesses
system.cpu5.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu5.dtb_walker_cache.ReadReq_hits::switch_cpus_15.dtb.walker          125                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.ReadReq_hits::total          125                       # number of ReadReq hits
system.cpu5.dtb_walker_cache.demand_hits::switch_cpus_15.dtb.walker          125                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.demand_hits::total          125                       # number of demand (read+write) hits
system.cpu5.dtb_walker_cache.overall_hits::switch_cpus_15.dtb.walker          125                       # number of overall hits
system.cpu5.dtb_walker_cache.overall_hits::total          125                       # number of overall hits
system.cpu5.dtb_walker_cache.ReadReq_misses::switch_cpus_15.dtb.walker           97                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.ReadReq_misses::total           97                       # number of ReadReq misses
system.cpu5.dtb_walker_cache.demand_misses::switch_cpus_15.dtb.walker           97                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.demand_misses::total           97                       # number of demand (read+write) misses
system.cpu5.dtb_walker_cache.overall_misses::switch_cpus_15.dtb.walker           97                       # number of overall misses
system.cpu5.dtb_walker_cache.overall_misses::total           97                       # number of overall misses
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_15.dtb.walker       972000                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.ReadReq_miss_latency::total       972000                       # number of ReadReq miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::switch_cpus_15.dtb.walker       972000                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.demand_miss_latency::total       972000                       # number of demand (read+write) miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::switch_cpus_15.dtb.walker       972000                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.overall_miss_latency::total       972000                       # number of overall miss cycles
system.cpu5.dtb_walker_cache.ReadReq_accesses::switch_cpus_15.dtb.walker          222                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.ReadReq_accesses::total          222                       # number of ReadReq accesses(hits+misses)
system.cpu5.dtb_walker_cache.demand_accesses::switch_cpus_15.dtb.walker          222                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.demand_accesses::total          222                       # number of demand (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::switch_cpus_15.dtb.walker          222                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.overall_accesses::total          222                       # number of overall (read+write) accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_15.dtb.walker     0.436937                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_miss_rate::total     0.436937                       # miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::switch_cpus_15.dtb.walker     0.436937                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_miss_rate::total     0.436937                       # miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::switch_cpus_15.dtb.walker     0.436937                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_miss_rate::total     0.436937                       # miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.dtb.walker 10020.618557                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_miss_latency::total 10020.618557                       # average ReadReq miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_15.dtb.walker 10020.618557                       # average overall miss latency
system.cpu5.dtb_walker_cache.demand_avg_miss_latency::total 10020.618557                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_15.dtb.walker 10020.618557                       # average overall miss latency
system.cpu5.dtb_walker_cache.overall_avg_miss_latency::total 10020.618557                       # average overall miss latency
system.cpu5.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dtb_walker_cache.writebacks::writebacks           11                       # number of writebacks
system.cpu5.dtb_walker_cache.writebacks::total           11                       # number of writebacks
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.dtb.walker           97                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_misses::total           97                       # number of ReadReq MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::switch_cpus_15.dtb.walker           97                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.demand_mshr_misses::total           97                       # number of demand (read+write) MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::switch_cpus_15.dtb.walker           97                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.overall_mshr_misses::total           97                       # number of overall MSHR misses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.dtb.walker       875000                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_latency::total       875000                       # number of ReadReq MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.dtb.walker       875000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.demand_mshr_miss_latency::total       875000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.dtb.walker       875000                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.overall_mshr_miss_latency::total       875000                       # number of overall MSHR miss cycles
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.dtb.walker     0.436937                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.436937                       # mshr miss rate for ReadReq accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.dtb.walker     0.436937                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.demand_mshr_miss_rate::total     0.436937                       # mshr miss rate for demand accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.dtb.walker     0.436937                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.overall_mshr_miss_rate::total     0.436937                       # mshr miss rate for overall accesses
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  9020.618557                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9020.618557                       # average ReadReq mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  9020.618557                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9020.618557                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.dtb.walker  9020.618557                       # average overall mshr miss latency
system.cpu5.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9020.618557                       # average overall mshr miss latency
system.cpu5.icache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.tags.replacements            11621                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs            2362339                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs            12133                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs           194.703618                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst    14.728380                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus_15.inst   497.271620                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.028766                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus_15.inst     0.971234                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses          4716277                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses         4716277                       # Number of data accesses
system.cpu5.icache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu5.icache.ReadReq_hits::switch_cpus_15.inst      2340707                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        2340707                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus_15.inst      2340707                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         2340707                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus_15.inst      2340707                       # number of overall hits
system.cpu5.icache.overall_hits::total        2340707                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus_15.inst        11621                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total        11621                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus_15.inst        11621                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total         11621                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus_15.inst        11621                       # number of overall misses
system.cpu5.icache.overall_misses::total        11621                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus_15.inst    162632500                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total    162632500                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus_15.inst    162632500                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total    162632500                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus_15.inst    162632500                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total    162632500                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus_15.inst      2352328                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      2352328                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus_15.inst      2352328                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      2352328                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus_15.inst      2352328                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      2352328                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus_15.inst     0.004940                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004940                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus_15.inst     0.004940                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004940                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus_15.inst     0.004940                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004940                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus_15.inst 13994.707856                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 13994.707856                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus_15.inst 13994.707856                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 13994.707856                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus_15.inst 13994.707856                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 13994.707856                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.writebacks::writebacks        11621                       # number of writebacks
system.cpu5.icache.writebacks::total            11621                       # number of writebacks
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus_15.inst        11621                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total        11621                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus_15.inst        11621                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total        11621                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus_15.inst        11621                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total        11621                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus_15.inst    151011500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total    151011500                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus_15.inst    151011500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total    151011500                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus_15.inst    151011500                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total    151011500                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus_15.inst     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.004940                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus_15.inst     0.004940                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.004940                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus_15.inst     0.004940                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.004940                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.inst 12994.707856                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 12994.707856                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus_15.inst 12994.707856                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 12994.707856                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus_15.inst 12994.707856                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 12994.707856                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.tags.replacements            1                       # number of replacements
system.cpu5.itb_walker_cache.tags.tagsinuse     4.991163                       # Cycle average of tags in use
system.cpu5.itb_walker_cache.tags.total_refs            6                       # Total number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.sampled_refs            6                       # Sample count of references to valid blocks.
system.cpu5.itb_walker_cache.tags.avg_refs            1                       # Average number of references to valid blocks.
system.cpu5.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu5.itb_walker_cache.tags.occ_blocks::switch_cpus_15.itb.walker     4.991163                       # Average occupied blocks per requestor
system.cpu5.itb_walker_cache.tags.occ_percent::switch_cpus_15.itb.walker     0.311948                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_percent::total     0.311948                       # Average percentage of cache occupancy
system.cpu5.itb_walker_cache.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu5.itb_walker_cache.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.cpu5.itb_walker_cache.tags.tag_accesses           33                       # Number of tag accesses
system.cpu5.itb_walker_cache.tags.data_accesses           33                       # Number of data accesses
system.cpu5.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu5.itb_walker_cache.ReadReq_hits::switch_cpus_15.itb.walker            6                       # number of ReadReq hits
system.cpu5.itb_walker_cache.ReadReq_hits::total            6                       # number of ReadReq hits
system.cpu5.itb_walker_cache.demand_hits::switch_cpus_15.itb.walker            6                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.demand_hits::total            6                       # number of demand (read+write) hits
system.cpu5.itb_walker_cache.overall_hits::switch_cpus_15.itb.walker            6                       # number of overall hits
system.cpu5.itb_walker_cache.overall_hits::total            6                       # number of overall hits
system.cpu5.itb_walker_cache.ReadReq_misses::switch_cpus_15.itb.walker            7                       # number of ReadReq misses
system.cpu5.itb_walker_cache.ReadReq_misses::total            7                       # number of ReadReq misses
system.cpu5.itb_walker_cache.demand_misses::switch_cpus_15.itb.walker            7                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.demand_misses::total            7                       # number of demand (read+write) misses
system.cpu5.itb_walker_cache.overall_misses::switch_cpus_15.itb.walker            7                       # number of overall misses
system.cpu5.itb_walker_cache.overall_misses::total            7                       # number of overall misses
system.cpu5.itb_walker_cache.ReadReq_miss_latency::switch_cpus_15.itb.walker        58000                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.ReadReq_miss_latency::total        58000                       # number of ReadReq miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::switch_cpus_15.itb.walker        58000                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.demand_miss_latency::total        58000                       # number of demand (read+write) miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::switch_cpus_15.itb.walker        58000                       # number of overall miss cycles
system.cpu5.itb_walker_cache.overall_miss_latency::total        58000                       # number of overall miss cycles
system.cpu5.itb_walker_cache.ReadReq_accesses::switch_cpus_15.itb.walker           13                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.ReadReq_accesses::total           13                       # number of ReadReq accesses(hits+misses)
system.cpu5.itb_walker_cache.demand_accesses::switch_cpus_15.itb.walker           13                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.demand_accesses::total           13                       # number of demand (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::switch_cpus_15.itb.walker           13                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.overall_accesses::total           13                       # number of overall (read+write) accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::switch_cpus_15.itb.walker     0.538462                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_miss_rate::total     0.538462                       # miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_miss_rate::switch_cpus_15.itb.walker     0.538462                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_miss_rate::total     0.538462                       # miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_miss_rate::switch_cpus_15.itb.walker     0.538462                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_miss_rate::total     0.538462                       # miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_15.itb.walker  8285.714286                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_miss_latency::total  8285.714286                       # average ReadReq miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::switch_cpus_15.itb.walker  8285.714286                       # average overall miss latency
system.cpu5.itb_walker_cache.demand_avg_miss_latency::total  8285.714286                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::switch_cpus_15.itb.walker  8285.714286                       # average overall miss latency
system.cpu5.itb_walker_cache.overall_avg_miss_latency::total  8285.714286                       # average overall miss latency
system.cpu5.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_15.itb.walker            7                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_misses::total            7                       # number of ReadReq MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::switch_cpus_15.itb.walker            7                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.demand_mshr_misses::total            7                       # number of demand (read+write) MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::switch_cpus_15.itb.walker            7                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.overall_mshr_misses::total            7                       # number of overall MSHR misses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_15.itb.walker        51000                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_latency::total        51000                       # number of ReadReq MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_15.itb.walker        51000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.demand_mshr_miss_latency::total        51000                       # number of demand (read+write) MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_15.itb.walker        51000                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.overall_mshr_miss_latency::total        51000                       # number of overall MSHR miss cycles
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_15.itb.walker     0.538462                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.538462                       # mshr miss rate for ReadReq accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_15.itb.walker     0.538462                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.demand_mshr_miss_rate::total     0.538462                       # mshr miss rate for demand accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_15.itb.walker     0.538462                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.overall_mshr_miss_rate::total     0.538462                       # mshr miss rate for overall accesses
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_15.itb.walker  7285.714286                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  7285.714286                       # average ReadReq mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_15.itb.walker  7285.714286                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.demand_avg_mshr_miss_latency::total  7285.714286                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_15.itb.walker  7285.714286                       # average overall mshr miss latency
system.cpu5.itb_walker_cache.overall_avg_mshr_miss_latency::total  7285.714286                       # average overall mshr miss latency
system.cpu6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu6.interrupts.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu6.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu6.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu6.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu6.pwrStateResidencyTicks::OFF  6477650344500                       # Cumulative time (in ticks) in various power states
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_vec_insts                           0                       # number of vector instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu6.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu6.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.tags.replacements            16156                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          804.700852                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             830199                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            17034                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            48.737760                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   214.732373                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus_16.data   589.968479                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.209700                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus_16.data     0.576141                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.785841                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          878                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          870                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses          1878224                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses         1878224                       # Number of data accesses
system.cpu6.dcache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu6.dcache.ReadReq_hits::switch_cpus_16.data       562267                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         562267                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus_16.data       337505                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        337505                       # number of WriteReq hits
system.cpu6.dcache.SoftPFReq_hits::switch_cpus_16.data           49                       # number of SoftPFReq hits
system.cpu6.dcache.SoftPFReq_hits::total           49                       # number of SoftPFReq hits
system.cpu6.dcache.demand_hits::switch_cpus_16.data       899772                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          899772                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus_16.data       899821                       # number of overall hits
system.cpu6.dcache.overall_hits::total         899821                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus_16.data        23104                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        23104                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus_16.data         3975                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         3975                       # number of WriteReq misses
system.cpu6.dcache.SoftPFReq_misses::switch_cpus_16.data           61                       # number of SoftPFReq misses
system.cpu6.dcache.SoftPFReq_misses::total           61                       # number of SoftPFReq misses
system.cpu6.dcache.demand_misses::switch_cpus_16.data        27079                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         27079                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus_16.data        27140                       # number of overall misses
system.cpu6.dcache.overall_misses::total        27140                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus_16.data    209751500                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    209751500                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus_16.data     39645000                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     39645000                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus_16.data    249396500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    249396500                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus_16.data    249396500                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    249396500                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus_16.data       585371                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       585371                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus_16.data       341480                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       341480                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::switch_cpus_16.data          110                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.SoftPFReq_accesses::total          110                       # number of SoftPFReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus_16.data       926851                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       926851                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus_16.data       926961                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       926961                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus_16.data     0.039469                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.039469                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus_16.data     0.011641                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.011641                       # miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::switch_cpus_16.data     0.554545                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_miss_rate::total     0.554545                       # miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus_16.data     0.029216                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.029216                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus_16.data     0.029278                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.029278                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus_16.data  9078.579467                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total  9078.579467                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus_16.data  9973.584906                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total  9973.584906                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus_16.data  9209.959747                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total  9209.959747                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus_16.data  9189.259396                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total  9189.259396                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.writebacks::writebacks         5818                       # number of writebacks
system.cpu6.dcache.writebacks::total             5818                       # number of writebacks
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus_16.data            2                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus_16.data            2                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus_16.data            2                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus_16.data        23104                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        23104                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus_16.data         3973                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total         3973                       # number of WriteReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::switch_cpus_16.data           61                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.SoftPFReq_mshr_misses::total           61                       # number of SoftPFReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus_16.data        27077                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        27077                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus_16.data        27138                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        27138                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_uncacheable::switch_cpus_16.data           30                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.ReadReq_mshr_uncacheable::total           30                       # number of ReadReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::switch_cpus_16.data          477                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.WriteReq_mshr_uncacheable::total          477                       # number of WriteReq MSHR uncacheable
system.cpu6.dcache.overall_mshr_uncacheable_misses::switch_cpus_16.data          507                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.overall_mshr_uncacheable_misses::total          507                       # number of overall MSHR uncacheable misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus_16.data    186647500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total    186647500                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus_16.data     35596000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     35596000                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_16.data       768000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.SoftPFReq_mshr_miss_latency::total       768000                       # number of SoftPFReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus_16.data    222243500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total    222243500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus_16.data    223011500                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total    223011500                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data      5006500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_uncacheable_latency::total      5006500                       # number of ReadReq MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::switch_cpus_16.data      5006500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.overall_mshr_uncacheable_latency::total      5006500                       # number of overall MSHR uncacheable cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus_16.data     0.039469                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.039469                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus_16.data     0.011635                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.011635                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_16.data     0.554545                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.SoftPFReq_mshr_miss_rate::total     0.554545                       # mshr miss rate for SoftPFReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus_16.data     0.029214                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.029214                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus_16.data     0.029276                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.029276                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.data  8078.579467                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total  8078.579467                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_16.data  8959.476466                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total  8959.476466                       # average WriteReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_16.data 12590.163934                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.SoftPFReq_avg_mshr_miss_latency::total 12590.163934                       # average SoftPFReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus_16.data  8207.833216                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total  8207.833216                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus_16.data  8217.683691                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total  8217.683691                       # average overall mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 166883.333333                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.ReadReq_avg_mshr_uncacheable_latency::total 166883.333333                       # average ReadReq mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data  9874.753452                       # average overall mshr uncacheable latency
system.cpu6.dcache.overall_avg_mshr_uncacheable_latency::total  9874.753452                       # average overall mshr uncacheable latency
system.cpu6.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.tags.replacements           99                       # number of replacements
system.cpu6.dtb_walker_cache.tags.tagsinuse    13.922781                       # Cycle average of tags in use
system.cpu6.dtb_walker_cache.tags.total_refs          216                       # Total number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.sampled_refs          113                       # Sample count of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.avg_refs     1.911504                       # Average number of references to valid blocks.
system.cpu6.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus6.dtb.walker     3.005875                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_blocks::switch_cpus_16.dtb.walker    10.916906                       # Average occupied blocks per requestor
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus6.dtb.walker     0.187867                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::switch_cpus_16.dtb.walker     0.682307                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_percent::total     0.870174                       # Average percentage of cache occupancy
system.cpu6.dtb_walker_cache.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu6.dtb_walker_cache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu6.dtb_walker_cache.tags.tag_accesses          547                       # Number of tag accesses
system.cpu6.dtb_walker_cache.tags.data_accesses          547                       # Number of data accesses
system.cpu6.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu6.dtb_walker_cache.ReadReq_hits::switch_cpus_16.dtb.walker          116                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.ReadReq_hits::total          116                       # number of ReadReq hits
system.cpu6.dtb_walker_cache.demand_hits::switch_cpus_16.dtb.walker          116                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.demand_hits::total          116                       # number of demand (read+write) hits
system.cpu6.dtb_walker_cache.overall_hits::switch_cpus_16.dtb.walker          116                       # number of overall hits
system.cpu6.dtb_walker_cache.overall_hits::total          116                       # number of overall hits
system.cpu6.dtb_walker_cache.ReadReq_misses::switch_cpus_16.dtb.walker          105                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.ReadReq_misses::total          105                       # number of ReadReq misses
system.cpu6.dtb_walker_cache.demand_misses::switch_cpus_16.dtb.walker          105                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.demand_misses::total          105                       # number of demand (read+write) misses
system.cpu6.dtb_walker_cache.overall_misses::switch_cpus_16.dtb.walker          105                       # number of overall misses
system.cpu6.dtb_walker_cache.overall_misses::total          105                       # number of overall misses
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_16.dtb.walker      1007000                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.ReadReq_miss_latency::total      1007000                       # number of ReadReq miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::switch_cpus_16.dtb.walker      1007000                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.demand_miss_latency::total      1007000                       # number of demand (read+write) miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::switch_cpus_16.dtb.walker      1007000                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.overall_miss_latency::total      1007000                       # number of overall miss cycles
system.cpu6.dtb_walker_cache.ReadReq_accesses::switch_cpus_16.dtb.walker          221                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.ReadReq_accesses::total          221                       # number of ReadReq accesses(hits+misses)
system.cpu6.dtb_walker_cache.demand_accesses::switch_cpus_16.dtb.walker          221                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.demand_accesses::total          221                       # number of demand (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::switch_cpus_16.dtb.walker          221                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.overall_accesses::total          221                       # number of overall (read+write) accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_16.dtb.walker     0.475113                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_miss_rate::total     0.475113                       # miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::switch_cpus_16.dtb.walker     0.475113                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_miss_rate::total     0.475113                       # miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::switch_cpus_16.dtb.walker     0.475113                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_miss_rate::total     0.475113                       # miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.dtb.walker  9590.476190                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_miss_latency::total  9590.476190                       # average ReadReq miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_16.dtb.walker  9590.476190                       # average overall miss latency
system.cpu6.dtb_walker_cache.demand_avg_miss_latency::total  9590.476190                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_16.dtb.walker  9590.476190                       # average overall miss latency
system.cpu6.dtb_walker_cache.overall_avg_miss_latency::total  9590.476190                       # average overall miss latency
system.cpu6.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dtb_walker_cache.writebacks::writebacks           12                       # number of writebacks
system.cpu6.dtb_walker_cache.writebacks::total           12                       # number of writebacks
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.dtb.walker          105                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_misses::total          105                       # number of ReadReq MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::switch_cpus_16.dtb.walker          105                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.demand_mshr_misses::total          105                       # number of demand (read+write) MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::switch_cpus_16.dtb.walker          105                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.overall_mshr_misses::total          105                       # number of overall MSHR misses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.dtb.walker       902000                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_latency::total       902000                       # number of ReadReq MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.dtb.walker       902000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.demand_mshr_miss_latency::total       902000                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.dtb.walker       902000                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.overall_mshr_miss_latency::total       902000                       # number of overall MSHR miss cycles
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.dtb.walker     0.475113                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.475113                       # mshr miss rate for ReadReq accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.dtb.walker     0.475113                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.demand_mshr_miss_rate::total     0.475113                       # mshr miss rate for demand accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.dtb.walker     0.475113                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.overall_mshr_miss_rate::total     0.475113                       # mshr miss rate for overall accesses
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  8590.476190                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  8590.476190                       # average ReadReq mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  8590.476190                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.demand_avg_mshr_miss_latency::total  8590.476190                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.dtb.walker  8590.476190                       # average overall mshr miss latency
system.cpu6.dtb_walker_cache.overall_avg_mshr_miss_latency::total  8590.476190                       # average overall mshr miss latency
system.cpu6.icache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.tags.replacements            13207                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs            2618967                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs            13719                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs           190.900722                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst    13.057423                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus_16.inst   498.942577                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.025503                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus_16.inst     0.974497                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses          5166749                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses         5166749                       # Number of data accesses
system.cpu6.icache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu6.icache.ReadReq_hits::switch_cpus_16.inst      2563564                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        2563564                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus_16.inst      2563564                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         2563564                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus_16.inst      2563564                       # number of overall hits
system.cpu6.icache.overall_hits::total        2563564                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus_16.inst        13207                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total        13207                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus_16.inst        13207                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total         13207                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus_16.inst        13207                       # number of overall misses
system.cpu6.icache.overall_misses::total        13207                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus_16.inst    186193500                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total    186193500                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus_16.inst    186193500                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total    186193500                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus_16.inst    186193500                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total    186193500                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus_16.inst      2576771                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      2576771                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus_16.inst      2576771                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      2576771                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus_16.inst      2576771                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      2576771                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus_16.inst     0.005125                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.005125                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus_16.inst     0.005125                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.005125                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus_16.inst     0.005125                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.005125                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus_16.inst 14098.091921                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 14098.091921                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus_16.inst 14098.091921                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 14098.091921                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus_16.inst 14098.091921                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 14098.091921                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.writebacks::writebacks        13207                       # number of writebacks
system.cpu6.icache.writebacks::total            13207                       # number of writebacks
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus_16.inst        13207                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total        13207                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus_16.inst        13207                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total        13207                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus_16.inst        13207                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total        13207                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus_16.inst    172986500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total    172986500                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus_16.inst    172986500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total    172986500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus_16.inst    172986500                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total    172986500                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus_16.inst     0.005125                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.005125                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus_16.inst     0.005125                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.005125                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus_16.inst     0.005125                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.005125                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.inst 13098.091921                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 13098.091921                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus_16.inst 13098.091921                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 13098.091921                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus_16.inst 13098.091921                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 13098.091921                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.tags.replacements           21                       # number of replacements
system.cpu6.itb_walker_cache.tags.tagsinuse    12.007476                       # Cycle average of tags in use
system.cpu6.itb_walker_cache.tags.total_refs          149                       # Total number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.sampled_refs           33                       # Sample count of references to valid blocks.
system.cpu6.itb_walker_cache.tags.avg_refs     4.515152                       # Average number of references to valid blocks.
system.cpu6.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus6.itb.walker     8.012051                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_blocks::switch_cpus_16.itb.walker     3.995424                       # Average occupied blocks per requestor
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus6.itb.walker     0.500753                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::switch_cpus_16.itb.walker     0.249714                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_percent::total     0.750467                       # Average percentage of cache occupancy
system.cpu6.itb_walker_cache.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu6.itb_walker_cache.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.cpu6.itb_walker_cache.tags.tag_accesses           80                       # Number of tag accesses
system.cpu6.itb_walker_cache.tags.data_accesses           80                       # Number of data accesses
system.cpu6.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu6.itb_walker_cache.ReadReq_hits::switch_cpus_16.itb.walker            7                       # number of ReadReq hits
system.cpu6.itb_walker_cache.ReadReq_hits::total            7                       # number of ReadReq hits
system.cpu6.itb_walker_cache.demand_hits::switch_cpus_16.itb.walker            7                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.demand_hits::total            7                       # number of demand (read+write) hits
system.cpu6.itb_walker_cache.overall_hits::switch_cpus_16.itb.walker            7                       # number of overall hits
system.cpu6.itb_walker_cache.overall_hits::total            7                       # number of overall hits
system.cpu6.itb_walker_cache.ReadReq_misses::switch_cpus_16.itb.walker           22                       # number of ReadReq misses
system.cpu6.itb_walker_cache.ReadReq_misses::total           22                       # number of ReadReq misses
system.cpu6.itb_walker_cache.demand_misses::switch_cpus_16.itb.walker           22                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.demand_misses::total           22                       # number of demand (read+write) misses
system.cpu6.itb_walker_cache.overall_misses::switch_cpus_16.itb.walker           22                       # number of overall misses
system.cpu6.itb_walker_cache.overall_misses::total           22                       # number of overall misses
system.cpu6.itb_walker_cache.ReadReq_miss_latency::switch_cpus_16.itb.walker       127500                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.ReadReq_miss_latency::total       127500                       # number of ReadReq miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::switch_cpus_16.itb.walker       127500                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.demand_miss_latency::total       127500                       # number of demand (read+write) miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::switch_cpus_16.itb.walker       127500                       # number of overall miss cycles
system.cpu6.itb_walker_cache.overall_miss_latency::total       127500                       # number of overall miss cycles
system.cpu6.itb_walker_cache.ReadReq_accesses::switch_cpus_16.itb.walker           29                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.ReadReq_accesses::total           29                       # number of ReadReq accesses(hits+misses)
system.cpu6.itb_walker_cache.demand_accesses::switch_cpus_16.itb.walker           29                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.demand_accesses::total           29                       # number of demand (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::switch_cpus_16.itb.walker           29                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.overall_accesses::total           29                       # number of overall (read+write) accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::switch_cpus_16.itb.walker     0.758621                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_miss_rate::total     0.758621                       # miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_miss_rate::switch_cpus_16.itb.walker     0.758621                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_miss_rate::total     0.758621                       # miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_miss_rate::switch_cpus_16.itb.walker     0.758621                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_miss_rate::total     0.758621                       # miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_16.itb.walker  5795.454545                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_miss_latency::total  5795.454545                       # average ReadReq miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::switch_cpus_16.itb.walker  5795.454545                       # average overall miss latency
system.cpu6.itb_walker_cache.demand_avg_miss_latency::total  5795.454545                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::switch_cpus_16.itb.walker  5795.454545                       # average overall miss latency
system.cpu6.itb_walker_cache.overall_avg_miss_latency::total  5795.454545                       # average overall miss latency
system.cpu6.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.itb_walker_cache.writebacks::writebacks            1                       # number of writebacks
system.cpu6.itb_walker_cache.writebacks::total            1                       # number of writebacks
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_16.itb.walker           22                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::switch_cpus_16.itb.walker           22                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::switch_cpus_16.itb.walker           22                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_16.itb.walker       105500                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_latency::total       105500                       # number of ReadReq MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_16.itb.walker       105500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.demand_mshr_miss_latency::total       105500                       # number of demand (read+write) MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_16.itb.walker       105500                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.overall_mshr_miss_latency::total       105500                       # number of overall MSHR miss cycles
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_16.itb.walker     0.758621                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.758621                       # mshr miss rate for ReadReq accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_16.itb.walker     0.758621                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.demand_mshr_miss_rate::total     0.758621                       # mshr miss rate for demand accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_16.itb.walker     0.758621                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.overall_mshr_miss_rate::total     0.758621                       # mshr miss rate for overall accesses
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_16.itb.walker  4795.454545                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  4795.454545                       # average ReadReq mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_16.itb.walker  4795.454545                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.demand_avg_mshr_miss_latency::total  4795.454545                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_16.itb.walker  4795.454545                       # average overall mshr miss latency
system.cpu6.itb_walker_cache.overall_avg_mshr_miss_latency::total  4795.454545                       # average overall mshr miss latency
system.cpu7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.apic_clk_domain.clock                8000                       # Clock period in ticks
system.cpu7.interrupts.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu7.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu7.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu7.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu7.pwrStateResidencyTicks::OFF  6477650344500                       # Cumulative time (in ticks) in various power states
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_vec_insts                           0                       # number of vector instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu7.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu7.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.tags.replacements            15360                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          842.099149                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             872277                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs            16278                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            53.586251                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   270.775917                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus_17.data   571.323232                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.264430                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus_17.data     0.557933                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.822362                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          918                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          899                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.896484                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses          1869973                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses         1869973                       # Number of data accesses
system.cpu7.dcache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu7.dcache.ReadReq_hits::switch_cpus_17.data       561612                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         561612                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus_17.data       335432                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        335432                       # number of WriteReq hits
system.cpu7.dcache.SoftPFReq_hits::switch_cpus_17.data           34                       # number of SoftPFReq hits
system.cpu7.dcache.SoftPFReq_hits::total           34                       # number of SoftPFReq hits
system.cpu7.dcache.demand_hits::switch_cpus_17.data       897044                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          897044                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus_17.data       897078                       # number of overall hits
system.cpu7.dcache.overall_hits::total         897078                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus_17.data        22294                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        22294                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus_17.data         3883                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         3883                       # number of WriteReq misses
system.cpu7.dcache.SoftPFReq_misses::switch_cpus_17.data           39                       # number of SoftPFReq misses
system.cpu7.dcache.SoftPFReq_misses::total           39                       # number of SoftPFReq misses
system.cpu7.dcache.demand_misses::switch_cpus_17.data        26177                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         26177                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus_17.data        26216                       # number of overall misses
system.cpu7.dcache.overall_misses::total        26216                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus_17.data    217268500                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    217268500                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus_17.data     38437500                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     38437500                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus_17.data    255706000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    255706000                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus_17.data    255706000                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    255706000                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus_17.data       583906                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       583906                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus_17.data       339315                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       339315                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::switch_cpus_17.data           73                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.SoftPFReq_accesses::total           73                       # number of SoftPFReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus_17.data       923221                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       923221                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus_17.data       923294                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       923294                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus_17.data     0.038181                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038181                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus_17.data     0.011444                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.011444                       # miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::switch_cpus_17.data     0.534247                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_miss_rate::total     0.534247                       # miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus_17.data     0.028354                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.028354                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus_17.data     0.028394                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.028394                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus_17.data  9745.604198                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total  9745.604198                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus_17.data  9898.918362                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total  9898.918362                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus_17.data  9768.346258                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total  9768.346258                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus_17.data  9753.814464                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total  9753.814464                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.writebacks::writebacks         4953                       # number of writebacks
system.cpu7.dcache.writebacks::total             4953                       # number of writebacks
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus_17.data            1                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total            1                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus_17.data            1                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus_17.data            1                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus_17.data        22294                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        22294                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus_17.data         3882                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total         3882                       # number of WriteReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::switch_cpus_17.data           39                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.SoftPFReq_mshr_misses::total           39                       # number of SoftPFReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus_17.data        26176                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        26176                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus_17.data        26215                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        26215                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_uncacheable::switch_cpus_17.data           25                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.ReadReq_mshr_uncacheable::total           25                       # number of ReadReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::switch_cpus_17.data          462                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.WriteReq_mshr_uncacheable::total          462                       # number of WriteReq MSHR uncacheable
system.cpu7.dcache.overall_mshr_uncacheable_misses::switch_cpus_17.data          487                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.overall_mshr_uncacheable_misses::total          487                       # number of overall MSHR uncacheable misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus_17.data    194974500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    194974500                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus_17.data     34524500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     34524500                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::switch_cpus_17.data       374500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.SoftPFReq_mshr_miss_latency::total       374500                       # number of SoftPFReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus_17.data    229499000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    229499000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus_17.data    229873500                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    229873500                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      4195000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_uncacheable_latency::total      4195000                       # number of ReadReq MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::switch_cpus_17.data      4195000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.overall_mshr_uncacheable_latency::total      4195000                       # number of overall MSHR uncacheable cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus_17.data     0.038181                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.038181                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus_17.data     0.011441                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.011441                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::switch_cpus_17.data     0.534247                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.SoftPFReq_mshr_miss_rate::total     0.534247                       # mshr miss rate for SoftPFReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus_17.data     0.028353                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.028353                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus_17.data     0.028393                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.028393                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.data  8745.604198                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total  8745.604198                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus_17.data  8893.482741                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total  8893.482741                       # average WriteReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::switch_cpus_17.data  9602.564103                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.SoftPFReq_avg_mshr_miss_latency::total  9602.564103                       # average SoftPFReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus_17.data  8767.535147                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total  8767.535147                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus_17.data  8768.777418                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total  8768.777418                       # average overall mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data       167800                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.ReadReq_avg_mshr_uncacheable_latency::total       167800                       # average ReadReq mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data  8613.963039                       # average overall mshr uncacheable latency
system.cpu7.dcache.overall_avg_mshr_uncacheable_latency::total  8613.963039                       # average overall mshr uncacheable latency
system.cpu7.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.tags.replacements           84                       # number of replacements
system.cpu7.dtb_walker_cache.tags.tagsinuse    14.997743                       # Cycle average of tags in use
system.cpu7.dtb_walker_cache.tags.total_refs          148                       # Total number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.sampled_refs           99                       # Sample count of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.avg_refs     1.494949                       # Average number of references to valid blocks.
system.cpu7.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus7.dtb.walker     2.008700                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_blocks::switch_cpus_17.dtb.walker    12.989043                       # Average occupied blocks per requestor
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus7.dtb.walker     0.125544                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::switch_cpus_17.dtb.walker     0.811815                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_percent::total     0.937359                       # Average percentage of cache occupancy
system.cpu7.dtb_walker_cache.tags.occ_task_id_blocks::1024           15                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu7.dtb_walker_cache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu7.dtb_walker_cache.tags.tag_accesses          533                       # Number of tag accesses
system.cpu7.dtb_walker_cache.tags.data_accesses          533                       # Number of data accesses
system.cpu7.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu7.dtb_walker_cache.ReadReq_hits::switch_cpus_17.dtb.walker          130                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.ReadReq_hits::total          130                       # number of ReadReq hits
system.cpu7.dtb_walker_cache.demand_hits::switch_cpus_17.dtb.walker          130                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.demand_hits::total          130                       # number of demand (read+write) hits
system.cpu7.dtb_walker_cache.overall_hits::switch_cpus_17.dtb.walker          130                       # number of overall hits
system.cpu7.dtb_walker_cache.overall_hits::total          130                       # number of overall hits
system.cpu7.dtb_walker_cache.ReadReq_misses::switch_cpus_17.dtb.walker           91                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.ReadReq_misses::total           91                       # number of ReadReq misses
system.cpu7.dtb_walker_cache.demand_misses::switch_cpus_17.dtb.walker           91                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.demand_misses::total           91                       # number of demand (read+write) misses
system.cpu7.dtb_walker_cache.overall_misses::switch_cpus_17.dtb.walker           91                       # number of overall misses
system.cpu7.dtb_walker_cache.overall_misses::total           91                       # number of overall misses
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::switch_cpus_17.dtb.walker       989000                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.ReadReq_miss_latency::total       989000                       # number of ReadReq miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::switch_cpus_17.dtb.walker       989000                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.demand_miss_latency::total       989000                       # number of demand (read+write) miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::switch_cpus_17.dtb.walker       989000                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.overall_miss_latency::total       989000                       # number of overall miss cycles
system.cpu7.dtb_walker_cache.ReadReq_accesses::switch_cpus_17.dtb.walker          221                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.ReadReq_accesses::total          221                       # number of ReadReq accesses(hits+misses)
system.cpu7.dtb_walker_cache.demand_accesses::switch_cpus_17.dtb.walker          221                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.demand_accesses::total          221                       # number of demand (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::switch_cpus_17.dtb.walker          221                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.overall_accesses::total          221                       # number of overall (read+write) accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::switch_cpus_17.dtb.walker     0.411765                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_miss_rate::total     0.411765                       # miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::switch_cpus_17.dtb.walker     0.411765                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_miss_rate::total     0.411765                       # miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::switch_cpus_17.dtb.walker     0.411765                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_miss_rate::total     0.411765                       # miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.dtb.walker 10868.131868                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_miss_latency::total 10868.131868                       # average ReadReq miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::switch_cpus_17.dtb.walker 10868.131868                       # average overall miss latency
system.cpu7.dtb_walker_cache.demand_avg_miss_latency::total 10868.131868                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::switch_cpus_17.dtb.walker 10868.131868                       # average overall miss latency
system.cpu7.dtb_walker_cache.overall_avg_miss_latency::total 10868.131868                       # average overall miss latency
system.cpu7.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dtb_walker_cache.writebacks::writebacks           12                       # number of writebacks
system.cpu7.dtb_walker_cache.writebacks::total           12                       # number of writebacks
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.dtb.walker           91                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_misses::total           91                       # number of ReadReq MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::switch_cpus_17.dtb.walker           91                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.demand_mshr_misses::total           91                       # number of demand (read+write) MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::switch_cpus_17.dtb.walker           91                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.overall_mshr_misses::total           91                       # number of overall MSHR misses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.dtb.walker       898000                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_latency::total       898000                       # number of ReadReq MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.dtb.walker       898000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.demand_mshr_miss_latency::total       898000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.dtb.walker       898000                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.overall_mshr_miss_latency::total       898000                       # number of overall MSHR miss cycles
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.dtb.walker     0.411765                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.ReadReq_mshr_miss_rate::total     0.411765                       # mshr miss rate for ReadReq accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.dtb.walker     0.411765                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.demand_mshr_miss_rate::total     0.411765                       # mshr miss rate for demand accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.dtb.walker     0.411765                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.overall_mshr_miss_rate::total     0.411765                       # mshr miss rate for overall accesses
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9868.131868                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.ReadReq_avg_mshr_miss_latency::total  9868.131868                       # average ReadReq mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9868.131868                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.demand_avg_mshr_miss_latency::total  9868.131868                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.dtb.walker  9868.131868                       # average overall mshr miss latency
system.cpu7.dtb_walker_cache.overall_avg_mshr_miss_latency::total  9868.131868                       # average overall mshr miss latency
system.cpu7.icache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.tags.replacements            12936                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs            2583297                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs            13448                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           192.095256                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst    16.703832                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus_17.inst   495.296168                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.032625                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus_17.inst     0.967375                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          499                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses          5142894                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses         5142894                       # Number of data accesses
system.cpu7.icache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu7.icache.ReadReq_hits::switch_cpus_17.inst      2552043                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        2552043                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus_17.inst      2552043                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         2552043                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus_17.inst      2552043                       # number of overall hits
system.cpu7.icache.overall_hits::total        2552043                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus_17.inst        12936                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total        12936                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus_17.inst        12936                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total         12936                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus_17.inst        12936                       # number of overall misses
system.cpu7.icache.overall_misses::total        12936                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus_17.inst    185587000                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total    185587000                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus_17.inst    185587000                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total    185587000                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus_17.inst    185587000                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total    185587000                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus_17.inst      2564979                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      2564979                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus_17.inst      2564979                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      2564979                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus_17.inst      2564979                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      2564979                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus_17.inst     0.005043                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.005043                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus_17.inst     0.005043                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.005043                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus_17.inst     0.005043                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.005043                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus_17.inst 14346.552257                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 14346.552257                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus_17.inst 14346.552257                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 14346.552257                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus_17.inst 14346.552257                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 14346.552257                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.writebacks::writebacks        12936                       # number of writebacks
system.cpu7.icache.writebacks::total            12936                       # number of writebacks
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus_17.inst        12936                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total        12936                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus_17.inst        12936                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total        12936                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus_17.inst        12936                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total        12936                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus_17.inst    172651000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total    172651000                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus_17.inst    172651000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total    172651000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus_17.inst    172651000                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total    172651000                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus_17.inst     0.005043                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.005043                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus_17.inst     0.005043                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.005043                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus_17.inst     0.005043                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.005043                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.inst 13346.552257                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 13346.552257                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus_17.inst 13346.552257                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 13346.552257                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus_17.inst 13346.552257                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 13346.552257                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.tags.replacements           41                       # number of replacements
system.cpu7.itb_walker_cache.tags.tagsinuse     3.996946                       # Cycle average of tags in use
system.cpu7.itb_walker_cache.tags.total_refs           16                       # Total number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.sampled_refs           45                       # Sample count of references to valid blocks.
system.cpu7.itb_walker_cache.tags.avg_refs     0.355556                       # Average number of references to valid blocks.
system.cpu7.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus7.itb.walker            1                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_blocks::switch_cpus_17.itb.walker     2.996946                       # Average occupied blocks per requestor
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus7.itb.walker     0.062500                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::switch_cpus_17.itb.walker     0.187309                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_percent::total     0.249809                       # Average percentage of cache occupancy
system.cpu7.itb_walker_cache.tags.occ_task_id_blocks::1024            4                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu7.itb_walker_cache.tags.occ_task_id_percent::1024     0.250000                       # Percentage of cache occupancy per task id
system.cpu7.itb_walker_cache.tags.tag_accesses          185                       # Number of tag accesses
system.cpu7.itb_walker_cache.tags.data_accesses          185                       # Number of data accesses
system.cpu7.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.cpu7.itb_walker_cache.ReadReq_hits::switch_cpus_17.itb.walker           10                       # number of ReadReq hits
system.cpu7.itb_walker_cache.ReadReq_hits::total           10                       # number of ReadReq hits
system.cpu7.itb_walker_cache.demand_hits::switch_cpus_17.itb.walker           10                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.demand_hits::total           10                       # number of demand (read+write) hits
system.cpu7.itb_walker_cache.overall_hits::switch_cpus_17.itb.walker           10                       # number of overall hits
system.cpu7.itb_walker_cache.overall_hits::total           10                       # number of overall hits
system.cpu7.itb_walker_cache.ReadReq_misses::switch_cpus_17.itb.walker           55                       # number of ReadReq misses
system.cpu7.itb_walker_cache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu7.itb_walker_cache.demand_misses::switch_cpus_17.itb.walker           55                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.demand_misses::total           55                       # number of demand (read+write) misses
system.cpu7.itb_walker_cache.overall_misses::switch_cpus_17.itb.walker           55                       # number of overall misses
system.cpu7.itb_walker_cache.overall_misses::total           55                       # number of overall misses
system.cpu7.itb_walker_cache.ReadReq_miss_latency::switch_cpus_17.itb.walker       250000                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.ReadReq_miss_latency::total       250000                       # number of ReadReq miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::switch_cpus_17.itb.walker       250000                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.demand_miss_latency::total       250000                       # number of demand (read+write) miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::switch_cpus_17.itb.walker       250000                       # number of overall miss cycles
system.cpu7.itb_walker_cache.overall_miss_latency::total       250000                       # number of overall miss cycles
system.cpu7.itb_walker_cache.ReadReq_accesses::switch_cpus_17.itb.walker           65                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.ReadReq_accesses::total           65                       # number of ReadReq accesses(hits+misses)
system.cpu7.itb_walker_cache.demand_accesses::switch_cpus_17.itb.walker           65                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.demand_accesses::total           65                       # number of demand (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::switch_cpus_17.itb.walker           65                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.overall_accesses::total           65                       # number of overall (read+write) accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::switch_cpus_17.itb.walker     0.846154                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_miss_rate::total     0.846154                       # miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_miss_rate::switch_cpus_17.itb.walker     0.846154                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_miss_rate::total     0.846154                       # miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_miss_rate::switch_cpus_17.itb.walker     0.846154                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_miss_rate::total     0.846154                       # miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::switch_cpus_17.itb.walker  4545.454545                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_miss_latency::total  4545.454545                       # average ReadReq miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::switch_cpus_17.itb.walker  4545.454545                       # average overall miss latency
system.cpu7.itb_walker_cache.demand_avg_miss_latency::total  4545.454545                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::switch_cpus_17.itb.walker  4545.454545                       # average overall miss latency
system.cpu7.itb_walker_cache.overall_avg_miss_latency::total  4545.454545                       # average overall miss latency
system.cpu7.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::switch_cpus_17.itb.walker           55                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_misses::total           55                       # number of ReadReq MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::switch_cpus_17.itb.walker           55                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.demand_mshr_misses::total           55                       # number of demand (read+write) MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::switch_cpus_17.itb.walker           55                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.overall_mshr_misses::total           55                       # number of overall MSHR misses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::switch_cpus_17.itb.walker       195000                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_latency::total       195000                       # number of ReadReq MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::switch_cpus_17.itb.walker       195000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.demand_mshr_miss_latency::total       195000                       # number of demand (read+write) MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::switch_cpus_17.itb.walker       195000                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.overall_mshr_miss_latency::total       195000                       # number of overall MSHR miss cycles
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::switch_cpus_17.itb.walker     0.846154                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.ReadReq_mshr_miss_rate::total     0.846154                       # mshr miss rate for ReadReq accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::switch_cpus_17.itb.walker     0.846154                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.demand_mshr_miss_rate::total     0.846154                       # mshr miss rate for demand accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::switch_cpus_17.itb.walker     0.846154                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.overall_mshr_miss_rate::total     0.846154                       # mshr miss rate for overall accesses
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::switch_cpus_17.itb.walker  3545.454545                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.ReadReq_avg_mshr_miss_latency::total  3545.454545                       # average ReadReq mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::switch_cpus_17.itb.walker  3545.454545                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.demand_avg_mshr_miss_latency::total  3545.454545                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::switch_cpus_17.itb.walker  3545.454545                       # average overall mshr miss latency
system.cpu7.itb_walker_cache.overall_avg_mshr_miss_latency::total  3545.454545                       # average overall mshr miss latency
system.iobus.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::ReadReq                  515                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 515                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18117                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18117                       # Transaction distribution
system.iobus.trans_dist::MessageReq                28                       # Transaction distribution
system.iobus.trans_dist::MessageResp               28                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.ide.pio         1150                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.south_bridge.io_apic.pio           22                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.pc.com_1.pio          568                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         1740                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::system.iocache.cpu_side        35524                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.ide.dma::total        35524                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.pc.south_bridge.io_apic.int_master::total           56                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   37320                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.ide.pio          650                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.south_bridge.io_apic.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.pc.com_1.pio          284                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          978                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::system.iocache.cpu_side      1131280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.ide.dma::total      1131280                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::system.apicbridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.pc.south_bridge.io_apic.int_master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1132370                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer0.occupancy                57000                       # Layer occupancy (ticks)
system.iobus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer3.occupancy              1043500                       # Layer occupancy (ticks)
system.iobus.reqLayer3.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer9.occupancy                19500                       # Layer occupancy (ticks)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (%)
system.iobus.reqLayer13.occupancy              463000                       # Layer occupancy (ticks)
system.iobus.reqLayer13.utilization               0.0                       # Layer utilization (%)
system.iobus.reqLayer18.occupancy            91676695                       # Layer occupancy (ticks)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy             1287000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer1.occupancy            17860000                       # Layer occupancy (ticks)
system.iobus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.iobus.respLayer2.occupancy               28000                       # Layer occupancy (ticks)
system.iobus.respLayer2.utilization               0.0                       # Layer utilization (%)
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.replacements                17762                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                17778                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::pc.south_bridge.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::pc.south_bridge.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               159858                       # Number of tag accesses
system.iocache.tags.data_accesses              159858                       # Number of data accesses
system.iocache.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.iocache.ReadReq_misses::pc.south_bridge.ide           98                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               98                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::pc.south_bridge.ide        17664                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        17664                       # number of WriteLineReq misses
system.iocache.demand_misses::pc.south_bridge.ide        17762                       # number of demand (read+write) misses
system.iocache.demand_misses::total             17762                       # number of demand (read+write) misses
system.iocache.overall_misses::pc.south_bridge.ide        17762                       # number of overall misses
system.iocache.overall_misses::total            17762                       # number of overall misses
system.iocache.ReadReq_miss_latency::pc.south_bridge.ide     11587473                       # number of ReadReq miss cycles
system.iocache.ReadReq_miss_latency::total     11587473                       # number of ReadReq miss cycles
system.iocache.WriteLineReq_miss_latency::pc.south_bridge.ide   2124716222                       # number of WriteLineReq miss cycles
system.iocache.WriteLineReq_miss_latency::total   2124716222                       # number of WriteLineReq miss cycles
system.iocache.demand_miss_latency::pc.south_bridge.ide   2136303695                       # number of demand (read+write) miss cycles
system.iocache.demand_miss_latency::total   2136303695                       # number of demand (read+write) miss cycles
system.iocache.overall_miss_latency::pc.south_bridge.ide   2136303695                       # number of overall miss cycles
system.iocache.overall_miss_latency::total   2136303695                       # number of overall miss cycles
system.iocache.ReadReq_accesses::pc.south_bridge.ide           98                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             98                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::pc.south_bridge.ide        17664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        17664                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::pc.south_bridge.ide        17762                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total           17762                       # number of demand (read+write) accesses
system.iocache.overall_accesses::pc.south_bridge.ide        17762                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total          17762                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::pc.south_bridge.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::pc.south_bridge.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::pc.south_bridge.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.ReadReq_avg_miss_latency::pc.south_bridge.ide 118239.520408                       # average ReadReq miss latency
system.iocache.ReadReq_avg_miss_latency::total 118239.520408                       # average ReadReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::pc.south_bridge.ide 120285.112206                       # average WriteLineReq miss latency
system.iocache.WriteLineReq_avg_miss_latency::total 120285.112206                       # average WriteLineReq miss latency
system.iocache.demand_avg_miss_latency::pc.south_bridge.ide 120273.825864                       # average overall miss latency
system.iocache.demand_avg_miss_latency::total 120273.825864                       # average overall miss latency
system.iocache.overall_avg_miss_latency::pc.south_bridge.ide 120273.825864                       # average overall miss latency
system.iocache.overall_avg_miss_latency::total 120273.825864                       # average overall miss latency
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.writebacks::writebacks           17664                       # number of writebacks
system.iocache.writebacks::total                17664                       # number of writebacks
system.iocache.ReadReq_mshr_misses::pc.south_bridge.ide           98                       # number of ReadReq MSHR misses
system.iocache.ReadReq_mshr_misses::total           98                       # number of ReadReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::pc.south_bridge.ide        17664                       # number of WriteLineReq MSHR misses
system.iocache.WriteLineReq_mshr_misses::total        17664                       # number of WriteLineReq MSHR misses
system.iocache.demand_mshr_misses::pc.south_bridge.ide        17762                       # number of demand (read+write) MSHR misses
system.iocache.demand_mshr_misses::total        17762                       # number of demand (read+write) MSHR misses
system.iocache.overall_mshr_misses::pc.south_bridge.ide        17762                       # number of overall MSHR misses
system.iocache.overall_mshr_misses::total        17762                       # number of overall MSHR misses
system.iocache.ReadReq_mshr_miss_latency::pc.south_bridge.ide      6687473                       # number of ReadReq MSHR miss cycles
system.iocache.ReadReq_mshr_miss_latency::total      6687473                       # number of ReadReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::pc.south_bridge.ide   1240464984                       # number of WriteLineReq MSHR miss cycles
system.iocache.WriteLineReq_mshr_miss_latency::total   1240464984                       # number of WriteLineReq MSHR miss cycles
system.iocache.demand_mshr_miss_latency::pc.south_bridge.ide   1247152457                       # number of demand (read+write) MSHR miss cycles
system.iocache.demand_mshr_miss_latency::total   1247152457                       # number of demand (read+write) MSHR miss cycles
system.iocache.overall_mshr_miss_latency::pc.south_bridge.ide   1247152457                       # number of overall MSHR miss cycles
system.iocache.overall_mshr_miss_latency::total   1247152457                       # number of overall MSHR miss cycles
system.iocache.ReadReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for ReadReq accesses
system.iocache.ReadReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.iocache.demand_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for demand accesses
system.iocache.demand_mshr_miss_rate::total            1                       # mshr miss rate for demand accesses
system.iocache.overall_mshr_miss_rate::pc.south_bridge.ide            1                       # mshr miss rate for overall accesses
system.iocache.overall_mshr_miss_rate::total            1                       # mshr miss rate for overall accesses
system.iocache.ReadReq_avg_mshr_miss_latency::pc.south_bridge.ide 68239.520408                       # average ReadReq mshr miss latency
system.iocache.ReadReq_avg_mshr_miss_latency::total 68239.520408                       # average ReadReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::pc.south_bridge.ide 70225.599185                       # average WriteLineReq mshr miss latency
system.iocache.WriteLineReq_avg_mshr_miss_latency::total 70225.599185                       # average WriteLineReq mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::pc.south_bridge.ide 70214.641200                       # average overall mshr miss latency
system.iocache.demand_avg_mshr_miss_latency::total 70214.641200                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::pc.south_bridge.ide 70214.641200                       # average overall mshr miss latency
system.iocache.overall_avg_mshr_miss_latency::total 70214.641200                       # average overall mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.num_hwpf_issued            39764                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               39764                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  2136                       # number of prefetches not generated due to page crossing
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                     10625                       # number of replacements
system.l2.tags.tagsinuse                 32687.914784                       # Cycle average of tags in use
system.l2.tags.total_refs                     2571264                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     43358                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     59.303104                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1557.441844                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::l2.prefetcher  7119.900710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.dtb.walker            3                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst  1238.900903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data  2212.346417                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst   732.576414                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data  1169.220364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   135.959429                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   281.968137                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.dtb.walker     0.672923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   444.613422                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data  2359.231607                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.dtb.walker     2.399364                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.inst  1082.885752                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus4.data  4764.686693                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.dtb.walker            4                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.inst   472.328007                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus5.data  1763.848542                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.inst   939.595582                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus6.data  2228.320498                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.inst   259.629913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus7.data  1093.148333                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.inst   166.267886                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_10.data   312.017672                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.inst   144.784852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_11.data   240.699782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.inst   368.292248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_12.data   393.296010                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.dtb.walker     0.999701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.inst    33.589900                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_13.data   100.648017                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.inst    49.275361                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_14.data   422.896368                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.inst     4.951742                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_15.data   148.613490                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.inst    29.040787                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_16.data   135.036733                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.inst    41.469234                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus_17.data   229.360145                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.047529                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::l2.prefetcher     0.217282                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.dtb.walker     0.000092                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.037808                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.067515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.022356                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.035682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.004149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.008605                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.dtb.walker     0.000021                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.013569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.071998                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.dtb.walker     0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.inst     0.033047                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus4.data     0.145407                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.dtb.walker     0.000122                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.inst     0.014414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus5.data     0.053828                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.inst     0.028674                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus6.data     0.068003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.inst     0.007923                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus7.data     0.033360                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.inst     0.005074                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_10.data     0.009522                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.inst     0.004418                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_11.data     0.007346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.inst     0.011239                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_12.data     0.012002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.dtb.walker     0.000031                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.inst     0.001025                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_13.data     0.003072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.inst     0.001504                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_14.data     0.012906                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.inst     0.000151                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_15.data     0.004535                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.inst     0.000886                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_16.data     0.004121                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.inst     0.001266                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus_17.data     0.007000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997556                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          7468                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024         25265                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4         7468                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        25265                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.227905                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.771027                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2289961                       # Number of tag accesses
system.l2.tags.data_accesses                  2289961                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks        46207                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            46207                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        28497                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            28497                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data           19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_10.data         3459                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_11.data         1252                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_12.data         1239                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_13.data         1233                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_14.data          735                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_15.data         1276                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_16.data         1259                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus_17.data         1245                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11717                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data           31                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_10.data         2404                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_11.data          815                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_12.data         1208                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_13.data          509                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_14.data         2824                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_15.data          494                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_16.data          600                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus_17.data          527                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9412                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          149                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_10.inst        21135                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_11.inst        13247                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_12.inst        14617                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_13.inst        10344                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_14.inst        14977                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_15.inst        11616                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_16.inst        13177                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus_17.inst        12880                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             112142                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.itb.walker           14                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           59                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.dtb.walker          217                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.itb.walker          148                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_10.data         9585                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.dtb.walker          112                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.itb.walker           36                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_11.data         7600                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.dtb.walker          176                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.itb.walker          155                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_12.data         7963                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.dtb.walker           56                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.itb.walker            2                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_13.data         9227                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.dtb.walker          106                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.itb.walker           59                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_14.data         6027                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.dtb.walker           60                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.itb.walker            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_15.data         6913                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.dtb.walker           60                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.itb.walker            4                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_16.data         8943                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.dtb.walker           64                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.itb.walker            3                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus_17.data         7368                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             64961                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.dtb.walker            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.itb.walker           14                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.inst          149                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data           90                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.dtb.walker          217                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.itb.walker          148                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.inst        21135                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_10.data        11989                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.dtb.walker          112                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.itb.walker           36                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.inst        13247                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_11.data         8415                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.dtb.walker          176                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.itb.walker          155                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.inst        14617                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_12.data         9171                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.dtb.walker           56                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.itb.walker            2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.inst        10344                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_13.data         9736                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.dtb.walker          106                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.itb.walker           59                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.inst        14977                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_14.data         8851                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.dtb.walker           60                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.itb.walker            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.inst        11616                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_15.data         7407                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.dtb.walker           60                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.itb.walker            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.inst        13177                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_16.data         9543                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.dtb.walker           64                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.itb.walker            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.inst        12880                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus_17.data         7895                       # number of demand (read+write) hits
system.l2.demand_hits::total                   186515                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.dtb.walker            1                       # number of overall hits
system.l2.overall_hits::switch_cpus0.itb.walker           14                       # number of overall hits
system.l2.overall_hits::switch_cpus0.inst          149                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data           90                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.dtb.walker          217                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.itb.walker          148                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.inst        21135                       # number of overall hits
system.l2.overall_hits::switch_cpus_10.data        11989                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.dtb.walker          112                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.itb.walker           36                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.inst        13247                       # number of overall hits
system.l2.overall_hits::switch_cpus_11.data         8415                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.dtb.walker          176                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.itb.walker          155                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.inst        14617                       # number of overall hits
system.l2.overall_hits::switch_cpus_12.data         9171                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.dtb.walker           56                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.itb.walker            2                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.inst        10344                       # number of overall hits
system.l2.overall_hits::switch_cpus_13.data         9736                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.dtb.walker          106                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.itb.walker           59                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.inst        14977                       # number of overall hits
system.l2.overall_hits::switch_cpus_14.data         8851                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.dtb.walker           60                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.itb.walker            3                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.inst        11616                       # number of overall hits
system.l2.overall_hits::switch_cpus_15.data         7407                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.dtb.walker           60                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.itb.walker            4                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.inst        13177                       # number of overall hits
system.l2.overall_hits::switch_cpus_16.data         9543                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.dtb.walker           64                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.itb.walker            3                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.inst        12880                       # number of overall hits
system.l2.overall_hits::switch_cpus_17.data         7895                       # number of overall hits
system.l2.overall_hits::total                  186515                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus_10.data          109                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_11.data           55                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_12.data           94                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_13.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_14.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_15.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_16.data            5                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus_17.data            6                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                282                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_10.data          198                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_11.data          146                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_12.data          194                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_13.data           22                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_14.data          250                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_15.data           40                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_16.data           54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus_17.data           54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 959                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_10.inst          180                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_11.inst          154                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_12.inst          380                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_13.inst           35                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_14.inst           51                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_15.inst            5                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_16.inst           30                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus_17.inst           56                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              892                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus_10.data          337                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_11.data          304                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_12.data          382                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_13.data          182                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_14.data          363                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_15.data          231                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_16.data          194                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus_17.data          466                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2460                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.inst          180                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_10.data          535                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.inst          154                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_11.data          450                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.inst          380                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_12.data          576                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.inst           35                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_13.data          204                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.inst           51                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_14.data          613                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.inst            5                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_15.data          271                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.inst           30                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_16.data          248                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.inst           56                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus_17.data          520                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4311                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst            1                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.inst          180                       # number of overall misses
system.l2.overall_misses::switch_cpus_10.data          535                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.inst          154                       # number of overall misses
system.l2.overall_misses::switch_cpus_11.data          450                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.inst          380                       # number of overall misses
system.l2.overall_misses::switch_cpus_12.data          576                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.dtb.walker            1                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.inst           35                       # number of overall misses
system.l2.overall_misses::switch_cpus_13.data          204                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.inst           51                       # number of overall misses
system.l2.overall_misses::switch_cpus_14.data          613                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.inst            5                       # number of overall misses
system.l2.overall_misses::switch_cpus_15.data          271                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.inst           30                       # number of overall misses
system.l2.overall_misses::switch_cpus_16.data          248                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.inst           56                       # number of overall misses
system.l2.overall_misses::switch_cpus_17.data          520                       # number of overall misses
system.l2.overall_misses::total                  4311                       # number of overall misses
system.l2.UpgradeReq_miss_latency::switch_cpus_10.data       178000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_11.data       144500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_12.data        59000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_14.data        28500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_15.data        89500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_16.data        88500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::switch_cpus_17.data       119000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       707000                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_10.data     20878000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_11.data     16233500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_12.data     22431500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_13.data      4133000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_14.data     49259500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_15.data      5622000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_16.data      5911000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus_17.data      5881000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     130349500                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_10.inst     20307500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_11.inst     14901000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_12.inst     35130000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_13.inst      4683000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_14.inst      7546000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_15.inst      1468000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_16.inst      3517000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus_17.inst      7006500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     94559000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_10.data     57310000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_11.data     46561500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_12.data     53284000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.dtb.walker       613500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_13.data     28917000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_14.data     89228000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_15.data     36631000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_16.data     33744500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus_17.data     59210500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    405500000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus_10.inst     20307500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_10.data     78188000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.inst     14901000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_11.data     62795000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.inst     35130000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_12.data     75715500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.dtb.walker       613500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.inst      4683000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_13.data     33050000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.inst      7546000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_14.data    138487500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.inst      1468000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_15.data     42253000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.inst      3517000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_16.data     39655500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.inst      7006500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus_17.data     65091500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        630408500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus_10.inst     20307500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_10.data     78188000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.inst     14901000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_11.data     62795000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.inst     35130000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_12.data     75715500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.dtb.walker       613500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.inst      4683000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_13.data     33050000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.inst      7546000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_14.data    138487500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.inst      1468000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_15.data     42253000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.inst      3517000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_16.data     39655500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.inst      7006500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus_17.data     65091500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       630408500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        46207                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        46207                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        28497                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        28497                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_10.data         3568                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_11.data         1307                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_12.data         1333                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_13.data         1237                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_14.data          739                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_15.data         1281                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_16.data         1264                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus_17.data         1251                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            11999                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           32                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_10.data         2602                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_11.data          961                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_12.data         1402                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_13.data          531                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_14.data         3074                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_15.data          534                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_16.data          654                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus_17.data          581                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10371                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          150                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_10.inst        21315                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_11.inst        13401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_12.inst        14997                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_13.inst        10379                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_14.inst        15028                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_15.inst        11621                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_16.inst        13207                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus_17.inst        12936                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         113034                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.dtb.walker            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.itb.walker           14                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.dtb.walker          217                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.itb.walker          148                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_10.data         9922                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.dtb.walker          112                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.itb.walker           36                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_11.data         7904                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.dtb.walker          176                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.itb.walker          155                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_12.data         8345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.dtb.walker           57                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.itb.walker            2                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_13.data         9409                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.dtb.walker          106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.itb.walker           59                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_14.data         6390                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.dtb.walker           60                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_15.data         7144                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.dtb.walker           60                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.itb.walker            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_16.data         9137                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.dtb.walker           64                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.itb.walker            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus_17.data         7834                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         67421                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.dtb.walker            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.itb.walker           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.inst          150                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data           91                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.dtb.walker          217                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.itb.walker          148                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.inst        21315                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_10.data        12524                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.dtb.walker          112                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.itb.walker           36                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.inst        13401                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_11.data         8865                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.dtb.walker          176                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.itb.walker          155                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.inst        14997                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_12.data         9747                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.dtb.walker           57                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.itb.walker            2                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.inst        10379                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_13.data         9940                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.dtb.walker          106                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.itb.walker           59                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.inst        15028                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_14.data         9464                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.dtb.walker           60                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.inst        11621                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_15.data         7678                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.dtb.walker           60                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.itb.walker            4                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.inst        13207                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_16.data         9791                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.dtb.walker           64                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.itb.walker            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.inst        12936                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus_17.data         8415                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               190826                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.dtb.walker            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.itb.walker           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          150                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data           91                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.dtb.walker          217                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.itb.walker          148                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.inst        21315                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_10.data        12524                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.dtb.walker          112                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.itb.walker           36                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.inst        13401                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_11.data         8865                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.dtb.walker          176                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.itb.walker          155                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.inst        14997                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_12.data         9747                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.dtb.walker           57                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.itb.walker            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.inst        10379                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_13.data         9940                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.dtb.walker          106                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.itb.walker           59                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.inst        15028                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_14.data         9464                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.dtb.walker           60                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.inst        11621                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_15.data         7678                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.dtb.walker           60                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.itb.walker            4                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.inst        13207                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_16.data         9791                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.dtb.walker           64                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.itb.walker            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.inst        12936                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus_17.data         8415                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              190826                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_10.data     0.030549                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_11.data     0.042081                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_12.data     0.070518                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_13.data     0.003234                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_14.data     0.005413                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_15.data     0.003903                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_16.data     0.003956                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus_17.data     0.004796                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.023502                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.031250                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_10.data     0.076095                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_11.data     0.151925                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_12.data     0.138374                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_13.data     0.041431                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_14.data     0.081327                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_15.data     0.074906                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_16.data     0.082569                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus_17.data     0.092943                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.092469                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.006667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_10.inst     0.008445                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_11.inst     0.011492                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_12.inst     0.025338                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_13.inst     0.003372                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_14.inst     0.003394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_15.inst     0.000430                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_16.inst     0.002272                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus_17.inst     0.004329                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.007891                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_10.data     0.033965                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_11.data     0.038462                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_12.data     0.045776                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.dtb.walker     0.017544                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_13.data     0.019343                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_14.data     0.056808                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_15.data     0.032335                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_16.data     0.021232                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus_17.data     0.059484                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.036487                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.006667                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.010989                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.inst     0.008445                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_10.data     0.042718                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.inst     0.011492                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_11.data     0.050761                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.inst     0.025338                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_12.data     0.059095                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.dtb.walker     0.017544                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.inst     0.003372                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_13.data     0.020523                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.inst     0.003394                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_14.data     0.064772                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.inst     0.000430                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_15.data     0.035296                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.inst     0.002272                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_16.data     0.025329                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.inst     0.004329                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus_17.data     0.061794                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.022591                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.006667                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.010989                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.inst     0.008445                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_10.data     0.042718                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.inst     0.011492                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_11.data     0.050761                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.inst     0.025338                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_12.data     0.059095                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.dtb.walker     0.017544                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.inst     0.003372                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_13.data     0.020523                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.inst     0.003394                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_14.data     0.064772                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.inst     0.000430                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_15.data     0.035296                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.inst     0.002272                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_16.data     0.025329                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.inst     0.004329                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus_17.data     0.061794                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.022591                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_10.data  1633.027523                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_11.data  2627.272727                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_12.data   627.659574                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_14.data         7125                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_15.data        17900                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_16.data        17700                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::switch_cpus_17.data 19833.333333                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  2507.092199                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_10.data 105444.444444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_11.data 111188.356164                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_12.data 115626.288660                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_13.data 187863.636364                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_14.data       197038                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_15.data       140550                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_16.data 109462.962963                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus_17.data 108907.407407                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 135922.314911                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_10.inst 112819.444444                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_11.inst 96759.740260                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_12.inst 92447.368421                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_13.inst       133800                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_14.inst 147960.784314                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_15.inst       293600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_16.inst 117233.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus_17.inst 125116.071429                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 106007.847534                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_10.data 170059.347181                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_11.data 153162.828947                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_12.data 139486.910995                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.dtb.walker       613500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_13.data 158884.615385                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_14.data 245807.162534                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_15.data 158575.757576                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_16.data 173940.721649                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus_17.data 127061.158798                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 164837.398374                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.inst 112819.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_10.data 146145.794393                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.inst 96759.740260                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_11.data 139544.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.inst 92447.368421                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_12.data 131450.520833                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.dtb.walker       613500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.inst       133800                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_13.data 162009.803922                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.inst 147960.784314                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_14.data 225917.618271                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.inst       293600                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_15.data 155915.129151                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.inst 117233.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_16.data 159901.209677                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.inst 125116.071429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus_17.data 125175.961538                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 146232.544653                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.inst 112819.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_10.data 146145.794393                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.inst 96759.740260                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_11.data 139544.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.inst 92447.368421                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_12.data 131450.520833                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.dtb.walker       613500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.inst       133800                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_13.data 162009.803922                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.inst 147960.784314                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_14.data 225917.618271                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.inst       293600                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_15.data 155915.129151                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.inst 117233.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_16.data 159901.209677                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.inst 125116.071429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus_17.data 125175.961538                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 146232.544653                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                         2                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::writebacks                 7148                       # number of writebacks
system.l2.writebacks::total                      7148                       # number of writebacks
system.l2.ReadExReq_mshr_hits::switch_cpus_10.data            7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_11.data            7                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_12.data           23                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::switch_cpus_14.data           78                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total              115                       # number of ReadExReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_12.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::switch_cpus_14.data           63                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           68                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus_10.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_11.data            7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_12.data           28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::switch_cpus_14.data          141                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 183                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus_10.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_11.data            7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_12.data           28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::switch_cpus_14.data          141                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                183                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks          201                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           201                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_mshr_misses::l2.prefetcher         7569                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total           7569                       # number of HardPFReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_10.data          109                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_11.data           55                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_12.data           94                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_13.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_14.data            4                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_15.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_16.data            5                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::switch_cpus_17.data            6                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           282                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_10.data          191                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_11.data          139                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_12.data          171                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_13.data           22                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_14.data          172                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_15.data           40                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_16.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus_17.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            843                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_10.inst          180                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_11.inst          154                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_12.inst          380                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_13.inst           35                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_14.inst           51                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_15.inst            5                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_16.inst           30                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus_17.inst           56                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          891                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_10.data          337                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_11.data          304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_12.data          377                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_13.data          182                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_14.data          300                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_15.data          231                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_16.data          194                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus_17.data          466                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2392                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.inst          180                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_10.data          528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.inst          154                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_11.data          443                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.inst          380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_12.data          548                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.inst           35                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_13.data          204                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.inst           51                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_14.data          472                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.inst            5                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_15.data          271                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.inst           30                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_16.data          248                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.inst           56                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus_17.data          520                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4126                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::l2.prefetcher         7569                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.inst          180                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_10.data          528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.inst          154                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_11.data          443                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.inst          380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_12.data          548                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.dtb.walker            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.inst           35                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_13.data          204                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.inst           51                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_14.data          472                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.inst            5                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_15.data          271                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.inst           30                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_16.data          248                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.inst           56                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus_17.data          520                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            11695                       # number of overall MSHR misses
system.l2.ReadReq_mshr_uncacheable::switch_cpus_10.data           30                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_11.data           28                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_12.data           29                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_13.data          221                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_14.data           39                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_15.data           22                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_16.data           30                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::switch_cpus_17.data           25                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total          424                       # number of ReadReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_10.data          486                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_11.data          483                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_12.data          487                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_13.data          500                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_14.data          514                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_15.data          459                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_16.data          477                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::switch_cpus_17.data          462                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         3868                       # number of WriteReq MSHR uncacheable
system.l2.overall_mshr_uncacheable_misses::switch_cpus_10.data          516                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_11.data          511                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_12.data          516                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_13.data          721                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_14.data          553                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_15.data          481                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_16.data          507                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::switch_cpus_17.data          487                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total         4292                       # number of overall MSHR uncacheable misses
system.l2.HardPFReq_mshr_miss_latency::l2.prefetcher    976525389                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total    976525389                       # number of HardPFReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_10.data      2125500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_11.data      1028500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_12.data      1830000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_13.data        82000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_14.data        80000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_15.data        98500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_16.data        98500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::switch_cpus_17.data       118000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      5461000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_10.data     17612500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_11.data     13499000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_12.data     16466500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_13.data      3913000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_14.data     32456500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_15.data      5222000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_16.data      5371000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus_17.data      5341000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     99881500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_10.inst     18507500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_11.inst     13361000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_12.inst     31330000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_13.inst      4333000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_14.inst      7036000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_15.inst      1418000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_16.inst      3217000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus_17.inst      6446500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     85649000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_10.data     53940000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_11.data     43521500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_12.data     48814500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_13.data     27097000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_14.data     77554500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_15.data     34321000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_16.data     31804500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus_17.data     54550500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    372207000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.inst     18507500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_10.data     71552500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.inst     13361000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_11.data     57020500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.inst     31330000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_12.data     65281000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.inst      4333000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_13.data     31010000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.inst      7036000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_14.data    110011000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.inst      1418000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_15.data     39543000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.inst      3217000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_16.data     37175500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.inst      6446500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus_17.data     59891500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    557737500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::l2.prefetcher    976525389                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.inst     18507500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_10.data     71552500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.inst     13361000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_11.data     57020500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.inst     31330000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_12.data     65281000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.inst      4333000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_13.data     31010000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.inst      7036000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_14.data    110011000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.inst      1418000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_15.data     39543000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.inst      3217000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_16.data     37175500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.inst      6446500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus_17.data     59891500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1534262889                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_10.data      4632500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_11.data      4392500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_12.data      4510500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_13.data     49724500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_14.data      6222500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_15.data      3589000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_16.data      4629500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::switch_cpus_17.data      3882500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total     81583500                       # number of ReadReq MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_10.data      4632500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_11.data      4392500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_12.data      4510500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_13.data     49724500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_14.data      6222500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_15.data      3589000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_16.data      4629500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::switch_cpus_17.data      3882500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total     81583500                       # number of overall MSHR uncacheable cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.HardPFReq_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_10.data     0.030549                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_11.data     0.042081                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_12.data     0.070518                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_13.data     0.003234                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_14.data     0.005413                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_15.data     0.003903                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_16.data     0.003956                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::switch_cpus_17.data     0.004796                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.023502                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_10.data     0.073405                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_11.data     0.144641                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_12.data     0.121969                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_13.data     0.041431                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_14.data     0.055953                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_15.data     0.074906                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_16.data     0.082569                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus_17.data     0.092943                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.081284                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_10.inst     0.008445                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_11.inst     0.011492                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_12.inst     0.025338                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_13.inst     0.003372                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_14.inst     0.003394                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_15.inst     0.000430                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_16.inst     0.002272                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus_17.inst     0.004329                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.007883                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_10.data     0.033965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_11.data     0.038462                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_12.data     0.045177                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.dtb.walker     0.017544                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_13.data     0.019343                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_14.data     0.046948                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_15.data     0.032335                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_16.data     0.021232                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus_17.data     0.059484                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.035479                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.inst     0.008445                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_10.data     0.042159                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.inst     0.011492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_11.data     0.049972                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.inst     0.025338                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_12.data     0.056222                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.dtb.walker     0.017544                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.inst     0.003372                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_13.data     0.020523                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.inst     0.003394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_14.data     0.049873                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.inst     0.000430                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_15.data     0.035296                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.inst     0.002272                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_16.data     0.025329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.inst     0.004329                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus_17.data     0.061794                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.021622                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.inst     0.008445                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_10.data     0.042159                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.inst     0.011492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_11.data     0.049972                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.inst     0.025338                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_12.data     0.056222                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.dtb.walker     0.017544                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.inst     0.003372                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_13.data     0.020523                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.inst     0.003394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_14.data     0.049873                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.inst     0.000430                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_15.data     0.035296                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.inst     0.002272                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_16.data     0.025329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.inst     0.004329                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus_17.data     0.061794                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.061286                       # mshr miss rate for overall accesses
system.l2.HardPFReq_avg_mshr_miss_latency::l2.prefetcher 129016.434007                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 129016.434007                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_10.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_11.data        18700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_12.data 19468.085106                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_13.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_14.data        20000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_15.data        19700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_16.data        19700                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::switch_cpus_17.data 19666.666667                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19365.248227                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_10.data 92212.041885                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_11.data 97115.107914                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_12.data 96295.321637                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_13.data 177863.636364                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_14.data 188700.581395                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_15.data       130550                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_16.data 99462.962963                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus_17.data 98907.407407                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 118483.392645                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_10.inst 102819.444444                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_11.inst 86759.740260                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_12.inst 82447.368421                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_13.inst       123800                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_14.inst 137960.784314                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_15.inst       283600                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_16.inst 107233.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus_17.inst 115116.071429                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 96126.823793                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_10.data 160059.347181                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_11.data 143162.828947                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_12.data 129481.432361                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_13.data 148884.615385                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_14.data       258515                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_15.data 148575.757576                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_16.data 163940.721649                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus_17.data 117061.158798                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 155604.933110                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.inst 102819.444444                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_10.data 135516.098485                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.inst 86759.740260                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_11.data 128714.446953                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.inst 82447.368421                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_12.data 119125.912409                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.inst       123800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_13.data 152009.803922                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.inst 137960.784314                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_14.data 233074.152542                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.inst       283600                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_15.data 145915.129151                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.inst 107233.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_16.data 149901.209677                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.inst 115116.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus_17.data 115175.961538                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 135176.320892                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::l2.prefetcher 129016.434007                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.inst 102819.444444                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_10.data 135516.098485                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.inst 86759.740260                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_11.data 128714.446953                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.inst 82447.368421                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_12.data 119125.912409                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.dtb.walker       603500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.inst       123800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_13.data 152009.803922                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.inst 137960.784314                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_14.data 233074.152542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.inst       283600                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_15.data 145915.129151                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.inst 107233.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_16.data 149901.209677                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.inst 115116.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus_17.data 115175.961538                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 131189.644207                       # average overall mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_10.data 154416.666667                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_11.data       156875                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_12.data 155534.482759                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_13.data 224997.737557                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_14.data 159551.282051                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_15.data 163136.363636                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_16.data 154316.666667                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::switch_cpus_17.data       155300                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 192413.915094                       # average ReadReq mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_10.data  8977.713178                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_11.data  8595.890411                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_12.data  8741.279070                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_13.data 68966.019417                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_14.data 11252.260398                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_15.data  7461.538462                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_16.data  9131.163708                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::switch_cpus_17.data  7972.279261                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 19008.271202                       # average overall mshr uncacheable latency
system.membus.snoop_filter.tot_requests         69522                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        42011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          100                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq                 424                       # Transaction distribution
system.membus.trans_dist::ReadResp              11371                       # Transaction distribution
system.membus.trans_dist::WriteReq               3868                       # Transaction distribution
system.membus.trans_dist::WriteResp              3868                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        24812                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2880                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            12069                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1119                       # Transaction distribution
system.membus.trans_dist::ReadExResp              834                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10947                       # Transaction distribution
system.membus.trans_dist::MessageReq               46                       # Transaction distribution
system.membus.trans_dist::MessageResp              46                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         17664                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1906                       # Transaction distribution
system.membus.pkt_count_system.apicbridge.master::system.cpu0.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu1.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu2.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu3.interrupts.int_slave            6                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu4.interrupts.int_slave            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu5.interrupts.int_slave            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu6.interrupts.int_slave            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::system.cpu7.interrupts.int_slave            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.apicbridge.master::total           56                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port        35524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total        35524                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         1740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu0.interrupts.pio          860                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu1.interrupts.pio          850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu2.interrupts.pio          858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu3.interrupts.pio          846                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu4.interrupts.pio          858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu5.interrupts.pio          850                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu6.interrupts.pio          864                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.cpu7.interrupts.pio          858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        45648                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        54232                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::system.cpu7.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu0.interrupts.int_master::total           12                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu2.interrupts.int_master::total            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.interrupts.int_master::system.cpu0.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.interrupts.int_master::system.cpu1.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.interrupts.int_master::system.cpu2.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.interrupts.int_master::system.cpu6.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.interrupts.int_master::system.cpu7.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu4.interrupts.int_master::total           10                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu6.interrupts.int_master::total            8                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.interrupts.int_master::system.cpu4.interrupts.int_slave            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu7.interrupts.int_master::total            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  89848                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu0.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu1.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu2.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu3.interrupts.int_slave           12                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu4.interrupts.int_slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu5.interrupts.int_slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu6.interrupts.int_slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::system.cpu7.interrupts.int_slave           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.apicbridge.master::total          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port      1130496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total      1130496                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          978                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu0.interrupts.pio         1720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu1.interrupts.pio         1700                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu2.interrupts.pio         1716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu3.interrupts.pio         1692                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu4.interrupts.pio         1716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu5.interrupts.pio         1700                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu6.interrupts.pio         1728                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.cpu7.interrupts.pio         1716                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1205056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1219722                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu6.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::system.cpu7.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu0.interrupts.int_master::total           24                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu2.interrupts.int_master::total            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.interrupts.int_master::system.cpu0.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.interrupts.int_master::system.cpu1.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.interrupts.int_master::system.cpu2.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.interrupts.int_master::system.cpu6.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.interrupts.int_master::system.cpu7.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu4.interrupts.int_master::total           20                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu2.interrupts.int_slave            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::system.cpu5.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu6.interrupts.int_master::total           16                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.interrupts.int_master::system.cpu4.interrupts.int_slave            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu7.interrupts.int_master::total            4                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2350402                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            14064                       # Total snoops (count)
system.membus.snoopTraffic                       6400                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             46137                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.043479                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.203935                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   44131     95.65%     95.65% # Request fanout histogram
system.membus.snoop_fanout::1                    2006      4.35%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               46137                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1526000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy             1069500                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy               10000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer3.occupancy             1060500                       # Layer occupancy (ticks)
system.membus.reqLayer3.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer4.occupancy               13998                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer5.occupancy             1069000                       # Layer occupancy (ticks)
system.membus.reqLayer5.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer6.occupancy               12998                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             1056500                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer8.occupancy                6000                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer9.occupancy              865000                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer10.occupancy              16498                       # Layer occupancy (ticks)
system.membus.reqLayer10.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer11.occupancy            1062500                       # Layer occupancy (ticks)
system.membus.reqLayer11.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer12.occupancy              14496                       # Layer occupancy (ticks)
system.membus.reqLayer12.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer13.occupancy            1074000                       # Layer occupancy (ticks)
system.membus.reqLayer13.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer14.occupancy              15994                       # Layer occupancy (ticks)
system.membus.reqLayer14.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer15.occupancy            1068500                       # Layer occupancy (ticks)
system.membus.reqLayer15.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer16.occupancy              13992                       # Layer occupancy (ticks)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer17.occupancy          162487185                       # Layer occupancy (ticks)
system.membus.reqLayer17.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy              29000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2527535                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer3.occupancy           66509579                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer4.occupancy               6000                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer6.occupancy               2000                       # Layer occupancy (ticks)
system.membus.respLayer6.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer8.occupancy               5000                       # Layer occupancy (ticks)
system.membus.respLayer8.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer10.occupancy              4000                       # Layer occupancy (ticks)
system.membus.respLayer10.utilization             0.0                       # Layer utilization (%)
system.membus.respLayer11.occupancy              1000                       # Layer occupancy (ticks)
system.membus.respLayer11.utilization             0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.pc.behind_pci.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.pc.com_1.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_2.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_3.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.pc.fake_com_4.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.pc.fake_floppy.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist1.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.pc.i_dont_exist2.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.pc.pci_host.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.cmos.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.dma1.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic2.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pic1.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.io_apic.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.keyboard.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.pit.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.speaker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.pc.south_bridge.ide.disks.dma_read_full_pages            0                       # Number of full page size DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_bytes            0                       # Number of bytes transfered via DMA reads (not PRD).
system.pc.south_bridge.ide.disks.dma_read_txs            0                       # Number of DMA read transactions (not PRD).
system.pc.south_bridge.ide.disks.dma_write_full_pages          276                       # Number of full page size DMA writes.
system.pc.south_bridge.ide.disks.dma_write_bytes      1130496                       # Number of bytes transfered via DMA writes.
system.pc.south_bridge.ide.disks.dma_write_txs          276                       # Number of DMA write transactions.
system.pc.south_bridge.ide.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses               5428                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses               2971                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    1                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses              26808                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus0.pwrStateResidencyTicks::ON    133369500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.pwrStateResidencyTicks::OFF 1677452761500                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                   45344                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.committedInsts              20103                       # Number of instructions committed
system.switch_cpus0.committedOps                38633                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses        38011                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls               1050                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts         2965                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts               38011                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads        74591                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes        30851                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_cc_register_reads        20692                       # number of times the CC registers were read
system.switch_cpus0.num_cc_register_writes        13865                       # number of times the CC registers were written
system.switch_cpus0.num_mem_refs                 8395                       # number of memory refs
system.switch_cpus0.num_load_insts               5428                       # Number of load instructions
system.switch_cpus0.num_store_insts              2967                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles             45344                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.Branches                     4291                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass           90      0.23%      0.23% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            30138     78.01%     78.24% # Class of executed instruction
system.switch_cpus0.op_class::IntMult              10      0.03%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     78.27% # Class of executed instruction
system.switch_cpus0.op_class::MemRead            5428     14.05%     92.32% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite           2967      7.68%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total             38633                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus1.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::mean    556883500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::min_value    556883500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::max_value    556883500                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus1.pwrStateResidencyTicks::CLK_GATED    556883500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.pwrStateResidencyTicks::OFF 1677452761500                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus2.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::mean    838849000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::min_value    838849000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::max_value    838849000                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus2.pwrStateResidencyTicks::CLK_GATED    838849000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.pwrStateResidencyTicks::OFF 1677452761500                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus3.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::mean    169490500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::min_value    169490500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::max_value    169490500                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus3.pwrStateResidencyTicks::CLK_GATED    169490500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.pwrStateResidencyTicks::OFF 1677452761500                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus4.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus4.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus4.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus4.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus4.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus4.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::mean    413983000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::min_value    413983000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::max_value    413983000                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus4.pwrStateResidencyTicks::CLK_GATED    413983000                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.pwrStateResidencyTicks::OFF 1677452761500                       # Cumulative time (in ticks) in various power states
system.switch_cpus4.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.committedInsts                  0                       # Number of instructions committed
system.switch_cpus4.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus4.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                   0                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus4.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus4.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus4.num_mem_refs                    0                       # number of memory refs
system.switch_cpus4.num_load_insts                  0                       # Number of load instructions
system.switch_cpus4.num_store_insts                 0                       # Number of store instructions
system.switch_cpus4.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus4.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus4.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus4.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus4.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus4.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus4.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus4.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus4.op_class::total                 0                       # Class of executed instruction
system.switch_cpus5.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus5.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus5.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus5.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus5.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus5.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::mean    362321500                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::min_value    362321500                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::max_value    362321500                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus5.pwrStateResidencyTicks::CLK_GATED    362321500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.pwrStateResidencyTicks::OFF 1677452761500                       # Cumulative time (in ticks) in various power states
system.switch_cpus5.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.committedInsts                  0                       # Number of instructions committed
system.switch_cpus5.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus5.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                   0                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus5.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus5.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus5.num_mem_refs                    0                       # number of memory refs
system.switch_cpus5.num_load_insts                  0                       # Number of load instructions
system.switch_cpus5.num_store_insts                 0                       # Number of store instructions
system.switch_cpus5.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus5.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus5.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus5.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus5.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus5.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus5.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus5.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus5.op_class::total                 0                       # Class of executed instruction
system.switch_cpus6.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus6.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus6.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus6.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus6.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus6.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::mean    145708000                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::min_value    145708000                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::max_value    145708000                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus6.pwrStateResidencyTicks::CLK_GATED    145708000                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.pwrStateResidencyTicks::OFF 1677452761500                       # Cumulative time (in ticks) in various power states
system.switch_cpus6.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.committedInsts                  0                       # Number of instructions committed
system.switch_cpus6.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus6.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                   0                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus6.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus6.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus6.num_mem_refs                    0                       # number of memory refs
system.switch_cpus6.num_load_insts                  0                       # Number of load instructions
system.switch_cpus6.num_store_insts                 0                       # Number of store instructions
system.switch_cpus6.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus6.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus6.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus6.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus6.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus6.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus6.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus6.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus6.op_class::total                 0                       # Class of executed instruction
system.switch_cpus7.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus7.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus7.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus7.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus7.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus7.pwrStateClkGateDist::samples            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::mean     99987500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::min_value     99987500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::max_value     99987500                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateClkGateDist::total            1                       # Distribution of time spent in the clock gated state
system.switch_cpus7.pwrStateResidencyTicks::CLK_GATED     99987500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.pwrStateResidencyTicks::OFF 1677452761500                       # Cumulative time (in ticks) in various power states
system.switch_cpus7.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.committedInsts                  0                       # Number of instructions committed
system.switch_cpus7.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus7.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                   0                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus7.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus7.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus7.num_mem_refs                    0                       # number of memory refs
system.switch_cpus7.num_load_insts                  0                       # Number of load instructions
system.switch_cpus7.num_store_insts                 0                       # Number of store instructions
system.switch_cpus7.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction               0                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction                   1                       # Percentage of idle cycles
system.switch_cpus7.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus7.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus7.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus7.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus7.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus7.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus7.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses           688309                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses           422210                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses                117                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses                 20                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses          3050954                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses                 69                       # TLB misses on write requests
system.switch_cpus_10.numPwrStateTransitions          851                       # Number of power state transitions
system.switch_cpus_10.pwrStateClkGateDist::samples          426                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::mean 3926307462.441315                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::stdev 421336900.999748                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::1000-5e+10          426    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::min_value     56217500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::max_value   3990689500                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateClkGateDist::total          426                       # Distribution of time spent in the clock gated state
system.switch_cpus_10.pwrStateResidencyTicks::ON   4667169000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::CLK_GATED 1672606979000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.pwrStateResidencyTicks::OFF 4800376198500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles            3349152331                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_10.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_10.committedInsts          2290580                       # Number of instructions committed
system.switch_cpus_10.committedOps            4838002                       # Number of ops (including micro ops) committed
system.switch_cpus_10.num_int_alu_accesses      4728657                       # Number of integer alu accesses
system.switch_cpus_10.num_fp_alu_accesses         4576                       # Number of float alu accesses
system.switch_cpus_10.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.num_func_calls           130548                       # number of times a function call or return occured
system.switch_cpus_10.num_conditional_control_insts       342635                       # number of instructions that are conditional controls
system.switch_cpus_10.num_int_insts           4728657                       # number of integer instructions
system.switch_cpus_10.num_fp_insts               4576                       # number of float instructions
system.switch_cpus_10.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_10.num_int_register_reads      9649556                       # number of times the integer registers were read
system.switch_cpus_10.num_int_register_writes      3951405                       # number of times the integer registers were written
system.switch_cpus_10.num_fp_register_reads         7708                       # number of times the floating registers were read
system.switch_cpus_10.num_fp_register_writes         3472                       # number of times the floating registers were written
system.switch_cpus_10.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_10.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_10.num_cc_register_reads      2789123                       # number of times the CC registers were read
system.switch_cpus_10.num_cc_register_writes      1506532                       # number of times the CC registers were written
system.switch_cpus_10.num_mem_refs            1110467                       # number of memory refs
system.switch_cpus_10.num_load_insts           688223                       # Number of load instructions
system.switch_cpus_10.num_store_insts          422244                       # Number of store instructions
system.switch_cpus_10.num_idle_cycles    3339477514.734230                       # Number of idle cycles
system.switch_cpus_10.num_busy_cycles    9674816.265770                       # Number of busy cycles
system.switch_cpus_10.not_idle_fraction      0.002889                       # Percentage of non-idle cycles
system.switch_cpus_10.idle_fraction          0.997111                       # Percentage of idle cycles
system.switch_cpus_10.Branches                 514633                       # Number of branches fetched
system.switch_cpus_10.op_class::No_OpClass        83315      1.72%      1.72% # Class of executed instruction
system.switch_cpus_10.op_class::IntAlu        3589915     74.20%     75.92% # Class of executed instruction
system.switch_cpus_10.op_class::IntMult          8468      0.18%     76.10% # Class of executed instruction
system.switch_cpus_10.op_class::IntDiv          43372      0.90%     77.00% # Class of executed instruction
system.switch_cpus_10.op_class::FloatAdd         3332      0.07%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCmp            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatCvt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMult            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMultAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatDiv            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMisc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::FloatSqrt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAdd             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAddAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdAlu             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCmp             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdCvt             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMisc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMult            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdMultAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShift            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdShiftAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdSqrt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAdd            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatAlu            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCmp            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatCvt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatDiv            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMisc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMult            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatMultAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::SimdFloatSqrt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_10.op_class::MemRead        686760     14.20%     91.26% # Class of executed instruction
system.switch_cpus_10.op_class::MemWrite       422244      8.73%     99.99% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemRead          612      0.01%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_10.op_class::total         4838018                       # Class of executed instruction
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses           554130                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses           324082                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses                 76                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses                 25                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses          2418923                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses                 60                       # TLB misses on write requests
system.switch_cpus_11.numPwrStateTransitions          850                       # Number of power state transitions
system.switch_cpus_11.pwrStateClkGateDist::samples          425                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::mean 3932760200.004706                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::stdev 428755783.509221                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::1000-5e+10          425    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::min_value     57633001                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::max_value   3995967500                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateClkGateDist::total          425                       # Distribution of time spent in the clock gated state
system.switch_cpus_11.pwrStateResidencyTicks::ON   3784885498                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::CLK_GATED 1671423085002                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.pwrStateResidencyTicks::OFF 4802442376000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles            3347971952                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_11.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_11.committedInsts          1813583                       # Number of instructions committed
system.switch_cpus_11.committedOps            3815459                       # Number of ops (including micro ops) committed
system.switch_cpus_11.num_int_alu_accesses      3730399                       # Number of integer alu accesses
system.switch_cpus_11.num_fp_alu_accesses           40                       # Number of float alu accesses
system.switch_cpus_11.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.num_func_calls            98999                       # number of times a function call or return occured
system.switch_cpus_11.num_conditional_control_insts       277736                       # number of instructions that are conditional controls
system.switch_cpus_11.num_int_insts           3730399                       # number of integer instructions
system.switch_cpus_11.num_fp_insts                 40                       # number of float instructions
system.switch_cpus_11.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_11.num_int_register_reads      7599920                       # number of times the integer registers were read
system.switch_cpus_11.num_int_register_writes      3133233                       # number of times the integer registers were written
system.switch_cpus_11.num_fp_register_reads           67                       # number of times the floating registers were read
system.switch_cpus_11.num_fp_register_writes           33                       # number of times the floating registers were written
system.switch_cpus_11.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_11.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_11.num_cc_register_reads      2214553                       # number of times the CC registers were read
system.switch_cpus_11.num_cc_register_writes      1181201                       # number of times the CC registers were written
system.switch_cpus_11.num_mem_refs             878204                       # number of memory refs
system.switch_cpus_11.num_load_insts           554086                       # Number of load instructions
system.switch_cpus_11.num_store_insts          324118                       # Number of store instructions
system.switch_cpus_11.num_idle_cycles    3340417926.191809                       # Number of idle cycles
system.switch_cpus_11.num_busy_cycles    7554025.808191                       # Number of busy cycles
system.switch_cpus_11.not_idle_fraction      0.002256                       # Percentage of non-idle cycles
system.switch_cpus_11.idle_fraction          0.997744                       # Percentage of idle cycles
system.switch_cpus_11.Branches                 410369                       # Number of branches fetched
system.switch_cpus_11.op_class::No_OpClass        67620      1.77%      1.77% # Class of executed instruction
system.switch_cpus_11.op_class::IntAlu        2824692     74.03%     75.80% # Class of executed instruction
system.switch_cpus_11.op_class::IntMult          7824      0.21%     76.01% # Class of executed instruction
system.switch_cpus_11.op_class::IntDiv          37954      0.99%     77.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatAdd           30      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCmp            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::FloatCvt            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMult            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMultAcc            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::FloatDiv            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMisc            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::FloatSqrt            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAdd             0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAddAcc            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdAlu             0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCmp             0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdCvt             0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMisc            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMult            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdMultAcc            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShift            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdShiftAcc            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdSqrt            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAdd            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatAlu            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCmp            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatCvt            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatDiv            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMisc            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMult            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatMultAcc            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::SimdFloatSqrt            0      0.00%     77.01% # Class of executed instruction
system.switch_cpus_11.op_class::MemRead        553229     14.50%     91.50% # Class of executed instruction
system.switch_cpus_11.op_class::MemWrite       324118      8.49%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemRead            7      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_11.op_class::total         3815474                       # Class of executed instruction
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses          1020003                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses           578031                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses                100                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses                 26                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses          5455260                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses                 82                       # TLB misses on write requests
system.switch_cpus_12.numPwrStateTransitions          850                       # Number of power state transitions
system.switch_cpus_12.pwrStateClkGateDist::samples          425                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::mean 3925872801.181177                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::stdev 457908345.183037                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::1000-5e+10          425    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::min_value      5064500                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::max_value   3995967500                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateClkGateDist::total          425                       # Distribution of time spent in the clock gated state
system.switch_cpus_12.pwrStateResidencyTicks::ON   7602645998                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::CLK_GATED 1668495940502                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.pwrStateResidencyTicks::OFF 4801551760000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles            3354189430                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_12.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_12.committedInsts          3997371                       # Number of instructions committed
system.switch_cpus_12.committedOps            8026291                       # Number of ops (including micro ops) committed
system.switch_cpus_12.num_int_alu_accesses      7878578                       # Number of integer alu accesses
system.switch_cpus_12.num_fp_alu_accesses        54410                       # Number of float alu accesses
system.switch_cpus_12.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.num_func_calls           135498                       # number of times a function call or return occured
system.switch_cpus_12.num_conditional_control_insts       678567                       # number of instructions that are conditional controls
system.switch_cpus_12.num_int_insts           7878578                       # number of integer instructions
system.switch_cpus_12.num_fp_insts              54410                       # number of float instructions
system.switch_cpus_12.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_12.num_int_register_reads     15595245                       # number of times the integer registers were read
system.switch_cpus_12.num_int_register_writes      6581358                       # number of times the integer registers were written
system.switch_cpus_12.num_fp_register_reads        77634                       # number of times the floating registers were read
system.switch_cpus_12.num_fp_register_writes        42426                       # number of times the floating registers were written
system.switch_cpus_12.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_12.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_12.num_cc_register_reads      5034325                       # number of times the CC registers were read
system.switch_cpus_12.num_cc_register_writes      2639684                       # number of times the CC registers were written
system.switch_cpus_12.num_mem_refs            1598007                       # number of memory refs
system.switch_cpus_12.num_load_insts          1019938                       # Number of load instructions
system.switch_cpus_12.num_store_insts          578069                       # Number of store instructions
system.switch_cpus_12.num_idle_cycles    3338987586.311687                       # Number of idle cycles
system.switch_cpus_12.num_busy_cycles    15201843.688313                       # Number of busy cycles
system.switch_cpus_12.not_idle_fraction      0.004532                       # Percentage of non-idle cycles
system.switch_cpus_12.idle_fraction          0.995468                       # Percentage of idle cycles
system.switch_cpus_12.Branches                 908525                       # Number of branches fetched
system.switch_cpus_12.op_class::No_OpClass        93348      1.16%      1.16% # Class of executed instruction
system.switch_cpus_12.op_class::IntAlu        6232319     77.65%     78.81% # Class of executed instruction
system.switch_cpus_12.op_class::IntMult          8374      0.10%     78.92% # Class of executed instruction
system.switch_cpus_12.op_class::IntDiv          64098      0.80%     79.71% # Class of executed instruction
system.switch_cpus_12.op_class::FloatAdd        31010      0.39%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCmp            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::FloatCvt            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMult            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMultAcc            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::FloatDiv            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMisc            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::FloatSqrt            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAdd             0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAddAcc            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdAlu             0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCmp             0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdCvt             0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMisc            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMult            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdMultAcc            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShift            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdShiftAcc            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdSqrt            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAdd            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatAlu            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCmp            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatCvt            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatDiv            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMisc            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMult            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatMultAcc            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::SimdFloatSqrt            0      0.00%     80.10% # Class of executed instruction
system.switch_cpus_12.op_class::MemRead       1010488     12.59%     92.69% # Class of executed instruction
system.switch_cpus_12.op_class::MemWrite       573146      7.14%     99.83% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemRead         8600      0.11%     99.94% # Class of executed instruction
system.switch_cpus_12.op_class::FloatMemWrite         4923      0.06%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_12.op_class::total         8026306                       # Class of executed instruction
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses           569424                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses           330857                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses                 50                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses                  2                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses          2485361                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses                  3                       # TLB misses on write requests
system.switch_cpus_13.numPwrStateTransitions          846                       # Number of power state transitions
system.switch_cpus_13.pwrStateClkGateDist::samples          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::mean 3955354262.411347                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::stdev 311664140.900834                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::1000-5e+10          423    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::min_value      6217500                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::max_value   3991550000                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateClkGateDist::total          423                       # Distribution of time spent in the clock gated state
system.switch_cpus_13.pwrStateResidencyTicks::ON   3869629500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::CLK_GATED 1673114853000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.pwrStateResidencyTicks::OFF 4800665864000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles            3352417592                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_13.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_13.committedInsts          1859873                       # Number of instructions committed
system.switch_cpus_13.committedOps            3946801                       # Number of ops (including micro ops) committed
system.switch_cpus_13.num_int_alu_accesses      3856547                       # Number of integer alu accesses
system.switch_cpus_13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_13.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.num_func_calls           101872                       # number of times a function call or return occured
system.switch_cpus_13.num_conditional_control_insts       291381                       # number of instructions that are conditional controls
system.switch_cpus_13.num_int_insts           3856547                       # number of integer instructions
system.switch_cpus_13.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_13.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_13.num_int_register_reads      7858049                       # number of times the integer registers were read
system.switch_cpus_13.num_int_register_writes      3251421                       # number of times the integer registers were written
system.switch_cpus_13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_13.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_13.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_13.num_cc_register_reads      2340595                       # number of times the CC registers were read
system.switch_cpus_13.num_cc_register_writes      1217241                       # number of times the CC registers were written
system.switch_cpus_13.num_mem_refs             900529                       # number of memory refs
system.switch_cpus_13.num_load_insts           569599                       # Number of load instructions
system.switch_cpus_13.num_store_insts          330930                       # Number of store instructions
system.switch_cpus_13.num_idle_cycles    3344684175.442832                       # Number of idle cycles
system.switch_cpus_13.num_busy_cycles    7733416.557169                       # Number of busy cycles
system.switch_cpus_13.not_idle_fraction      0.002307                       # Percentage of non-idle cycles
system.switch_cpus_13.idle_fraction          0.997693                       # Percentage of idle cycles
system.switch_cpus_13.Branches                 428055                       # Number of branches fetched
system.switch_cpus_13.op_class::No_OpClass        76013      1.93%      1.93% # Class of executed instruction
system.switch_cpus_13.op_class::IntAlu        2920628     74.00%     75.93% # Class of executed instruction
system.switch_cpus_13.op_class::IntMult          7488      0.19%     76.12% # Class of executed instruction
system.switch_cpus_13.op_class::IntDiv          42994      1.09%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::FloatAdd            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCmp            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::FloatCvt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMult            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMultAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::FloatDiv            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMisc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::FloatSqrt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAdd             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAddAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdAlu             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCmp             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdCvt             0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMisc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMult            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdMultAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShift            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdShiftAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdSqrt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAdd            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatAlu            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCmp            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatCvt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatDiv            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMisc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMult            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatMultAcc            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::SimdFloatSqrt            0      0.00%     77.20% # Class of executed instruction
system.switch_cpus_13.op_class::MemRead        568753     14.41%     91.62% # Class of executed instruction
system.switch_cpus_13.op_class::MemWrite       330930      8.38%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_13.op_class::total         3946806                       # Class of executed instruction
system.switch_cpus_14.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.dtb.rdAccesses        329528863                       # TLB accesses on read requests
system.switch_cpus_14.dtb.wrAccesses          3781295                       # TLB accesses on write requests
system.switch_cpus_14.dtb.rdMisses                 62                       # TLB misses on read requests
system.switch_cpus_14.dtb.wrMisses                 79                       # TLB misses on write requests
system.switch_cpus_14.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_14.itb.wrAccesses       1335176493                       # TLB accesses on write requests
system.switch_cpus_14.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_14.itb.wrMisses                 29                       # TLB misses on write requests
system.switch_cpus_14.numPwrStateTransitions           15                       # Number of power state transitions
system.switch_cpus_14.pwrStateClkGateDist::samples            7                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::mean 866677571.714286                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::stdev 1053019966.300496                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::1000-5e+10            7    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::min_value      9099000                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::max_value   3090822500                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateClkGateDist::total            7                       # Distribution of time spent in the clock gated state
system.switch_cpus_14.pwrStateResidencyTicks::ON 1669028322498                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::CLK_GATED   6066743002                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.pwrStateResidencyTicks::OFF 4802555281000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_14.numCycles            3354905523                       # number of cpu cycles simulated
system.switch_cpus_14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_14.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_14.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_14.committedInsts       1000000000                       # Number of instructions committed
system.switch_cpus_14.committedOps         2320488211                       # Number of ops (including micro ops) committed
system.switch_cpus_14.num_int_alu_accesses   1997025550                       # Number of integer alu accesses
system.switch_cpus_14.num_fp_alu_accesses       809871                       # Number of float alu accesses
system.switch_cpus_14.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_14.num_func_calls           565253                       # number of times a function call or return occured
system.switch_cpus_14.num_conditional_control_insts    328486681                       # number of instructions that are conditional controls
system.switch_cpus_14.num_int_insts        1997025550                       # number of integer instructions
system.switch_cpus_14.num_fp_insts             809871                       # number of float instructions
system.switch_cpus_14.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_14.num_int_register_reads   3989542190                       # number of times the integer registers were read
system.switch_cpus_14.num_int_register_writes   1664129091                       # number of times the integer registers were written
system.switch_cpus_14.num_fp_register_reads      1155997                       # number of times the floating registers were read
system.switch_cpus_14.num_fp_register_writes       631572                       # number of times the floating registers were written
system.switch_cpus_14.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_14.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_14.num_cc_register_reads   1654631381                       # number of times the CC registers were read
system.switch_cpus_14.num_cc_register_writes    666654860                       # number of times the CC registers were written
system.switch_cpus_14.num_mem_refs          333310174                       # number of memory refs
system.switch_cpus_14.num_load_insts        329528838                       # Number of load instructions
system.switch_cpus_14.num_store_insts         3781336                       # Number of store instructions
system.switch_cpus_14.num_idle_cycles    16893406.648159                       # Number of idle cycles
system.switch_cpus_14.num_busy_cycles    3338012116.351841                       # Number of busy cycles
system.switch_cpus_14.not_idle_fraction      0.994965                       # Percentage of non-idle cycles
system.switch_cpus_14.idle_fraction          0.005035                       # Percentage of idle cycles
system.switch_cpus_14.Branches              329958682                       # Number of branches fetched
system.switch_cpus_14.op_class::No_OpClass       392691      0.02%      0.02% # Class of executed instruction
system.switch_cpus_14.op_class::IntAlu     1985894799     85.58%     85.60% # Class of executed instruction
system.switch_cpus_14.op_class::IntMult         14828      0.00%     85.60% # Class of executed instruction
system.switch_cpus_14.op_class::IntDiv         414749      0.02%     85.62% # Class of executed instruction
system.switch_cpus_14.op_class::FloatAdd       461021      0.02%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCmp            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::FloatCvt            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMult            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMultAcc            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::FloatDiv            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMisc            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::FloatSqrt            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAdd             0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAddAcc            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdAlu             0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCmp             0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdCvt             0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMisc            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMult            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdMultAcc            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShift            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdShiftAcc            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdSqrt            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAdd            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatAlu            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCmp            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatCvt            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatDiv            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMisc            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMult            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatMultAcc            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::SimdFloatSqrt            0      0.00%     85.64% # Class of executed instruction
system.switch_cpus_14.op_class::MemRead     329401362     14.20%     99.83% # Class of executed instruction
system.switch_cpus_14.op_class::MemWrite      3707520      0.16%     99.99% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemRead       127462      0.01%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::FloatMemWrite        73816      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_14.op_class::total      2320488248                       # Class of executed instruction
system.switch_cpus_15.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.dtb.rdAccesses           540842                       # TLB accesses on read requests
system.switch_cpus_15.dtb.wrAccesses           313882                       # TLB accesses on write requests
system.switch_cpus_15.dtb.rdMisses                 59                       # TLB misses on read requests
system.switch_cpus_15.dtb.wrMisses                  3                       # TLB misses on write requests
system.switch_cpus_15.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_15.itb.wrAccesses          2352332                       # TLB accesses on write requests
system.switch_cpus_15.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_15.itb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_15.numPwrStateTransitions          850                       # Number of power state transitions
system.switch_cpus_15.pwrStateClkGateDist::samples          425                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::mean 3932776922.362353                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::stdev 425521518.774890                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::1000-5e+10          425    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::min_value     29233500                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::max_value   3995980500                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateClkGateDist::total          425                       # Distribution of time spent in the clock gated state
system.switch_cpus_15.pwrStateResidencyTicks::ON   3616158496                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::CLK_GATED 1671430192004                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.pwrStateResidencyTicks::OFF 4802603996000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_15.numCycles            3348870850                       # number of cpu cycles simulated
system.switch_cpus_15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_15.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_15.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_15.committedInsts          1763172                       # Number of instructions committed
system.switch_cpus_15.committedOps            3722253                       # Number of ops (including micro ops) committed
system.switch_cpus_15.num_int_alu_accesses      3640104                       # Number of integer alu accesses
system.switch_cpus_15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_15.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_15.num_func_calls            96758                       # number of times a function call or return occured
system.switch_cpus_15.num_conditional_control_insts       270487                       # number of instructions that are conditional controls
system.switch_cpus_15.num_int_insts           3640104                       # number of integer instructions
system.switch_cpus_15.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_15.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_15.num_int_register_reads      7412490                       # number of times the integer registers were read
system.switch_cpus_15.num_int_register_writes      3062490                       # number of times the integer registers were written
system.switch_cpus_15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_15.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_15.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_15.num_cc_register_reads      2167404                       # number of times the CC registers were read
system.switch_cpus_15.num_cc_register_writes      1151733                       # number of times the CC registers were written
system.switch_cpus_15.num_mem_refs             854721                       # number of memory refs
system.switch_cpus_15.num_load_insts           540810                       # Number of load instructions
system.switch_cpus_15.num_store_insts          313911                       # Number of store instructions
system.switch_cpus_15.num_idle_cycles    3341651638.520624                       # Number of idle cycles
system.switch_cpus_15.num_busy_cycles    7219211.479376                       # Number of busy cycles
system.switch_cpus_15.not_idle_fraction      0.002156                       # Percentage of non-idle cycles
system.switch_cpus_15.idle_fraction          0.997844                       # Percentage of idle cycles
system.switch_cpus_15.Branches                 400397                       # Number of branches fetched
system.switch_cpus_15.op_class::No_OpClass        66817      1.80%      1.80% # Class of executed instruction
system.switch_cpus_15.op_class::IntAlu        2755791     74.04%     75.83% # Class of executed instruction
system.switch_cpus_15.op_class::IntMult          7617      0.20%     76.04% # Class of executed instruction
system.switch_cpus_15.op_class::IntDiv          38164      1.03%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::FloatAdd            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCmp            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::FloatCvt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMult            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMultAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::FloatDiv            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMisc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::FloatSqrt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAdd             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAddAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdAlu             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCmp             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdCvt             0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMisc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMult            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdMultAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShift            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdShiftAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdSqrt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAdd            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatAlu            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCmp            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatCvt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatDiv            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMisc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMult            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatMultAcc            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::SimdFloatSqrt            0      0.00%     77.06% # Class of executed instruction
system.switch_cpus_15.op_class::MemRead        539960     14.51%     91.57% # Class of executed instruction
system.switch_cpus_15.op_class::MemWrite       313911      8.43%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_15.op_class::total         3722260                       # Class of executed instruction
system.switch_cpus_16.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.dtb.rdAccesses           585535                       # TLB accesses on read requests
system.switch_cpus_16.dtb.wrAccesses           341920                       # TLB accesses on write requests
system.switch_cpus_16.dtb.rdMisses                 52                       # TLB misses on read requests
system.switch_cpus_16.dtb.wrMisses                  7                       # TLB misses on write requests
system.switch_cpus_16.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_16.itb.wrAccesses          2576779                       # TLB accesses on write requests
system.switch_cpus_16.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_16.itb.wrMisses                  8                       # TLB misses on write requests
system.switch_cpus_16.numPwrStateTransitions          852                       # Number of power state transitions
system.switch_cpus_16.pwrStateClkGateDist::samples          426                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::mean 3928083086.868545                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::stdev 416168730.803349                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::1000-5e+10          426    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::min_value    152858003                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::max_value   3991556000                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateClkGateDist::total          426                       # Distribution of time spent in the clock gated state
system.switch_cpus_16.pwrStateResidencyTicks::ON   3971192494                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::CLK_GATED 1673363395006                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.pwrStateResidencyTicks::OFF 4800315759000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_16.numCycles            3347097464                       # number of cpu cycles simulated
system.switch_cpus_16.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_16.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_16.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_16.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_16.committedInsts          1930024                       # Number of instructions committed
system.switch_cpus_16.committedOps            4067763                       # Number of ops (including micro ops) committed
system.switch_cpus_16.num_int_alu_accesses      3974836                       # Number of integer alu accesses
system.switch_cpus_16.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_16.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_16.num_func_calls           103947                       # number of times a function call or return occured
system.switch_cpus_16.num_conditional_control_insts       300320                       # number of instructions that are conditional controls
system.switch_cpus_16.num_int_insts           3974836                       # number of integer instructions
system.switch_cpus_16.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_16.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_16.num_int_register_reads      8101441                       # number of times the integer registers were read
system.switch_cpus_16.num_int_register_writes      3347250                       # number of times the integer registers were written
system.switch_cpus_16.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_16.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_16.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_16.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_16.num_cc_register_reads      2405355                       # number of times the CC registers were read
system.switch_cpus_16.num_cc_register_writes      1262614                       # number of times the CC registers were written
system.switch_cpus_16.num_mem_refs             927470                       # number of memory refs
system.switch_cpus_16.num_load_insts           585512                       # Number of load instructions
system.switch_cpus_16.num_store_insts          341958                       # Number of store instructions
system.switch_cpus_16.num_idle_cycles    3339173669.470562                       # Number of idle cycles
system.switch_cpus_16.num_busy_cycles    7923794.529438                       # Number of busy cycles
system.switch_cpus_16.not_idle_fraction      0.002367                       # Percentage of non-idle cycles
system.switch_cpus_16.idle_fraction          0.997633                       # Percentage of idle cycles
system.switch_cpus_16.Branches                 440264                       # Number of branches fetched
system.switch_cpus_16.op_class::No_OpClass        76456      1.88%      1.88% # Class of executed instruction
system.switch_cpus_16.op_class::IntAlu        3013746     74.09%     75.97% # Class of executed instruction
system.switch_cpus_16.op_class::IntMult          7805      0.19%     76.16% # Class of executed instruction
system.switch_cpus_16.op_class::IntDiv          43141      1.06%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::FloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAdd             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAddAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdAlu             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCmp             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdCvt             0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShift            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdShiftAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAdd            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatAlu            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCmp            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatCvt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatDiv            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMisc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMult            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatMultAcc            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::SimdFloatSqrt            0      0.00%     77.22% # Class of executed instruction
system.switch_cpus_16.op_class::MemRead        584660     14.37%     91.59% # Class of executed instruction
system.switch_cpus_16.op_class::MemWrite       341958      8.41%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_16.op_class::total         4067766                       # Class of executed instruction
system.switch_cpus_17.dtb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.dtb.rdAccesses           584035                       # TLB accesses on read requests
system.switch_cpus_17.dtb.wrAccesses           339748                       # TLB accesses on write requests
system.switch_cpus_17.dtb.rdMisses                 55                       # TLB misses on read requests
system.switch_cpus_17.dtb.wrMisses                  4                       # TLB misses on write requests
system.switch_cpus_17.itb.walker.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_17.itb.wrAccesses          2564996                       # TLB accesses on write requests
system.switch_cpus_17.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_17.itb.wrMisses                 17                       # TLB misses on write requests
system.switch_cpus_17.numPwrStateTransitions          852                       # Number of power state transitions
system.switch_cpus_17.pwrStateClkGateDist::samples          426                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::mean 3926212377.953052                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::stdev 434707951.092719                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::1000-5e+10          426    100.00%    100.00% # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::min_value    115783004                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::max_value   3991583000                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateClkGateDist::total          426                       # Distribution of time spent in the clock gated state
system.switch_cpus_17.pwrStateResidencyTicks::ON   3959425492                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::CLK_GATED 1672566473008                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.pwrStateResidencyTicks::OFF 4801124448000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_17.numCycles            3353334656                       # number of cpu cycles simulated
system.switch_cpus_17.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_17.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_17.kern.inst.arm                 0                       # number of arm instructions executed
system.switch_cpus_17.kern.inst.quiesce             0                       # number of quiesce instructions executed
system.switch_cpus_17.committedInsts          1920931                       # Number of instructions committed
system.switch_cpus_17.committedOps            4055375                       # Number of ops (including micro ops) committed
system.switch_cpus_17.num_int_alu_accesses      3962879                       # Number of integer alu accesses
system.switch_cpus_17.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus_17.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_17.num_func_calls           103685                       # number of times a function call or return occured
system.switch_cpus_17.num_conditional_control_insts       299858                       # number of instructions that are conditional controls
system.switch_cpus_17.num_int_insts           3962879                       # number of integer instructions
system.switch_cpus_17.num_fp_insts                  0                       # number of float instructions
system.switch_cpus_17.num_vec_insts                 0                       # number of vector instructions
system.switch_cpus_17.num_int_register_reads      8073672                       # number of times the integer registers were read
system.switch_cpus_17.num_int_register_writes      3338971                       # number of times the integer registers were written
system.switch_cpus_17.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus_17.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus_17.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus_17.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus_17.num_cc_register_reads      2402081                       # number of times the CC registers were read
system.switch_cpus_17.num_cc_register_writes      1256686                       # number of times the CC registers were written
system.switch_cpus_17.num_mem_refs             923777                       # number of memory refs
system.switch_cpus_17.num_load_insts           584000                       # Number of load instructions
system.switch_cpus_17.num_store_insts          339777                       # Number of store instructions
system.switch_cpus_17.num_idle_cycles    3345419618.444190                       # Number of idle cycles
system.switch_cpus_17.num_busy_cycles    7915037.555810                       # Number of busy cycles
system.switch_cpus_17.not_idle_fraction      0.002360                       # Percentage of non-idle cycles
system.switch_cpus_17.idle_fraction          0.997640                       # Percentage of idle cycles
system.switch_cpus_17.Branches                 439554                       # Number of branches fetched
system.switch_cpus_17.op_class::No_OpClass        76554      1.89%      1.89% # Class of executed instruction
system.switch_cpus_17.op_class::IntAlu        3004665     74.09%     75.98% # Class of executed instruction
system.switch_cpus_17.op_class::IntMult          7728      0.19%     76.17% # Class of executed instruction
system.switch_cpus_17.op_class::IntDiv          43505      1.07%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::FloatAdd            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCmp            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::FloatCvt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMult            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMultAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::FloatDiv            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMisc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::FloatSqrt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAdd             0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAddAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdAlu             0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCmp             0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdCvt             0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMisc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMult            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdMultAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShift            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdShiftAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdSqrt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAdd            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatAlu            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCmp            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatCvt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatDiv            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMisc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMult            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatMultAcc            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::SimdFloatSqrt            0      0.00%     77.24% # Class of executed instruction
system.switch_cpus_17.op_class::MemRead        583148     14.38%     91.62% # Class of executed instruction
system.switch_cpus_17.op_class::MemWrite       339777      8.38%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::IprAccess            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus_17.op_class::total         4055377                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests       553060                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests       154372                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       322409                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           1196                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         1059                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops          137                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 6477650346500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq                424                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            279791                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              3868                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             3868                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        53353                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       113034                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           80323                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq             9443                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           23776                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          23776                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13914                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13914                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        113034                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       166346                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         1906                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           51                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        64395                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        68855                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side          685                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side          823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        40203                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        51025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side          432                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side          544                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side        44991                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side        53871                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side          687                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side          705                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        31137                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        55071                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side          173                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.icache.mem_side::system.l2.cpu_side        45084                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dcache.mem_side::system.l2.cpu_side        37999                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side          230                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side          471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.icache.mem_side::system.l2.cpu_side        34863                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dcache.mem_side::system.l2.cpu_side        45471                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side           11                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side          245                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.icache.mem_side::system.l2.cpu_side        39621                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dcache.mem_side::system.l2.cpu_side        55369                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side           47                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side          264                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.icache.mem_side::system.l2.cpu_side        38808                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dcache.mem_side::system.l2.cpu_side        52217                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side           99                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side          239                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                764639                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      2747520                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1375578                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.itb_walker_cache.mem_side::system.l2.cpu_side        11968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dtb_walker_cache.mem_side::system.l2.cpu_side        15936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1715328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       913862                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.itb_walker_cache.mem_side::system.l2.cpu_side         2432                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dtb_walker_cache.mem_side::system.l2.cpu_side         9216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side      1919616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side       993879                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.itb_walker_cache.mem_side::system.l2.cpu_side         9920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dtb_walker_cache.mem_side::system.l2.cpu_side        12480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side      1328512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1003343                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.itb_walker_cache.mem_side::system.l2.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dtb_walker_cache.mem_side::system.l2.cpu_side         4160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.icache.mem_side::system.l2.cpu_side      1923584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dcache.mem_side::system.l2.cpu_side       938190                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.itb_walker_cache.mem_side::system.l2.cpu_side         3904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu4.dtb_walker_cache.mem_side::system.l2.cpu_side         7616                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.icache.mem_side::system.l2.cpu_side      1487488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dcache.mem_side::system.l2.cpu_side       781998                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.itb_walker_cache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu5.dtb_walker_cache.mem_side::system.l2.cpu_side         4544                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.icache.mem_side::system.l2.cpu_side      1690496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dcache.mem_side::system.l2.cpu_side      1001172                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.itb_walker_cache.mem_side::system.l2.cpu_side          320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu6.dtb_walker_cache.mem_side::system.l2.cpu_side         4608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.icache.mem_side::system.l2.cpu_side      1655808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dcache.mem_side::system.l2.cpu_side       857460                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.itb_walker_cache.mem_side::system.l2.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu7.dtb_walker_cache.mem_side::system.l2.cpu_side         4864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               22426314                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          136321                       # Total snoops (count)
system.tol2bus.snoopTraffic                   7012672                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           343336                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.538108                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           2.800804                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 104739     30.51%     30.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  90404     26.33%     56.84% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  33638      9.80%     66.63% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   9074      2.64%     69.28% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   5921      1.72%     71.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   5224      1.52%     72.52% # Request fanout histogram
system.tol2bus.snoop_fanout::6                  29300      8.53%     81.06% # Request fanout histogram
system.tol2bus.snoop_fanout::7                  64283     18.72%     99.78% # Request fanout histogram
system.tol2bus.snoop_fanout::8                     37      0.01%     99.79% # Request fanout histogram
system.tol2bus.snoop_fanout::9                     48      0.01%     99.81% # Request fanout histogram
system.tol2bus.snoop_fanout::10                    36      0.01%     99.82% # Request fanout histogram
system.tol2bus.snoop_fanout::11                    52      0.02%     99.83% # Request fanout histogram
system.tol2bus.snoop_fanout::12                    70      0.02%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::13                    77      0.02%     99.87% # Request fanout histogram
system.tol2bus.snoop_fanout::14                    60      0.02%     99.89% # Request fanout histogram
system.tol2bus.snoop_fanout::15                    70      0.02%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     6      0.00%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::17                    37      0.01%     99.92% # Request fanout histogram
system.tol2bus.snoop_fanout::18                   119      0.03%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::19                   141      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             19                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             343336                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          439328499                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           168469                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          31975993                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          41889497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy            352500                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy            471000                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          20102997                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy          35124995                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy            321000                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy            336000                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy          22497496                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy          36647991                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy           432000                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy           414000                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy         15568999                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy         37582996                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy             3000                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy            93000                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy         22542998                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy         23125997                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy           139500                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy           307999                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy         17432498                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy         31591997                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy            10500                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy           145500                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy         19812496                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy         38140498                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy            33000                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy           157500                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy         19404499                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy         36749998                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy            82500                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.0                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy           136500                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
