- name: GICC_CTLR
  long_name: "CPU Interface Control Register"
  purpose: |
       "
       See the ARMv8 architecture reference manual for a description of this
       register
       "
  size: 32
  arch: armv8-a
  execution_state: None

  access_mechanisms:
      - name: ldr
        is_read: True
        component: gic_cpu_interface
        offset: 0x0

      - name: str
        is_write: True
        component: gic_cpu_interface
        offset: 0x0

  fieldsets:
      - name: fieldset_1
        condition: "When GICD_CTLR.DS==0, Non-secure access"
        size: 32

        fields:
          - name: EnableGrp1
            lsb: 0
            msb: 0

          - name: 0
            lsb: 1
            msb: 4
            reserved0: True

          - name: FIQBypDisGrp1
            lsb: 5
            msb: 5

          - name: IRQBypDisGrp1
            lsb: 6
            msb: 6

          - name: 0
            lsb: 7
            msb: 8
            reserved0: True

          - name: EOImodeNS
            lsb: 9
            msb: 9

          - name: 0
            lsb: 10
            msb: 31
            reserved0: True

      - name: fieldset_2
        condition: "When GICD_CTLR.DS==0, Secure access"
        size: 32

        fields:
          - name: EnableGrp0
            lsb: 0
            msb: 0

          - name: EnableGrp1
            lsb: 1
            msb: 1

          - name: 0
            lsb: 2
            msb: 2
            reserved0: True

          - name: FIQEn
            lsb: 3
            msb: 3

          - name: CBPR
            lsb: 4
            msb: 4

          - name: FIQBypDisGrp0
            lsb: 5
            msb: 5

          - name: IRQBypDisGrp0
            lsb: 6
            msb: 6

          - name: FIQBypDisGrp1
            lsb: 7
            msb: 7

          - name: IRQBypDisGrp1
            lsb: 8
            msb: 8

          - name: EOImodeS
            lsb: 9
            msb: 9

          - name: EOImodeNS
            lsb: 10
            msb: 10

          - name: 0
            lsb: 11
            msb: 31
            reserved0: True

      - name: fieldset_3
        condition: "When GICD_CTLR.DS == 0b1"
        size: 32

        fields:
          - name: EnableGrp0
            lsb: 0
            msb: 0

          - name: EnableGrp1
            lsb: 1
            msb: 1

          - name: 0
            lsb: 2
            msb: 2
            reserved0: True

          - name: FIQEn
            lsb: 3
            msb: 3

          - name: CBPR
            lsb: 4
            msb: 4

          - name: FIQBypDisGrp0
            lsb: 5
            msb: 5

          - name: IRQBypDisGrp0
            lsb: 6
            msb: 6

          - name: FIQBypDisGrp1
            lsb: 7
            msb: 7

          - name: IRQBypDisGrp1
            lsb: 8
            msb: 8

          - name: EOImode
            lsb: 9
            msb: 9

          - name: 0
            lsb: 10
            msb: 31
            reserved0: True
