// Seed: 3794588887
module module_0 ();
  id_2(
      .id_0(1), .id_1(1), .id_2(id_1 - 1), .id_3(id_3)
  );
  wire id_4;
  module_2 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
  wire id_5 = 1;
  assign module_1.type_7 = 0;
endmodule
module module_1;
  assign id_1[1] = id_1[1-1];
  tri id_2;
  module_0 modCall_1 ();
  logic [7:0] id_3;
  tri0 id_4 = id_2 - 1;
  wire id_5;
  assign id_2 = (id_3[1]);
  wire id_6;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_6;
  assign id_6 = 1'b0;
  wire id_7;
  wire id_8 = id_7;
  assign id_6 = ~(id_4);
endmodule
