# TechNotesPark
**Semiconductor Physical Verification & Manufacturing Readiness Portfolio**

Personal technical portfolio covering **physical verification**, **EDA sign-off methodologies**,
and **design-to-manufacturing workflows** across advanced ASIC and foundry programs.

## AI Case Studies
AI is often discussed in terms of models.  
In practice, AI succeeds or fails as a system.

- **From AI Taxonomy to Production-Grade Systems**  
  â†’ Semiconductor Manufacturing AI Case Study  
  ([View case study](ai-case-studies/))

---

## About This Repository

This repository serves as a **technical knowledge base and portfolio** documenting:

- Physical verification and sign-off methodologies  
- Foundry-facing manufacturing readiness workflows  
- EDA tool usage across RTL-to-GDS implementation  
- Selected case studies from real-world ASIC, packaging, and manufacturing programs  

It complements the external website below and is intended for **technical depth and reference**.

ðŸ”— **External Portfolio Website**  
https://junowedd.github.io/technotespark/

---

## Repository Structure

```
technotespark/
â”œâ”€ index.html                 # External portfolio home (GitHub Pages)
â”œâ”€ case-studies/              # Detailed technical case studies
â”œâ”€ projects/                  # EDA, sales, and automation projects
â”œâ”€ docs/                      # Deep-dive technical documentation
â”‚   â””â”€ eda-comparison.html    # EDA tool comparison (external-facing)
â””â”€ README.md                  # This document (internal overview)
```

---

## My Role & Background

I am a senior semiconductor professional with over 29 years of experience spanning **physical verification, sign-off ownership, and design-to-manufacturing enablement** across EMEA and APAC.  
My work has focused on **foundry-facing verification methodologies**, including DRC, LVS, PERC, RET, and manufacturing readiness at advanced and legacy nodes.  
I have supported complex ASIC and packaging programs by bridging **EDA technology, customer design challenges, and business objectives**.  
In addition to technical leadership, I have led **high-value B2B engagements**, collaborating closely with engineering teams, foundries, and executive stakeholders.  
This repository reflects both my **hands-on technical depth** and my experience in **translating sign-off complexity into actionable solutions**.

---

## EDA Sign-off & Digital Implementation Comparison

âž¡ **Detailed external comparison page**  
https://junowedd.github.io/technotespark/docs/eda-comparison.html

| Category | Cadence | Synopsys | Siemens (Calibre) |
|--------|---------|----------|-------------------|
| Primary Focus | Integrated digital implementation & sign-off | Integrated digital implementation & sign-off | Independent physical verification & manufacturing sign-off |
| Core P&R Tool | Innovus | ICC2 | Tool-neutral |
| DRC / LVS Engine | Pegasus | IC Validator | Calibre nmDRC / nmLVS |
| Foundry Certification | Node-dependent | Node-dependent | Universally certified by leading foundries |
| Verification Philosophy | Flow-integrated | Flow-integrated | Independent, sign-off-grade authority |
| Pattern-Based Verification | Limited / node-specific | Limited | Advanced pattern matching & PERC |
| Lithography & RET | Limited scope | Limited scope | Industry-leading OPC & RET |
| Mask Data Preparation | Limited | Limited | Full MDP workflow |
| Tool Neutrality | Cadence-centric | Synopsys-centric | Vendor-neutral |
| Best Fit Use Case | Fast integrated implementation | High-performance digital flows | Manufacturing-ready sign-off |

---

## Selected Case Studies

### Foundry & Manufacturing Readiness
- **ML-Assisted OPC Hotspot Verification**  
  https://junowedd.github.io/technotespark/case-studies/ml-assisted-opc-hotspot-verification.html

- **ETRIâ€“Amkor Chiplet Integration Verification**  
  https://junowedd.github.io/technotespark/case-studies/etri-amkor-chiplet.html

### Physical Verification & Sign-off
- **Advanced Package Verification with Xpedition**  
  https://junowedd.github.io/technotespark/case-studies/xpedition-package-verification.html

- **Accelerating LVS Closure with V2LVS**  
  https://junowedd.github.io/technotespark/case-studies/accelerating-lvs-closure-v2lvs.html

### Digital Implementation & Methodology
- **AI-Driven RTL-to-GDS Digital Implementation**  
  https://junowedd.github.io/technotespark/case-studies/ai-driven-rtl-to-gds-closure.html

- **Shifting Sign-off Verification Left**  
  https://junowedd.github.io/technotespark/case-studies/shift-left-verification-strategy.html

### Memory & High-Performance Design
- **High-Bandwidth Memory Bus Delay Optimization**  
  https://junowedd.github.io/technotespark/case-studies/hbm-bus-delay-optimization.html

### Manufacturing & Digital Transformation
- **Manufacturing Readiness with Digital Twins**  
  https://junowedd.github.io/technotespark/case-studies/digital-twin-process-preparation.html

- **Data-Driven Manufacturing with Industrial IoT**  
  https://junowedd.github.io/technotespark/case-studies/data-driven-manufacturing-industrial-iot.html

---

## ðŸš€ Featured Case Study

### Production-Grade AI in Semiconductor Manufacturing  
**Why MLOps Was the Decisive Factor**

A real-world case study on deploying AI in a high-risk manufacturing environment,
focusing on system design, MLOps, and production trust â€” not just models.

ðŸ‘‰ Read the full case study  
https://junowedd.github.io/technotespark/ai-case-studies/semiconductor-mlops-case.html


---

## Design Philosophy

> **Design tools create layouts.  
> Sign-off tools decide manufacturability.**

---

## Notes

All case studies are independently written summaries.  
All trademarks and product names belong to their respective owners.
