
MCU_Pins.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a7e8  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000518  0800a988  0800a988  0001a988  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800aea0  0800aea0  000201f8  2**0
                  CONTENTS
  4 .ARM          00000008  0800aea0  0800aea0  0001aea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800aea8  0800aea8  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800aea8  0800aea8  0001aea8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800aeac  0800aeac  0001aeac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800aeb0  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002ec  200001f8  0800b0a8  000201f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004e4  0800b0a8  000204e4  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020228  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001308e  00000000  00000000  0002026b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000024f5  00000000  00000000  000332f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001310  00000000  00000000  000357f0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f2a  00000000  00000000  00036b00  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00018f52  00000000  00000000  00037a2a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00015777  00000000  00000000  0005097c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009f96b  00000000  00000000  000660f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006954  00000000  00000000  00105a60  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000081  00000000  00000000  0010c3b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001f8 	.word	0x200001f8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a970 	.word	0x0800a970

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001fc 	.word	0x200001fc
 80001dc:	0800a970 	.word	0x0800a970

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b970 	b.w	8000f50 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9e08      	ldr	r6, [sp, #32]
 8000c8e:	460d      	mov	r5, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	460f      	mov	r7, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4694      	mov	ip, r2
 8000c9c:	d965      	bls.n	8000d6a <__udivmoddi4+0xe2>
 8000c9e:	fab2 f382 	clz	r3, r2
 8000ca2:	b143      	cbz	r3, 8000cb6 <__udivmoddi4+0x2e>
 8000ca4:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ca8:	f1c3 0220 	rsb	r2, r3, #32
 8000cac:	409f      	lsls	r7, r3
 8000cae:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb2:	4317      	orrs	r7, r2
 8000cb4:	409c      	lsls	r4, r3
 8000cb6:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000cba:	fa1f f58c 	uxth.w	r5, ip
 8000cbe:	fbb7 f1fe 	udiv	r1, r7, lr
 8000cc2:	0c22      	lsrs	r2, r4, #16
 8000cc4:	fb0e 7711 	mls	r7, lr, r1, r7
 8000cc8:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000ccc:	fb01 f005 	mul.w	r0, r1, r5
 8000cd0:	4290      	cmp	r0, r2
 8000cd2:	d90a      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd4:	eb1c 0202 	adds.w	r2, ip, r2
 8000cd8:	f101 37ff 	add.w	r7, r1, #4294967295
 8000cdc:	f080 811c 	bcs.w	8000f18 <__udivmoddi4+0x290>
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	f240 8119 	bls.w	8000f18 <__udivmoddi4+0x290>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	4462      	add	r2, ip
 8000cea:	1a12      	subs	r2, r2, r0
 8000cec:	b2a4      	uxth	r4, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000cfa:	fb00 f505 	mul.w	r5, r0, r5
 8000cfe:	42a5      	cmp	r5, r4
 8000d00:	d90a      	bls.n	8000d18 <__udivmoddi4+0x90>
 8000d02:	eb1c 0404 	adds.w	r4, ip, r4
 8000d06:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d0a:	f080 8107 	bcs.w	8000f1c <__udivmoddi4+0x294>
 8000d0e:	42a5      	cmp	r5, r4
 8000d10:	f240 8104 	bls.w	8000f1c <__udivmoddi4+0x294>
 8000d14:	4464      	add	r4, ip
 8000d16:	3802      	subs	r0, #2
 8000d18:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1c:	1b64      	subs	r4, r4, r5
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11e      	cbz	r6, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40dc      	lsrs	r4, r3
 8000d24:	2300      	movs	r3, #0
 8000d26:	e9c6 4300 	strd	r4, r3, [r6]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0xbc>
 8000d32:	2e00      	cmp	r6, #0
 8000d34:	f000 80ed 	beq.w	8000f12 <__udivmoddi4+0x28a>
 8000d38:	2100      	movs	r1, #0
 8000d3a:	e9c6 0500 	strd	r0, r5, [r6]
 8000d3e:	4608      	mov	r0, r1
 8000d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d44:	fab3 f183 	clz	r1, r3
 8000d48:	2900      	cmp	r1, #0
 8000d4a:	d149      	bne.n	8000de0 <__udivmoddi4+0x158>
 8000d4c:	42ab      	cmp	r3, r5
 8000d4e:	d302      	bcc.n	8000d56 <__udivmoddi4+0xce>
 8000d50:	4282      	cmp	r2, r0
 8000d52:	f200 80f8 	bhi.w	8000f46 <__udivmoddi4+0x2be>
 8000d56:	1a84      	subs	r4, r0, r2
 8000d58:	eb65 0203 	sbc.w	r2, r5, r3
 8000d5c:	2001      	movs	r0, #1
 8000d5e:	4617      	mov	r7, r2
 8000d60:	2e00      	cmp	r6, #0
 8000d62:	d0e2      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	e9c6 4700 	strd	r4, r7, [r6]
 8000d68:	e7df      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d6a:	b902      	cbnz	r2, 8000d6e <__udivmoddi4+0xe6>
 8000d6c:	deff      	udf	#255	; 0xff
 8000d6e:	fab2 f382 	clz	r3, r2
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	f040 8090 	bne.w	8000e98 <__udivmoddi4+0x210>
 8000d78:	1a8a      	subs	r2, r1, r2
 8000d7a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d7e:	fa1f fe8c 	uxth.w	lr, ip
 8000d82:	2101      	movs	r1, #1
 8000d84:	fbb2 f5f7 	udiv	r5, r2, r7
 8000d88:	fb07 2015 	mls	r0, r7, r5, r2
 8000d8c:	0c22      	lsrs	r2, r4, #16
 8000d8e:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000d92:	fb0e f005 	mul.w	r0, lr, r5
 8000d96:	4290      	cmp	r0, r2
 8000d98:	d908      	bls.n	8000dac <__udivmoddi4+0x124>
 8000d9a:	eb1c 0202 	adds.w	r2, ip, r2
 8000d9e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000da2:	d202      	bcs.n	8000daa <__udivmoddi4+0x122>
 8000da4:	4290      	cmp	r0, r2
 8000da6:	f200 80cb 	bhi.w	8000f40 <__udivmoddi4+0x2b8>
 8000daa:	4645      	mov	r5, r8
 8000dac:	1a12      	subs	r2, r2, r0
 8000dae:	b2a4      	uxth	r4, r4
 8000db0:	fbb2 f0f7 	udiv	r0, r2, r7
 8000db4:	fb07 2210 	mls	r2, r7, r0, r2
 8000db8:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000dbc:	fb0e fe00 	mul.w	lr, lr, r0
 8000dc0:	45a6      	cmp	lr, r4
 8000dc2:	d908      	bls.n	8000dd6 <__udivmoddi4+0x14e>
 8000dc4:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc8:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dcc:	d202      	bcs.n	8000dd4 <__udivmoddi4+0x14c>
 8000dce:	45a6      	cmp	lr, r4
 8000dd0:	f200 80bb 	bhi.w	8000f4a <__udivmoddi4+0x2c2>
 8000dd4:	4610      	mov	r0, r2
 8000dd6:	eba4 040e 	sub.w	r4, r4, lr
 8000dda:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000dde:	e79f      	b.n	8000d20 <__udivmoddi4+0x98>
 8000de0:	f1c1 0720 	rsb	r7, r1, #32
 8000de4:	408b      	lsls	r3, r1
 8000de6:	fa22 fc07 	lsr.w	ip, r2, r7
 8000dea:	ea4c 0c03 	orr.w	ip, ip, r3
 8000dee:	fa05 f401 	lsl.w	r4, r5, r1
 8000df2:	fa20 f307 	lsr.w	r3, r0, r7
 8000df6:	40fd      	lsrs	r5, r7
 8000df8:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000dfc:	4323      	orrs	r3, r4
 8000dfe:	fbb5 f8f9 	udiv	r8, r5, r9
 8000e02:	fa1f fe8c 	uxth.w	lr, ip
 8000e06:	fb09 5518 	mls	r5, r9, r8, r5
 8000e0a:	0c1c      	lsrs	r4, r3, #16
 8000e0c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000e10:	fb08 f50e 	mul.w	r5, r8, lr
 8000e14:	42a5      	cmp	r5, r4
 8000e16:	fa02 f201 	lsl.w	r2, r2, r1
 8000e1a:	fa00 f001 	lsl.w	r0, r0, r1
 8000e1e:	d90b      	bls.n	8000e38 <__udivmoddi4+0x1b0>
 8000e20:	eb1c 0404 	adds.w	r4, ip, r4
 8000e24:	f108 3aff 	add.w	sl, r8, #4294967295
 8000e28:	f080 8088 	bcs.w	8000f3c <__udivmoddi4+0x2b4>
 8000e2c:	42a5      	cmp	r5, r4
 8000e2e:	f240 8085 	bls.w	8000f3c <__udivmoddi4+0x2b4>
 8000e32:	f1a8 0802 	sub.w	r8, r8, #2
 8000e36:	4464      	add	r4, ip
 8000e38:	1b64      	subs	r4, r4, r5
 8000e3a:	b29d      	uxth	r5, r3
 8000e3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e40:	fb09 4413 	mls	r4, r9, r3, r4
 8000e44:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000e48:	fb03 fe0e 	mul.w	lr, r3, lr
 8000e4c:	45a6      	cmp	lr, r4
 8000e4e:	d908      	bls.n	8000e62 <__udivmoddi4+0x1da>
 8000e50:	eb1c 0404 	adds.w	r4, ip, r4
 8000e54:	f103 35ff 	add.w	r5, r3, #4294967295
 8000e58:	d26c      	bcs.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5a:	45a6      	cmp	lr, r4
 8000e5c:	d96a      	bls.n	8000f34 <__udivmoddi4+0x2ac>
 8000e5e:	3b02      	subs	r3, #2
 8000e60:	4464      	add	r4, ip
 8000e62:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000e66:	fba3 9502 	umull	r9, r5, r3, r2
 8000e6a:	eba4 040e 	sub.w	r4, r4, lr
 8000e6e:	42ac      	cmp	r4, r5
 8000e70:	46c8      	mov	r8, r9
 8000e72:	46ae      	mov	lr, r5
 8000e74:	d356      	bcc.n	8000f24 <__udivmoddi4+0x29c>
 8000e76:	d053      	beq.n	8000f20 <__udivmoddi4+0x298>
 8000e78:	b156      	cbz	r6, 8000e90 <__udivmoddi4+0x208>
 8000e7a:	ebb0 0208 	subs.w	r2, r0, r8
 8000e7e:	eb64 040e 	sbc.w	r4, r4, lr
 8000e82:	fa04 f707 	lsl.w	r7, r4, r7
 8000e86:	40ca      	lsrs	r2, r1
 8000e88:	40cc      	lsrs	r4, r1
 8000e8a:	4317      	orrs	r7, r2
 8000e8c:	e9c6 7400 	strd	r7, r4, [r6]
 8000e90:	4618      	mov	r0, r3
 8000e92:	2100      	movs	r1, #0
 8000e94:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e98:	f1c3 0120 	rsb	r1, r3, #32
 8000e9c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000ea0:	fa20 f201 	lsr.w	r2, r0, r1
 8000ea4:	fa25 f101 	lsr.w	r1, r5, r1
 8000ea8:	409d      	lsls	r5, r3
 8000eaa:	432a      	orrs	r2, r5
 8000eac:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000eb0:	fa1f fe8c 	uxth.w	lr, ip
 8000eb4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000eb8:	fb07 1510 	mls	r5, r7, r0, r1
 8000ebc:	0c11      	lsrs	r1, r2, #16
 8000ebe:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000ec2:	fb00 f50e 	mul.w	r5, r0, lr
 8000ec6:	428d      	cmp	r5, r1
 8000ec8:	fa04 f403 	lsl.w	r4, r4, r3
 8000ecc:	d908      	bls.n	8000ee0 <__udivmoddi4+0x258>
 8000ece:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed2:	f100 38ff 	add.w	r8, r0, #4294967295
 8000ed6:	d22f      	bcs.n	8000f38 <__udivmoddi4+0x2b0>
 8000ed8:	428d      	cmp	r5, r1
 8000eda:	d92d      	bls.n	8000f38 <__udivmoddi4+0x2b0>
 8000edc:	3802      	subs	r0, #2
 8000ede:	4461      	add	r1, ip
 8000ee0:	1b49      	subs	r1, r1, r5
 8000ee2:	b292      	uxth	r2, r2
 8000ee4:	fbb1 f5f7 	udiv	r5, r1, r7
 8000ee8:	fb07 1115 	mls	r1, r7, r5, r1
 8000eec:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000ef0:	fb05 f10e 	mul.w	r1, r5, lr
 8000ef4:	4291      	cmp	r1, r2
 8000ef6:	d908      	bls.n	8000f0a <__udivmoddi4+0x282>
 8000ef8:	eb1c 0202 	adds.w	r2, ip, r2
 8000efc:	f105 38ff 	add.w	r8, r5, #4294967295
 8000f00:	d216      	bcs.n	8000f30 <__udivmoddi4+0x2a8>
 8000f02:	4291      	cmp	r1, r2
 8000f04:	d914      	bls.n	8000f30 <__udivmoddi4+0x2a8>
 8000f06:	3d02      	subs	r5, #2
 8000f08:	4462      	add	r2, ip
 8000f0a:	1a52      	subs	r2, r2, r1
 8000f0c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000f10:	e738      	b.n	8000d84 <__udivmoddi4+0xfc>
 8000f12:	4631      	mov	r1, r6
 8000f14:	4630      	mov	r0, r6
 8000f16:	e708      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000f18:	4639      	mov	r1, r7
 8000f1a:	e6e6      	b.n	8000cea <__udivmoddi4+0x62>
 8000f1c:	4610      	mov	r0, r2
 8000f1e:	e6fb      	b.n	8000d18 <__udivmoddi4+0x90>
 8000f20:	4548      	cmp	r0, r9
 8000f22:	d2a9      	bcs.n	8000e78 <__udivmoddi4+0x1f0>
 8000f24:	ebb9 0802 	subs.w	r8, r9, r2
 8000f28:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000f2c:	3b01      	subs	r3, #1
 8000f2e:	e7a3      	b.n	8000e78 <__udivmoddi4+0x1f0>
 8000f30:	4645      	mov	r5, r8
 8000f32:	e7ea      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f34:	462b      	mov	r3, r5
 8000f36:	e794      	b.n	8000e62 <__udivmoddi4+0x1da>
 8000f38:	4640      	mov	r0, r8
 8000f3a:	e7d1      	b.n	8000ee0 <__udivmoddi4+0x258>
 8000f3c:	46d0      	mov	r8, sl
 8000f3e:	e77b      	b.n	8000e38 <__udivmoddi4+0x1b0>
 8000f40:	3d02      	subs	r5, #2
 8000f42:	4462      	add	r2, ip
 8000f44:	e732      	b.n	8000dac <__udivmoddi4+0x124>
 8000f46:	4608      	mov	r0, r1
 8000f48:	e70a      	b.n	8000d60 <__udivmoddi4+0xd8>
 8000f4a:	4464      	add	r4, ip
 8000f4c:	3802      	subs	r0, #2
 8000f4e:	e742      	b.n	8000dd6 <__udivmoddi4+0x14e>

08000f50 <__aeabi_idiv0>:
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop

08000f54 <main>:
int stepsPerRev = 200;
float stepAngle = 1.8;
///////////////////////////////////

int main(void)
{
 8000f54:	b590      	push	{r4, r7, lr}
 8000f56:	b097      	sub	sp, #92	; 0x5c
 8000f58:	af02      	add	r7, sp, #8
	HAL_Init();
 8000f5a:	f001 fdf3 	bl	8002b44 <HAL_Init>

	SystemClock_Config();
 8000f5e:	f001 f8e1 	bl	8002124 <SystemClock_Config>

	MX_GPIO_Init();
 8000f62:	f001 fa6f 	bl	8002444 <MX_GPIO_Init>
	MX_ADC1_Init();
 8000f66:	f001 f945 	bl	80021f4 <MX_ADC1_Init>
	MX_I2C1_Init();
 8000f6a:	f001 f995 	bl	8002298 <MX_I2C1_Init>
	MX_I2C3_Init();
 8000f6e:	f001 f9c1 	bl	80022f4 <MX_I2C3_Init>
	MX_TIM1_Init();
 8000f72:	f001 f9ed 	bl	8002350 <MX_TIM1_Init>
	MX_USART1_UART_Init();
 8000f76:	f001 fa3b 	bl	80023f0 <MX_USART1_UART_Init>


	///////////////////////////////////////////////////////////////
	//GPS
	float lat = -1;
 8000f7a:	4b8a      	ldr	r3, [pc, #552]	; (80011a4 <main+0x250>)
 8000f7c:	617b      	str	r3, [r7, #20]
	float longi = -1;
 8000f7e:	4b89      	ldr	r3, [pc, #548]	; (80011a4 <main+0x250>)
 8000f80:	613b      	str	r3, [r7, #16]
	float time = -1;
 8000f82:	4b88      	ldr	r3, [pc, #544]	; (80011a4 <main+0x250>)
 8000f84:	60fb      	str	r3, [r7, #12]
	float date = -1;
 8000f86:	4b87      	ldr	r3, [pc, #540]	; (80011a4 <main+0x250>)
 8000f88:	60bb      	str	r3, [r7, #8]
	char longiDir = 'x';
 8000f8a:	2378      	movs	r3, #120	; 0x78
 8000f8c:	71fb      	strb	r3, [r7, #7]
	char latDir = 'x';
 8000f8e:	2378      	movs	r3, #120	; 0x78
 8000f90:	71bb      	strb	r3, [r7, #6]

	for (int i = 0; i < 50; i++) {
 8000f92:	2300      	movs	r3, #0
 8000f94:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000f96:	e011      	b.n	8000fbc <main+0x68>
	 getGpsData(&lat, &longi, &time, &date, &longiDir, &latDir);
 8000f98:	f107 0408 	add.w	r4, r7, #8
 8000f9c:	f107 020c 	add.w	r2, r7, #12
 8000fa0:	f107 0110 	add.w	r1, r7, #16
 8000fa4:	f107 0014 	add.w	r0, r7, #20
 8000fa8:	1dbb      	adds	r3, r7, #6
 8000faa:	9301      	str	r3, [sp, #4]
 8000fac:	1dfb      	adds	r3, r7, #7
 8000fae:	9300      	str	r3, [sp, #0]
 8000fb0:	4623      	mov	r3, r4
 8000fb2:	f000 fcb3 	bl	800191c <getGpsData>
	for (int i = 0; i < 50; i++) {
 8000fb6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000fb8:	3301      	adds	r3, #1
 8000fba:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000fbc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8000fbe:	2b31      	cmp	r3, #49	; 0x31
 8000fc0:	ddea      	ble.n	8000f98 <main+0x44>
	}

	//////////////////////////////////////////////////////////////
	//LIGHT SENSOR
	setupLightSensor(lightAddressGND);
 8000fc2:	4b79      	ldr	r3, [pc, #484]	; (80011a8 <main+0x254>)
 8000fc4:	781b      	ldrb	r3, [r3, #0]
 8000fc6:	4618      	mov	r0, r3
 8000fc8:	f000 fb96 	bl	80016f8 <setupLightSensor>
	setupLightSensor(lightAddressVDD);
 8000fcc:	4b77      	ldr	r3, [pc, #476]	; (80011ac <main+0x258>)
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	f000 fb91 	bl	80016f8 <setupLightSensor>
	setupLightSensor(lightAddressSDA);
 8000fd6:	4b76      	ldr	r3, [pc, #472]	; (80011b0 <main+0x25c>)
 8000fd8:	781b      	ldrb	r3, [r3, #0]
 8000fda:	4618      	mov	r0, r3
 8000fdc:	f000 fb8c 	bl	80016f8 <setupLightSensor>
	setupLightSensor(lightAddressSCL);
 8000fe0:	4b74      	ldr	r3, [pc, #464]	; (80011b4 <main+0x260>)
 8000fe2:	781b      	ldrb	r3, [r3, #0]
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	f000 fb87 	bl	80016f8 <setupLightSensor>

	//////////////////////////////////////////////////////////////
	//MAGNETOMETER
	float xCal, yCal, zCal;
	xCal = 0;
 8000fea:	f04f 0300 	mov.w	r3, #0
 8000fee:	637b      	str	r3, [r7, #52]	; 0x34
	yCal = 0;
 8000ff0:	f04f 0300 	mov.w	r3, #0
 8000ff4:	633b      	str	r3, [r7, #48]	; 0x30
	zCal = 0;
 8000ff6:	f04f 0300 	mov.w	r3, #0
 8000ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
//	setupMag();
//	hardIronCal(&xCal, &yCal, &zCal);

	//Direction Angle
	float direction = 0;
 8000ffc:	f04f 0300 	mov.w	r3, #0
 8001000:	62bb      	str	r3, [r7, #40]	; 0x28
//	float direction = magnetometerData(xCal, yCal, zCal);

	//////////////////////////////////////////////////////////////
	//SOLAR PANEL VOLTAGE
	float solarPanelVoltage = 0;
 8001002:	f04f 0300 	mov.w	r3, #0
 8001006:	627b      	str	r3, [r7, #36]	; 0x24

	//////////////////////////////////////////////////////////////
	//MOTOR CONTROL
	HAL_TIM_Base_Start(&htim1);
 8001008:	486b      	ldr	r0, [pc, #428]	; (80011b8 <main+0x264>)
 800100a:	f004 f98d 	bl	8005328 <HAL_TIM_Base_Start>
	///////////////////////////////////////////////////////////////

	//////////////////////////////////////////////////////////////
	//If no valid data -> gamer Mode On
	if (lat == '-1' || longi == '-1' || time == '-1' || date == '-1' ||
 800100e:	edd7 7a05 	vldr	s15, [r7, #20]
 8001012:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 80011bc <main+0x268>
 8001016:	eef4 7a47 	vcmp.f32	s15, s14
 800101a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800101e:	d020      	beq.n	8001062 <main+0x10e>
 8001020:	edd7 7a04 	vldr	s15, [r7, #16]
 8001024:	ed9f 7a65 	vldr	s14, [pc, #404]	; 80011bc <main+0x268>
 8001028:	eef4 7a47 	vcmp.f32	s15, s14
 800102c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001030:	d017      	beq.n	8001062 <main+0x10e>
 8001032:	edd7 7a03 	vldr	s15, [r7, #12]
 8001036:	ed9f 7a61 	vldr	s14, [pc, #388]	; 80011bc <main+0x268>
 800103a:	eef4 7a47 	vcmp.f32	s15, s14
 800103e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001042:	d00e      	beq.n	8001062 <main+0x10e>
 8001044:	edd7 7a02 	vldr	s15, [r7, #8]
 8001048:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 80011bc <main+0x268>
 800104c:	eef4 7a47 	vcmp.f32	s15, s14
 8001050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001054:	d005      	beq.n	8001062 <main+0x10e>
	    longiDir == 'x' || latDir == 'x') {
 8001056:	79fb      	ldrb	r3, [r7, #7]
	if (lat == '-1' || longi == '-1' || time == '-1' || date == '-1' ||
 8001058:	2b78      	cmp	r3, #120	; 0x78
 800105a:	d002      	beq.n	8001062 <main+0x10e>
	    longiDir == 'x' || latDir == 'x') {
 800105c:	79bb      	ldrb	r3, [r7, #6]
 800105e:	2b78      	cmp	r3, #120	; 0x78
 8001060:	d101      	bne.n	8001066 <main+0x112>
		lightFollowOnlyMode();
 8001062:	f000 f8b3 	bl	80011cc <lightFollowOnlyMode>
	}
	//////////////////////////////////////////////////////////////

	//Finding Azimuth and Zenith Angles for initialization
	//TODO: incorporate solar algorithm here to calculate azimuth and zenith angles
	float azimuthAngle = 0;
 8001066:	f04f 0300 	mov.w	r3, #0
 800106a:	623b      	str	r3, [r7, #32]
	float zenithAngle = 0;
 800106c:	f04f 0300 	mov.w	r3, #0
 8001070:	61fb      	str	r3, [r7, #28]

	//Rotate to match azimuth angle
	//TODO:write code to change direction based on it being positive or negative
	float rotationSusanAngle = azimuthAngle - direction;
 8001072:	ed97 7a08 	vldr	s14, [r7, #32]
 8001076:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800107a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800107e:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
	if (rotationSusanAngle < 0) {
 8001082:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001086:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800108a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800108e:	d508      	bpl.n	80010a2 <main+0x14e>
		setCounterClockwiseSusan();
 8001090:	f000 fad0 	bl	8001634 <setCounterClockwiseSusan>
		rotationSusanAngle *= -1;
 8001094:	edd7 7a12 	vldr	s15, [r7, #72]	; 0x48
 8001098:	eef1 7a67 	vneg.f32	s15, s15
 800109c:	edc7 7a12 	vstr	s15, [r7, #72]	; 0x48
 80010a0:	e001      	b.n	80010a6 <main+0x152>
	}
	else {
		setClockwiseSusan();
 80010a2:	f000 faaf 	bl	8001604 <setClockwiseSusan>
	}
	rotateMotorSusan(rotationSusanAngle);
 80010a6:	ed97 0a12 	vldr	s0, [r7, #72]	; 0x48
 80010aa:	f000 fa63 	bl	8001574 <rotateMotorSusan>

	//TODO: figure out the necessary direction to set here
	//Have always the same initial state
	float currentPosition = 90;
 80010ae:	4b44      	ldr	r3, [pc, #272]	; (80011c0 <main+0x26c>)
 80010b0:	647b      	str	r3, [r7, #68]	; 0x44
	float newPosition = currentPosition - zenithAngle;
 80010b2:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 80010b6:	edd7 7a07 	vldr	s15, [r7, #28]
 80010ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010be:	edc7 7a06 	vstr	s15, [r7, #24]
	rotateMotorRod(newPosition * 10); //multiply by t10 due to gear ratio
 80010c2:	edd7 7a06 	vldr	s15, [r7, #24]
 80010c6:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 80010ca:	ee67 7a87 	vmul.f32	s15, s15, s14
 80010ce:	eeb0 0a67 	vmov.f32	s0, s15
 80010d2:	f000 fa11 	bl	80014f8 <rotateMotorRod>
	setCounterClockwiseRod(); //up
 80010d6:	f000 faa1 	bl	800161c <setCounterClockwiseRod>

	int counter = 0;
 80010da:	2300      	movs	r3, #0
 80010dc:	643b      	str	r3, [r7, #64]	; 0x40
	while (1)
	{
		//Adjust every 5 minutes
		if ((HAL_GetTick() - counter) > 300000) {
 80010de:	f001 fd97 	bl	8002c10 <HAL_GetTick>
 80010e2:	4602      	mov	r2, r0
 80010e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80010e6:	1ad3      	subs	r3, r2, r3
 80010e8:	4a36      	ldr	r2, [pc, #216]	; (80011c4 <main+0x270>)
 80010ea:	4293      	cmp	r3, r2
 80010ec:	d9f7      	bls.n	80010de <main+0x18a>
			//Azimuth Angle Change
			//TODO:write code to change direction based on it being positive or negative
			//TODO: recalculate azimuth angle
			direction = magnetometerData(xCal, yCal, zCal);
 80010ee:	ed97 1a0b 	vldr	s2, [r7, #44]	; 0x2c
 80010f2:	edd7 0a0c 	vldr	s1, [r7, #48]	; 0x30
 80010f6:	ed97 0a0d 	vldr	s0, [r7, #52]	; 0x34
 80010fa:	f000 ff2b 	bl	8001f54 <magnetometerData>
 80010fe:	ed87 0a0a 	vstr	s0, [r7, #40]	; 0x28
			azimuthAngle = 0;
 8001102:	f04f 0300 	mov.w	r3, #0
 8001106:	623b      	str	r3, [r7, #32]

			float rotationSusanAngle = azimuthAngle - direction;
 8001108:	ed97 7a08 	vldr	s14, [r7, #32]
 800110c:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8001110:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001114:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
			if (rotationSusanAngle < 0) {
 8001118:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800111c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001120:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001124:	d508      	bpl.n	8001138 <main+0x1e4>
				setCounterClockwiseSusan();
 8001126:	f000 fa85 	bl	8001634 <setCounterClockwiseSusan>
				rotationSusanAngle *= -1;
 800112a:	edd7 7a0f 	vldr	s15, [r7, #60]	; 0x3c
 800112e:	eef1 7a67 	vneg.f32	s15, s15
 8001132:	edc7 7a0f 	vstr	s15, [r7, #60]	; 0x3c
 8001136:	e001      	b.n	800113c <main+0x1e8>
			}
			else {
				setClockwiseSusan();
 8001138:	f000 fa64 	bl	8001604 <setClockwiseSusan>
			}
			rotateMotorSusan(rotationSusanAngle);
 800113c:	ed97 0a0f 	vldr	s0, [r7, #60]	; 0x3c
 8001140:	f000 fa18 	bl	8001574 <rotateMotorSusan>


			//Zenith Angle Change
			//TODO: figure out the necessary direction to set here
			//TODO: recalculate zenith angle here
			zenithAngle = 0;
 8001144:	f04f 0300 	mov.w	r3, #0
 8001148:	61fb      	str	r3, [r7, #28]
			newPosition = 90 - zenithAngle;
 800114a:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 80011c8 <main+0x274>
 800114e:	edd7 7a07 	vldr	s15, [r7, #28]
 8001152:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001156:	edc7 7a06 	vstr	s15, [r7, #24]
			//TODO: Find the difference between current position and new position
			float rotationRodAngle = currentPosition - newPosition;
 800115a:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 800115e:	edd7 7a06 	vldr	s15, [r7, #24]
 8001162:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001166:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
			if (rotationRodAngle < 0) {
 800116a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 800116e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001172:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001176:	d508      	bpl.n	800118a <main+0x236>
				setCounterClockwiseRod();
 8001178:	f000 fa50 	bl	800161c <setCounterClockwiseRod>
				rotationRodAngle *= -1;
 800117c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8001180:	eef1 7a67 	vneg.f32	s15, s15
 8001184:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
 8001188:	e001      	b.n	800118e <main+0x23a>
			}
			else {
				setClockwiseRod();
 800118a:	f000 fa2f 	bl	80015ec <setClockwiseRod>
			}
			rotateMotorRod(rotationRodAngle);
 800118e:	ed97 0a0e 	vldr	s0, [r7, #56]	; 0x38
 8001192:	f000 f9b1 	bl	80014f8 <rotateMotorRod>
			currentPosition = newPosition;
 8001196:	69bb      	ldr	r3, [r7, #24]
 8001198:	647b      	str	r3, [r7, #68]	; 0x44

			counter = HAL_GetTick();
 800119a:	f001 fd39 	bl	8002c10 <HAL_GetTick>
 800119e:	4603      	mov	r3, r0
 80011a0:	643b      	str	r3, [r7, #64]	; 0x40
		if ((HAL_GetTick() - counter) > 300000) {
 80011a2:	e79c      	b.n	80010de <main+0x18a>
 80011a4:	bf800000 	.word	0xbf800000
 80011a8:	20000004 	.word	0x20000004
 80011ac:	20000005 	.word	0x20000005
 80011b0:	20000006 	.word	0x20000006
 80011b4:	20000007 	.word	0x20000007
 80011b8:	20000304 	.word	0x20000304
 80011bc:	4634c400 	.word	0x4634c400
 80011c0:	42b40000 	.word	0x42b40000
 80011c4:	000493e0 	.word	0x000493e0
 80011c8:	42b40000 	.word	0x42b40000

080011cc <lightFollowOnlyMode>:
		}
	}
}

void lightFollowOnlyMode() {
 80011cc:	b580      	push	{r7, lr}
 80011ce:	b086      	sub	sp, #24
 80011d0:	af00      	add	r7, sp, #0
	//Later on, if everything's based on interrupts, we deactivate all interrupts
	int motorCounter = 0;
 80011d2:	2300      	movs	r3, #0
 80011d4:	617b      	str	r3, [r7, #20]
	while (1) {
		if ((HAL_GetTick() - motorCounter) > 500) {
 80011d6:	f001 fd1b 	bl	8002c10 <HAL_GetTick>
 80011da:	4602      	mov	r2, r0
 80011dc:	697b      	ldr	r3, [r7, #20]
 80011de:	1ad3      	subs	r3, r2, r3
 80011e0:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 80011e4:	f240 808f 	bls.w	8001306 <lightFollowOnlyMode+0x13a>
			HAL_GPIO_WritePin(SMART_PANEL_LED_PORT, SMART_PANEL_LED_PIN, GPIO_PIN_SET);
 80011e8:	2201      	movs	r2, #1
 80011ea:	2180      	movs	r1, #128	; 0x80
 80011ec:	484c      	ldr	r0, [pc, #304]	; (8001320 <lightFollowOnlyMode+0x154>)
 80011ee:	f002 fc35 	bl	8003a5c <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(DEBUG_LED_PORT, DEBUG_LED_PIN, GPIO_PIN_RESET);
 80011f2:	2200      	movs	r2, #0
 80011f4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80011f8:	4849      	ldr	r0, [pc, #292]	; (8001320 <lightFollowOnlyMode+0x154>)
 80011fa:	f002 fc2f 	bl	8003a5c <HAL_GPIO_WritePin>

			float lightDataVDD = getLightData(lightAddressVDD);
 80011fe:	4b49      	ldr	r3, [pc, #292]	; (8001324 <lightFollowOnlyMode+0x158>)
 8001200:	781b      	ldrb	r3, [r3, #0]
 8001202:	4618      	mov	r0, r3
 8001204:	f000 faa4 	bl	8001750 <getLightData>
 8001208:	ed87 0a04 	vstr	s0, [r7, #16]
			float lightDataGND = getLightData(lightAddressGND);
 800120c:	4b46      	ldr	r3, [pc, #280]	; (8001328 <lightFollowOnlyMode+0x15c>)
 800120e:	781b      	ldrb	r3, [r3, #0]
 8001210:	4618      	mov	r0, r3
 8001212:	f000 fa9d 	bl	8001750 <getLightData>
 8001216:	ed87 0a03 	vstr	s0, [r7, #12]
			//TODO: integrate sda and scl light sensors
			float lightDataSDA = getLightData(lightAddressSDA);
 800121a:	4b44      	ldr	r3, [pc, #272]	; (800132c <lightFollowOnlyMode+0x160>)
 800121c:	781b      	ldrb	r3, [r3, #0]
 800121e:	4618      	mov	r0, r3
 8001220:	f000 fa96 	bl	8001750 <getLightData>
 8001224:	ed87 0a02 	vstr	s0, [r7, #8]
			float lightDataSCL = getLightData(lightAddressSCL);
 8001228:	4b41      	ldr	r3, [pc, #260]	; (8001330 <lightFollowOnlyMode+0x164>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	4618      	mov	r0, r3
 800122e:	f000 fa8f 	bl	8001750 <getLightData>
 8001232:	ed87 0a01 	vstr	s0, [r7, #4]

			setupMotorRod();
 8001236:	f000 fa23 	bl	8001680 <setupMotorRod>

			if ((lightDataSDA - lightDataSCL)  > 60) {
 800123a:	ed97 7a02 	vldr	s14, [r7, #8]
 800123e:	edd7 7a01 	vldr	s15, [r7, #4]
 8001242:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001246:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8001334 <lightFollowOnlyMode+0x168>
 800124a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800124e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001252:	dd06      	ble.n	8001262 <lightFollowOnlyMode+0x96>
				setCounterClockwiseRod(); //up
 8001254:	f000 f9e2 	bl	800161c <setCounterClockwiseRod>
				rotateMotorRod(361);
 8001258:	ed9f 0a37 	vldr	s0, [pc, #220]	; 8001338 <lightFollowOnlyMode+0x16c>
 800125c:	f000 f94c 	bl	80014f8 <rotateMotorRod>
 8001260:	e012      	b.n	8001288 <lightFollowOnlyMode+0xbc>
			}
			else if ((lightDataSCL - lightDataSDA) > 60) {
 8001262:	ed97 7a01 	vldr	s14, [r7, #4]
 8001266:	edd7 7a02 	vldr	s15, [r7, #8]
 800126a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800126e:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8001334 <lightFollowOnlyMode+0x168>
 8001272:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800127a:	dd05      	ble.n	8001288 <lightFollowOnlyMode+0xbc>
				setClockwiseRod(); //down
 800127c:	f000 f9b6 	bl	80015ec <setClockwiseRod>
				rotateMotorRod(361);
 8001280:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 8001338 <lightFollowOnlyMode+0x16c>
 8001284:	f000 f938 	bl	80014f8 <rotateMotorRod>
			}

			turnOffMotorRod();
 8001288:	f000 fa1e 	bl	80016c8 <turnOffMotorRod>


			//Figuring our rotational movement
			setupMotorSusan();
 800128c:	f000 fa0c 	bl	80016a8 <setupMotorSusan>

			if ((lightDataGND - lightDataVDD)  > 60) {
 8001290:	ed97 7a03 	vldr	s14, [r7, #12]
 8001294:	edd7 7a04 	vldr	s15, [r7, #16]
 8001298:	ee77 7a67 	vsub.f32	s15, s14, s15
 800129c:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8001334 <lightFollowOnlyMode+0x168>
 80012a0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012a8:	dd06      	ble.n	80012b8 <lightFollowOnlyMode+0xec>
				setCounterClockwiseSusan();
 80012aa:	f000 f9c3 	bl	8001634 <setCounterClockwiseSusan>
				rotateMotorSusan(361);
 80012ae:	ed9f 0a22 	vldr	s0, [pc, #136]	; 8001338 <lightFollowOnlyMode+0x16c>
 80012b2:	f000 f95f 	bl	8001574 <rotateMotorSusan>
 80012b6:	e012      	b.n	80012de <lightFollowOnlyMode+0x112>
			}
			else if ((lightDataVDD - lightDataGND) > 60) {
 80012b8:	ed97 7a04 	vldr	s14, [r7, #16]
 80012bc:	edd7 7a03 	vldr	s15, [r7, #12]
 80012c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012c4:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 8001334 <lightFollowOnlyMode+0x168>
 80012c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012d0:	dd05      	ble.n	80012de <lightFollowOnlyMode+0x112>
				setClockwiseSusan();
 80012d2:	f000 f997 	bl	8001604 <setClockwiseSusan>
				rotateMotorSusan(361);
 80012d6:	ed9f 0a18 	vldr	s0, [pc, #96]	; 8001338 <lightFollowOnlyMode+0x16c>
 80012da:	f000 f94b 	bl	8001574 <rotateMotorSusan>
			}

			turnOffMotorSusan();
 80012de:	f000 f9ff 	bl	80016e0 <turnOffMotorSusan>



//			Voltage measurement and sending
			float solarPanelVoltage = getSolarPanelVoltage();
 80012e2:	f000 fac1 	bl	8001868 <getSolarPanelVoltage>
 80012e6:	ed87 0a00 	vstr	s0, [r7]
			bluetoothSend(solarPanelVoltage, -1, -1, -1);
 80012ea:	eeff 1a00 	vmov.f32	s3, #240	; 0xbf800000 -1.0
 80012ee:	eebf 1a00 	vmov.f32	s2, #240	; 0xbf800000 -1.0
 80012f2:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 80012f6:	ed97 0a00 	vldr	s0, [r7]
 80012fa:	f000 f81f 	bl	800133c <bluetoothSend>


			motorCounter = HAL_GetTick();
 80012fe:	f001 fc87 	bl	8002c10 <HAL_GetTick>
 8001302:	4603      	mov	r3, r0
 8001304:	617b      	str	r3, [r7, #20]
		}

		HAL_GPIO_WritePin(SMART_PANEL_LED_PORT, SMART_PANEL_LED_PIN, GPIO_PIN_RESET);
 8001306:	2200      	movs	r2, #0
 8001308:	2180      	movs	r1, #128	; 0x80
 800130a:	4805      	ldr	r0, [pc, #20]	; (8001320 <lightFollowOnlyMode+0x154>)
 800130c:	f002 fba6 	bl	8003a5c <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(DEBUG_LED_PORT, DEBUG_LED_PIN, GPIO_PIN_SET);
 8001310:	2201      	movs	r2, #1
 8001312:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001316:	4802      	ldr	r0, [pc, #8]	; (8001320 <lightFollowOnlyMode+0x154>)
 8001318:	f002 fba0 	bl	8003a5c <HAL_GPIO_WritePin>
		if ((HAL_GetTick() - motorCounter) > 500) {
 800131c:	e75b      	b.n	80011d6 <lightFollowOnlyMode+0xa>
 800131e:	bf00      	nop
 8001320:	40020800 	.word	0x40020800
 8001324:	20000005 	.word	0x20000005
 8001328:	20000004 	.word	0x20000004
 800132c:	20000006 	.word	0x20000006
 8001330:	20000007 	.word	0x20000007
 8001334:	42700000 	.word	0x42700000
 8001338:	43b48000 	.word	0x43b48000

0800133c <bluetoothSend>:

	}
}

void bluetoothSend(float voltageMeasured, float direction, float lat, float longi) {
 800133c:	b590      	push	{r4, r7, lr}
 800133e:	b0b1      	sub	sp, #196	; 0xc4
 8001340:	af06      	add	r7, sp, #24
 8001342:	ed87 0a03 	vstr	s0, [r7, #12]
 8001346:	edc7 0a02 	vstr	s1, [r7, #8]
 800134a:	ed87 1a01 	vstr	s2, [r7, #4]
 800134e:	edc7 1a00 	vstr	s3, [r7]
	if (direction == -1 || lat == -1 || longi == -1) {
 8001352:	edd7 7a02 	vldr	s15, [r7, #8]
 8001356:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800135a:	eef4 7a47 	vcmp.f32	s15, s14
 800135e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001362:	d011      	beq.n	8001388 <bluetoothSend+0x4c>
 8001364:	edd7 7a01 	vldr	s15, [r7, #4]
 8001368:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800136c:	eef4 7a47 	vcmp.f32	s15, s14
 8001370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001374:	d008      	beq.n	8001388 <bluetoothSend+0x4c>
 8001376:	edd7 7a00 	vldr	s15, [r7]
 800137a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800137e:	eef4 7a47 	vcmp.f32	s15, s14
 8001382:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001386:	d125      	bne.n	80013d4 <bluetoothSend+0x98>
		char msg[26];
		unsigned int voltageMeasuredDecimal = (voltageMeasured - (int)voltageMeasured) * 10000;
 8001388:	edd7 7a03 	vldr	s15, [r7, #12]
 800138c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001390:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001394:	ed97 7a03 	vldr	s14, [r7, #12]
 8001398:	ee77 7a67 	vsub.f32	s15, s14, s15
 800139c:	ed9f 7a51 	vldr	s14, [pc, #324]	; 80014e4 <bluetoothSend+0x1a8>
 80013a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013a4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013a8:	ee17 3a90 	vmov	r3, s15
 80013ac:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94

		sprintf((char*)msg,"Voltage measured: %.4f\r\n", voltageMeasured);
 80013b0:	68f8      	ldr	r0, [r7, #12]
 80013b2:	f7ff f8d1 	bl	8000558 <__aeabi_f2d>
 80013b6:	4602      	mov	r2, r0
 80013b8:	460b      	mov	r3, r1
 80013ba:	f107 0078 	add.w	r0, r7, #120	; 0x78
 80013be:	494a      	ldr	r1, [pc, #296]	; (80014e8 <bluetoothSend+0x1ac>)
 80013c0:	f006 f816 	bl	80073f0 <siprintf>

		HAL_UART_Transmit_IT(&huart1,msg, sizeof(msg));
 80013c4:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80013c8:	221a      	movs	r2, #26
 80013ca:	4619      	mov	r1, r3
 80013cc:	4847      	ldr	r0, [pc, #284]	; (80014ec <bluetoothSend+0x1b0>)
 80013ce:	f004 faa2 	bl	8005916 <HAL_UART_Transmit_IT>
	if (direction == -1 || lat == -1 || longi == -1) {
 80013d2:	e082      	b.n	80014da <bluetoothSend+0x19e>
	}
	else {
		char msg[100];
		unsigned int voltageMeasuredDecimal = (voltageMeasured - (int)voltageMeasured) * 100;
 80013d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80013d8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80013dc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013e0:	ed97 7a03 	vldr	s14, [r7, #12]
 80013e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013e8:	ed9f 7a41 	vldr	s14, [pc, #260]	; 80014f0 <bluetoothSend+0x1b4>
 80013ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013f4:	ee17 3a90 	vmov	r3, s15
 80013f8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
		unsigned int directionDecimal = (direction - (int)direction) * 100;
 80013fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8001400:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001404:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001408:	ed97 7a02 	vldr	s14, [r7, #8]
 800140c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001410:	ed9f 7a37 	vldr	s14, [pc, #220]	; 80014f0 <bluetoothSend+0x1b4>
 8001414:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001418:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800141c:	ee17 3a90 	vmov	r3, s15
 8001420:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
		unsigned int latDecimal = (lat - (int)lat) * 100;
 8001424:	edd7 7a01 	vldr	s15, [r7, #4]
 8001428:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800142c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001430:	ed97 7a01 	vldr	s14, [r7, #4]
 8001434:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001438:	ed9f 7a2d 	vldr	s14, [pc, #180]	; 80014f0 <bluetoothSend+0x1b4>
 800143c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001440:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001444:	ee17 3a90 	vmov	r3, s15
 8001448:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
		unsigned int longiDecimal = (longi - (int)longi) * 100;
 800144c:	edd7 7a00 	vldr	s15, [r7]
 8001450:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001454:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001458:	ed97 7a00 	vldr	s14, [r7]
 800145c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001460:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80014f0 <bluetoothSend+0x1b4>
 8001464:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001468:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800146c:	ee17 3a90 	vmov	r3, s15
 8001470:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

		sprintf((char*)msg,"Voltage measured: %u.%u\r\n | Direction Angle: %u.%u \r\n | Latitude: %u.%u \r\n | Longitude: %u.%u \r\n",
 8001474:	edd7 7a03 	vldr	s15, [r7, #12]
 8001478:	eebc 7ae7 	vcvt.u32.f32	s14, s15
 800147c:	edd7 7a02 	vldr	s15, [r7, #8]
 8001480:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001484:	ee17 2a90 	vmov	r2, s15
 8001488:	edd7 7a01 	vldr	s15, [r7, #4]
 800148c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001490:	ee17 1a90 	vmov	r1, s15
 8001494:	edd7 7a00 	vldr	s15, [r7]
 8001498:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800149c:	ee17 4a90 	vmov	r4, s15
 80014a0:	f107 0014 	add.w	r0, r7, #20
 80014a4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80014a8:	9305      	str	r3, [sp, #20]
 80014aa:	9404      	str	r4, [sp, #16]
 80014ac:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80014b0:	9303      	str	r3, [sp, #12]
 80014b2:	9102      	str	r1, [sp, #8]
 80014b4:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80014b8:	9301      	str	r3, [sp, #4]
 80014ba:	9200      	str	r2, [sp, #0]
 80014bc:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80014c0:	ee17 2a10 	vmov	r2, s14
 80014c4:	490b      	ldr	r1, [pc, #44]	; (80014f4 <bluetoothSend+0x1b8>)
 80014c6:	f005 ff93 	bl	80073f0 <siprintf>
				(unsigned int)voltageMeasured, (unsigned int) voltageMeasuredDecimal,
				(unsigned int)direction, (unsigned int) directionDecimal,
				(unsigned int)lat, (unsigned int) latDecimal,
				(unsigned int)longi, (unsigned int) longiDecimal);

		HAL_UART_Transmit_IT(&huart1,msg, sizeof(msg));
 80014ca:	f107 0314 	add.w	r3, r7, #20
 80014ce:	2264      	movs	r2, #100	; 0x64
 80014d0:	4619      	mov	r1, r3
 80014d2:	4806      	ldr	r0, [pc, #24]	; (80014ec <bluetoothSend+0x1b0>)
 80014d4:	f004 fa1f 	bl	8005916 <HAL_UART_Transmit_IT>
	}
}
 80014d8:	bf00      	nop
 80014da:	bf00      	nop
 80014dc:	37ac      	adds	r7, #172	; 0xac
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd90      	pop	{r4, r7, pc}
 80014e2:	bf00      	nop
 80014e4:	461c4000 	.word	0x461c4000
 80014e8:	0800a988 	.word	0x0800a988
 80014ec:	2000034c 	.word	0x2000034c
 80014f0:	42c80000 	.word	0x42c80000
 80014f4:	0800a9a4 	.word	0x0800a9a4

080014f8 <rotateMotorRod>:

///////////////////////////////////////////////////////////////
//MOTOR CONTROL
void rotateMotorRod(float angle) {
 80014f8:	b580      	push	{r7, lr}
 80014fa:	b084      	sub	sp, #16
 80014fc:	af00      	add	r7, sp, #0
 80014fe:	ed87 0a01 	vstr	s0, [r7, #4]

	int steps = (angle / stepAngle);
 8001502:	4b19      	ldr	r3, [pc, #100]	; (8001568 <rotateMotorRod+0x70>)
 8001504:	ed93 7a00 	vldr	s14, [r3]
 8001508:	edd7 6a01 	vldr	s13, [r7, #4]
 800150c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001510:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001514:	ee17 3a90 	vmov	r3, s15
 8001518:	60bb      	str	r3, [r7, #8]

	for(int x=0; x < steps; x++)
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	e01a      	b.n	8001556 <rotateMotorRod+0x5e>
	{
		HAL_GPIO_WritePin(ROD_STEP_PORT, ROD_STEP_PIN, GPIO_PIN_SET);
 8001520:	2201      	movs	r2, #1
 8001522:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001526:	4811      	ldr	r0, [pc, #68]	; (800156c <rotateMotorRod+0x74>)
 8001528:	f002 fa98 	bl	8003a5c <HAL_GPIO_WritePin>
		microDelay(stepDelay);
 800152c:	4b10      	ldr	r3, [pc, #64]	; (8001570 <rotateMotorRod+0x78>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	b29b      	uxth	r3, r3
 8001532:	4618      	mov	r0, r3
 8001534:	f000 f88a 	bl	800164c <microDelay>
		HAL_GPIO_WritePin(ROD_STEP_PORT, ROD_STEP_PIN, GPIO_PIN_RESET);
 8001538:	2200      	movs	r2, #0
 800153a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800153e:	480b      	ldr	r0, [pc, #44]	; (800156c <rotateMotorRod+0x74>)
 8001540:	f002 fa8c 	bl	8003a5c <HAL_GPIO_WritePin>
		microDelay(stepDelay);
 8001544:	4b0a      	ldr	r3, [pc, #40]	; (8001570 <rotateMotorRod+0x78>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	b29b      	uxth	r3, r3
 800154a:	4618      	mov	r0, r3
 800154c:	f000 f87e 	bl	800164c <microDelay>
	for(int x=0; x < steps; x++)
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	3301      	adds	r3, #1
 8001554:	60fb      	str	r3, [r7, #12]
 8001556:	68fa      	ldr	r2, [r7, #12]
 8001558:	68bb      	ldr	r3, [r7, #8]
 800155a:	429a      	cmp	r2, r3
 800155c:	dbe0      	blt.n	8001520 <rotateMotorRod+0x28>
	}
}
 800155e:	bf00      	nop
 8001560:	bf00      	nop
 8001562:	3710      	adds	r7, #16
 8001564:	46bd      	mov	sp, r7
 8001566:	bd80      	pop	{r7, pc}
 8001568:	2000000c 	.word	0x2000000c
 800156c:	40020800 	.word	0x40020800
 8001570:	20000008 	.word	0x20000008

08001574 <rotateMotorSusan>:

void rotateMotorSusan(float angle) {
 8001574:	b580      	push	{r7, lr}
 8001576:	b084      	sub	sp, #16
 8001578:	af00      	add	r7, sp, #0
 800157a:	ed87 0a01 	vstr	s0, [r7, #4]

	int steps = (angle / stepAngle);
 800157e:	4b18      	ldr	r3, [pc, #96]	; (80015e0 <rotateMotorSusan+0x6c>)
 8001580:	ed93 7a00 	vldr	s14, [r3]
 8001584:	edd7 6a01 	vldr	s13, [r7, #4]
 8001588:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800158c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001590:	ee17 3a90 	vmov	r3, s15
 8001594:	60bb      	str	r3, [r7, #8]

	for(int x=0; x < steps; x++)
 8001596:	2300      	movs	r3, #0
 8001598:	60fb      	str	r3, [r7, #12]
 800159a:	e018      	b.n	80015ce <rotateMotorSusan+0x5a>
	{
		HAL_GPIO_WritePin(SUSAN_STEP_PORT, SUSAN_STEP_PIN, GPIO_PIN_SET);
 800159c:	2201      	movs	r2, #1
 800159e:	2120      	movs	r1, #32
 80015a0:	4810      	ldr	r0, [pc, #64]	; (80015e4 <rotateMotorSusan+0x70>)
 80015a2:	f002 fa5b 	bl	8003a5c <HAL_GPIO_WritePin>
		microDelay(stepDelay);
 80015a6:	4b10      	ldr	r3, [pc, #64]	; (80015e8 <rotateMotorSusan+0x74>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	b29b      	uxth	r3, r3
 80015ac:	4618      	mov	r0, r3
 80015ae:	f000 f84d 	bl	800164c <microDelay>
		HAL_GPIO_WritePin(SUSAN_STEP_PORT, SUSAN_STEP_PIN, GPIO_PIN_RESET);
 80015b2:	2200      	movs	r2, #0
 80015b4:	2120      	movs	r1, #32
 80015b6:	480b      	ldr	r0, [pc, #44]	; (80015e4 <rotateMotorSusan+0x70>)
 80015b8:	f002 fa50 	bl	8003a5c <HAL_GPIO_WritePin>
		microDelay(stepDelay);
 80015bc:	4b0a      	ldr	r3, [pc, #40]	; (80015e8 <rotateMotorSusan+0x74>)
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	b29b      	uxth	r3, r3
 80015c2:	4618      	mov	r0, r3
 80015c4:	f000 f842 	bl	800164c <microDelay>
	for(int x=0; x < steps; x++)
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	3301      	adds	r3, #1
 80015cc:	60fb      	str	r3, [r7, #12]
 80015ce:	68fa      	ldr	r2, [r7, #12]
 80015d0:	68bb      	ldr	r3, [r7, #8]
 80015d2:	429a      	cmp	r2, r3
 80015d4:	dbe2      	blt.n	800159c <rotateMotorSusan+0x28>
	}
}
 80015d6:	bf00      	nop
 80015d8:	bf00      	nop
 80015da:	3710      	adds	r7, #16
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}
 80015e0:	2000000c 	.word	0x2000000c
 80015e4:	40020400 	.word	0x40020400
 80015e8:	20000008 	.word	0x20000008

080015ec <setClockwiseRod>:

void setClockwiseRod() {
 80015ec:	b580      	push	{r7, lr}
 80015ee:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ROD_DIR_PORT, ROD_DIR_PIN, GPIO_PIN_SET);
 80015f0:	2201      	movs	r2, #1
 80015f2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015f6:	4802      	ldr	r0, [pc, #8]	; (8001600 <setClockwiseRod+0x14>)
 80015f8:	f002 fa30 	bl	8003a5c <HAL_GPIO_WritePin>
}
 80015fc:	bf00      	nop
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	40020800 	.word	0x40020800

08001604 <setClockwiseSusan>:

void setClockwiseSusan() {
 8001604:	b580      	push	{r7, lr}
 8001606:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SUSAN_DIR_PORT, SUSAN_DIR_PIN, GPIO_PIN_SET);
 8001608:	2201      	movs	r2, #1
 800160a:	2140      	movs	r1, #64	; 0x40
 800160c:	4802      	ldr	r0, [pc, #8]	; (8001618 <setClockwiseSusan+0x14>)
 800160e:	f002 fa25 	bl	8003a5c <HAL_GPIO_WritePin>
}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
 8001616:	bf00      	nop
 8001618:	40020400 	.word	0x40020400

0800161c <setCounterClockwiseRod>:

void setCounterClockwiseRod() {
 800161c:	b580      	push	{r7, lr}
 800161e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ROD_DIR_PORT, ROD_DIR_PIN, GPIO_PIN_RESET);
 8001620:	2200      	movs	r2, #0
 8001622:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001626:	4802      	ldr	r0, [pc, #8]	; (8001630 <setCounterClockwiseRod+0x14>)
 8001628:	f002 fa18 	bl	8003a5c <HAL_GPIO_WritePin>
}
 800162c:	bf00      	nop
 800162e:	bd80      	pop	{r7, pc}
 8001630:	40020800 	.word	0x40020800

08001634 <setCounterClockwiseSusan>:

void setCounterClockwiseSusan() {
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SUSAN_DIR_PORT, SUSAN_DIR_PIN, GPIO_PIN_RESET);
 8001638:	2200      	movs	r2, #0
 800163a:	2140      	movs	r1, #64	; 0x40
 800163c:	4802      	ldr	r0, [pc, #8]	; (8001648 <setCounterClockwiseSusan+0x14>)
 800163e:	f002 fa0d 	bl	8003a5c <HAL_GPIO_WritePin>
}
 8001642:	bf00      	nop
 8001644:	bd80      	pop	{r7, pc}
 8001646:	bf00      	nop
 8001648:	40020400 	.word	0x40020400

0800164c <microDelay>:

void microDelay (uint16_t delay)
{
 800164c:	b480      	push	{r7}
 800164e:	b083      	sub	sp, #12
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	80fb      	strh	r3, [r7, #6]
  __HAL_TIM_SET_COUNTER(&htim1, 0);
 8001656:	4b09      	ldr	r3, [pc, #36]	; (800167c <microDelay+0x30>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	2200      	movs	r2, #0
 800165c:	625a      	str	r2, [r3, #36]	; 0x24
  while (__HAL_TIM_GET_COUNTER(&htim1) < delay);
 800165e:	bf00      	nop
 8001660:	4b06      	ldr	r3, [pc, #24]	; (800167c <microDelay+0x30>)
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001666:	88fb      	ldrh	r3, [r7, #6]
 8001668:	429a      	cmp	r2, r3
 800166a:	d3f9      	bcc.n	8001660 <microDelay+0x14>
}
 800166c:	bf00      	nop
 800166e:	bf00      	nop
 8001670:	370c      	adds	r7, #12
 8001672:	46bd      	mov	sp, r7
 8001674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	20000304 	.word	0x20000304

08001680 <setupMotorRod>:

void setupMotorRod() {
 8001680:	b580      	push	{r7, lr}
 8001682:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ROD_SLEEP_PORT, ROD_SLEEP_PIN, GPIO_PIN_SET);
 8001684:	2201      	movs	r2, #1
 8001686:	2104      	movs	r1, #4
 8001688:	4805      	ldr	r0, [pc, #20]	; (80016a0 <setupMotorRod+0x20>)
 800168a:	f002 f9e7 	bl	8003a5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(ROD_ENABLE_PORT, ROD_ENABLE_PIN, GPIO_PIN_RESET);
 800168e:	2200      	movs	r2, #0
 8001690:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001694:	4803      	ldr	r0, [pc, #12]	; (80016a4 <setupMotorRod+0x24>)
 8001696:	f002 f9e1 	bl	8003a5c <HAL_GPIO_WritePin>
}
 800169a:	bf00      	nop
 800169c:	bd80      	pop	{r7, pc}
 800169e:	bf00      	nop
 80016a0:	40020c00 	.word	0x40020c00
 80016a4:	40020800 	.word	0x40020800

080016a8 <setupMotorSusan>:

void setupMotorSusan() {
 80016a8:	b580      	push	{r7, lr}
 80016aa:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SUSAN_SLEEP_PORT, SUSAN_SLEEP_PIN, GPIO_PIN_SET);
 80016ac:	2201      	movs	r2, #1
 80016ae:	2180      	movs	r1, #128	; 0x80
 80016b0:	4804      	ldr	r0, [pc, #16]	; (80016c4 <setupMotorSusan+0x1c>)
 80016b2:	f002 f9d3 	bl	8003a5c <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(SUSAN_ENABLE_PORT, SUSAN_ENABLE_PIN, GPIO_PIN_RESET);
 80016b6:	2200      	movs	r2, #0
 80016b8:	2110      	movs	r1, #16
 80016ba:	4802      	ldr	r0, [pc, #8]	; (80016c4 <setupMotorSusan+0x1c>)
 80016bc:	f002 f9ce 	bl	8003a5c <HAL_GPIO_WritePin>
}
 80016c0:	bf00      	nop
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40020400 	.word	0x40020400

080016c8 <turnOffMotorRod>:

void turnOffMotorRod() {
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(ROD_SLEEP_PORT, ROD_SLEEP_PIN, GPIO_PIN_RESET);
 80016cc:	2200      	movs	r2, #0
 80016ce:	2104      	movs	r1, #4
 80016d0:	4802      	ldr	r0, [pc, #8]	; (80016dc <turnOffMotorRod+0x14>)
 80016d2:	f002 f9c3 	bl	8003a5c <HAL_GPIO_WritePin>
}
 80016d6:	bf00      	nop
 80016d8:	bd80      	pop	{r7, pc}
 80016da:	bf00      	nop
 80016dc:	40020c00 	.word	0x40020c00

080016e0 <turnOffMotorSusan>:

void turnOffMotorSusan() {
 80016e0:	b580      	push	{r7, lr}
 80016e2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(SUSAN_SLEEP_PORT, SUSAN_SLEEP_PIN, GPIO_PIN_RESET);
 80016e4:	2200      	movs	r2, #0
 80016e6:	2180      	movs	r1, #128	; 0x80
 80016e8:	4802      	ldr	r0, [pc, #8]	; (80016f4 <turnOffMotorSusan+0x14>)
 80016ea:	f002 f9b7 	bl	8003a5c <HAL_GPIO_WritePin>
}
 80016ee:	bf00      	nop
 80016f0:	bd80      	pop	{r7, pc}
 80016f2:	bf00      	nop
 80016f4:	40020400 	.word	0x40020400

080016f8 <setupLightSensor>:
///////////////////////////////////////////////////////////////////

void setupLightSensor(uint8_t lightAddress) {
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b086      	sub	sp, #24
 80016fc:	af02      	add	r7, sp, #8
 80016fe:	4603      	mov	r3, r0
 8001700:	71fb      	strb	r3, [r7, #7]
	uint8_t data_send[3] = {0};
 8001702:	4b10      	ldr	r3, [pc, #64]	; (8001744 <setupLightSensor+0x4c>)
 8001704:	881b      	ldrh	r3, [r3, #0]
 8001706:	81bb      	strh	r3, [r7, #12]
 8001708:	2300      	movs	r3, #0
 800170a:	73bb      	strb	r3, [r7, #14]
	data_send[0] = 0x0A;
 800170c:	230a      	movs	r3, #10
 800170e:	733b      	strb	r3, [r7, #12]
	data_send[1] = 0x32;
 8001710:	2332      	movs	r3, #50	; 0x32
 8001712:	737b      	strb	r3, [r7, #13]
	data_send[2] = 0xF8;
 8001714:	23f8      	movs	r3, #248	; 0xf8
 8001716:	73bb      	strb	r3, [r7, #14]
	while (HAL_I2C_Master_Transmit(&hi2c3, (lightAddress << 1), data_send, 3, 20) != HAL_OK){}
 8001718:	bf00      	nop
 800171a:	79fb      	ldrb	r3, [r7, #7]
 800171c:	b29b      	uxth	r3, r3
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	b299      	uxth	r1, r3
 8001722:	f107 020c 	add.w	r2, r7, #12
 8001726:	2314      	movs	r3, #20
 8001728:	9300      	str	r3, [sp, #0]
 800172a:	2303      	movs	r3, #3
 800172c:	4806      	ldr	r0, [pc, #24]	; (8001748 <setupLightSensor+0x50>)
 800172e:	f002 faf3 	bl	8003d18 <HAL_I2C_Master_Transmit>
 8001732:	4603      	mov	r3, r0
 8001734:	2b00      	cmp	r3, #0
 8001736:	d1f0      	bne.n	800171a <setupLightSensor+0x22>
}
 8001738:	bf00      	nop
 800173a:	bf00      	nop
 800173c:	3710      	adds	r7, #16
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	0800aa08 	.word	0x0800aa08
 8001748:	200002b0 	.word	0x200002b0
 800174c:	00000000 	.word	0x00000000

08001750 <getLightData>:

float getLightData(uint8_t lightAddress) {
 8001750:	b5b0      	push	{r4, r5, r7, lr}
 8001752:	b08a      	sub	sp, #40	; 0x28
 8001754:	af02      	add	r7, sp, #8
 8001756:	4603      	mov	r3, r0
 8001758:	71fb      	strb	r3, [r7, #7]
	uint8_t data_send[4] = {0};
 800175a:	2300      	movs	r3, #0
 800175c:	613b      	str	r3, [r7, #16]
	uint8_t data_in [2] = {0};
 800175e:	2300      	movs	r3, #0
 8001760:	81bb      	strh	r3, [r7, #12]
	uint16_t exp;
	uint16_t man;
	uint16_t alldata;
	float ans = 0;
 8001762:	f04f 0300 	mov.w	r3, #0
 8001766:	61fb      	str	r3, [r7, #28]

	data_send[0] = 0x00;
 8001768:	2300      	movs	r3, #0
 800176a:	743b      	strb	r3, [r7, #16]
	while (HAL_I2C_GetState(&hi2c3) != HAL_I2C_STATE_READY){}
 800176c:	bf00      	nop
 800176e:	483c      	ldr	r0, [pc, #240]	; (8001860 <getLightData+0x110>)
 8001770:	f002 fdf6 	bl	8004360 <HAL_I2C_GetState>
 8001774:	4603      	mov	r3, r0
 8001776:	2b20      	cmp	r3, #32
 8001778:	d1f9      	bne.n	800176e <getLightData+0x1e>
	while (HAL_I2C_Master_Transmit(&hi2c3, (lightAddress << 1), data_send, 1, 20) != HAL_OK){}
 800177a:	bf00      	nop
 800177c:	79fb      	ldrb	r3, [r7, #7]
 800177e:	b29b      	uxth	r3, r3
 8001780:	005b      	lsls	r3, r3, #1
 8001782:	b299      	uxth	r1, r3
 8001784:	f107 0210 	add.w	r2, r7, #16
 8001788:	2314      	movs	r3, #20
 800178a:	9300      	str	r3, [sp, #0]
 800178c:	2301      	movs	r3, #1
 800178e:	4834      	ldr	r0, [pc, #208]	; (8001860 <getLightData+0x110>)
 8001790:	f002 fac2 	bl	8003d18 <HAL_I2C_Master_Transmit>
 8001794:	4603      	mov	r3, r0
 8001796:	2b00      	cmp	r3, #0
 8001798:	d1f0      	bne.n	800177c <getLightData+0x2c>
	while (HAL_I2C_GetState(&hi2c3) != HAL_I2C_STATE_READY){}
 800179a:	bf00      	nop
 800179c:	4830      	ldr	r0, [pc, #192]	; (8001860 <getLightData+0x110>)
 800179e:	f002 fddf 	bl	8004360 <HAL_I2C_GetState>
 80017a2:	4603      	mov	r3, r0
 80017a4:	2b20      	cmp	r3, #32
 80017a6:	d1f9      	bne.n	800179c <getLightData+0x4c>
	while (HAL_I2C_Master_Receive(&hi2c3, (lightAddress << 1 | 1), data_in, 2, HAL_MAX_DELAY)){}
 80017a8:	bf00      	nop
 80017aa:	79fb      	ldrb	r3, [r7, #7]
 80017ac:	005b      	lsls	r3, r3, #1
 80017ae:	b21b      	sxth	r3, r3
 80017b0:	f043 0301 	orr.w	r3, r3, #1
 80017b4:	b21b      	sxth	r3, r3
 80017b6:	b299      	uxth	r1, r3
 80017b8:	f107 020c 	add.w	r2, r7, #12
 80017bc:	f04f 33ff 	mov.w	r3, #4294967295
 80017c0:	9300      	str	r3, [sp, #0]
 80017c2:	2302      	movs	r3, #2
 80017c4:	4826      	ldr	r0, [pc, #152]	; (8001860 <getLightData+0x110>)
 80017c6:	f002 fba5 	bl	8003f14 <HAL_I2C_Master_Receive>
 80017ca:	4603      	mov	r3, r0
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d1ec      	bne.n	80017aa <getLightData+0x5a>

	alldata = data_in[0];
 80017d0:	7b3b      	ldrb	r3, [r7, #12]
 80017d2:	837b      	strh	r3, [r7, #26]
	alldata = (alldata << 8) | data_in[1];
 80017d4:	8b7b      	ldrh	r3, [r7, #26]
 80017d6:	021b      	lsls	r3, r3, #8
 80017d8:	b21a      	sxth	r2, r3
 80017da:	7b7b      	ldrb	r3, [r7, #13]
 80017dc:	b21b      	sxth	r3, r3
 80017de:	4313      	orrs	r3, r2
 80017e0:	b21b      	sxth	r3, r3
 80017e2:	837b      	strh	r3, [r7, #26]
	man = alldata & 0x0FFF;
 80017e4:	8b7b      	ldrh	r3, [r7, #26]
 80017e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80017ea:	833b      	strh	r3, [r7, #24]
	exp = (alldata & 0xF000) >> 12;
 80017ec:	8b7b      	ldrh	r3, [r7, #26]
 80017ee:	0b1b      	lsrs	r3, r3, #12
 80017f0:	82fb      	strh	r3, [r7, #22]

	ans = man * (0.01 * pow(2,exp));
 80017f2:	8b3b      	ldrh	r3, [r7, #24]
 80017f4:	4618      	mov	r0, r3
 80017f6:	f7fe fe9d 	bl	8000534 <__aeabi_i2d>
 80017fa:	4604      	mov	r4, r0
 80017fc:	460d      	mov	r5, r1
 80017fe:	8afb      	ldrh	r3, [r7, #22]
 8001800:	4618      	mov	r0, r3
 8001802:	f7fe fe87 	bl	8000514 <__aeabi_ui2d>
 8001806:	4602      	mov	r2, r0
 8001808:	460b      	mov	r3, r1
 800180a:	ec43 2b11 	vmov	d1, r2, r3
 800180e:	ed9f 0b10 	vldr	d0, [pc, #64]	; 8001850 <getLightData+0x100>
 8001812:	f007 ff0d 	bl	8009630 <pow>
 8001816:	ec51 0b10 	vmov	r0, r1, d0
 800181a:	a30f      	add	r3, pc, #60	; (adr r3, 8001858 <getLightData+0x108>)
 800181c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001820:	f7fe fef2 	bl	8000608 <__aeabi_dmul>
 8001824:	4602      	mov	r2, r0
 8001826:	460b      	mov	r3, r1
 8001828:	4620      	mov	r0, r4
 800182a:	4629      	mov	r1, r5
 800182c:	f7fe feec 	bl	8000608 <__aeabi_dmul>
 8001830:	4602      	mov	r2, r0
 8001832:	460b      	mov	r3, r1
 8001834:	4610      	mov	r0, r2
 8001836:	4619      	mov	r1, r3
 8001838:	f7ff f9be 	bl	8000bb8 <__aeabi_d2f>
 800183c:	4603      	mov	r3, r0
 800183e:	61fb      	str	r3, [r7, #28]

	return ans;
 8001840:	69fb      	ldr	r3, [r7, #28]
 8001842:	ee07 3a90 	vmov	s15, r3
}
 8001846:	eeb0 0a67 	vmov.f32	s0, s15
 800184a:	3720      	adds	r7, #32
 800184c:	46bd      	mov	sp, r7
 800184e:	bdb0      	pop	{r4, r5, r7, pc}
 8001850:	00000000 	.word	0x00000000
 8001854:	40000000 	.word	0x40000000
 8001858:	47ae147b 	.word	0x47ae147b
 800185c:	3f847ae1 	.word	0x3f847ae1
 8001860:	200002b0 	.word	0x200002b0
 8001864:	00000000 	.word	0x00000000

08001868 <getSolarPanelVoltage>:


float getSolarPanelVoltage() {
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0
	unsigned int analogValue = 0;
 800186e:	2300      	movs	r3, #0
 8001870:	617b      	str	r3, [r7, #20]

	HAL_ADC_Start(&hadc1);
 8001872:	4827      	ldr	r0, [pc, #156]	; (8001910 <getSolarPanelVoltage+0xa8>)
 8001874:	f001 fa1c 	bl	8002cb0 <HAL_ADC_Start>
	if(HAL_ADC_PollForConversion(&hadc1, 300) == HAL_OK) {
 8001878:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800187c:	4824      	ldr	r0, [pc, #144]	; (8001910 <getSolarPanelVoltage+0xa8>)
 800187e:	f001 fafe 	bl	8002e7e <HAL_ADC_PollForConversion>
 8001882:	4603      	mov	r3, r0
 8001884:	2b00      	cmp	r3, #0
 8001886:	d103      	bne.n	8001890 <getSolarPanelVoltage+0x28>
		analogValue = HAL_ADC_GetValue(&hadc1);
 8001888:	4821      	ldr	r0, [pc, #132]	; (8001910 <getSolarPanelVoltage+0xa8>)
 800188a:	f001 fb83 	bl	8002f94 <HAL_ADC_GetValue>
 800188e:	6178      	str	r0, [r7, #20]
	}

	HAL_ADC_Stop(&hadc1);
 8001890:	481f      	ldr	r0, [pc, #124]	; (8001910 <getSolarPanelVoltage+0xa8>)
 8001892:	f001 fac1 	bl	8002e18 <HAL_ADC_Stop>

	//Value obtained from voltage divider
	int voltageDividerLargeRes = 14;
 8001896:	230e      	movs	r3, #14
 8001898:	613b      	str	r3, [r7, #16]
	float voltageDividerSmallRes = 3.1;
 800189a:	4b1e      	ldr	r3, [pc, #120]	; (8001914 <getSolarPanelVoltage+0xac>)
 800189c:	60fb      	str	r3, [r7, #12]
	float measuredVoltage = (analogValue * 3.1 /  4096);
 800189e:	6978      	ldr	r0, [r7, #20]
 80018a0:	f7fe fe38 	bl	8000514 <__aeabi_ui2d>
 80018a4:	a318      	add	r3, pc, #96	; (adr r3, 8001908 <getSolarPanelVoltage+0xa0>)
 80018a6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018aa:	f7fe fead 	bl	8000608 <__aeabi_dmul>
 80018ae:	4602      	mov	r2, r0
 80018b0:	460b      	mov	r3, r1
 80018b2:	4610      	mov	r0, r2
 80018b4:	4619      	mov	r1, r3
 80018b6:	f04f 0200 	mov.w	r2, #0
 80018ba:	4b17      	ldr	r3, [pc, #92]	; (8001918 <getSolarPanelVoltage+0xb0>)
 80018bc:	f7fe ffce 	bl	800085c <__aeabi_ddiv>
 80018c0:	4602      	mov	r2, r0
 80018c2:	460b      	mov	r3, r1
 80018c4:	4610      	mov	r0, r2
 80018c6:	4619      	mov	r1, r3
 80018c8:	f7ff f976 	bl	8000bb8 <__aeabi_d2f>
 80018cc:	4603      	mov	r3, r0
 80018ce:	60bb      	str	r3, [r7, #8]
	float solarPanelVoltage = (measuredVoltage * (voltageDividerLargeRes + voltageDividerSmallRes) / voltageDividerSmallRes);
 80018d0:	693b      	ldr	r3, [r7, #16]
 80018d2:	ee07 3a90 	vmov	s15, r3
 80018d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018da:	edd7 7a03 	vldr	s15, [r7, #12]
 80018de:	ee37 7a27 	vadd.f32	s14, s14, s15
 80018e2:	edd7 7a02 	vldr	s15, [r7, #8]
 80018e6:	ee67 6a27 	vmul.f32	s13, s14, s15
 80018ea:	ed97 7a03 	vldr	s14, [r7, #12]
 80018ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80018f2:	edc7 7a01 	vstr	s15, [r7, #4]

	return solarPanelVoltage;
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	ee07 3a90 	vmov	s15, r3
}
 80018fc:	eeb0 0a67 	vmov.f32	s0, s15
 8001900:	3718      	adds	r7, #24
 8001902:	46bd      	mov	sp, r7
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	cccccccd 	.word	0xcccccccd
 800190c:	4008cccc 	.word	0x4008cccc
 8001910:	20000214 	.word	0x20000214
 8001914:	40466666 	.word	0x40466666
 8001918:	40b00000 	.word	0x40b00000

0800191c <getGpsData>:

void getGpsData(float* lat, float* longi, float* time, float* date, char* longDir, char* latDir) {
 800191c:	b5b0      	push	{r4, r5, r7, lr}
 800191e:	b0b8      	sub	sp, #224	; 0xe0
 8001920:	af02      	add	r7, sp, #8
 8001922:	60f8      	str	r0, [r7, #12]
 8001924:	60b9      	str	r1, [r7, #8]
 8001926:	607a      	str	r2, [r7, #4]
 8001928:	603b      	str	r3, [r7, #0]
	uint8_t gpsDataTx [10] = {0}; //Data to send to GPS module
 800192a:	2300      	movs	r3, #0
 800192c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8001930:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001934:	2200      	movs	r2, #0
 8001936:	601a      	str	r2, [r3, #0]
 8001938:	809a      	strh	r2, [r3, #4]
	uint8_t gpsDataReady [2] = {0}; //Data to check if gps module ready
 800193a:	2300      	movs	r3, #0
 800193c:	f8a7 30a4 	strh.w	r3, [r7, #164]	; 0xa4
	uint8_t gpsDataRx1 [32] = {0}; //Buffer 1
 8001940:	2300      	movs	r3, #0
 8001942:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8001946:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	605a      	str	r2, [r3, #4]
 8001950:	609a      	str	r2, [r3, #8]
 8001952:	60da      	str	r2, [r3, #12]
 8001954:	611a      	str	r2, [r3, #16]
 8001956:	615a      	str	r2, [r3, #20]
 8001958:	619a      	str	r2, [r3, #24]
	uint8_t gpsDataRx2 [32] = {0}; //Buffer 2
 800195a:	2300      	movs	r3, #0
 800195c:	667b      	str	r3, [r7, #100]	; 0x64
 800195e:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001962:	2200      	movs	r2, #0
 8001964:	601a      	str	r2, [r3, #0]
 8001966:	605a      	str	r2, [r3, #4]
 8001968:	609a      	str	r2, [r3, #8]
 800196a:	60da      	str	r2, [r3, #12]
 800196c:	611a      	str	r2, [r3, #16]
 800196e:	615a      	str	r2, [r3, #20]
 8001970:	619a      	str	r2, [r3, #24]
	uint8_t gpsDataRx3 [32] = {0}; //Buffer 3
 8001972:	2300      	movs	r3, #0
 8001974:	647b      	str	r3, [r7, #68]	; 0x44
 8001976:	f107 0348 	add.w	r3, r7, #72	; 0x48
 800197a:	2200      	movs	r2, #0
 800197c:	601a      	str	r2, [r3, #0]
 800197e:	605a      	str	r2, [r3, #4]
 8001980:	609a      	str	r2, [r3, #8]
 8001982:	60da      	str	r2, [r3, #12]
 8001984:	611a      	str	r2, [r3, #16]
 8001986:	615a      	str	r2, [r3, #20]
 8001988:	619a      	str	r2, [r3, #24]
	uint8_t gpsDataRx4 [4] = {0}; //Buffer 4
 800198a:	2300      	movs	r3, #0
 800198c:	643b      	str	r3, [r7, #64]	; 0x40

	//////////////////////////////////////////////////////////////////////////////////////////
	//INITIALIZATION
	gpsDataTx[0] = 0xB5;
 800198e:	23b5      	movs	r3, #181	; 0xb5
 8001990:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
	gpsDataTx[1] = 0x62;
 8001994:	2362      	movs	r3, #98	; 0x62
 8001996:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9
	gpsDataTx[2] = 0xF0;
 800199a:	23f0      	movs	r3, #240	; 0xf0
 800199c:	f887 30aa 	strb.w	r3, [r7, #170]	; 0xaa
	gpsDataTx[3] = 0x04;
 80019a0:	2304      	movs	r3, #4
 80019a2:	f887 30ab 	strb.w	r3, [r7, #171]	; 0xab

	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 80019a6:	bf00      	nop
 80019a8:	480e      	ldr	r0, [pc, #56]	; (80019e4 <getGpsData+0xc8>)
 80019aa:	f002 fcd9 	bl	8004360 <HAL_I2C_GetState>
 80019ae:	4603      	mov	r3, r0
 80019b0:	2b20      	cmp	r3, #32
 80019b2:	d1f9      	bne.n	80019a8 <getGpsData+0x8c>
	while (HAL_I2C_Master_Transmit(&hi2c1, (gpsAddress << 1), gpsDataTx, 4, 20) != HAL_OK){}
 80019b4:	bf00      	nop
 80019b6:	4b0c      	ldr	r3, [pc, #48]	; (80019e8 <getGpsData+0xcc>)
 80019b8:	881b      	ldrh	r3, [r3, #0]
 80019ba:	005b      	lsls	r3, r3, #1
 80019bc:	b299      	uxth	r1, r3
 80019be:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80019c2:	2314      	movs	r3, #20
 80019c4:	9300      	str	r3, [sp, #0]
 80019c6:	2304      	movs	r3, #4
 80019c8:	4806      	ldr	r0, [pc, #24]	; (80019e4 <getGpsData+0xc8>)
 80019ca:	f002 f9a5 	bl	8003d18 <HAL_I2C_Master_Transmit>
 80019ce:	4603      	mov	r3, r0
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d1f0      	bne.n	80019b6 <getGpsData+0x9a>

//		/////////////////////////////////////////////////////////////////////////////////////////
//
//		//WAITING FOR DATA READY
	gpsDataReady[0] = 0;
 80019d4:	2300      	movs	r3, #0
 80019d6:	f887 30a4 	strb.w	r3, [r7, #164]	; 0xa4
	gpsDataReady[1] = 0;
 80019da:	2300      	movs	r3, #0
 80019dc:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
	while ((gpsDataReady[0] == 0) && (gpsDataReady[1] == 0)) //We leave as soon as read something non zero
 80019e0:	e02b      	b.n	8001a3a <getGpsData+0x11e>
 80019e2:	bf00      	nop
 80019e4:	2000025c 	.word	0x2000025c
 80019e8:	20000002 	.word	0x20000002
	{
		gpsDataTx[0] = 0xFD;
 80019ec:	23fd      	movs	r3, #253	; 0xfd
 80019ee:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
		HAL_I2C_Master_Transmit(&hi2c1, (gpsAddress << 1), gpsDataTx, 1, HAL_MAX_DELAY);
 80019f2:	4bb5      	ldr	r3, [pc, #724]	; (8001cc8 <getGpsData+0x3ac>)
 80019f4:	881b      	ldrh	r3, [r3, #0]
 80019f6:	005b      	lsls	r3, r3, #1
 80019f8:	b299      	uxth	r1, r3
 80019fa:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80019fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001a02:	9300      	str	r3, [sp, #0]
 8001a04:	2301      	movs	r3, #1
 8001a06:	48b1      	ldr	r0, [pc, #708]	; (8001ccc <getGpsData+0x3b0>)
 8001a08:	f002 f986 	bl	8003d18 <HAL_I2C_Master_Transmit>
		gpsDataReady[0] = 0;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	f887 30a4 	strb.w	r3, [r7, #164]	; 0xa4
		gpsDataReady[1] = 0;
 8001a12:	2300      	movs	r3, #0
 8001a14:	f887 30a5 	strb.w	r3, [r7, #165]	; 0xa5
		HAL_I2C_Master_Receive(&hi2c1, (gpsAddress << 1 | 1), gpsDataReady, 2, HAL_MAX_DELAY);
 8001a18:	4bab      	ldr	r3, [pc, #684]	; (8001cc8 <getGpsData+0x3ac>)
 8001a1a:	881b      	ldrh	r3, [r3, #0]
 8001a1c:	005b      	lsls	r3, r3, #1
 8001a1e:	b21b      	sxth	r3, r3
 8001a20:	f043 0301 	orr.w	r3, r3, #1
 8001a24:	b21b      	sxth	r3, r3
 8001a26:	b299      	uxth	r1, r3
 8001a28:	f107 02a4 	add.w	r2, r7, #164	; 0xa4
 8001a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8001a30:	9300      	str	r3, [sp, #0]
 8001a32:	2302      	movs	r3, #2
 8001a34:	48a5      	ldr	r0, [pc, #660]	; (8001ccc <getGpsData+0x3b0>)
 8001a36:	f002 fa6d 	bl	8003f14 <HAL_I2C_Master_Receive>
	while ((gpsDataReady[0] == 0) && (gpsDataReady[1] == 0)) //We leave as soon as read something non zero
 8001a3a:	f897 30a4 	ldrb.w	r3, [r7, #164]	; 0xa4
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d103      	bne.n	8001a4a <getGpsData+0x12e>
 8001a42:	f897 30a5 	ldrb.w	r3, [r7, #165]	; 0xa5
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d0d0      	beq.n	80019ec <getGpsData+0xd0>
	}


//		//Buffer 1
	gpsDataTx[0] = 0xFF;
 8001a4a:	23ff      	movs	r3, #255	; 0xff
 8001a4c:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 8001a50:	bf00      	nop
 8001a52:	489e      	ldr	r0, [pc, #632]	; (8001ccc <getGpsData+0x3b0>)
 8001a54:	f002 fc84 	bl	8004360 <HAL_I2C_GetState>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b20      	cmp	r3, #32
 8001a5c:	d1f9      	bne.n	8001a52 <getGpsData+0x136>
	while (HAL_I2C_Master_Transmit(&hi2c1, (gpsAddress << 1), gpsDataTx, 1, 20) != HAL_OK){}
 8001a5e:	bf00      	nop
 8001a60:	4b99      	ldr	r3, [pc, #612]	; (8001cc8 <getGpsData+0x3ac>)
 8001a62:	881b      	ldrh	r3, [r3, #0]
 8001a64:	005b      	lsls	r3, r3, #1
 8001a66:	b299      	uxth	r1, r3
 8001a68:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001a6c:	2314      	movs	r3, #20
 8001a6e:	9300      	str	r3, [sp, #0]
 8001a70:	2301      	movs	r3, #1
 8001a72:	4896      	ldr	r0, [pc, #600]	; (8001ccc <getGpsData+0x3b0>)
 8001a74:	f002 f950 	bl	8003d18 <HAL_I2C_Master_Transmit>
 8001a78:	4603      	mov	r3, r0
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	d1f0      	bne.n	8001a60 <getGpsData+0x144>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 8001a7e:	bf00      	nop
 8001a80:	4892      	ldr	r0, [pc, #584]	; (8001ccc <getGpsData+0x3b0>)
 8001a82:	f002 fc6d 	bl	8004360 <HAL_I2C_GetState>
 8001a86:	4603      	mov	r3, r0
 8001a88:	2b20      	cmp	r3, #32
 8001a8a:	d1f9      	bne.n	8001a80 <getGpsData+0x164>
	while (HAL_I2C_Master_Receive(&hi2c1, (gpsAddress << 1 | 1), gpsDataRx1, 32, HAL_MAX_DELAY)){}
 8001a8c:	bf00      	nop
 8001a8e:	4b8e      	ldr	r3, [pc, #568]	; (8001cc8 <getGpsData+0x3ac>)
 8001a90:	881b      	ldrh	r3, [r3, #0]
 8001a92:	005b      	lsls	r3, r3, #1
 8001a94:	b21b      	sxth	r3, r3
 8001a96:	f043 0301 	orr.w	r3, r3, #1
 8001a9a:	b21b      	sxth	r3, r3
 8001a9c:	b299      	uxth	r1, r3
 8001a9e:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8001aa2:	f04f 33ff 	mov.w	r3, #4294967295
 8001aa6:	9300      	str	r3, [sp, #0]
 8001aa8:	2320      	movs	r3, #32
 8001aaa:	4888      	ldr	r0, [pc, #544]	; (8001ccc <getGpsData+0x3b0>)
 8001aac:	f002 fa32 	bl	8003f14 <HAL_I2C_Master_Receive>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d1eb      	bne.n	8001a8e <getGpsData+0x172>
//
//		//Buffer 2
	gpsDataTx[0] = 0xFF;
 8001ab6:	23ff      	movs	r3, #255	; 0xff
 8001ab8:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 8001abc:	bf00      	nop
 8001abe:	4883      	ldr	r0, [pc, #524]	; (8001ccc <getGpsData+0x3b0>)
 8001ac0:	f002 fc4e 	bl	8004360 <HAL_I2C_GetState>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b20      	cmp	r3, #32
 8001ac8:	d1f9      	bne.n	8001abe <getGpsData+0x1a2>
	while (HAL_I2C_Master_Transmit(&hi2c1, (gpsAddress << 1), gpsDataTx, 1, 20) != HAL_OK){}
 8001aca:	bf00      	nop
 8001acc:	4b7e      	ldr	r3, [pc, #504]	; (8001cc8 <getGpsData+0x3ac>)
 8001ace:	881b      	ldrh	r3, [r3, #0]
 8001ad0:	005b      	lsls	r3, r3, #1
 8001ad2:	b299      	uxth	r1, r3
 8001ad4:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001ad8:	2314      	movs	r3, #20
 8001ada:	9300      	str	r3, [sp, #0]
 8001adc:	2301      	movs	r3, #1
 8001ade:	487b      	ldr	r0, [pc, #492]	; (8001ccc <getGpsData+0x3b0>)
 8001ae0:	f002 f91a 	bl	8003d18 <HAL_I2C_Master_Transmit>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d1f0      	bne.n	8001acc <getGpsData+0x1b0>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 8001aea:	bf00      	nop
 8001aec:	4877      	ldr	r0, [pc, #476]	; (8001ccc <getGpsData+0x3b0>)
 8001aee:	f002 fc37 	bl	8004360 <HAL_I2C_GetState>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b20      	cmp	r3, #32
 8001af6:	d1f9      	bne.n	8001aec <getGpsData+0x1d0>
	while (HAL_I2C_Master_Receive(&hi2c1, (gpsAddress << 1 | 1), gpsDataRx2, 32, HAL_MAX_DELAY)){}
 8001af8:	bf00      	nop
 8001afa:	4b73      	ldr	r3, [pc, #460]	; (8001cc8 <getGpsData+0x3ac>)
 8001afc:	881b      	ldrh	r3, [r3, #0]
 8001afe:	005b      	lsls	r3, r3, #1
 8001b00:	b21b      	sxth	r3, r3
 8001b02:	f043 0301 	orr.w	r3, r3, #1
 8001b06:	b21b      	sxth	r3, r3
 8001b08:	b299      	uxth	r1, r3
 8001b0a:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8001b12:	9300      	str	r3, [sp, #0]
 8001b14:	2320      	movs	r3, #32
 8001b16:	486d      	ldr	r0, [pc, #436]	; (8001ccc <getGpsData+0x3b0>)
 8001b18:	f002 f9fc 	bl	8003f14 <HAL_I2C_Master_Receive>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	2b00      	cmp	r3, #0
 8001b20:	d1eb      	bne.n	8001afa <getGpsData+0x1de>
//
//		//Buffer 3
	gpsDataTx[0] = 0xFF;
 8001b22:	23ff      	movs	r3, #255	; 0xff
 8001b24:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 8001b28:	bf00      	nop
 8001b2a:	4868      	ldr	r0, [pc, #416]	; (8001ccc <getGpsData+0x3b0>)
 8001b2c:	f002 fc18 	bl	8004360 <HAL_I2C_GetState>
 8001b30:	4603      	mov	r3, r0
 8001b32:	2b20      	cmp	r3, #32
 8001b34:	d1f9      	bne.n	8001b2a <getGpsData+0x20e>
	while (HAL_I2C_Master_Transmit(&hi2c1, (gpsAddress << 1), gpsDataTx, 1, 20) != HAL_OK){}
 8001b36:	bf00      	nop
 8001b38:	4b63      	ldr	r3, [pc, #396]	; (8001cc8 <getGpsData+0x3ac>)
 8001b3a:	881b      	ldrh	r3, [r3, #0]
 8001b3c:	005b      	lsls	r3, r3, #1
 8001b3e:	b299      	uxth	r1, r3
 8001b40:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001b44:	2314      	movs	r3, #20
 8001b46:	9300      	str	r3, [sp, #0]
 8001b48:	2301      	movs	r3, #1
 8001b4a:	4860      	ldr	r0, [pc, #384]	; (8001ccc <getGpsData+0x3b0>)
 8001b4c:	f002 f8e4 	bl	8003d18 <HAL_I2C_Master_Transmit>
 8001b50:	4603      	mov	r3, r0
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d1f0      	bne.n	8001b38 <getGpsData+0x21c>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 8001b56:	bf00      	nop
 8001b58:	485c      	ldr	r0, [pc, #368]	; (8001ccc <getGpsData+0x3b0>)
 8001b5a:	f002 fc01 	bl	8004360 <HAL_I2C_GetState>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b20      	cmp	r3, #32
 8001b62:	d1f9      	bne.n	8001b58 <getGpsData+0x23c>
	while (HAL_I2C_Master_Receive(&hi2c1, (gpsAddress << 1 | 1), gpsDataRx3, 32, HAL_MAX_DELAY)){}
 8001b64:	bf00      	nop
 8001b66:	4b58      	ldr	r3, [pc, #352]	; (8001cc8 <getGpsData+0x3ac>)
 8001b68:	881b      	ldrh	r3, [r3, #0]
 8001b6a:	005b      	lsls	r3, r3, #1
 8001b6c:	b21b      	sxth	r3, r3
 8001b6e:	f043 0301 	orr.w	r3, r3, #1
 8001b72:	b21b      	sxth	r3, r3
 8001b74:	b299      	uxth	r1, r3
 8001b76:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8001b7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b7e:	9300      	str	r3, [sp, #0]
 8001b80:	2320      	movs	r3, #32
 8001b82:	4852      	ldr	r0, [pc, #328]	; (8001ccc <getGpsData+0x3b0>)
 8001b84:	f002 f9c6 	bl	8003f14 <HAL_I2C_Master_Receive>
 8001b88:	4603      	mov	r3, r0
 8001b8a:	2b00      	cmp	r3, #0
 8001b8c:	d1eb      	bne.n	8001b66 <getGpsData+0x24a>

	//Buffer 4
	gpsDataTx[0] = 0xFF;
 8001b8e:	23ff      	movs	r3, #255	; 0xff
 8001b90:	f887 30a8 	strb.w	r3, [r7, #168]	; 0xa8
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 8001b94:	bf00      	nop
 8001b96:	484d      	ldr	r0, [pc, #308]	; (8001ccc <getGpsData+0x3b0>)
 8001b98:	f002 fbe2 	bl	8004360 <HAL_I2C_GetState>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b20      	cmp	r3, #32
 8001ba0:	d1f9      	bne.n	8001b96 <getGpsData+0x27a>
	while (HAL_I2C_Master_Transmit(&hi2c1, (gpsAddress << 1), gpsDataTx, 1, 20) != HAL_OK){}
 8001ba2:	bf00      	nop
 8001ba4:	4b48      	ldr	r3, [pc, #288]	; (8001cc8 <getGpsData+0x3ac>)
 8001ba6:	881b      	ldrh	r3, [r3, #0]
 8001ba8:	005b      	lsls	r3, r3, #1
 8001baa:	b299      	uxth	r1, r3
 8001bac:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 8001bb0:	2314      	movs	r3, #20
 8001bb2:	9300      	str	r3, [sp, #0]
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	4845      	ldr	r0, [pc, #276]	; (8001ccc <getGpsData+0x3b0>)
 8001bb8:	f002 f8ae 	bl	8003d18 <HAL_I2C_Master_Transmit>
 8001bbc:	4603      	mov	r3, r0
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d1f0      	bne.n	8001ba4 <getGpsData+0x288>
	while (HAL_I2C_GetState(&hi2c1) != HAL_I2C_STATE_READY){}
 8001bc2:	bf00      	nop
 8001bc4:	4841      	ldr	r0, [pc, #260]	; (8001ccc <getGpsData+0x3b0>)
 8001bc6:	f002 fbcb 	bl	8004360 <HAL_I2C_GetState>
 8001bca:	4603      	mov	r3, r0
 8001bcc:	2b20      	cmp	r3, #32
 8001bce:	d1f9      	bne.n	8001bc4 <getGpsData+0x2a8>
	while (HAL_I2C_Master_Receive(&hi2c1, (gpsAddress << 1 | 1), gpsDataRx4, 4, HAL_MAX_DELAY)){}
 8001bd0:	bf00      	nop
 8001bd2:	4b3d      	ldr	r3, [pc, #244]	; (8001cc8 <getGpsData+0x3ac>)
 8001bd4:	881b      	ldrh	r3, [r3, #0]
 8001bd6:	005b      	lsls	r3, r3, #1
 8001bd8:	b21b      	sxth	r3, r3
 8001bda:	f043 0301 	orr.w	r3, r3, #1
 8001bde:	b21b      	sxth	r3, r3
 8001be0:	b299      	uxth	r1, r3
 8001be2:	f107 0240 	add.w	r2, r7, #64	; 0x40
 8001be6:	f04f 33ff 	mov.w	r3, #4294967295
 8001bea:	9300      	str	r3, [sp, #0]
 8001bec:	2304      	movs	r3, #4
 8001bee:	4837      	ldr	r0, [pc, #220]	; (8001ccc <getGpsData+0x3b0>)
 8001bf0:	f002 f990 	bl	8003f14 <HAL_I2C_Master_Receive>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d1eb      	bne.n	8001bd2 <getGpsData+0x2b6>


	//Create concaterated buffer
	 size_t totalSize = sizeof(gpsDataRx1) + sizeof(gpsDataRx2) + sizeof(gpsDataRx3) + sizeof(gpsDataRx4);
 8001bfa:	2364      	movs	r3, #100	; 0x64
 8001bfc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

	// Allocate memory for the concatenated array
	uint8_t *concatenatedArray = (uint8_t *)malloc(totalSize);
 8001c00:	f8d7 00c8 	ldr.w	r0, [r7, #200]	; 0xc8
 8001c04:	f004 fd96 	bl	8006734 <malloc>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4

	// Copy the contents of each array into the concatenated array
	size_t offset = 0;
 8001c0e:	2300      	movs	r3, #0
 8001c10:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	memcpy(concatenatedArray + offset, gpsDataRx1, sizeof(gpsDataRx1));
 8001c14:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8001c18:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001c1c:	4413      	add	r3, r2
 8001c1e:	461d      	mov	r5, r3
 8001c20:	f107 0484 	add.w	r4, r7, #132	; 0x84
 8001c24:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c26:	6028      	str	r0, [r5, #0]
 8001c28:	6069      	str	r1, [r5, #4]
 8001c2a:	60aa      	str	r2, [r5, #8]
 8001c2c:	60eb      	str	r3, [r5, #12]
 8001c2e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c30:	6128      	str	r0, [r5, #16]
 8001c32:	6169      	str	r1, [r5, #20]
 8001c34:	61aa      	str	r2, [r5, #24]
 8001c36:	61eb      	str	r3, [r5, #28]
	offset += sizeof(gpsDataRx1);
 8001c38:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001c3c:	3320      	adds	r3, #32
 8001c3e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	memcpy(concatenatedArray + offset, gpsDataRx2, sizeof(gpsDataRx2));
 8001c42:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8001c46:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001c4a:	4413      	add	r3, r2
 8001c4c:	461d      	mov	r5, r3
 8001c4e:	f107 0464 	add.w	r4, r7, #100	; 0x64
 8001c52:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c54:	6028      	str	r0, [r5, #0]
 8001c56:	6069      	str	r1, [r5, #4]
 8001c58:	60aa      	str	r2, [r5, #8]
 8001c5a:	60eb      	str	r3, [r5, #12]
 8001c5c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c5e:	6128      	str	r0, [r5, #16]
 8001c60:	6169      	str	r1, [r5, #20]
 8001c62:	61aa      	str	r2, [r5, #24]
 8001c64:	61eb      	str	r3, [r5, #28]
	offset += sizeof(gpsDataRx2);
 8001c66:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001c6a:	3320      	adds	r3, #32
 8001c6c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	memcpy(concatenatedArray + offset, gpsDataRx3, sizeof(gpsDataRx3));
 8001c70:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8001c74:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001c78:	4413      	add	r3, r2
 8001c7a:	461d      	mov	r5, r3
 8001c7c:	f107 0444 	add.w	r4, r7, #68	; 0x44
 8001c80:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c82:	6028      	str	r0, [r5, #0]
 8001c84:	6069      	str	r1, [r5, #4]
 8001c86:	60aa      	str	r2, [r5, #8]
 8001c88:	60eb      	str	r3, [r5, #12]
 8001c8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c8c:	6128      	str	r0, [r5, #16]
 8001c8e:	6169      	str	r1, [r5, #20]
 8001c90:	61aa      	str	r2, [r5, #24]
 8001c92:	61eb      	str	r3, [r5, #28]
	offset += sizeof(gpsDataRx3);
 8001c94:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001c98:	3320      	adds	r3, #32
 8001c9a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
	memcpy(concatenatedArray + offset, gpsDataRx4, sizeof(gpsDataRx4));
 8001c9e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8001ca2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001ca6:	4413      	add	r3, r2
 8001ca8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001caa:	601a      	str	r2, [r3, #0]


	//String comparisons
	const char* GNRMC = "NRMC,";
 8001cac:	4b08      	ldr	r3, [pc, #32]	; (8001cd0 <getGpsData+0x3b4>)
 8001cae:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
	const char* minus1 = "-1";
 8001cb2:	4b08      	ldr	r3, [pc, #32]	; (8001cd4 <getGpsData+0x3b8>)
 8001cb4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
	const char* comma = ",";
 8001cb8:	4b07      	ldr	r3, [pc, #28]	; (8001cd8 <getGpsData+0x3bc>)
 8001cba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4

	char* gpsDataList[12];

	for (int i = 0; i < 12; i++) {
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001cc4:	e017      	b.n	8001cf6 <getGpsData+0x3da>
 8001cc6:	bf00      	nop
 8001cc8:	20000002 	.word	0x20000002
 8001ccc:	2000025c 	.word	0x2000025c
 8001cd0:	0800aa0c 	.word	0x0800aa0c
 8001cd4:	0800aa14 	.word	0x0800aa14
 8001cd8:	0800aa18 	.word	0x0800aa18
	    gpsDataList[i] = "-1";
 8001cdc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001ce0:	009b      	lsls	r3, r3, #2
 8001ce2:	33d8      	adds	r3, #216	; 0xd8
 8001ce4:	443b      	add	r3, r7
 8001ce6:	4a99      	ldr	r2, [pc, #612]	; (8001f4c <getGpsData+0x630>)
 8001ce8:	f843 2cc8 	str.w	r2, [r3, #-200]
	for (int i = 0; i < 12; i++) {
 8001cec:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001cf0:	3301      	adds	r3, #1
 8001cf2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8001cf6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8001cfa:	2b0b      	cmp	r3, #11
 8001cfc:	ddee      	ble.n	8001cdc <getGpsData+0x3c0>
	}

	//Parsing the data and updating our values

	if (strncmp(concatenatedArray, GNRMC, strlen(GNRMC)) == 0) {
 8001cfe:	f8d7 00bc 	ldr.w	r0, [r7, #188]	; 0xbc
 8001d02:	f7fe fabd 	bl	8000280 <strlen>
 8001d06:	4603      	mov	r3, r0
 8001d08:	461a      	mov	r2, r3
 8001d0a:	f8d7 10bc 	ldr.w	r1, [r7, #188]	; 0xbc
 8001d0e:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8001d12:	f005 fbd8 	bl	80074c6 <strncmp>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d122      	bne.n	8001d62 <getGpsData+0x446>
		char* individualGpsData = strtok(concatenatedArray, ","); // Initialize strtok with the buffer
 8001d1c:	498c      	ldr	r1, [pc, #560]	; (8001f50 <getGpsData+0x634>)
 8001d1e:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8001d22:	f005 fbe3 	bl	80074ec <strtok>
 8001d26:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0

		int index = 0;
 8001d2a:	2300      	movs	r3, #0
 8001d2c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc

		while (individualGpsData != NULL) {
 8001d30:	e013      	b.n	8001d5a <getGpsData+0x43e>
			gpsDataList[index] = individualGpsData; // Store the token in an array
 8001d32:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001d36:	009b      	lsls	r3, r3, #2
 8001d38:	33d8      	adds	r3, #216	; 0xd8
 8001d3a:	443b      	add	r3, r7
 8001d3c:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8001d40:	f843 2cc8 	str.w	r2, [r3, #-200]
			individualGpsData = strtok(NULL, ","); // Get the next token
 8001d44:	4982      	ldr	r1, [pc, #520]	; (8001f50 <getGpsData+0x634>)
 8001d46:	2000      	movs	r0, #0
 8001d48:	f005 fbd0 	bl	80074ec <strtok>
 8001d4c:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
			index++;
 8001d50:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001d54:	3301      	adds	r3, #1
 8001d56:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
		while (individualGpsData != NULL) {
 8001d5a:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d1e7      	bne.n	8001d32 <getGpsData+0x416>
		}
	}

	//if the value is different from both -1 and ,, we update our time
	if ((strncmp(gpsDataList[1], minus1, strlen(minus1)) != 0) &&
 8001d62:	697c      	ldr	r4, [r7, #20]
 8001d64:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8001d68:	f7fe fa8a 	bl	8000280 <strlen>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	461a      	mov	r2, r3
 8001d70:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8001d74:	4620      	mov	r0, r4
 8001d76:	f005 fba6 	bl	80074c6 <strncmp>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d019      	beq.n	8001db4 <getGpsData+0x498>
	   (strncmp(gpsDataList[1], comma, strlen(comma)) != 0)) {
 8001d80:	697c      	ldr	r4, [r7, #20]
 8001d82:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8001d86:	f7fe fa7b 	bl	8000280 <strlen>
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	461a      	mov	r2, r3
 8001d8e:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 8001d92:	4620      	mov	r0, r4
 8001d94:	f005 fb97 	bl	80074c6 <strncmp>
 8001d98:	4603      	mov	r3, r0
	if ((strncmp(gpsDataList[1], minus1, strlen(minus1)) != 0) &&
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d00a      	beq.n	8001db4 <getGpsData+0x498>
		*time = atoi(gpsDataList[1]);
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	4618      	mov	r0, r3
 8001da2:	f004 fcc3 	bl	800672c <atoi>
 8001da6:	ee07 0a90 	vmov	s15, r0
 8001daa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	edc3 7a00 	vstr	s15, [r3]
	}

	if ((strncmp(gpsDataList[3], minus1, strlen(minus1)) != 0) &&
 8001db4:	69fc      	ldr	r4, [r7, #28]
 8001db6:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8001dba:	f7fe fa61 	bl	8000280 <strlen>
 8001dbe:	4603      	mov	r3, r0
 8001dc0:	461a      	mov	r2, r3
 8001dc2:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8001dc6:	4620      	mov	r0, r4
 8001dc8:	f005 fb7d 	bl	80074c6 <strncmp>
 8001dcc:	4603      	mov	r3, r0
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d019      	beq.n	8001e06 <getGpsData+0x4ea>
	   (strncmp(gpsDataList[3], comma, strlen(comma)) != 0)) {
 8001dd2:	69fc      	ldr	r4, [r7, #28]
 8001dd4:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8001dd8:	f7fe fa52 	bl	8000280 <strlen>
 8001ddc:	4603      	mov	r3, r0
 8001dde:	461a      	mov	r2, r3
 8001de0:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 8001de4:	4620      	mov	r0, r4
 8001de6:	f005 fb6e 	bl	80074c6 <strncmp>
 8001dea:	4603      	mov	r3, r0
	if ((strncmp(gpsDataList[3], minus1, strlen(minus1)) != 0) &&
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d00a      	beq.n	8001e06 <getGpsData+0x4ea>
		*lat = atoi(gpsDataList[3]);
 8001df0:	69fb      	ldr	r3, [r7, #28]
 8001df2:	4618      	mov	r0, r3
 8001df4:	f004 fc9a 	bl	800672c <atoi>
 8001df8:	ee07 0a90 	vmov	s15, r0
 8001dfc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	edc3 7a00 	vstr	s15, [r3]
	}

	if ((strncmp(gpsDataList[4], minus1, strlen(minus1)) != 0) &&
 8001e06:	6a3c      	ldr	r4, [r7, #32]
 8001e08:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8001e0c:	f7fe fa38 	bl	8000280 <strlen>
 8001e10:	4603      	mov	r3, r0
 8001e12:	461a      	mov	r2, r3
 8001e14:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8001e18:	4620      	mov	r0, r4
 8001e1a:	f005 fb54 	bl	80074c6 <strncmp>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d014      	beq.n	8001e4e <getGpsData+0x532>
	   (strncmp(gpsDataList[4], comma, strlen(comma)) != 0)) {
 8001e24:	6a3c      	ldr	r4, [r7, #32]
 8001e26:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8001e2a:	f7fe fa29 	bl	8000280 <strlen>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	461a      	mov	r2, r3
 8001e32:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 8001e36:	4620      	mov	r0, r4
 8001e38:	f005 fb45 	bl	80074c6 <strncmp>
 8001e3c:	4603      	mov	r3, r0
	if ((strncmp(gpsDataList[4], minus1, strlen(minus1)) != 0) &&
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d005      	beq.n	8001e4e <getGpsData+0x532>
		strcpy(latDir, gpsDataList[4]);
 8001e42:	6a3b      	ldr	r3, [r7, #32]
 8001e44:	4619      	mov	r1, r3
 8001e46:	f8d7 00ec 	ldr.w	r0, [r7, #236]	; 0xec
 8001e4a:	f005 fc31 	bl	80076b0 <strcpy>
	}

	if ((strncmp(gpsDataList[5], minus1, strlen(minus1)) != 0) &&
 8001e4e:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8001e50:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8001e54:	f7fe fa14 	bl	8000280 <strlen>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	461a      	mov	r2, r3
 8001e5c:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8001e60:	4620      	mov	r0, r4
 8001e62:	f005 fb30 	bl	80074c6 <strncmp>
 8001e66:	4603      	mov	r3, r0
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d019      	beq.n	8001ea0 <getGpsData+0x584>
	   (strncmp(gpsDataList[5], comma, strlen(comma)) != 0)) {
 8001e6c:	6a7c      	ldr	r4, [r7, #36]	; 0x24
 8001e6e:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8001e72:	f7fe fa05 	bl	8000280 <strlen>
 8001e76:	4603      	mov	r3, r0
 8001e78:	461a      	mov	r2, r3
 8001e7a:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 8001e7e:	4620      	mov	r0, r4
 8001e80:	f005 fb21 	bl	80074c6 <strncmp>
 8001e84:	4603      	mov	r3, r0
	if ((strncmp(gpsDataList[5], minus1, strlen(minus1)) != 0) &&
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d00a      	beq.n	8001ea0 <getGpsData+0x584>
		*longi = atoi(gpsDataList[5]);
 8001e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	f004 fc4d 	bl	800672c <atoi>
 8001e92:	ee07 0a90 	vmov	s15, r0
 8001e96:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	edc3 7a00 	vstr	s15, [r3]
	}

	if ((strncmp(gpsDataList[6], minus1, strlen(minus1)) != 0) &&
 8001ea0:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8001ea2:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8001ea6:	f7fe f9eb 	bl	8000280 <strlen>
 8001eaa:	4603      	mov	r3, r0
 8001eac:	461a      	mov	r2, r3
 8001eae:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8001eb2:	4620      	mov	r0, r4
 8001eb4:	f005 fb07 	bl	80074c6 <strncmp>
 8001eb8:	4603      	mov	r3, r0
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d014      	beq.n	8001ee8 <getGpsData+0x5cc>
	   (strncmp(gpsDataList[6], comma, strlen(comma)) != 0)) {
 8001ebe:	6abc      	ldr	r4, [r7, #40]	; 0x28
 8001ec0:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8001ec4:	f7fe f9dc 	bl	8000280 <strlen>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	461a      	mov	r2, r3
 8001ecc:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 8001ed0:	4620      	mov	r0, r4
 8001ed2:	f005 faf8 	bl	80074c6 <strncmp>
 8001ed6:	4603      	mov	r3, r0
	if ((strncmp(gpsDataList[6], minus1, strlen(minus1)) != 0) &&
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	d005      	beq.n	8001ee8 <getGpsData+0x5cc>
		strcpy(longDir, gpsDataList[6]);
 8001edc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ede:	4619      	mov	r1, r3
 8001ee0:	f8d7 00e8 	ldr.w	r0, [r7, #232]	; 0xe8
 8001ee4:	f005 fbe4 	bl	80076b0 <strcpy>
	}

	if ((strncmp(gpsDataList[8], minus1, strlen(minus1)) != 0) &&
 8001ee8:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 8001eea:	f8d7 00b8 	ldr.w	r0, [r7, #184]	; 0xb8
 8001eee:	f7fe f9c7 	bl	8000280 <strlen>
 8001ef2:	4603      	mov	r3, r0
 8001ef4:	461a      	mov	r2, r3
 8001ef6:	f8d7 10b8 	ldr.w	r1, [r7, #184]	; 0xb8
 8001efa:	4620      	mov	r0, r4
 8001efc:	f005 fae3 	bl	80074c6 <strncmp>
 8001f00:	4603      	mov	r3, r0
 8001f02:	2b00      	cmp	r3, #0
 8001f04:	d019      	beq.n	8001f3a <getGpsData+0x61e>
	   (strncmp(gpsDataList[8], comma, strlen(comma)) != 0)) {
 8001f06:	6b3c      	ldr	r4, [r7, #48]	; 0x30
 8001f08:	f8d7 00b4 	ldr.w	r0, [r7, #180]	; 0xb4
 8001f0c:	f7fe f9b8 	bl	8000280 <strlen>
 8001f10:	4603      	mov	r3, r0
 8001f12:	461a      	mov	r2, r3
 8001f14:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 8001f18:	4620      	mov	r0, r4
 8001f1a:	f005 fad4 	bl	80074c6 <strncmp>
 8001f1e:	4603      	mov	r3, r0
	if ((strncmp(gpsDataList[8], minus1, strlen(minus1)) != 0) &&
 8001f20:	2b00      	cmp	r3, #0
 8001f22:	d00a      	beq.n	8001f3a <getGpsData+0x61e>
		*date = atoi(gpsDataList[8]);
 8001f24:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f26:	4618      	mov	r0, r3
 8001f28:	f004 fc00 	bl	800672c <atoi>
 8001f2c:	ee07 0a90 	vmov	s15, r0
 8001f30:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	edc3 7a00 	vstr	s15, [r3]
	}

	free(concatenatedArray);
 8001f3a:	f8d7 00c4 	ldr.w	r0, [r7, #196]	; 0xc4
 8001f3e:	f004 fc01 	bl	8006744 <free>
}
 8001f42:	bf00      	nop
 8001f44:	37d8      	adds	r7, #216	; 0xd8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bdb0      	pop	{r4, r5, r7, pc}
 8001f4a:	bf00      	nop
 8001f4c:	0800aa14 	.word	0x0800aa14
 8001f50:	0800aa18 	.word	0x0800aa18

08001f54 <magnetometerData>:

float magnetometerData(float xCal,float yCal,float zCal) {
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b08c      	sub	sp, #48	; 0x30
 8001f58:	af02      	add	r7, sp, #8
 8001f5a:	ed87 0a03 	vstr	s0, [r7, #12]
 8001f5e:	edc7 0a02 	vstr	s1, [r7, #8]
 8001f62:	ed87 1a01 	vstr	s2, [r7, #4]
	int16_t magnetometerVal [3] = {0};
 8001f66:	f107 0314 	add.w	r3, r7, #20
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	601a      	str	r2, [r3, #0]
 8001f6e:	809a      	strh	r2, [r3, #4]

	while (HAL_I2C_Master_Transmit(&hi2c1, (magAddress << 1), &dataRegister, 1, 20) != HAL_OK){} //send data register address
 8001f70:	bf00      	nop
 8001f72:	4b21      	ldr	r3, [pc, #132]	; (8001ff8 <magnetometerData+0xa4>)
 8001f74:	781b      	ldrb	r3, [r3, #0]
 8001f76:	b29b      	uxth	r3, r3
 8001f78:	005b      	lsls	r3, r3, #1
 8001f7a:	b299      	uxth	r1, r3
 8001f7c:	2314      	movs	r3, #20
 8001f7e:	9300      	str	r3, [sp, #0]
 8001f80:	2301      	movs	r3, #1
 8001f82:	4a1e      	ldr	r2, [pc, #120]	; (8001ffc <magnetometerData+0xa8>)
 8001f84:	481e      	ldr	r0, [pc, #120]	; (8002000 <magnetometerData+0xac>)
 8001f86:	f001 fec7 	bl	8003d18 <HAL_I2C_Master_Transmit>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	2b00      	cmp	r3, #0
 8001f8e:	d1f0      	bne.n	8001f72 <magnetometerData+0x1e>
	while (HAL_I2C_Master_Receive(&hi2c1, (magAddress << 1 | 1), magnetometerVal, 6, HAL_MAX_DELAY)){}
 8001f90:	bf00      	nop
 8001f92:	4b19      	ldr	r3, [pc, #100]	; (8001ff8 <magnetometerData+0xa4>)
 8001f94:	781b      	ldrb	r3, [r3, #0]
 8001f96:	005b      	lsls	r3, r3, #1
 8001f98:	b21b      	sxth	r3, r3
 8001f9a:	f043 0301 	orr.w	r3, r3, #1
 8001f9e:	b21b      	sxth	r3, r3
 8001fa0:	b299      	uxth	r1, r3
 8001fa2:	f107 0214 	add.w	r2, r7, #20
 8001fa6:	f04f 33ff 	mov.w	r3, #4294967295
 8001faa:	9300      	str	r3, [sp, #0]
 8001fac:	2306      	movs	r3, #6
 8001fae:	4814      	ldr	r0, [pc, #80]	; (8002000 <magnetometerData+0xac>)
 8001fb0:	f001 ffb0 	bl	8003f14 <HAL_I2C_Master_Receive>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	d1eb      	bne.n	8001f92 <magnetometerData+0x3e>

	int16_t xMag = magnetometerVal[0];
 8001fba:	8abb      	ldrh	r3, [r7, #20]
 8001fbc:	84fb      	strh	r3, [r7, #38]	; 0x26

	int16_t yMag = magnetometerVal[1];
 8001fbe:	8afb      	ldrh	r3, [r7, #22]
 8001fc0:	84bb      	strh	r3, [r7, #36]	; 0x24

	int16_t zMag = magnetometerVal[2];
 8001fc2:	8b3b      	ldrh	r3, [r7, #24]
 8001fc4:	847b      	strh	r3, [r7, #34]	; 0x22

	float direction = getDirectionAngle(xMag, yMag, zMag, xCal, yCal, zCal);
 8001fc6:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8001fca:	f9b7 1024 	ldrsh.w	r1, [r7, #36]	; 0x24
 8001fce:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	; 0x26
 8001fd2:	ed97 1a01 	vldr	s2, [r7, #4]
 8001fd6:	edd7 0a02 	vldr	s1, [r7, #8]
 8001fda:	ed97 0a03 	vldr	s0, [r7, #12]
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f000 f812 	bl	8002008 <getDirectionAngle>
 8001fe4:	ed87 0a07 	vstr	s0, [r7, #28]

	return direction;
 8001fe8:	69fb      	ldr	r3, [r7, #28]
 8001fea:	ee07 3a90 	vmov	s15, r3
}
 8001fee:	eeb0 0a67 	vmov.f32	s0, s15
 8001ff2:	3728      	adds	r7, #40	; 0x28
 8001ff4:	46bd      	mov	sp, r7
 8001ff6:	bd80      	pop	{r7, pc}
 8001ff8:	20000000 	.word	0x20000000
 8001ffc:	20000001 	.word	0x20000001
 8002000:	2000025c 	.word	0x2000025c
 8002004:	00000000 	.word	0x00000000

08002008 <getDirectionAngle>:
  *xCal = (xMax + xMin) / 2;
  *yCal = (yMax + yMin) / 2;
  *zCal = (zMax + zMin) / 2;
}

float getDirectionAngle(int16_t xMag, int16_t yMag, int16_t zMag, float xCal, float yCal, float zCal){
 8002008:	b5b0      	push	{r4, r5, r7, lr}
 800200a:	b088      	sub	sp, #32
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	ed87 0a03 	vstr	s0, [r7, #12]
 8002014:	edc7 0a02 	vstr	s1, [r7, #8]
 8002018:	ed87 1a01 	vstr	s2, [r7, #4]
 800201c:	82fb      	strh	r3, [r7, #22]
 800201e:	460b      	mov	r3, r1
 8002020:	82bb      	strh	r3, [r7, #20]
 8002022:	4613      	mov	r3, r2
 8002024:	827b      	strh	r3, [r7, #18]
  xMag -= xCal;
 8002026:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800202a:	ee07 3a90 	vmov	s15, r3
 800202e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002032:	edd7 7a03 	vldr	s15, [r7, #12]
 8002036:	ee77 7a67 	vsub.f32	s15, s14, s15
 800203a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800203e:	ee17 3a90 	vmov	r3, s15
 8002042:	82fb      	strh	r3, [r7, #22]
  yMag -= yCal;
 8002044:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002048:	ee07 3a90 	vmov	s15, r3
 800204c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002050:	edd7 7a02 	vldr	s15, [r7, #8]
 8002054:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002058:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800205c:	ee17 3a90 	vmov	r3, s15
 8002060:	82bb      	strh	r3, [r7, #20]
  zMag -= zCal;
 8002062:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8002066:	ee07 3a90 	vmov	s15, r3
 800206a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800206e:	edd7 7a01 	vldr	s15, [r7, #4]
 8002072:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002076:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800207a:	ee17 3a90 	vmov	r3, s15
 800207e:	827b      	strh	r3, [r7, #18]

  float D = atan2(xMag, yMag) * (180 / M_PI);
 8002080:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 8002084:	4618      	mov	r0, r3
 8002086:	f7fe fa55 	bl	8000534 <__aeabi_i2d>
 800208a:	4604      	mov	r4, r0
 800208c:	460d      	mov	r5, r1
 800208e:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8002092:	4618      	mov	r0, r3
 8002094:	f7fe fa4e 	bl	8000534 <__aeabi_i2d>
 8002098:	4602      	mov	r2, r0
 800209a:	460b      	mov	r3, r1
 800209c:	ec43 2b11 	vmov	d1, r2, r3
 80020a0:	ec45 4b10 	vmov	d0, r4, r5
 80020a4:	f007 fac2 	bl	800962c <atan2>
 80020a8:	ec51 0b10 	vmov	r0, r1, d0
 80020ac:	a31b      	add	r3, pc, #108	; (adr r3, 800211c <getDirectionAngle+0x114>)
 80020ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020b2:	f7fe faa9 	bl	8000608 <__aeabi_dmul>
 80020b6:	4602      	mov	r2, r0
 80020b8:	460b      	mov	r3, r1
 80020ba:	4610      	mov	r0, r2
 80020bc:	4619      	mov	r1, r3
 80020be:	f7fe fd7b 	bl	8000bb8 <__aeabi_d2f>
 80020c2:	4603      	mov	r3, r0
 80020c4:	61fb      	str	r3, [r7, #28]

  if (D > 360) {
 80020c6:	edd7 7a07 	vldr	s15, [r7, #28]
 80020ca:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002118 <getDirectionAngle+0x110>
 80020ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80020d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020d6:	dd08      	ble.n	80020ea <getDirectionAngle+0xe2>
    D -= 360;
 80020d8:	edd7 7a07 	vldr	s15, [r7, #28]
 80020dc:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8002118 <getDirectionAngle+0x110>
 80020e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80020e4:	edc7 7a07 	vstr	s15, [r7, #28]
 80020e8:	e00e      	b.n	8002108 <getDirectionAngle+0x100>
  }
  else if (D < 0){
 80020ea:	edd7 7a07 	vldr	s15, [r7, #28]
 80020ee:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80020f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80020f6:	d507      	bpl.n	8002108 <getDirectionAngle+0x100>
    D += 360;
 80020f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80020fc:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8002118 <getDirectionAngle+0x110>
 8002100:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002104:	edc7 7a07 	vstr	s15, [r7, #28]
  }

  return D;
 8002108:	69fb      	ldr	r3, [r7, #28]
 800210a:	ee07 3a90 	vmov	s15, r3
}
 800210e:	eeb0 0a67 	vmov.f32	s0, s15
 8002112:	3720      	adds	r7, #32
 8002114:	46bd      	mov	sp, r7
 8002116:	bdb0      	pop	{r4, r5, r7, pc}
 8002118:	43b40000 	.word	0x43b40000
 800211c:	1a63c1f8 	.word	0x1a63c1f8
 8002120:	404ca5dc 	.word	0x404ca5dc

08002124 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b094      	sub	sp, #80	; 0x50
 8002128:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800212a:	f107 0320 	add.w	r3, r7, #32
 800212e:	2230      	movs	r2, #48	; 0x30
 8002130:	2100      	movs	r1, #0
 8002132:	4618      	mov	r0, r3
 8002134:	f005 f9bf 	bl	80074b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002138:	f107 030c 	add.w	r3, r7, #12
 800213c:	2200      	movs	r2, #0
 800213e:	601a      	str	r2, [r3, #0]
 8002140:	605a      	str	r2, [r3, #4]
 8002142:	609a      	str	r2, [r3, #8]
 8002144:	60da      	str	r2, [r3, #12]
 8002146:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002148:	2300      	movs	r3, #0
 800214a:	60bb      	str	r3, [r7, #8]
 800214c:	4b27      	ldr	r3, [pc, #156]	; (80021ec <SystemClock_Config+0xc8>)
 800214e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002150:	4a26      	ldr	r2, [pc, #152]	; (80021ec <SystemClock_Config+0xc8>)
 8002152:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002156:	6413      	str	r3, [r2, #64]	; 0x40
 8002158:	4b24      	ldr	r3, [pc, #144]	; (80021ec <SystemClock_Config+0xc8>)
 800215a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800215c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002160:	60bb      	str	r3, [r7, #8]
 8002162:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002164:	2300      	movs	r3, #0
 8002166:	607b      	str	r3, [r7, #4]
 8002168:	4b21      	ldr	r3, [pc, #132]	; (80021f0 <SystemClock_Config+0xcc>)
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	4a20      	ldr	r2, [pc, #128]	; (80021f0 <SystemClock_Config+0xcc>)
 800216e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002172:	6013      	str	r3, [r2, #0]
 8002174:	4b1e      	ldr	r3, [pc, #120]	; (80021f0 <SystemClock_Config+0xcc>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800217c:	607b      	str	r3, [r7, #4]
 800217e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002180:	2302      	movs	r3, #2
 8002182:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002184:	2301      	movs	r3, #1
 8002186:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002188:	2310      	movs	r3, #16
 800218a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800218c:	2302      	movs	r3, #2
 800218e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002190:	2300      	movs	r3, #0
 8002192:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002194:	2308      	movs	r3, #8
 8002196:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 72;
 8002198:	2348      	movs	r3, #72	; 0x48
 800219a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800219c:	2302      	movs	r3, #2
 800219e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80021a0:	2304      	movs	r3, #4
 80021a2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80021a4:	f107 0320 	add.w	r3, r7, #32
 80021a8:	4618      	mov	r0, r3
 80021aa:	f002 fc15 	bl	80049d8 <HAL_RCC_OscConfig>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d001      	beq.n	80021b8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80021b4:	f000 f9f6 	bl	80025a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80021b8:	230f      	movs	r3, #15
 80021ba:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80021bc:	2302      	movs	r3, #2
 80021be:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80021c0:	2300      	movs	r3, #0
 80021c2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80021c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021c8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021ca:	2300      	movs	r3, #0
 80021cc:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80021ce:	f107 030c 	add.w	r3, r7, #12
 80021d2:	2102      	movs	r1, #2
 80021d4:	4618      	mov	r0, r3
 80021d6:	f002 fe77 	bl	8004ec8 <HAL_RCC_ClockConfig>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d001      	beq.n	80021e4 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80021e0:	f000 f9e0 	bl	80025a4 <Error_Handler>
  }
}
 80021e4:	bf00      	nop
 80021e6:	3750      	adds	r7, #80	; 0x50
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	40023800 	.word	0x40023800
 80021f0:	40007000 	.word	0x40007000

080021f4 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 80021f4:	b580      	push	{r7, lr}
 80021f6:	b084      	sub	sp, #16
 80021f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80021fa:	463b      	mov	r3, r7
 80021fc:	2200      	movs	r2, #0
 80021fe:	601a      	str	r2, [r3, #0]
 8002200:	605a      	str	r2, [r3, #4]
 8002202:	609a      	str	r2, [r3, #8]
 8002204:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8002206:	4b21      	ldr	r3, [pc, #132]	; (800228c <MX_ADC1_Init+0x98>)
 8002208:	4a21      	ldr	r2, [pc, #132]	; (8002290 <MX_ADC1_Init+0x9c>)
 800220a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 800220c:	4b1f      	ldr	r3, [pc, #124]	; (800228c <MX_ADC1_Init+0x98>)
 800220e:	2200      	movs	r2, #0
 8002210:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002212:	4b1e      	ldr	r3, [pc, #120]	; (800228c <MX_ADC1_Init+0x98>)
 8002214:	2200      	movs	r2, #0
 8002216:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8002218:	4b1c      	ldr	r3, [pc, #112]	; (800228c <MX_ADC1_Init+0x98>)
 800221a:	2200      	movs	r2, #0
 800221c:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 800221e:	4b1b      	ldr	r3, [pc, #108]	; (800228c <MX_ADC1_Init+0x98>)
 8002220:	2200      	movs	r2, #0
 8002222:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002224:	4b19      	ldr	r3, [pc, #100]	; (800228c <MX_ADC1_Init+0x98>)
 8002226:	2200      	movs	r2, #0
 8002228:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800222c:	4b17      	ldr	r3, [pc, #92]	; (800228c <MX_ADC1_Init+0x98>)
 800222e:	2200      	movs	r2, #0
 8002230:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8002232:	4b16      	ldr	r3, [pc, #88]	; (800228c <MX_ADC1_Init+0x98>)
 8002234:	4a17      	ldr	r2, [pc, #92]	; (8002294 <MX_ADC1_Init+0xa0>)
 8002236:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8002238:	4b14      	ldr	r3, [pc, #80]	; (800228c <MX_ADC1_Init+0x98>)
 800223a:	2200      	movs	r2, #0
 800223c:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 800223e:	4b13      	ldr	r3, [pc, #76]	; (800228c <MX_ADC1_Init+0x98>)
 8002240:	2201      	movs	r2, #1
 8002242:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8002244:	4b11      	ldr	r3, [pc, #68]	; (800228c <MX_ADC1_Init+0x98>)
 8002246:	2200      	movs	r2, #0
 8002248:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800224c:	4b0f      	ldr	r3, [pc, #60]	; (800228c <MX_ADC1_Init+0x98>)
 800224e:	2201      	movs	r2, #1
 8002250:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002252:	480e      	ldr	r0, [pc, #56]	; (800228c <MX_ADC1_Init+0x98>)
 8002254:	f000 fce8 	bl	8002c28 <HAL_ADC_Init>
 8002258:	4603      	mov	r3, r0
 800225a:	2b00      	cmp	r3, #0
 800225c:	d001      	beq.n	8002262 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 800225e:	f000 f9a1 	bl	80025a4 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8002262:	2300      	movs	r3, #0
 8002264:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8002266:	2301      	movs	r3, #1
 8002268:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800226a:	2300      	movs	r3, #0
 800226c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800226e:	463b      	mov	r3, r7
 8002270:	4619      	mov	r1, r3
 8002272:	4806      	ldr	r0, [pc, #24]	; (800228c <MX_ADC1_Init+0x98>)
 8002274:	f000 fe9c 	bl	8002fb0 <HAL_ADC_ConfigChannel>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d001      	beq.n	8002282 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800227e:	f000 f991 	bl	80025a4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8002282:	bf00      	nop
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	20000214 	.word	0x20000214
 8002290:	40012000 	.word	0x40012000
 8002294:	0f000001 	.word	0x0f000001

08002298 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8002298:	b580      	push	{r7, lr}
 800229a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800229c:	4b12      	ldr	r3, [pc, #72]	; (80022e8 <MX_I2C1_Init+0x50>)
 800229e:	4a13      	ldr	r2, [pc, #76]	; (80022ec <MX_I2C1_Init+0x54>)
 80022a0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80022a2:	4b11      	ldr	r3, [pc, #68]	; (80022e8 <MX_I2C1_Init+0x50>)
 80022a4:	4a12      	ldr	r2, [pc, #72]	; (80022f0 <MX_I2C1_Init+0x58>)
 80022a6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80022a8:	4b0f      	ldr	r3, [pc, #60]	; (80022e8 <MX_I2C1_Init+0x50>)
 80022aa:	2200      	movs	r2, #0
 80022ac:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80022ae:	4b0e      	ldr	r3, [pc, #56]	; (80022e8 <MX_I2C1_Init+0x50>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80022b4:	4b0c      	ldr	r3, [pc, #48]	; (80022e8 <MX_I2C1_Init+0x50>)
 80022b6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80022ba:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80022bc:	4b0a      	ldr	r3, [pc, #40]	; (80022e8 <MX_I2C1_Init+0x50>)
 80022be:	2200      	movs	r2, #0
 80022c0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80022c2:	4b09      	ldr	r3, [pc, #36]	; (80022e8 <MX_I2C1_Init+0x50>)
 80022c4:	2200      	movs	r2, #0
 80022c6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80022c8:	4b07      	ldr	r3, [pc, #28]	; (80022e8 <MX_I2C1_Init+0x50>)
 80022ca:	2200      	movs	r2, #0
 80022cc:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80022ce:	4b06      	ldr	r3, [pc, #24]	; (80022e8 <MX_I2C1_Init+0x50>)
 80022d0:	2200      	movs	r2, #0
 80022d2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80022d4:	4804      	ldr	r0, [pc, #16]	; (80022e8 <MX_I2C1_Init+0x50>)
 80022d6:	f001 fbdb 	bl	8003a90 <HAL_I2C_Init>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d001      	beq.n	80022e4 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80022e0:	f000 f960 	bl	80025a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80022e4:	bf00      	nop
 80022e6:	bd80      	pop	{r7, pc}
 80022e8:	2000025c 	.word	0x2000025c
 80022ec:	40005400 	.word	0x40005400
 80022f0:	000186a0 	.word	0x000186a0

080022f4 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80022f8:	4b12      	ldr	r3, [pc, #72]	; (8002344 <MX_I2C3_Init+0x50>)
 80022fa:	4a13      	ldr	r2, [pc, #76]	; (8002348 <MX_I2C3_Init+0x54>)
 80022fc:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80022fe:	4b11      	ldr	r3, [pc, #68]	; (8002344 <MX_I2C3_Init+0x50>)
 8002300:	4a12      	ldr	r2, [pc, #72]	; (800234c <MX_I2C3_Init+0x58>)
 8002302:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002304:	4b0f      	ldr	r3, [pc, #60]	; (8002344 <MX_I2C3_Init+0x50>)
 8002306:	2200      	movs	r2, #0
 8002308:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 800230a:	4b0e      	ldr	r3, [pc, #56]	; (8002344 <MX_I2C3_Init+0x50>)
 800230c:	2200      	movs	r2, #0
 800230e:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002310:	4b0c      	ldr	r3, [pc, #48]	; (8002344 <MX_I2C3_Init+0x50>)
 8002312:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8002316:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002318:	4b0a      	ldr	r3, [pc, #40]	; (8002344 <MX_I2C3_Init+0x50>)
 800231a:	2200      	movs	r2, #0
 800231c:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 800231e:	4b09      	ldr	r3, [pc, #36]	; (8002344 <MX_I2C3_Init+0x50>)
 8002320:	2200      	movs	r2, #0
 8002322:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002324:	4b07      	ldr	r3, [pc, #28]	; (8002344 <MX_I2C3_Init+0x50>)
 8002326:	2200      	movs	r2, #0
 8002328:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800232a:	4b06      	ldr	r3, [pc, #24]	; (8002344 <MX_I2C3_Init+0x50>)
 800232c:	2200      	movs	r2, #0
 800232e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8002330:	4804      	ldr	r0, [pc, #16]	; (8002344 <MX_I2C3_Init+0x50>)
 8002332:	f001 fbad 	bl	8003a90 <HAL_I2C_Init>
 8002336:	4603      	mov	r3, r0
 8002338:	2b00      	cmp	r3, #0
 800233a:	d001      	beq.n	8002340 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 800233c:	f000 f932 	bl	80025a4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8002340:	bf00      	nop
 8002342:	bd80      	pop	{r7, pc}
 8002344:	200002b0 	.word	0x200002b0
 8002348:	40005c00 	.word	0x40005c00
 800234c:	000186a0 	.word	0x000186a0

08002350 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	b086      	sub	sp, #24
 8002354:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002356:	f107 0308 	add.w	r3, r7, #8
 800235a:	2200      	movs	r2, #0
 800235c:	601a      	str	r2, [r3, #0]
 800235e:	605a      	str	r2, [r3, #4]
 8002360:	609a      	str	r2, [r3, #8]
 8002362:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002364:	463b      	mov	r3, r7
 8002366:	2200      	movs	r2, #0
 8002368:	601a      	str	r2, [r3, #0]
 800236a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800236c:	4b1e      	ldr	r3, [pc, #120]	; (80023e8 <MX_TIM1_Init+0x98>)
 800236e:	4a1f      	ldr	r2, [pc, #124]	; (80023ec <MX_TIM1_Init+0x9c>)
 8002370:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 8002372:	4b1d      	ldr	r3, [pc, #116]	; (80023e8 <MX_TIM1_Init+0x98>)
 8002374:	2247      	movs	r2, #71	; 0x47
 8002376:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002378:	4b1b      	ldr	r3, [pc, #108]	; (80023e8 <MX_TIM1_Init+0x98>)
 800237a:	2200      	movs	r2, #0
 800237c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 800237e:	4b1a      	ldr	r3, [pc, #104]	; (80023e8 <MX_TIM1_Init+0x98>)
 8002380:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002384:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002386:	4b18      	ldr	r3, [pc, #96]	; (80023e8 <MX_TIM1_Init+0x98>)
 8002388:	2200      	movs	r2, #0
 800238a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800238c:	4b16      	ldr	r3, [pc, #88]	; (80023e8 <MX_TIM1_Init+0x98>)
 800238e:	2200      	movs	r2, #0
 8002390:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002392:	4b15      	ldr	r3, [pc, #84]	; (80023e8 <MX_TIM1_Init+0x98>)
 8002394:	2200      	movs	r2, #0
 8002396:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002398:	4813      	ldr	r0, [pc, #76]	; (80023e8 <MX_TIM1_Init+0x98>)
 800239a:	f002 ff75 	bl	8005288 <HAL_TIM_Base_Init>
 800239e:	4603      	mov	r3, r0
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d001      	beq.n	80023a8 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 80023a4:	f000 f8fe 	bl	80025a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80023a8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80023ac:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80023ae:	f107 0308 	add.w	r3, r7, #8
 80023b2:	4619      	mov	r1, r3
 80023b4:	480c      	ldr	r0, [pc, #48]	; (80023e8 <MX_TIM1_Init+0x98>)
 80023b6:	f003 f811 	bl	80053dc <HAL_TIM_ConfigClockSource>
 80023ba:	4603      	mov	r3, r0
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d001      	beq.n	80023c4 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 80023c0:	f000 f8f0 	bl	80025a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80023c4:	2300      	movs	r3, #0
 80023c6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80023c8:	2300      	movs	r3, #0
 80023ca:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80023cc:	463b      	mov	r3, r7
 80023ce:	4619      	mov	r1, r3
 80023d0:	4805      	ldr	r0, [pc, #20]	; (80023e8 <MX_TIM1_Init+0x98>)
 80023d2:	f003 f9e5 	bl	80057a0 <HAL_TIMEx_MasterConfigSynchronization>
 80023d6:	4603      	mov	r3, r0
 80023d8:	2b00      	cmp	r3, #0
 80023da:	d001      	beq.n	80023e0 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 80023dc:	f000 f8e2 	bl	80025a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80023e0:	bf00      	nop
 80023e2:	3718      	adds	r7, #24
 80023e4:	46bd      	mov	sp, r7
 80023e6:	bd80      	pop	{r7, pc}
 80023e8:	20000304 	.word	0x20000304
 80023ec:	40010000 	.word	0x40010000

080023f0 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80023f0:	b580      	push	{r7, lr}
 80023f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80023f4:	4b11      	ldr	r3, [pc, #68]	; (800243c <MX_USART1_UART_Init+0x4c>)
 80023f6:	4a12      	ldr	r2, [pc, #72]	; (8002440 <MX_USART1_UART_Init+0x50>)
 80023f8:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80023fa:	4b10      	ldr	r3, [pc, #64]	; (800243c <MX_USART1_UART_Init+0x4c>)
 80023fc:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002400:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002402:	4b0e      	ldr	r3, [pc, #56]	; (800243c <MX_USART1_UART_Init+0x4c>)
 8002404:	2200      	movs	r2, #0
 8002406:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002408:	4b0c      	ldr	r3, [pc, #48]	; (800243c <MX_USART1_UART_Init+0x4c>)
 800240a:	2200      	movs	r2, #0
 800240c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800240e:	4b0b      	ldr	r3, [pc, #44]	; (800243c <MX_USART1_UART_Init+0x4c>)
 8002410:	2200      	movs	r2, #0
 8002412:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002414:	4b09      	ldr	r3, [pc, #36]	; (800243c <MX_USART1_UART_Init+0x4c>)
 8002416:	220c      	movs	r2, #12
 8002418:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800241a:	4b08      	ldr	r3, [pc, #32]	; (800243c <MX_USART1_UART_Init+0x4c>)
 800241c:	2200      	movs	r2, #0
 800241e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002420:	4b06      	ldr	r3, [pc, #24]	; (800243c <MX_USART1_UART_Init+0x4c>)
 8002422:	2200      	movs	r2, #0
 8002424:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002426:	4805      	ldr	r0, [pc, #20]	; (800243c <MX_USART1_UART_Init+0x4c>)
 8002428:	f003 fa28 	bl	800587c <HAL_UART_Init>
 800242c:	4603      	mov	r3, r0
 800242e:	2b00      	cmp	r3, #0
 8002430:	d001      	beq.n	8002436 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002432:	f000 f8b7 	bl	80025a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002436:	bf00      	nop
 8002438:	bd80      	pop	{r7, pc}
 800243a:	bf00      	nop
 800243c:	2000034c 	.word	0x2000034c
 8002440:	40011000 	.word	0x40011000

08002444 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002444:	b580      	push	{r7, lr}
 8002446:	b08a      	sub	sp, #40	; 0x28
 8002448:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800244a:	f107 0314 	add.w	r3, r7, #20
 800244e:	2200      	movs	r2, #0
 8002450:	601a      	str	r2, [r3, #0]
 8002452:	605a      	str	r2, [r3, #4]
 8002454:	609a      	str	r2, [r3, #8]
 8002456:	60da      	str	r2, [r3, #12]
 8002458:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800245a:	2300      	movs	r3, #0
 800245c:	613b      	str	r3, [r7, #16]
 800245e:	4b4c      	ldr	r3, [pc, #304]	; (8002590 <MX_GPIO_Init+0x14c>)
 8002460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002462:	4a4b      	ldr	r2, [pc, #300]	; (8002590 <MX_GPIO_Init+0x14c>)
 8002464:	f043 0304 	orr.w	r3, r3, #4
 8002468:	6313      	str	r3, [r2, #48]	; 0x30
 800246a:	4b49      	ldr	r3, [pc, #292]	; (8002590 <MX_GPIO_Init+0x14c>)
 800246c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800246e:	f003 0304 	and.w	r3, r3, #4
 8002472:	613b      	str	r3, [r7, #16]
 8002474:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002476:	2300      	movs	r3, #0
 8002478:	60fb      	str	r3, [r7, #12]
 800247a:	4b45      	ldr	r3, [pc, #276]	; (8002590 <MX_GPIO_Init+0x14c>)
 800247c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800247e:	4a44      	ldr	r2, [pc, #272]	; (8002590 <MX_GPIO_Init+0x14c>)
 8002480:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002484:	6313      	str	r3, [r2, #48]	; 0x30
 8002486:	4b42      	ldr	r3, [pc, #264]	; (8002590 <MX_GPIO_Init+0x14c>)
 8002488:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800248a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800248e:	60fb      	str	r3, [r7, #12]
 8002490:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002492:	2300      	movs	r3, #0
 8002494:	60bb      	str	r3, [r7, #8]
 8002496:	4b3e      	ldr	r3, [pc, #248]	; (8002590 <MX_GPIO_Init+0x14c>)
 8002498:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800249a:	4a3d      	ldr	r2, [pc, #244]	; (8002590 <MX_GPIO_Init+0x14c>)
 800249c:	f043 0301 	orr.w	r3, r3, #1
 80024a0:	6313      	str	r3, [r2, #48]	; 0x30
 80024a2:	4b3b      	ldr	r3, [pc, #236]	; (8002590 <MX_GPIO_Init+0x14c>)
 80024a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	60bb      	str	r3, [r7, #8]
 80024ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ae:	2300      	movs	r3, #0
 80024b0:	607b      	str	r3, [r7, #4]
 80024b2:	4b37      	ldr	r3, [pc, #220]	; (8002590 <MX_GPIO_Init+0x14c>)
 80024b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024b6:	4a36      	ldr	r2, [pc, #216]	; (8002590 <MX_GPIO_Init+0x14c>)
 80024b8:	f043 0302 	orr.w	r3, r3, #2
 80024bc:	6313      	str	r3, [r2, #48]	; 0x30
 80024be:	4b34      	ldr	r3, [pc, #208]	; (8002590 <MX_GPIO_Init+0x14c>)
 80024c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024c2:	f003 0302 	and.w	r3, r3, #2
 80024c6:	607b      	str	r3, [r7, #4]
 80024c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80024ca:	2300      	movs	r3, #0
 80024cc:	603b      	str	r3, [r7, #0]
 80024ce:	4b30      	ldr	r3, [pc, #192]	; (8002590 <MX_GPIO_Init+0x14c>)
 80024d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d2:	4a2f      	ldr	r2, [pc, #188]	; (8002590 <MX_GPIO_Init+0x14c>)
 80024d4:	f043 0308 	orr.w	r3, r3, #8
 80024d8:	6313      	str	r3, [r2, #48]	; 0x30
 80024da:	4b2d      	ldr	r3, [pc, #180]	; (8002590 <MX_GPIO_Init+0x14c>)
 80024dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024de:	f003 0308 	and.w	r3, r3, #8
 80024e2:	603b      	str	r3, [r7, #0]
 80024e4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, Extra_PC0_Pin|Extra_PC1_Pin|Extra_PC4_Pin|Solar_Panel_Voltage_LED_Pin
 80024e6:	2200      	movs	r2, #0
 80024e8:	f641 5193 	movw	r1, #7571	; 0x1d93
 80024ec:	4829      	ldr	r0, [pc, #164]	; (8002594 <MX_GPIO_Init+0x150>)
 80024ee:	f001 fab5 	bl	8003a5c <HAL_GPIO_WritePin>
                          |Debug_LED_Pin|Step_Rod_Logic_Pin|Direction_Rod_Logic_Pin|Enable_Rod_Logic_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, Extra_PA1_Pin|Extra_PA2_Pin|Extra_PA3_Pin|Extra_PA4_Pin, GPIO_PIN_RESET);
 80024f2:	2200      	movs	r2, #0
 80024f4:	211e      	movs	r1, #30
 80024f6:	4828      	ldr	r0, [pc, #160]	; (8002598 <MX_GPIO_Init+0x154>)
 80024f8:	f001 fab0 	bl	8003a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Extra_PB12_Pin|Extra_PB13_Pin|Extra_PB14_Pin|Extra_PB15_Pin
 80024fc:	2200      	movs	r2, #0
 80024fe:	f24f 01f8 	movw	r1, #61688	; 0xf0f8
 8002502:	4826      	ldr	r0, [pc, #152]	; (800259c <MX_GPIO_Init+0x158>)
 8002504:	f001 faaa 	bl	8003a5c <HAL_GPIO_WritePin>
                          |Extra_PB3_Pin|Enable_Susan_Logic_Pin|Step_Susan_Logic_Pin|Direction_Susan_Logic_Pin
                          |nSleep_Susan_Logic_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(nSleep_Rod_Logic_GPIO_Port, nSleep_Rod_Logic_Pin, GPIO_PIN_RESET);
 8002508:	2200      	movs	r2, #0
 800250a:	2104      	movs	r1, #4
 800250c:	4824      	ldr	r0, [pc, #144]	; (80025a0 <MX_GPIO_Init+0x15c>)
 800250e:	f001 faa5 	bl	8003a5c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : Extra_PC0_Pin Extra_PC1_Pin Extra_PC4_Pin Solar_Panel_Voltage_LED_Pin
                           Debug_LED_Pin Step_Rod_Logic_Pin Direction_Rod_Logic_Pin Enable_Rod_Logic_Pin */
  GPIO_InitStruct.Pin = Extra_PC0_Pin|Extra_PC1_Pin|Extra_PC4_Pin|Solar_Panel_Voltage_LED_Pin
 8002512:	f641 5393 	movw	r3, #7571	; 0x1d93
 8002516:	617b      	str	r3, [r7, #20]
                          |Debug_LED_Pin|Step_Rod_Logic_Pin|Direction_Rod_Logic_Pin|Enable_Rod_Logic_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002518:	2301      	movs	r3, #1
 800251a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800251c:	2300      	movs	r3, #0
 800251e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002520:	2300      	movs	r3, #0
 8002522:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002524:	f107 0314 	add.w	r3, r7, #20
 8002528:	4619      	mov	r1, r3
 800252a:	481a      	ldr	r0, [pc, #104]	; (8002594 <MX_GPIO_Init+0x150>)
 800252c:	f001 f912 	bl	8003754 <HAL_GPIO_Init>

  /*Configure GPIO pins : Extra_PA1_Pin Extra_PA2_Pin Extra_PA3_Pin Extra_PA4_Pin */
  GPIO_InitStruct.Pin = Extra_PA1_Pin|Extra_PA2_Pin|Extra_PA3_Pin|Extra_PA4_Pin;
 8002530:	231e      	movs	r3, #30
 8002532:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002534:	2301      	movs	r3, #1
 8002536:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002538:	2300      	movs	r3, #0
 800253a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800253c:	2300      	movs	r3, #0
 800253e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002540:	f107 0314 	add.w	r3, r7, #20
 8002544:	4619      	mov	r1, r3
 8002546:	4814      	ldr	r0, [pc, #80]	; (8002598 <MX_GPIO_Init+0x154>)
 8002548:	f001 f904 	bl	8003754 <HAL_GPIO_Init>

  /*Configure GPIO pins : Extra_PB12_Pin Extra_PB13_Pin Extra_PB14_Pin Extra_PB15_Pin
                           Extra_PB3_Pin Enable_Susan_Logic_Pin Step_Susan_Logic_Pin Direction_Susan_Logic_Pin
                           nSleep_Susan_Logic_Pin */
  GPIO_InitStruct.Pin = Extra_PB12_Pin|Extra_PB13_Pin|Extra_PB14_Pin|Extra_PB15_Pin
 800254c:	f24f 03f8 	movw	r3, #61688	; 0xf0f8
 8002550:	617b      	str	r3, [r7, #20]
                          |Extra_PB3_Pin|Enable_Susan_Logic_Pin|Step_Susan_Logic_Pin|Direction_Susan_Logic_Pin
                          |nSleep_Susan_Logic_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002552:	2301      	movs	r3, #1
 8002554:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002556:	2300      	movs	r3, #0
 8002558:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800255a:	2300      	movs	r3, #0
 800255c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800255e:	f107 0314 	add.w	r3, r7, #20
 8002562:	4619      	mov	r1, r3
 8002564:	480d      	ldr	r0, [pc, #52]	; (800259c <MX_GPIO_Init+0x158>)
 8002566:	f001 f8f5 	bl	8003754 <HAL_GPIO_Init>

  /*Configure GPIO pin : nSleep_Rod_Logic_Pin */
  GPIO_InitStruct.Pin = nSleep_Rod_Logic_Pin;
 800256a:	2304      	movs	r3, #4
 800256c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800256e:	2301      	movs	r3, #1
 8002570:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002572:	2300      	movs	r3, #0
 8002574:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002576:	2300      	movs	r3, #0
 8002578:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(nSleep_Rod_Logic_GPIO_Port, &GPIO_InitStruct);
 800257a:	f107 0314 	add.w	r3, r7, #20
 800257e:	4619      	mov	r1, r3
 8002580:	4807      	ldr	r0, [pc, #28]	; (80025a0 <MX_GPIO_Init+0x15c>)
 8002582:	f001 f8e7 	bl	8003754 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8002586:	bf00      	nop
 8002588:	3728      	adds	r7, #40	; 0x28
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	40023800 	.word	0x40023800
 8002594:	40020800 	.word	0x40020800
 8002598:	40020000 	.word	0x40020000
 800259c:	40020400 	.word	0x40020400
 80025a0:	40020c00 	.word	0x40020c00

080025a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80025a4:	b480      	push	{r7}
 80025a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80025a8:	b672      	cpsid	i
}
 80025aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80025ac:	e7fe      	b.n	80025ac <Error_Handler+0x8>
	...

080025b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b083      	sub	sp, #12
 80025b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80025b6:	2300      	movs	r3, #0
 80025b8:	607b      	str	r3, [r7, #4]
 80025ba:	4b10      	ldr	r3, [pc, #64]	; (80025fc <HAL_MspInit+0x4c>)
 80025bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025be:	4a0f      	ldr	r2, [pc, #60]	; (80025fc <HAL_MspInit+0x4c>)
 80025c0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80025c4:	6453      	str	r3, [r2, #68]	; 0x44
 80025c6:	4b0d      	ldr	r3, [pc, #52]	; (80025fc <HAL_MspInit+0x4c>)
 80025c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ca:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80025ce:	607b      	str	r3, [r7, #4]
 80025d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80025d2:	2300      	movs	r3, #0
 80025d4:	603b      	str	r3, [r7, #0]
 80025d6:	4b09      	ldr	r3, [pc, #36]	; (80025fc <HAL_MspInit+0x4c>)
 80025d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025da:	4a08      	ldr	r2, [pc, #32]	; (80025fc <HAL_MspInit+0x4c>)
 80025dc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80025e0:	6413      	str	r3, [r2, #64]	; 0x40
 80025e2:	4b06      	ldr	r3, [pc, #24]	; (80025fc <HAL_MspInit+0x4c>)
 80025e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025e6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80025ea:	603b      	str	r3, [r7, #0]
 80025ec:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80025ee:	bf00      	nop
 80025f0:	370c      	adds	r7, #12
 80025f2:	46bd      	mov	sp, r7
 80025f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f8:	4770      	bx	lr
 80025fa:	bf00      	nop
 80025fc:	40023800 	.word	0x40023800

08002600 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b08a      	sub	sp, #40	; 0x28
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002608:	f107 0314 	add.w	r3, r7, #20
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	605a      	str	r2, [r3, #4]
 8002612:	609a      	str	r2, [r3, #8]
 8002614:	60da      	str	r2, [r3, #12]
 8002616:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	4a17      	ldr	r2, [pc, #92]	; (800267c <HAL_ADC_MspInit+0x7c>)
 800261e:	4293      	cmp	r3, r2
 8002620:	d127      	bne.n	8002672 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002622:	2300      	movs	r3, #0
 8002624:	613b      	str	r3, [r7, #16]
 8002626:	4b16      	ldr	r3, [pc, #88]	; (8002680 <HAL_ADC_MspInit+0x80>)
 8002628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800262a:	4a15      	ldr	r2, [pc, #84]	; (8002680 <HAL_ADC_MspInit+0x80>)
 800262c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002630:	6453      	str	r3, [r2, #68]	; 0x44
 8002632:	4b13      	ldr	r3, [pc, #76]	; (8002680 <HAL_ADC_MspInit+0x80>)
 8002634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002636:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800263a:	613b      	str	r3, [r7, #16]
 800263c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	60fb      	str	r3, [r7, #12]
 8002642:	4b0f      	ldr	r3, [pc, #60]	; (8002680 <HAL_ADC_MspInit+0x80>)
 8002644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002646:	4a0e      	ldr	r2, [pc, #56]	; (8002680 <HAL_ADC_MspInit+0x80>)
 8002648:	f043 0301 	orr.w	r3, r3, #1
 800264c:	6313      	str	r3, [r2, #48]	; 0x30
 800264e:	4b0c      	ldr	r3, [pc, #48]	; (8002680 <HAL_ADC_MspInit+0x80>)
 8002650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002652:	f003 0301 	and.w	r3, r3, #1
 8002656:	60fb      	str	r3, [r7, #12]
 8002658:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = Voltage_Divider_Pin;
 800265a:	2301      	movs	r3, #1
 800265c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800265e:	2303      	movs	r3, #3
 8002660:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002662:	2300      	movs	r3, #0
 8002664:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Voltage_Divider_GPIO_Port, &GPIO_InitStruct);
 8002666:	f107 0314 	add.w	r3, r7, #20
 800266a:	4619      	mov	r1, r3
 800266c:	4805      	ldr	r0, [pc, #20]	; (8002684 <HAL_ADC_MspInit+0x84>)
 800266e:	f001 f871 	bl	8003754 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002672:	bf00      	nop
 8002674:	3728      	adds	r7, #40	; 0x28
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	bf00      	nop
 800267c:	40012000 	.word	0x40012000
 8002680:	40023800 	.word	0x40023800
 8002684:	40020000 	.word	0x40020000

08002688 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b08c      	sub	sp, #48	; 0x30
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002690:	f107 031c 	add.w	r3, r7, #28
 8002694:	2200      	movs	r2, #0
 8002696:	601a      	str	r2, [r3, #0]
 8002698:	605a      	str	r2, [r3, #4]
 800269a:	609a      	str	r2, [r3, #8]
 800269c:	60da      	str	r2, [r3, #12]
 800269e:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	4a42      	ldr	r2, [pc, #264]	; (80027b0 <HAL_I2C_MspInit+0x128>)
 80026a6:	4293      	cmp	r3, r2
 80026a8:	d12d      	bne.n	8002706 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80026aa:	2300      	movs	r3, #0
 80026ac:	61bb      	str	r3, [r7, #24]
 80026ae:	4b41      	ldr	r3, [pc, #260]	; (80027b4 <HAL_I2C_MspInit+0x12c>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b2:	4a40      	ldr	r2, [pc, #256]	; (80027b4 <HAL_I2C_MspInit+0x12c>)
 80026b4:	f043 0302 	orr.w	r3, r3, #2
 80026b8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ba:	4b3e      	ldr	r3, [pc, #248]	; (80027b4 <HAL_I2C_MspInit+0x12c>)
 80026bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026be:	f003 0302 	and.w	r3, r3, #2
 80026c2:	61bb      	str	r3, [r7, #24]
 80026c4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPS_and_MAG_I2C_SCL_Pin|GPS_and_MAG_I2C_SDA_Pin;
 80026c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80026ca:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026cc:	2312      	movs	r3, #18
 80026ce:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d0:	2300      	movs	r3, #0
 80026d2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026d4:	2303      	movs	r3, #3
 80026d6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80026d8:	2304      	movs	r3, #4
 80026da:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80026dc:	f107 031c 	add.w	r3, r7, #28
 80026e0:	4619      	mov	r1, r3
 80026e2:	4835      	ldr	r0, [pc, #212]	; (80027b8 <HAL_I2C_MspInit+0x130>)
 80026e4:	f001 f836 	bl	8003754 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80026e8:	2300      	movs	r3, #0
 80026ea:	617b      	str	r3, [r7, #20]
 80026ec:	4b31      	ldr	r3, [pc, #196]	; (80027b4 <HAL_I2C_MspInit+0x12c>)
 80026ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026f0:	4a30      	ldr	r2, [pc, #192]	; (80027b4 <HAL_I2C_MspInit+0x12c>)
 80026f2:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80026f6:	6413      	str	r3, [r2, #64]	; 0x40
 80026f8:	4b2e      	ldr	r3, [pc, #184]	; (80027b4 <HAL_I2C_MspInit+0x12c>)
 80026fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002700:	617b      	str	r3, [r7, #20]
 8002702:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002704:	e050      	b.n	80027a8 <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	4a2c      	ldr	r2, [pc, #176]	; (80027bc <HAL_I2C_MspInit+0x134>)
 800270c:	4293      	cmp	r3, r2
 800270e:	d14b      	bne.n	80027a8 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002710:	2300      	movs	r3, #0
 8002712:	613b      	str	r3, [r7, #16]
 8002714:	4b27      	ldr	r3, [pc, #156]	; (80027b4 <HAL_I2C_MspInit+0x12c>)
 8002716:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002718:	4a26      	ldr	r2, [pc, #152]	; (80027b4 <HAL_I2C_MspInit+0x12c>)
 800271a:	f043 0304 	orr.w	r3, r3, #4
 800271e:	6313      	str	r3, [r2, #48]	; 0x30
 8002720:	4b24      	ldr	r3, [pc, #144]	; (80027b4 <HAL_I2C_MspInit+0x12c>)
 8002722:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002724:	f003 0304 	and.w	r3, r3, #4
 8002728:	613b      	str	r3, [r7, #16]
 800272a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800272c:	2300      	movs	r3, #0
 800272e:	60fb      	str	r3, [r7, #12]
 8002730:	4b20      	ldr	r3, [pc, #128]	; (80027b4 <HAL_I2C_MspInit+0x12c>)
 8002732:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002734:	4a1f      	ldr	r2, [pc, #124]	; (80027b4 <HAL_I2C_MspInit+0x12c>)
 8002736:	f043 0301 	orr.w	r3, r3, #1
 800273a:	6313      	str	r3, [r2, #48]	; 0x30
 800273c:	4b1d      	ldr	r3, [pc, #116]	; (80027b4 <HAL_I2C_MspInit+0x12c>)
 800273e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002740:	f003 0301 	and.w	r3, r3, #1
 8002744:	60fb      	str	r3, [r7, #12]
 8002746:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = I2C_Light_SDA_Pin;
 8002748:	f44f 7300 	mov.w	r3, #512	; 0x200
 800274c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800274e:	2312      	movs	r3, #18
 8002750:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002752:	2300      	movs	r3, #0
 8002754:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002756:	2303      	movs	r3, #3
 8002758:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800275a:	2304      	movs	r3, #4
 800275c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(I2C_Light_SDA_GPIO_Port, &GPIO_InitStruct);
 800275e:	f107 031c 	add.w	r3, r7, #28
 8002762:	4619      	mov	r1, r3
 8002764:	4816      	ldr	r0, [pc, #88]	; (80027c0 <HAL_I2C_MspInit+0x138>)
 8002766:	f000 fff5 	bl	8003754 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = I2C_Light_SCL_Pin;
 800276a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800276e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002770:	2312      	movs	r3, #18
 8002772:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002774:	2300      	movs	r3, #0
 8002776:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002778:	2303      	movs	r3, #3
 800277a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 800277c:	2304      	movs	r3, #4
 800277e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(I2C_Light_SCL_GPIO_Port, &GPIO_InitStruct);
 8002780:	f107 031c 	add.w	r3, r7, #28
 8002784:	4619      	mov	r1, r3
 8002786:	480f      	ldr	r0, [pc, #60]	; (80027c4 <HAL_I2C_MspInit+0x13c>)
 8002788:	f000 ffe4 	bl	8003754 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 800278c:	2300      	movs	r3, #0
 800278e:	60bb      	str	r3, [r7, #8]
 8002790:	4b08      	ldr	r3, [pc, #32]	; (80027b4 <HAL_I2C_MspInit+0x12c>)
 8002792:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002794:	4a07      	ldr	r2, [pc, #28]	; (80027b4 <HAL_I2C_MspInit+0x12c>)
 8002796:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800279a:	6413      	str	r3, [r2, #64]	; 0x40
 800279c:	4b05      	ldr	r3, [pc, #20]	; (80027b4 <HAL_I2C_MspInit+0x12c>)
 800279e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027a0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80027a4:	60bb      	str	r3, [r7, #8]
 80027a6:	68bb      	ldr	r3, [r7, #8]
}
 80027a8:	bf00      	nop
 80027aa:	3730      	adds	r7, #48	; 0x30
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	40005400 	.word	0x40005400
 80027b4:	40023800 	.word	0x40023800
 80027b8:	40020400 	.word	0x40020400
 80027bc:	40005c00 	.word	0x40005c00
 80027c0:	40020800 	.word	0x40020800
 80027c4:	40020000 	.word	0x40020000

080027c8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80027c8:	b480      	push	{r7}
 80027ca:	b085      	sub	sp, #20
 80027cc:	af00      	add	r7, sp, #0
 80027ce:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	4a15      	ldr	r2, [pc, #84]	; (800282c <HAL_TIM_Base_MspInit+0x64>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d10e      	bne.n	80027f8 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80027da:	2300      	movs	r3, #0
 80027dc:	60fb      	str	r3, [r7, #12]
 80027de:	4b14      	ldr	r3, [pc, #80]	; (8002830 <HAL_TIM_Base_MspInit+0x68>)
 80027e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027e2:	4a13      	ldr	r2, [pc, #76]	; (8002830 <HAL_TIM_Base_MspInit+0x68>)
 80027e4:	f043 0301 	orr.w	r3, r3, #1
 80027e8:	6453      	str	r3, [r2, #68]	; 0x44
 80027ea:	4b11      	ldr	r3, [pc, #68]	; (8002830 <HAL_TIM_Base_MspInit+0x68>)
 80027ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027ee:	f003 0301 	and.w	r3, r3, #1
 80027f2:	60fb      	str	r3, [r7, #12]
 80027f4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }

}
 80027f6:	e012      	b.n	800281e <HAL_TIM_Base_MspInit+0x56>
  else if(htim_base->Instance==TIM5)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	4a0d      	ldr	r2, [pc, #52]	; (8002834 <HAL_TIM_Base_MspInit+0x6c>)
 80027fe:	4293      	cmp	r3, r2
 8002800:	d10d      	bne.n	800281e <HAL_TIM_Base_MspInit+0x56>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002802:	2300      	movs	r3, #0
 8002804:	60bb      	str	r3, [r7, #8]
 8002806:	4b0a      	ldr	r3, [pc, #40]	; (8002830 <HAL_TIM_Base_MspInit+0x68>)
 8002808:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800280a:	4a09      	ldr	r2, [pc, #36]	; (8002830 <HAL_TIM_Base_MspInit+0x68>)
 800280c:	f043 0308 	orr.w	r3, r3, #8
 8002810:	6413      	str	r3, [r2, #64]	; 0x40
 8002812:	4b07      	ldr	r3, [pc, #28]	; (8002830 <HAL_TIM_Base_MspInit+0x68>)
 8002814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002816:	f003 0308 	and.w	r3, r3, #8
 800281a:	60bb      	str	r3, [r7, #8]
 800281c:	68bb      	ldr	r3, [r7, #8]
}
 800281e:	bf00      	nop
 8002820:	3714      	adds	r7, #20
 8002822:	46bd      	mov	sp, r7
 8002824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002828:	4770      	bx	lr
 800282a:	bf00      	nop
 800282c:	40010000 	.word	0x40010000
 8002830:	40023800 	.word	0x40023800
 8002834:	40000c00 	.word	0x40000c00

08002838 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002838:	b580      	push	{r7, lr}
 800283a:	b08a      	sub	sp, #40	; 0x28
 800283c:	af00      	add	r7, sp, #0
 800283e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002840:	f107 0314 	add.w	r3, r7, #20
 8002844:	2200      	movs	r2, #0
 8002846:	601a      	str	r2, [r3, #0]
 8002848:	605a      	str	r2, [r3, #4]
 800284a:	609a      	str	r2, [r3, #8]
 800284c:	60da      	str	r2, [r3, #12]
 800284e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	4a1d      	ldr	r2, [pc, #116]	; (80028cc <HAL_UART_MspInit+0x94>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d134      	bne.n	80028c4 <HAL_UART_MspInit+0x8c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800285a:	2300      	movs	r3, #0
 800285c:	613b      	str	r3, [r7, #16]
 800285e:	4b1c      	ldr	r3, [pc, #112]	; (80028d0 <HAL_UART_MspInit+0x98>)
 8002860:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002862:	4a1b      	ldr	r2, [pc, #108]	; (80028d0 <HAL_UART_MspInit+0x98>)
 8002864:	f043 0310 	orr.w	r3, r3, #16
 8002868:	6453      	str	r3, [r2, #68]	; 0x44
 800286a:	4b19      	ldr	r3, [pc, #100]	; (80028d0 <HAL_UART_MspInit+0x98>)
 800286c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800286e:	f003 0310 	and.w	r3, r3, #16
 8002872:	613b      	str	r3, [r7, #16]
 8002874:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002876:	2300      	movs	r3, #0
 8002878:	60fb      	str	r3, [r7, #12]
 800287a:	4b15      	ldr	r3, [pc, #84]	; (80028d0 <HAL_UART_MspInit+0x98>)
 800287c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800287e:	4a14      	ldr	r2, [pc, #80]	; (80028d0 <HAL_UART_MspInit+0x98>)
 8002880:	f043 0301 	orr.w	r3, r3, #1
 8002884:	6313      	str	r3, [r2, #48]	; 0x30
 8002886:	4b12      	ldr	r3, [pc, #72]	; (80028d0 <HAL_UART_MspInit+0x98>)
 8002888:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	60fb      	str	r3, [r7, #12]
 8002890:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = Bluetooth_RX_Pin|Bluetooth_TX_Pin;
 8002892:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002896:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002898:	2302      	movs	r3, #2
 800289a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800289c:	2300      	movs	r3, #0
 800289e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80028a0:	2303      	movs	r3, #3
 80028a2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80028a4:	2307      	movs	r3, #7
 80028a6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028a8:	f107 0314 	add.w	r3, r7, #20
 80028ac:	4619      	mov	r1, r3
 80028ae:	4809      	ldr	r0, [pc, #36]	; (80028d4 <HAL_UART_MspInit+0x9c>)
 80028b0:	f000 ff50 	bl	8003754 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80028b4:	2200      	movs	r2, #0
 80028b6:	2100      	movs	r1, #0
 80028b8:	2025      	movs	r0, #37	; 0x25
 80028ba:	f000 fe82 	bl	80035c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80028be:	2025      	movs	r0, #37	; 0x25
 80028c0:	f000 fe9b 	bl	80035fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80028c4:	bf00      	nop
 80028c6:	3728      	adds	r7, #40	; 0x28
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bd80      	pop	{r7, pc}
 80028cc:	40011000 	.word	0x40011000
 80028d0:	40023800 	.word	0x40023800
 80028d4:	40020000 	.word	0x40020000

080028d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80028d8:	b480      	push	{r7}
 80028da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80028dc:	e7fe      	b.n	80028dc <NMI_Handler+0x4>

080028de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80028de:	b480      	push	{r7}
 80028e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80028e2:	e7fe      	b.n	80028e2 <HardFault_Handler+0x4>

080028e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80028e4:	b480      	push	{r7}
 80028e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80028e8:	e7fe      	b.n	80028e8 <MemManage_Handler+0x4>

080028ea <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80028ea:	b480      	push	{r7}
 80028ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028ee:	e7fe      	b.n	80028ee <BusFault_Handler+0x4>

080028f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028f0:	b480      	push	{r7}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028f4:	e7fe      	b.n	80028f4 <UsageFault_Handler+0x4>

080028f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028f6:	b480      	push	{r7}
 80028f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028fa:	bf00      	nop
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr

08002904 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002904:	b480      	push	{r7}
 8002906:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002908:	bf00      	nop
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr

08002912 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002912:	b480      	push	{r7}
 8002914:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002916:	bf00      	nop
 8002918:	46bd      	mov	sp, r7
 800291a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291e:	4770      	bx	lr

08002920 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002920:	b580      	push	{r7, lr}
 8002922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002924:	f000 f960 	bl	8002be8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002928:	bf00      	nop
 800292a:	bd80      	pop	{r7, pc}

0800292c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002930:	4802      	ldr	r0, [pc, #8]	; (800293c <USART1_IRQHandler+0x10>)
 8002932:	f003 f835 	bl	80059a0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002936:	bf00      	nop
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	2000034c 	.word	0x2000034c

08002940 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002940:	b480      	push	{r7}
 8002942:	af00      	add	r7, sp, #0
  return 1;
 8002944:	2301      	movs	r3, #1
}
 8002946:	4618      	mov	r0, r3
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr

08002950 <_kill>:

int _kill(int pid, int sig)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
 8002958:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800295a:	f004 fe7d 	bl	8007658 <__errno>
 800295e:	4603      	mov	r3, r0
 8002960:	2216      	movs	r2, #22
 8002962:	601a      	str	r2, [r3, #0]
  return -1;
 8002964:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002968:	4618      	mov	r0, r3
 800296a:	3708      	adds	r7, #8
 800296c:	46bd      	mov	sp, r7
 800296e:	bd80      	pop	{r7, pc}

08002970 <_exit>:

void _exit (int status)
{
 8002970:	b580      	push	{r7, lr}
 8002972:	b082      	sub	sp, #8
 8002974:	af00      	add	r7, sp, #0
 8002976:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002978:	f04f 31ff 	mov.w	r1, #4294967295
 800297c:	6878      	ldr	r0, [r7, #4]
 800297e:	f7ff ffe7 	bl	8002950 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002982:	e7fe      	b.n	8002982 <_exit+0x12>

08002984 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b086      	sub	sp, #24
 8002988:	af00      	add	r7, sp, #0
 800298a:	60f8      	str	r0, [r7, #12]
 800298c:	60b9      	str	r1, [r7, #8]
 800298e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002990:	2300      	movs	r3, #0
 8002992:	617b      	str	r3, [r7, #20]
 8002994:	e00a      	b.n	80029ac <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002996:	f3af 8000 	nop.w
 800299a:	4601      	mov	r1, r0
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	1c5a      	adds	r2, r3, #1
 80029a0:	60ba      	str	r2, [r7, #8]
 80029a2:	b2ca      	uxtb	r2, r1
 80029a4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	3301      	adds	r3, #1
 80029aa:	617b      	str	r3, [r7, #20]
 80029ac:	697a      	ldr	r2, [r7, #20]
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	429a      	cmp	r2, r3
 80029b2:	dbf0      	blt.n	8002996 <_read+0x12>
  }

  return len;
 80029b4:	687b      	ldr	r3, [r7, #4]
}
 80029b6:	4618      	mov	r0, r3
 80029b8:	3718      	adds	r7, #24
 80029ba:	46bd      	mov	sp, r7
 80029bc:	bd80      	pop	{r7, pc}

080029be <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80029be:	b580      	push	{r7, lr}
 80029c0:	b086      	sub	sp, #24
 80029c2:	af00      	add	r7, sp, #0
 80029c4:	60f8      	str	r0, [r7, #12]
 80029c6:	60b9      	str	r1, [r7, #8]
 80029c8:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029ca:	2300      	movs	r3, #0
 80029cc:	617b      	str	r3, [r7, #20]
 80029ce:	e009      	b.n	80029e4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 80029d0:	68bb      	ldr	r3, [r7, #8]
 80029d2:	1c5a      	adds	r2, r3, #1
 80029d4:	60ba      	str	r2, [r7, #8]
 80029d6:	781b      	ldrb	r3, [r3, #0]
 80029d8:	4618      	mov	r0, r3
 80029da:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80029de:	697b      	ldr	r3, [r7, #20]
 80029e0:	3301      	adds	r3, #1
 80029e2:	617b      	str	r3, [r7, #20]
 80029e4:	697a      	ldr	r2, [r7, #20]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	dbf1      	blt.n	80029d0 <_write+0x12>
  }
  return len;
 80029ec:	687b      	ldr	r3, [r7, #4]
}
 80029ee:	4618      	mov	r0, r3
 80029f0:	3718      	adds	r7, #24
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}

080029f6 <_close>:

int _close(int file)
{
 80029f6:	b480      	push	{r7}
 80029f8:	b083      	sub	sp, #12
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80029fe:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	370c      	adds	r7, #12
 8002a06:	46bd      	mov	sp, r7
 8002a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a0c:	4770      	bx	lr

08002a0e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002a0e:	b480      	push	{r7}
 8002a10:	b083      	sub	sp, #12
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	6078      	str	r0, [r7, #4]
 8002a16:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002a18:	683b      	ldr	r3, [r7, #0]
 8002a1a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002a1e:	605a      	str	r2, [r3, #4]
  return 0;
 8002a20:	2300      	movs	r3, #0
}
 8002a22:	4618      	mov	r0, r3
 8002a24:	370c      	adds	r7, #12
 8002a26:	46bd      	mov	sp, r7
 8002a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2c:	4770      	bx	lr

08002a2e <_isatty>:

int _isatty(int file)
{
 8002a2e:	b480      	push	{r7}
 8002a30:	b083      	sub	sp, #12
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002a36:	2301      	movs	r3, #1
}
 8002a38:	4618      	mov	r0, r3
 8002a3a:	370c      	adds	r7, #12
 8002a3c:	46bd      	mov	sp, r7
 8002a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a42:	4770      	bx	lr

08002a44 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b085      	sub	sp, #20
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	60f8      	str	r0, [r7, #12]
 8002a4c:	60b9      	str	r1, [r7, #8]
 8002a4e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002a50:	2300      	movs	r3, #0
}
 8002a52:	4618      	mov	r0, r3
 8002a54:	3714      	adds	r7, #20
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
	...

08002a60 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002a60:	b580      	push	{r7, lr}
 8002a62:	b086      	sub	sp, #24
 8002a64:	af00      	add	r7, sp, #0
 8002a66:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002a68:	4a14      	ldr	r2, [pc, #80]	; (8002abc <_sbrk+0x5c>)
 8002a6a:	4b15      	ldr	r3, [pc, #84]	; (8002ac0 <_sbrk+0x60>)
 8002a6c:	1ad3      	subs	r3, r2, r3
 8002a6e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002a70:	697b      	ldr	r3, [r7, #20]
 8002a72:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002a74:	4b13      	ldr	r3, [pc, #76]	; (8002ac4 <_sbrk+0x64>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d102      	bne.n	8002a82 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002a7c:	4b11      	ldr	r3, [pc, #68]	; (8002ac4 <_sbrk+0x64>)
 8002a7e:	4a12      	ldr	r2, [pc, #72]	; (8002ac8 <_sbrk+0x68>)
 8002a80:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002a82:	4b10      	ldr	r3, [pc, #64]	; (8002ac4 <_sbrk+0x64>)
 8002a84:	681a      	ldr	r2, [r3, #0]
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	4413      	add	r3, r2
 8002a8a:	693a      	ldr	r2, [r7, #16]
 8002a8c:	429a      	cmp	r2, r3
 8002a8e:	d207      	bcs.n	8002aa0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002a90:	f004 fde2 	bl	8007658 <__errno>
 8002a94:	4603      	mov	r3, r0
 8002a96:	220c      	movs	r2, #12
 8002a98:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002a9a:	f04f 33ff 	mov.w	r3, #4294967295
 8002a9e:	e009      	b.n	8002ab4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002aa0:	4b08      	ldr	r3, [pc, #32]	; (8002ac4 <_sbrk+0x64>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002aa6:	4b07      	ldr	r3, [pc, #28]	; (8002ac4 <_sbrk+0x64>)
 8002aa8:	681a      	ldr	r2, [r3, #0]
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4413      	add	r3, r2
 8002aae:	4a05      	ldr	r2, [pc, #20]	; (8002ac4 <_sbrk+0x64>)
 8002ab0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
}
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	3718      	adds	r7, #24
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}
 8002abc:	20020000 	.word	0x20020000
 8002ac0:	00000400 	.word	0x00000400
 8002ac4:	20000390 	.word	0x20000390
 8002ac8:	200004e8 	.word	0x200004e8

08002acc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002acc:	b480      	push	{r7}
 8002ace:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002ad0:	4b06      	ldr	r3, [pc, #24]	; (8002aec <SystemInit+0x20>)
 8002ad2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002ad6:	4a05      	ldr	r2, [pc, #20]	; (8002aec <SystemInit+0x20>)
 8002ad8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002adc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002ae0:	bf00      	nop
 8002ae2:	46bd      	mov	sp, r7
 8002ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ae8:	4770      	bx	lr
 8002aea:	bf00      	nop
 8002aec:	e000ed00 	.word	0xe000ed00

08002af0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002af0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002b28 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002af4:	480d      	ldr	r0, [pc, #52]	; (8002b2c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002af6:	490e      	ldr	r1, [pc, #56]	; (8002b30 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002af8:	4a0e      	ldr	r2, [pc, #56]	; (8002b34 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002afa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002afc:	e002      	b.n	8002b04 <LoopCopyDataInit>

08002afe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002afe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002b00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002b02:	3304      	adds	r3, #4

08002b04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002b04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002b06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002b08:	d3f9      	bcc.n	8002afe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002b0a:	4a0b      	ldr	r2, [pc, #44]	; (8002b38 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002b0c:	4c0b      	ldr	r4, [pc, #44]	; (8002b3c <LoopFillZerobss+0x26>)
  movs r3, #0
 8002b0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002b10:	e001      	b.n	8002b16 <LoopFillZerobss>

08002b12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002b12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002b14:	3204      	adds	r2, #4

08002b16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002b16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002b18:	d3fb      	bcc.n	8002b12 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002b1a:	f7ff ffd7 	bl	8002acc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002b1e:	f004 fda1 	bl	8007664 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002b22:	f7fe fa17 	bl	8000f54 <main>
  bx  lr    
 8002b26:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002b28:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002b2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002b30:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8002b34:	0800aeb0 	.word	0x0800aeb0
  ldr r2, =_sbss
 8002b38:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8002b3c:	200004e4 	.word	0x200004e4

08002b40 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002b40:	e7fe      	b.n	8002b40 <ADC_IRQHandler>
	...

08002b44 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002b44:	b580      	push	{r7, lr}
 8002b46:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002b48:	4b0e      	ldr	r3, [pc, #56]	; (8002b84 <HAL_Init+0x40>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	4a0d      	ldr	r2, [pc, #52]	; (8002b84 <HAL_Init+0x40>)
 8002b4e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b52:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002b54:	4b0b      	ldr	r3, [pc, #44]	; (8002b84 <HAL_Init+0x40>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	4a0a      	ldr	r2, [pc, #40]	; (8002b84 <HAL_Init+0x40>)
 8002b5a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002b5e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002b60:	4b08      	ldr	r3, [pc, #32]	; (8002b84 <HAL_Init+0x40>)
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	4a07      	ldr	r2, [pc, #28]	; (8002b84 <HAL_Init+0x40>)
 8002b66:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b6a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002b6c:	2003      	movs	r0, #3
 8002b6e:	f000 fd1d 	bl	80035ac <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002b72:	200f      	movs	r0, #15
 8002b74:	f000 f808 	bl	8002b88 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002b78:	f7ff fd1a 	bl	80025b0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002b7c:	2300      	movs	r3, #0
}
 8002b7e:	4618      	mov	r0, r3
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	40023c00 	.word	0x40023c00

08002b88 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	b082      	sub	sp, #8
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002b90:	4b12      	ldr	r3, [pc, #72]	; (8002bdc <HAL_InitTick+0x54>)
 8002b92:	681a      	ldr	r2, [r3, #0]
 8002b94:	4b12      	ldr	r3, [pc, #72]	; (8002be0 <HAL_InitTick+0x58>)
 8002b96:	781b      	ldrb	r3, [r3, #0]
 8002b98:	4619      	mov	r1, r3
 8002b9a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b9e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002ba2:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ba6:	4618      	mov	r0, r3
 8002ba8:	f000 fd35 	bl	8003616 <HAL_SYSTICK_Config>
 8002bac:	4603      	mov	r3, r0
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d001      	beq.n	8002bb6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002bb2:	2301      	movs	r3, #1
 8002bb4:	e00e      	b.n	8002bd4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	2b0f      	cmp	r3, #15
 8002bba:	d80a      	bhi.n	8002bd2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	6879      	ldr	r1, [r7, #4]
 8002bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8002bc4:	f000 fcfd 	bl	80035c2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002bc8:	4a06      	ldr	r2, [pc, #24]	; (8002be4 <HAL_InitTick+0x5c>)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002bce:	2300      	movs	r3, #0
 8002bd0:	e000      	b.n	8002bd4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002bd2:	2301      	movs	r3, #1
}
 8002bd4:	4618      	mov	r0, r3
 8002bd6:	3708      	adds	r7, #8
 8002bd8:	46bd      	mov	sp, r7
 8002bda:	bd80      	pop	{r7, pc}
 8002bdc:	20000010 	.word	0x20000010
 8002be0:	20000018 	.word	0x20000018
 8002be4:	20000014 	.word	0x20000014

08002be8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002be8:	b480      	push	{r7}
 8002bea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002bec:	4b06      	ldr	r3, [pc, #24]	; (8002c08 <HAL_IncTick+0x20>)
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	461a      	mov	r2, r3
 8002bf2:	4b06      	ldr	r3, [pc, #24]	; (8002c0c <HAL_IncTick+0x24>)
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4413      	add	r3, r2
 8002bf8:	4a04      	ldr	r2, [pc, #16]	; (8002c0c <HAL_IncTick+0x24>)
 8002bfa:	6013      	str	r3, [r2, #0]
}
 8002bfc:	bf00      	nop
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	20000018 	.word	0x20000018
 8002c0c:	20000394 	.word	0x20000394

08002c10 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002c10:	b480      	push	{r7}
 8002c12:	af00      	add	r7, sp, #0
  return uwTick;
 8002c14:	4b03      	ldr	r3, [pc, #12]	; (8002c24 <HAL_GetTick+0x14>)
 8002c16:	681b      	ldr	r3, [r3, #0]
}
 8002c18:	4618      	mov	r0, r3
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	20000394 	.word	0x20000394

08002c28 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002c28:	b580      	push	{r7, lr}
 8002c2a:	b084      	sub	sp, #16
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002c30:	2300      	movs	r3, #0
 8002c32:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2b00      	cmp	r3, #0
 8002c38:	d101      	bne.n	8002c3e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002c3a:	2301      	movs	r3, #1
 8002c3c:	e033      	b.n	8002ca6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d109      	bne.n	8002c5a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002c46:	6878      	ldr	r0, [r7, #4]
 8002c48:	f7ff fcda 	bl	8002600 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2200      	movs	r2, #0
 8002c56:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c5e:	f003 0310 	and.w	r3, r3, #16
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d118      	bne.n	8002c98 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c6a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c6e:	f023 0302 	bic.w	r3, r3, #2
 8002c72:	f043 0202 	orr.w	r2, r3, #2
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002c7a:	6878      	ldr	r0, [r7, #4]
 8002c7c:	f000 faca 	bl	8003214 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	2200      	movs	r2, #0
 8002c84:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c8a:	f023 0303 	bic.w	r3, r3, #3
 8002c8e:	f043 0201 	orr.w	r2, r3, #1
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	641a      	str	r2, [r3, #64]	; 0x40
 8002c96:	e001      	b.n	8002c9c <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002c98:	2301      	movs	r3, #1
 8002c9a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	2200      	movs	r2, #0
 8002ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002ca4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3710      	adds	r7, #16
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
	...

08002cb0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b085      	sub	sp, #20
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8002cb8:	2300      	movs	r3, #0
 8002cba:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002cc2:	2b01      	cmp	r3, #1
 8002cc4:	d101      	bne.n	8002cca <HAL_ADC_Start+0x1a>
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	e097      	b.n	8002dfa <HAL_ADC_Start+0x14a>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2201      	movs	r2, #1
 8002cce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	689b      	ldr	r3, [r3, #8]
 8002cd8:	f003 0301 	and.w	r3, r3, #1
 8002cdc:	2b01      	cmp	r3, #1
 8002cde:	d018      	beq.n	8002d12 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	689a      	ldr	r2, [r3, #8]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f042 0201 	orr.w	r2, r2, #1
 8002cee:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002cf0:	4b45      	ldr	r3, [pc, #276]	; (8002e08 <HAL_ADC_Start+0x158>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	4a45      	ldr	r2, [pc, #276]	; (8002e0c <HAL_ADC_Start+0x15c>)
 8002cf6:	fba2 2303 	umull	r2, r3, r2, r3
 8002cfa:	0c9a      	lsrs	r2, r3, #18
 8002cfc:	4613      	mov	r3, r2
 8002cfe:	005b      	lsls	r3, r3, #1
 8002d00:	4413      	add	r3, r2
 8002d02:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002d04:	e002      	b.n	8002d0c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8002d06:	68bb      	ldr	r3, [r7, #8]
 8002d08:	3b01      	subs	r3, #1
 8002d0a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8002d0c:	68bb      	ldr	r3, [r7, #8]
 8002d0e:	2b00      	cmp	r3, #0
 8002d10:	d1f9      	bne.n	8002d06 <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	689b      	ldr	r3, [r3, #8]
 8002d18:	f003 0301 	and.w	r3, r3, #1
 8002d1c:	2b01      	cmp	r3, #1
 8002d1e:	d15f      	bne.n	8002de0 <HAL_ADC_Start+0x130>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d24:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002d28:	f023 0301 	bic.w	r3, r3, #1
 8002d2c:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	685b      	ldr	r3, [r3, #4]
 8002d3a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d007      	beq.n	8002d52 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d46:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d4a:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d56:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d5e:	d106      	bne.n	8002d6e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d64:	f023 0206 	bic.w	r2, r3, #6
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	645a      	str	r2, [r3, #68]	; 0x44
 8002d6c:	e002      	b.n	8002d74 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2200      	movs	r2, #0
 8002d72:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d7c:	4b24      	ldr	r3, [pc, #144]	; (8002e10 <HAL_ADC_Start+0x160>)
 8002d7e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002d88:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002d8a:	68fb      	ldr	r3, [r7, #12]
 8002d8c:	685b      	ldr	r3, [r3, #4]
 8002d8e:	f003 031f 	and.w	r3, r3, #31
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d10f      	bne.n	8002db6 <HAL_ADC_Start+0x106>
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	689b      	ldr	r3, [r3, #8]
 8002d9c:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d129      	bne.n	8002df8 <HAL_ADC_Start+0x148>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	689a      	ldr	r2, [r3, #8]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002db2:	609a      	str	r2, [r3, #8]
 8002db4:	e020      	b.n	8002df8 <HAL_ADC_Start+0x148>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	4a16      	ldr	r2, [pc, #88]	; (8002e14 <HAL_ADC_Start+0x164>)
 8002dbc:	4293      	cmp	r3, r2
 8002dbe:	d11b      	bne.n	8002df8 <HAL_ADC_Start+0x148>
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	689b      	ldr	r3, [r3, #8]
 8002dc6:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d114      	bne.n	8002df8 <HAL_ADC_Start+0x148>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	689a      	ldr	r2, [r3, #8]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002ddc:	609a      	str	r2, [r3, #8]
 8002dde:	e00b      	b.n	8002df8 <HAL_ADC_Start+0x148>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002de4:	f043 0210 	orr.w	r2, r3, #16
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002df0:	f043 0201 	orr.w	r2, r3, #1
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002df8:	2300      	movs	r3, #0
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3714      	adds	r7, #20
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e04:	4770      	bx	lr
 8002e06:	bf00      	nop
 8002e08:	20000010 	.word	0x20000010
 8002e0c:	431bde83 	.word	0x431bde83
 8002e10:	40012300 	.word	0x40012300
 8002e14:	40012000 	.word	0x40012000

08002e18 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002e18:	b480      	push	{r7}
 8002e1a:	b083      	sub	sp, #12
 8002e1c:	af00      	add	r7, sp, #0
 8002e1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002e26:	2b01      	cmp	r3, #1
 8002e28:	d101      	bne.n	8002e2e <HAL_ADC_Stop+0x16>
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	e021      	b.n	8002e72 <HAL_ADC_Stop+0x5a>
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2201      	movs	r2, #1
 8002e32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	681b      	ldr	r3, [r3, #0]
 8002e3a:	689a      	ldr	r2, [r3, #8]
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f022 0201 	bic.w	r2, r2, #1
 8002e44:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	689b      	ldr	r3, [r3, #8]
 8002e4c:	f003 0301 	and.w	r3, r3, #1
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d109      	bne.n	8002e68 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e58:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e5c:	f023 0301 	bic.w	r3, r3, #1
 8002e60:	f043 0201 	orr.w	r2, r3, #1
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2200      	movs	r2, #0
 8002e6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8002e70:	2300      	movs	r3, #0
}
 8002e72:	4618      	mov	r0, r3
 8002e74:	370c      	adds	r7, #12
 8002e76:	46bd      	mov	sp, r7
 8002e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e7c:	4770      	bx	lr

08002e7e <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002e7e:	b580      	push	{r7, lr}
 8002e80:	b084      	sub	sp, #16
 8002e82:	af00      	add	r7, sp, #0
 8002e84:	6078      	str	r0, [r7, #4]
 8002e86:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	689b      	ldr	r3, [r3, #8]
 8002e92:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e9a:	d113      	bne.n	8002ec4 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	689b      	ldr	r3, [r3, #8]
 8002ea2:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8002ea6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002eaa:	d10b      	bne.n	8002ec4 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002eb0:	f043 0220 	orr.w	r2, r3, #32
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	2200      	movs	r2, #0
 8002ebc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e063      	b.n	8002f8c <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8002ec4:	f7ff fea4 	bl	8002c10 <HAL_GetTick>
 8002ec8:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002eca:	e021      	b.n	8002f10 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ed2:	d01d      	beq.n	8002f10 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d007      	beq.n	8002eea <HAL_ADC_PollForConversion+0x6c>
 8002eda:	f7ff fe99 	bl	8002c10 <HAL_GetTick>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	68fb      	ldr	r3, [r7, #12]
 8002ee2:	1ad3      	subs	r3, r2, r3
 8002ee4:	683a      	ldr	r2, [r7, #0]
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d212      	bcs.n	8002f10 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	f003 0302 	and.w	r3, r3, #2
 8002ef4:	2b02      	cmp	r3, #2
 8002ef6:	d00b      	beq.n	8002f10 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002efc:	f043 0204 	orr.w	r2, r3, #4
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	2200      	movs	r2, #0
 8002f08:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8002f0c:	2303      	movs	r3, #3
 8002f0e:	e03d      	b.n	8002f8c <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f003 0302 	and.w	r3, r3, #2
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d1d6      	bne.n	8002ecc <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f06f 0212 	mvn.w	r2, #18
 8002f26:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2c:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	689b      	ldr	r3, [r3, #8]
 8002f3a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d123      	bne.n	8002f8a <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d11f      	bne.n	8002f8a <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f50:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002f54:	2b00      	cmp	r3, #0
 8002f56:	d006      	beq.n	8002f66 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	689b      	ldr	r3, [r3, #8]
 8002f5e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d111      	bne.n	8002f8a <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f6a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f7a:	2b00      	cmp	r3, #0
 8002f7c:	d105      	bne.n	8002f8a <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f82:	f043 0201 	orr.w	r2, r3, #1
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002f8a:	2300      	movs	r3, #0
}
 8002f8c:	4618      	mov	r0, r3
 8002f8e:	3710      	adds	r7, #16
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}

08002f94 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8002f94:	b480      	push	{r7}
 8002f96:	b083      	sub	sp, #12
 8002f98:	af00      	add	r7, sp, #0
 8002f9a:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	370c      	adds	r7, #12
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fac:	4770      	bx	lr
	...

08002fb0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002fb0:	b480      	push	{r7}
 8002fb2:	b085      	sub	sp, #20
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
 8002fb8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002fba:	2300      	movs	r3, #0
 8002fbc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002fc4:	2b01      	cmp	r3, #1
 8002fc6:	d101      	bne.n	8002fcc <HAL_ADC_ConfigChannel+0x1c>
 8002fc8:	2302      	movs	r3, #2
 8002fca:	e113      	b.n	80031f4 <HAL_ADC_ConfigChannel+0x244>
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	2b09      	cmp	r3, #9
 8002fda:	d925      	bls.n	8003028 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	68d9      	ldr	r1, [r3, #12]
 8002fe2:	683b      	ldr	r3, [r7, #0]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	b29b      	uxth	r3, r3
 8002fe8:	461a      	mov	r2, r3
 8002fea:	4613      	mov	r3, r2
 8002fec:	005b      	lsls	r3, r3, #1
 8002fee:	4413      	add	r3, r2
 8002ff0:	3b1e      	subs	r3, #30
 8002ff2:	2207      	movs	r2, #7
 8002ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff8:	43da      	mvns	r2, r3
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	400a      	ands	r2, r1
 8003000:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	681b      	ldr	r3, [r3, #0]
 8003006:	68d9      	ldr	r1, [r3, #12]
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	689a      	ldr	r2, [r3, #8]
 800300c:	683b      	ldr	r3, [r7, #0]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	b29b      	uxth	r3, r3
 8003012:	4618      	mov	r0, r3
 8003014:	4603      	mov	r3, r0
 8003016:	005b      	lsls	r3, r3, #1
 8003018:	4403      	add	r3, r0
 800301a:	3b1e      	subs	r3, #30
 800301c:	409a      	lsls	r2, r3
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	430a      	orrs	r2, r1
 8003024:	60da      	str	r2, [r3, #12]
 8003026:	e022      	b.n	800306e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	6919      	ldr	r1, [r3, #16]
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	b29b      	uxth	r3, r3
 8003034:	461a      	mov	r2, r3
 8003036:	4613      	mov	r3, r2
 8003038:	005b      	lsls	r3, r3, #1
 800303a:	4413      	add	r3, r2
 800303c:	2207      	movs	r2, #7
 800303e:	fa02 f303 	lsl.w	r3, r2, r3
 8003042:	43da      	mvns	r2, r3
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	400a      	ands	r2, r1
 800304a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	6919      	ldr	r1, [r3, #16]
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	689a      	ldr	r2, [r3, #8]
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	b29b      	uxth	r3, r3
 800305c:	4618      	mov	r0, r3
 800305e:	4603      	mov	r3, r0
 8003060:	005b      	lsls	r3, r3, #1
 8003062:	4403      	add	r3, r0
 8003064:	409a      	lsls	r2, r3
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	430a      	orrs	r2, r1
 800306c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	2b06      	cmp	r3, #6
 8003074:	d824      	bhi.n	80030c0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	681b      	ldr	r3, [r3, #0]
 800307a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	685a      	ldr	r2, [r3, #4]
 8003080:	4613      	mov	r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	4413      	add	r3, r2
 8003086:	3b05      	subs	r3, #5
 8003088:	221f      	movs	r2, #31
 800308a:	fa02 f303 	lsl.w	r3, r2, r3
 800308e:	43da      	mvns	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	400a      	ands	r2, r1
 8003096:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	b29b      	uxth	r3, r3
 80030a4:	4618      	mov	r0, r3
 80030a6:	683b      	ldr	r3, [r7, #0]
 80030a8:	685a      	ldr	r2, [r3, #4]
 80030aa:	4613      	mov	r3, r2
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	4413      	add	r3, r2
 80030b0:	3b05      	subs	r3, #5
 80030b2:	fa00 f203 	lsl.w	r2, r0, r3
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	681b      	ldr	r3, [r3, #0]
 80030ba:	430a      	orrs	r2, r1
 80030bc:	635a      	str	r2, [r3, #52]	; 0x34
 80030be:	e04c      	b.n	800315a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	685b      	ldr	r3, [r3, #4]
 80030c4:	2b0c      	cmp	r3, #12
 80030c6:	d824      	bhi.n	8003112 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	685a      	ldr	r2, [r3, #4]
 80030d2:	4613      	mov	r3, r2
 80030d4:	009b      	lsls	r3, r3, #2
 80030d6:	4413      	add	r3, r2
 80030d8:	3b23      	subs	r3, #35	; 0x23
 80030da:	221f      	movs	r2, #31
 80030dc:	fa02 f303 	lsl.w	r3, r2, r3
 80030e0:	43da      	mvns	r2, r3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	400a      	ands	r2, r1
 80030e8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	b29b      	uxth	r3, r3
 80030f6:	4618      	mov	r0, r3
 80030f8:	683b      	ldr	r3, [r7, #0]
 80030fa:	685a      	ldr	r2, [r3, #4]
 80030fc:	4613      	mov	r3, r2
 80030fe:	009b      	lsls	r3, r3, #2
 8003100:	4413      	add	r3, r2
 8003102:	3b23      	subs	r3, #35	; 0x23
 8003104:	fa00 f203 	lsl.w	r2, r0, r3
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	430a      	orrs	r2, r1
 800310e:	631a      	str	r2, [r3, #48]	; 0x30
 8003110:	e023      	b.n	800315a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003118:	683b      	ldr	r3, [r7, #0]
 800311a:	685a      	ldr	r2, [r3, #4]
 800311c:	4613      	mov	r3, r2
 800311e:	009b      	lsls	r3, r3, #2
 8003120:	4413      	add	r3, r2
 8003122:	3b41      	subs	r3, #65	; 0x41
 8003124:	221f      	movs	r2, #31
 8003126:	fa02 f303 	lsl.w	r3, r2, r3
 800312a:	43da      	mvns	r2, r3
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	400a      	ands	r2, r1
 8003132:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800313a:	683b      	ldr	r3, [r7, #0]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	b29b      	uxth	r3, r3
 8003140:	4618      	mov	r0, r3
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	685a      	ldr	r2, [r3, #4]
 8003146:	4613      	mov	r3, r2
 8003148:	009b      	lsls	r3, r3, #2
 800314a:	4413      	add	r3, r2
 800314c:	3b41      	subs	r3, #65	; 0x41
 800314e:	fa00 f203 	lsl.w	r2, r0, r3
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	430a      	orrs	r2, r1
 8003158:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800315a:	4b29      	ldr	r3, [pc, #164]	; (8003200 <HAL_ADC_ConfigChannel+0x250>)
 800315c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4a28      	ldr	r2, [pc, #160]	; (8003204 <HAL_ADC_ConfigChannel+0x254>)
 8003164:	4293      	cmp	r3, r2
 8003166:	d10f      	bne.n	8003188 <HAL_ADC_ConfigChannel+0x1d8>
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	2b12      	cmp	r3, #18
 800316e:	d10b      	bne.n	8003188 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 800317c:	68fb      	ldr	r3, [r7, #12]
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003184:	68fb      	ldr	r3, [r7, #12]
 8003186:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a1d      	ldr	r2, [pc, #116]	; (8003204 <HAL_ADC_ConfigChannel+0x254>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d12b      	bne.n	80031ea <HAL_ADC_ConfigChannel+0x23a>
 8003192:	683b      	ldr	r3, [r7, #0]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a1c      	ldr	r2, [pc, #112]	; (8003208 <HAL_ADC_ConfigChannel+0x258>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d003      	beq.n	80031a4 <HAL_ADC_ConfigChannel+0x1f4>
 800319c:	683b      	ldr	r3, [r7, #0]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	2b11      	cmp	r3, #17
 80031a2:	d122      	bne.n	80031ea <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	685b      	ldr	r3, [r3, #4]
 80031a8:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	685b      	ldr	r3, [r3, #4]
 80031b4:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80031bc:	683b      	ldr	r3, [r7, #0]
 80031be:	681b      	ldr	r3, [r3, #0]
 80031c0:	4a11      	ldr	r2, [pc, #68]	; (8003208 <HAL_ADC_ConfigChannel+0x258>)
 80031c2:	4293      	cmp	r3, r2
 80031c4:	d111      	bne.n	80031ea <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80031c6:	4b11      	ldr	r3, [pc, #68]	; (800320c <HAL_ADC_ConfigChannel+0x25c>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	4a11      	ldr	r2, [pc, #68]	; (8003210 <HAL_ADC_ConfigChannel+0x260>)
 80031cc:	fba2 2303 	umull	r2, r3, r2, r3
 80031d0:	0c9a      	lsrs	r2, r3, #18
 80031d2:	4613      	mov	r3, r2
 80031d4:	009b      	lsls	r3, r3, #2
 80031d6:	4413      	add	r3, r2
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80031dc:	e002      	b.n	80031e4 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	3b01      	subs	r3, #1
 80031e2:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80031e4:	68bb      	ldr	r3, [r7, #8]
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d1f9      	bne.n	80031de <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	2200      	movs	r2, #0
 80031ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80031f2:	2300      	movs	r3, #0
}
 80031f4:	4618      	mov	r0, r3
 80031f6:	3714      	adds	r7, #20
 80031f8:	46bd      	mov	sp, r7
 80031fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fe:	4770      	bx	lr
 8003200:	40012300 	.word	0x40012300
 8003204:	40012000 	.word	0x40012000
 8003208:	10000012 	.word	0x10000012
 800320c:	20000010 	.word	0x20000010
 8003210:	431bde83 	.word	0x431bde83

08003214 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003214:	b480      	push	{r7}
 8003216:	b085      	sub	sp, #20
 8003218:	af00      	add	r7, sp, #0
 800321a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800321c:	4b79      	ldr	r3, [pc, #484]	; (8003404 <ADC_Init+0x1f0>)
 800321e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	685a      	ldr	r2, [r3, #4]
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	431a      	orrs	r2, r3
 8003236:	68fb      	ldr	r3, [r7, #12]
 8003238:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	685a      	ldr	r2, [r3, #4]
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003248:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	6859      	ldr	r1, [r3, #4]
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	691b      	ldr	r3, [r3, #16]
 8003254:	021a      	lsls	r2, r3, #8
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	430a      	orrs	r2, r1
 800325c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	685a      	ldr	r2, [r3, #4]
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800326c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	6859      	ldr	r1, [r3, #4]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	689a      	ldr	r2, [r3, #8]
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	430a      	orrs	r2, r1
 800327e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	689a      	ldr	r2, [r3, #8]
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800328e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	681b      	ldr	r3, [r3, #0]
 8003294:	6899      	ldr	r1, [r3, #8]
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	68da      	ldr	r2, [r3, #12]
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	430a      	orrs	r2, r1
 80032a0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032a6:	4a58      	ldr	r2, [pc, #352]	; (8003408 <ADC_Init+0x1f4>)
 80032a8:	4293      	cmp	r3, r2
 80032aa:	d022      	beq.n	80032f2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	689a      	ldr	r2, [r3, #8]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80032ba:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	6899      	ldr	r1, [r3, #8]
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	430a      	orrs	r2, r1
 80032cc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	689a      	ldr	r2, [r3, #8]
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80032dc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	681b      	ldr	r3, [r3, #0]
 80032e2:	6899      	ldr	r1, [r3, #8]
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	430a      	orrs	r2, r1
 80032ee:	609a      	str	r2, [r3, #8]
 80032f0:	e00f      	b.n	8003312 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	689a      	ldr	r2, [r3, #8]
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003300:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	689a      	ldr	r2, [r3, #8]
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003310:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	689a      	ldr	r2, [r3, #8]
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f022 0202 	bic.w	r2, r2, #2
 8003320:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	6899      	ldr	r1, [r3, #8]
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	7e1b      	ldrb	r3, [r3, #24]
 800332c:	005a      	lsls	r2, r3, #1
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	430a      	orrs	r2, r1
 8003334:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	f893 3020 	ldrb.w	r3, [r3, #32]
 800333c:	2b00      	cmp	r3, #0
 800333e:	d01b      	beq.n	8003378 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	685a      	ldr	r2, [r3, #4]
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800334e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	685a      	ldr	r2, [r3, #4]
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800335e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	6859      	ldr	r1, [r3, #4]
 8003366:	687b      	ldr	r3, [r7, #4]
 8003368:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336a:	3b01      	subs	r3, #1
 800336c:	035a      	lsls	r2, r3, #13
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	430a      	orrs	r2, r1
 8003374:	605a      	str	r2, [r3, #4]
 8003376:	e007      	b.n	8003388 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	685a      	ldr	r2, [r3, #4]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003386:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003396:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	69db      	ldr	r3, [r3, #28]
 80033a2:	3b01      	subs	r3, #1
 80033a4:	051a      	lsls	r2, r3, #20
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	430a      	orrs	r2, r1
 80033ac:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	689a      	ldr	r2, [r3, #8]
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80033bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	6899      	ldr	r1, [r3, #8]
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80033ca:	025a      	lsls	r2, r3, #9
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	430a      	orrs	r2, r1
 80033d2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	689a      	ldr	r2, [r3, #8]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033e2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80033e4:	687b      	ldr	r3, [r7, #4]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	6899      	ldr	r1, [r3, #8]
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	695b      	ldr	r3, [r3, #20]
 80033ee:	029a      	lsls	r2, r3, #10
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	681b      	ldr	r3, [r3, #0]
 80033f4:	430a      	orrs	r2, r1
 80033f6:	609a      	str	r2, [r3, #8]
}
 80033f8:	bf00      	nop
 80033fa:	3714      	adds	r7, #20
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr
 8003404:	40012300 	.word	0x40012300
 8003408:	0f000001 	.word	0x0f000001

0800340c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800340c:	b480      	push	{r7}
 800340e:	b085      	sub	sp, #20
 8003410:	af00      	add	r7, sp, #0
 8003412:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	f003 0307 	and.w	r3, r3, #7
 800341a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800341c:	4b0c      	ldr	r3, [pc, #48]	; (8003450 <__NVIC_SetPriorityGrouping+0x44>)
 800341e:	68db      	ldr	r3, [r3, #12]
 8003420:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003422:	68ba      	ldr	r2, [r7, #8]
 8003424:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003428:	4013      	ands	r3, r2
 800342a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003430:	68bb      	ldr	r3, [r7, #8]
 8003432:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003434:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003438:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800343c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800343e:	4a04      	ldr	r2, [pc, #16]	; (8003450 <__NVIC_SetPriorityGrouping+0x44>)
 8003440:	68bb      	ldr	r3, [r7, #8]
 8003442:	60d3      	str	r3, [r2, #12]
}
 8003444:	bf00      	nop
 8003446:	3714      	adds	r7, #20
 8003448:	46bd      	mov	sp, r7
 800344a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344e:	4770      	bx	lr
 8003450:	e000ed00 	.word	0xe000ed00

08003454 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003454:	b480      	push	{r7}
 8003456:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003458:	4b04      	ldr	r3, [pc, #16]	; (800346c <__NVIC_GetPriorityGrouping+0x18>)
 800345a:	68db      	ldr	r3, [r3, #12]
 800345c:	0a1b      	lsrs	r3, r3, #8
 800345e:	f003 0307 	and.w	r3, r3, #7
}
 8003462:	4618      	mov	r0, r3
 8003464:	46bd      	mov	sp, r7
 8003466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800346a:	4770      	bx	lr
 800346c:	e000ed00 	.word	0xe000ed00

08003470 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003470:	b480      	push	{r7}
 8003472:	b083      	sub	sp, #12
 8003474:	af00      	add	r7, sp, #0
 8003476:	4603      	mov	r3, r0
 8003478:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800347a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800347e:	2b00      	cmp	r3, #0
 8003480:	db0b      	blt.n	800349a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003482:	79fb      	ldrb	r3, [r7, #7]
 8003484:	f003 021f 	and.w	r2, r3, #31
 8003488:	4907      	ldr	r1, [pc, #28]	; (80034a8 <__NVIC_EnableIRQ+0x38>)
 800348a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800348e:	095b      	lsrs	r3, r3, #5
 8003490:	2001      	movs	r0, #1
 8003492:	fa00 f202 	lsl.w	r2, r0, r2
 8003496:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800349a:	bf00      	nop
 800349c:	370c      	adds	r7, #12
 800349e:	46bd      	mov	sp, r7
 80034a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034a4:	4770      	bx	lr
 80034a6:	bf00      	nop
 80034a8:	e000e100 	.word	0xe000e100

080034ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034ac:	b480      	push	{r7}
 80034ae:	b083      	sub	sp, #12
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	4603      	mov	r3, r0
 80034b4:	6039      	str	r1, [r7, #0]
 80034b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034bc:	2b00      	cmp	r3, #0
 80034be:	db0a      	blt.n	80034d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034c0:	683b      	ldr	r3, [r7, #0]
 80034c2:	b2da      	uxtb	r2, r3
 80034c4:	490c      	ldr	r1, [pc, #48]	; (80034f8 <__NVIC_SetPriority+0x4c>)
 80034c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034ca:	0112      	lsls	r2, r2, #4
 80034cc:	b2d2      	uxtb	r2, r2
 80034ce:	440b      	add	r3, r1
 80034d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034d4:	e00a      	b.n	80034ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	b2da      	uxtb	r2, r3
 80034da:	4908      	ldr	r1, [pc, #32]	; (80034fc <__NVIC_SetPriority+0x50>)
 80034dc:	79fb      	ldrb	r3, [r7, #7]
 80034de:	f003 030f 	and.w	r3, r3, #15
 80034e2:	3b04      	subs	r3, #4
 80034e4:	0112      	lsls	r2, r2, #4
 80034e6:	b2d2      	uxtb	r2, r2
 80034e8:	440b      	add	r3, r1
 80034ea:	761a      	strb	r2, [r3, #24]
}
 80034ec:	bf00      	nop
 80034ee:	370c      	adds	r7, #12
 80034f0:	46bd      	mov	sp, r7
 80034f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f6:	4770      	bx	lr
 80034f8:	e000e100 	.word	0xe000e100
 80034fc:	e000ed00 	.word	0xe000ed00

08003500 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003500:	b480      	push	{r7}
 8003502:	b089      	sub	sp, #36	; 0x24
 8003504:	af00      	add	r7, sp, #0
 8003506:	60f8      	str	r0, [r7, #12]
 8003508:	60b9      	str	r1, [r7, #8]
 800350a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	f003 0307 	and.w	r3, r3, #7
 8003512:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003514:	69fb      	ldr	r3, [r7, #28]
 8003516:	f1c3 0307 	rsb	r3, r3, #7
 800351a:	2b04      	cmp	r3, #4
 800351c:	bf28      	it	cs
 800351e:	2304      	movcs	r3, #4
 8003520:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003522:	69fb      	ldr	r3, [r7, #28]
 8003524:	3304      	adds	r3, #4
 8003526:	2b06      	cmp	r3, #6
 8003528:	d902      	bls.n	8003530 <NVIC_EncodePriority+0x30>
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	3b03      	subs	r3, #3
 800352e:	e000      	b.n	8003532 <NVIC_EncodePriority+0x32>
 8003530:	2300      	movs	r3, #0
 8003532:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003534:	f04f 32ff 	mov.w	r2, #4294967295
 8003538:	69bb      	ldr	r3, [r7, #24]
 800353a:	fa02 f303 	lsl.w	r3, r2, r3
 800353e:	43da      	mvns	r2, r3
 8003540:	68bb      	ldr	r3, [r7, #8]
 8003542:	401a      	ands	r2, r3
 8003544:	697b      	ldr	r3, [r7, #20]
 8003546:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003548:	f04f 31ff 	mov.w	r1, #4294967295
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	fa01 f303 	lsl.w	r3, r1, r3
 8003552:	43d9      	mvns	r1, r3
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003558:	4313      	orrs	r3, r2
         );
}
 800355a:	4618      	mov	r0, r3
 800355c:	3724      	adds	r7, #36	; 0x24
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr
	...

08003568 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	3b01      	subs	r3, #1
 8003574:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003578:	d301      	bcc.n	800357e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800357a:	2301      	movs	r3, #1
 800357c:	e00f      	b.n	800359e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800357e:	4a0a      	ldr	r2, [pc, #40]	; (80035a8 <SysTick_Config+0x40>)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	3b01      	subs	r3, #1
 8003584:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003586:	210f      	movs	r1, #15
 8003588:	f04f 30ff 	mov.w	r0, #4294967295
 800358c:	f7ff ff8e 	bl	80034ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003590:	4b05      	ldr	r3, [pc, #20]	; (80035a8 <SysTick_Config+0x40>)
 8003592:	2200      	movs	r2, #0
 8003594:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003596:	4b04      	ldr	r3, [pc, #16]	; (80035a8 <SysTick_Config+0x40>)
 8003598:	2207      	movs	r2, #7
 800359a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800359c:	2300      	movs	r3, #0
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3708      	adds	r7, #8
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	e000e010 	.word	0xe000e010

080035ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f7ff ff29 	bl	800340c <__NVIC_SetPriorityGrouping>
}
 80035ba:	bf00      	nop
 80035bc:	3708      	adds	r7, #8
 80035be:	46bd      	mov	sp, r7
 80035c0:	bd80      	pop	{r7, pc}

080035c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035c2:	b580      	push	{r7, lr}
 80035c4:	b086      	sub	sp, #24
 80035c6:	af00      	add	r7, sp, #0
 80035c8:	4603      	mov	r3, r0
 80035ca:	60b9      	str	r1, [r7, #8]
 80035cc:	607a      	str	r2, [r7, #4]
 80035ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035d0:	2300      	movs	r3, #0
 80035d2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035d4:	f7ff ff3e 	bl	8003454 <__NVIC_GetPriorityGrouping>
 80035d8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035da:	687a      	ldr	r2, [r7, #4]
 80035dc:	68b9      	ldr	r1, [r7, #8]
 80035de:	6978      	ldr	r0, [r7, #20]
 80035e0:	f7ff ff8e 	bl	8003500 <NVIC_EncodePriority>
 80035e4:	4602      	mov	r2, r0
 80035e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035ea:	4611      	mov	r1, r2
 80035ec:	4618      	mov	r0, r3
 80035ee:	f7ff ff5d 	bl	80034ac <__NVIC_SetPriority>
}
 80035f2:	bf00      	nop
 80035f4:	3718      	adds	r7, #24
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd80      	pop	{r7, pc}

080035fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035fa:	b580      	push	{r7, lr}
 80035fc:	b082      	sub	sp, #8
 80035fe:	af00      	add	r7, sp, #0
 8003600:	4603      	mov	r3, r0
 8003602:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003604:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003608:	4618      	mov	r0, r3
 800360a:	f7ff ff31 	bl	8003470 <__NVIC_EnableIRQ>
}
 800360e:	bf00      	nop
 8003610:	3708      	adds	r7, #8
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}

08003616 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003616:	b580      	push	{r7, lr}
 8003618:	b082      	sub	sp, #8
 800361a:	af00      	add	r7, sp, #0
 800361c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800361e:	6878      	ldr	r0, [r7, #4]
 8003620:	f7ff ffa2 	bl	8003568 <SysTick_Config>
 8003624:	4603      	mov	r3, r0
}
 8003626:	4618      	mov	r0, r3
 8003628:	3708      	adds	r7, #8
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800362e:	b580      	push	{r7, lr}
 8003630:	b084      	sub	sp, #16
 8003632:	af00      	add	r7, sp, #0
 8003634:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800363a:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800363c:	f7ff fae8 	bl	8002c10 <HAL_GetTick>
 8003640:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003648:	b2db      	uxtb	r3, r3
 800364a:	2b02      	cmp	r3, #2
 800364c:	d008      	beq.n	8003660 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	2280      	movs	r2, #128	; 0x80
 8003652:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2200      	movs	r2, #0
 8003658:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e052      	b.n	8003706 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681a      	ldr	r2, [r3, #0]
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	f022 0216 	bic.w	r2, r2, #22
 800366e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	681b      	ldr	r3, [r3, #0]
 8003674:	695a      	ldr	r2, [r3, #20]
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800367e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003684:	2b00      	cmp	r3, #0
 8003686:	d103      	bne.n	8003690 <HAL_DMA_Abort+0x62>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800368c:	2b00      	cmp	r3, #0
 800368e:	d007      	beq.n	80036a0 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681a      	ldr	r2, [r3, #0]
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f022 0208 	bic.w	r2, r2, #8
 800369e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	681b      	ldr	r3, [r3, #0]
 80036a4:	681a      	ldr	r2, [r3, #0]
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	f022 0201 	bic.w	r2, r2, #1
 80036ae:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036b0:	e013      	b.n	80036da <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80036b2:	f7ff faad 	bl	8002c10 <HAL_GetTick>
 80036b6:	4602      	mov	r2, r0
 80036b8:	68bb      	ldr	r3, [r7, #8]
 80036ba:	1ad3      	subs	r3, r2, r3
 80036bc:	2b05      	cmp	r3, #5
 80036be:	d90c      	bls.n	80036da <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	2220      	movs	r2, #32
 80036c4:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	2203      	movs	r2, #3
 80036ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	2200      	movs	r2, #0
 80036d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80036d6:	2303      	movs	r3, #3
 80036d8:	e015      	b.n	8003706 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0301 	and.w	r3, r3, #1
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d1e4      	bne.n	80036b2 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80036ec:	223f      	movs	r2, #63	; 0x3f
 80036ee:	409a      	lsls	r2, r3
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	2201      	movs	r2, #1
 80036f8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	2200      	movs	r2, #0
 8003700:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	3710      	adds	r7, #16
 800370a:	46bd      	mov	sp, r7
 800370c:	bd80      	pop	{r7, pc}

0800370e <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800370e:	b480      	push	{r7}
 8003710:	b083      	sub	sp, #12
 8003712:	af00      	add	r7, sp, #0
 8003714:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800371c:	b2db      	uxtb	r3, r3
 800371e:	2b02      	cmp	r3, #2
 8003720:	d004      	beq.n	800372c <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2280      	movs	r2, #128	; 0x80
 8003726:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003728:	2301      	movs	r3, #1
 800372a:	e00c      	b.n	8003746 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	2205      	movs	r2, #5
 8003730:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	681a      	ldr	r2, [r3, #0]
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	f022 0201 	bic.w	r2, r2, #1
 8003742:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003744:	2300      	movs	r3, #0
}
 8003746:	4618      	mov	r0, r3
 8003748:	370c      	adds	r7, #12
 800374a:	46bd      	mov	sp, r7
 800374c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003750:	4770      	bx	lr
	...

08003754 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003754:	b480      	push	{r7}
 8003756:	b089      	sub	sp, #36	; 0x24
 8003758:	af00      	add	r7, sp, #0
 800375a:	6078      	str	r0, [r7, #4]
 800375c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800375e:	2300      	movs	r3, #0
 8003760:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003762:	2300      	movs	r3, #0
 8003764:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003766:	2300      	movs	r3, #0
 8003768:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800376a:	2300      	movs	r3, #0
 800376c:	61fb      	str	r3, [r7, #28]
 800376e:	e159      	b.n	8003a24 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003770:	2201      	movs	r2, #1
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	fa02 f303 	lsl.w	r3, r2, r3
 8003778:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800377a:	683b      	ldr	r3, [r7, #0]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	697a      	ldr	r2, [r7, #20]
 8003780:	4013      	ands	r3, r2
 8003782:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003784:	693a      	ldr	r2, [r7, #16]
 8003786:	697b      	ldr	r3, [r7, #20]
 8003788:	429a      	cmp	r2, r3
 800378a:	f040 8148 	bne.w	8003a1e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	685b      	ldr	r3, [r3, #4]
 8003792:	f003 0303 	and.w	r3, r3, #3
 8003796:	2b01      	cmp	r3, #1
 8003798:	d005      	beq.n	80037a6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800379a:	683b      	ldr	r3, [r7, #0]
 800379c:	685b      	ldr	r3, [r3, #4]
 800379e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80037a2:	2b02      	cmp	r3, #2
 80037a4:	d130      	bne.n	8003808 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80037ac:	69fb      	ldr	r3, [r7, #28]
 80037ae:	005b      	lsls	r3, r3, #1
 80037b0:	2203      	movs	r2, #3
 80037b2:	fa02 f303 	lsl.w	r3, r2, r3
 80037b6:	43db      	mvns	r3, r3
 80037b8:	69ba      	ldr	r2, [r7, #24]
 80037ba:	4013      	ands	r3, r2
 80037bc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80037be:	683b      	ldr	r3, [r7, #0]
 80037c0:	68da      	ldr	r2, [r3, #12]
 80037c2:	69fb      	ldr	r3, [r7, #28]
 80037c4:	005b      	lsls	r3, r3, #1
 80037c6:	fa02 f303 	lsl.w	r3, r2, r3
 80037ca:	69ba      	ldr	r2, [r7, #24]
 80037cc:	4313      	orrs	r3, r2
 80037ce:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	69ba      	ldr	r2, [r7, #24]
 80037d4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	685b      	ldr	r3, [r3, #4]
 80037da:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80037dc:	2201      	movs	r2, #1
 80037de:	69fb      	ldr	r3, [r7, #28]
 80037e0:	fa02 f303 	lsl.w	r3, r2, r3
 80037e4:	43db      	mvns	r3, r3
 80037e6:	69ba      	ldr	r2, [r7, #24]
 80037e8:	4013      	ands	r3, r2
 80037ea:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80037ec:	683b      	ldr	r3, [r7, #0]
 80037ee:	685b      	ldr	r3, [r3, #4]
 80037f0:	091b      	lsrs	r3, r3, #4
 80037f2:	f003 0201 	and.w	r2, r3, #1
 80037f6:	69fb      	ldr	r3, [r7, #28]
 80037f8:	fa02 f303 	lsl.w	r3, r2, r3
 80037fc:	69ba      	ldr	r2, [r7, #24]
 80037fe:	4313      	orrs	r3, r2
 8003800:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	69ba      	ldr	r2, [r7, #24]
 8003806:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003808:	683b      	ldr	r3, [r7, #0]
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f003 0303 	and.w	r3, r3, #3
 8003810:	2b03      	cmp	r3, #3
 8003812:	d017      	beq.n	8003844 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	68db      	ldr	r3, [r3, #12]
 8003818:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800381a:	69fb      	ldr	r3, [r7, #28]
 800381c:	005b      	lsls	r3, r3, #1
 800381e:	2203      	movs	r2, #3
 8003820:	fa02 f303 	lsl.w	r3, r2, r3
 8003824:	43db      	mvns	r3, r3
 8003826:	69ba      	ldr	r2, [r7, #24]
 8003828:	4013      	ands	r3, r2
 800382a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800382c:	683b      	ldr	r3, [r7, #0]
 800382e:	689a      	ldr	r2, [r3, #8]
 8003830:	69fb      	ldr	r3, [r7, #28]
 8003832:	005b      	lsls	r3, r3, #1
 8003834:	fa02 f303 	lsl.w	r3, r2, r3
 8003838:	69ba      	ldr	r2, [r7, #24]
 800383a:	4313      	orrs	r3, r2
 800383c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	69ba      	ldr	r2, [r7, #24]
 8003842:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003844:	683b      	ldr	r3, [r7, #0]
 8003846:	685b      	ldr	r3, [r3, #4]
 8003848:	f003 0303 	and.w	r3, r3, #3
 800384c:	2b02      	cmp	r3, #2
 800384e:	d123      	bne.n	8003898 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003850:	69fb      	ldr	r3, [r7, #28]
 8003852:	08da      	lsrs	r2, r3, #3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	3208      	adds	r2, #8
 8003858:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800385c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800385e:	69fb      	ldr	r3, [r7, #28]
 8003860:	f003 0307 	and.w	r3, r3, #7
 8003864:	009b      	lsls	r3, r3, #2
 8003866:	220f      	movs	r2, #15
 8003868:	fa02 f303 	lsl.w	r3, r2, r3
 800386c:	43db      	mvns	r3, r3
 800386e:	69ba      	ldr	r2, [r7, #24]
 8003870:	4013      	ands	r3, r2
 8003872:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003874:	683b      	ldr	r3, [r7, #0]
 8003876:	691a      	ldr	r2, [r3, #16]
 8003878:	69fb      	ldr	r3, [r7, #28]
 800387a:	f003 0307 	and.w	r3, r3, #7
 800387e:	009b      	lsls	r3, r3, #2
 8003880:	fa02 f303 	lsl.w	r3, r2, r3
 8003884:	69ba      	ldr	r2, [r7, #24]
 8003886:	4313      	orrs	r3, r2
 8003888:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800388a:	69fb      	ldr	r3, [r7, #28]
 800388c:	08da      	lsrs	r2, r3, #3
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	3208      	adds	r2, #8
 8003892:	69b9      	ldr	r1, [r7, #24]
 8003894:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800389e:	69fb      	ldr	r3, [r7, #28]
 80038a0:	005b      	lsls	r3, r3, #1
 80038a2:	2203      	movs	r2, #3
 80038a4:	fa02 f303 	lsl.w	r3, r2, r3
 80038a8:	43db      	mvns	r3, r3
 80038aa:	69ba      	ldr	r2, [r7, #24]
 80038ac:	4013      	ands	r3, r2
 80038ae:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80038b0:	683b      	ldr	r3, [r7, #0]
 80038b2:	685b      	ldr	r3, [r3, #4]
 80038b4:	f003 0203 	and.w	r2, r3, #3
 80038b8:	69fb      	ldr	r3, [r7, #28]
 80038ba:	005b      	lsls	r3, r3, #1
 80038bc:	fa02 f303 	lsl.w	r3, r2, r3
 80038c0:	69ba      	ldr	r2, [r7, #24]
 80038c2:	4313      	orrs	r3, r2
 80038c4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	69ba      	ldr	r2, [r7, #24]
 80038ca:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	f000 80a2 	beq.w	8003a1e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80038da:	2300      	movs	r3, #0
 80038dc:	60fb      	str	r3, [r7, #12]
 80038de:	4b57      	ldr	r3, [pc, #348]	; (8003a3c <HAL_GPIO_Init+0x2e8>)
 80038e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038e2:	4a56      	ldr	r2, [pc, #344]	; (8003a3c <HAL_GPIO_Init+0x2e8>)
 80038e4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80038e8:	6453      	str	r3, [r2, #68]	; 0x44
 80038ea:	4b54      	ldr	r3, [pc, #336]	; (8003a3c <HAL_GPIO_Init+0x2e8>)
 80038ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038ee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80038f2:	60fb      	str	r3, [r7, #12]
 80038f4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80038f6:	4a52      	ldr	r2, [pc, #328]	; (8003a40 <HAL_GPIO_Init+0x2ec>)
 80038f8:	69fb      	ldr	r3, [r7, #28]
 80038fa:	089b      	lsrs	r3, r3, #2
 80038fc:	3302      	adds	r3, #2
 80038fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003902:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003904:	69fb      	ldr	r3, [r7, #28]
 8003906:	f003 0303 	and.w	r3, r3, #3
 800390a:	009b      	lsls	r3, r3, #2
 800390c:	220f      	movs	r2, #15
 800390e:	fa02 f303 	lsl.w	r3, r2, r3
 8003912:	43db      	mvns	r3, r3
 8003914:	69ba      	ldr	r2, [r7, #24]
 8003916:	4013      	ands	r3, r2
 8003918:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	4a49      	ldr	r2, [pc, #292]	; (8003a44 <HAL_GPIO_Init+0x2f0>)
 800391e:	4293      	cmp	r3, r2
 8003920:	d019      	beq.n	8003956 <HAL_GPIO_Init+0x202>
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	4a48      	ldr	r2, [pc, #288]	; (8003a48 <HAL_GPIO_Init+0x2f4>)
 8003926:	4293      	cmp	r3, r2
 8003928:	d013      	beq.n	8003952 <HAL_GPIO_Init+0x1fe>
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	4a47      	ldr	r2, [pc, #284]	; (8003a4c <HAL_GPIO_Init+0x2f8>)
 800392e:	4293      	cmp	r3, r2
 8003930:	d00d      	beq.n	800394e <HAL_GPIO_Init+0x1fa>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	4a46      	ldr	r2, [pc, #280]	; (8003a50 <HAL_GPIO_Init+0x2fc>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d007      	beq.n	800394a <HAL_GPIO_Init+0x1f6>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	4a45      	ldr	r2, [pc, #276]	; (8003a54 <HAL_GPIO_Init+0x300>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d101      	bne.n	8003946 <HAL_GPIO_Init+0x1f2>
 8003942:	2304      	movs	r3, #4
 8003944:	e008      	b.n	8003958 <HAL_GPIO_Init+0x204>
 8003946:	2307      	movs	r3, #7
 8003948:	e006      	b.n	8003958 <HAL_GPIO_Init+0x204>
 800394a:	2303      	movs	r3, #3
 800394c:	e004      	b.n	8003958 <HAL_GPIO_Init+0x204>
 800394e:	2302      	movs	r3, #2
 8003950:	e002      	b.n	8003958 <HAL_GPIO_Init+0x204>
 8003952:	2301      	movs	r3, #1
 8003954:	e000      	b.n	8003958 <HAL_GPIO_Init+0x204>
 8003956:	2300      	movs	r3, #0
 8003958:	69fa      	ldr	r2, [r7, #28]
 800395a:	f002 0203 	and.w	r2, r2, #3
 800395e:	0092      	lsls	r2, r2, #2
 8003960:	4093      	lsls	r3, r2
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	4313      	orrs	r3, r2
 8003966:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003968:	4935      	ldr	r1, [pc, #212]	; (8003a40 <HAL_GPIO_Init+0x2ec>)
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	089b      	lsrs	r3, r3, #2
 800396e:	3302      	adds	r3, #2
 8003970:	69ba      	ldr	r2, [r7, #24]
 8003972:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003976:	4b38      	ldr	r3, [pc, #224]	; (8003a58 <HAL_GPIO_Init+0x304>)
 8003978:	689b      	ldr	r3, [r3, #8]
 800397a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	43db      	mvns	r3, r3
 8003980:	69ba      	ldr	r2, [r7, #24]
 8003982:	4013      	ands	r3, r2
 8003984:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	685b      	ldr	r3, [r3, #4]
 800398a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d003      	beq.n	800399a <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003992:	69ba      	ldr	r2, [r7, #24]
 8003994:	693b      	ldr	r3, [r7, #16]
 8003996:	4313      	orrs	r3, r2
 8003998:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800399a:	4a2f      	ldr	r2, [pc, #188]	; (8003a58 <HAL_GPIO_Init+0x304>)
 800399c:	69bb      	ldr	r3, [r7, #24]
 800399e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80039a0:	4b2d      	ldr	r3, [pc, #180]	; (8003a58 <HAL_GPIO_Init+0x304>)
 80039a2:	68db      	ldr	r3, [r3, #12]
 80039a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039a6:	693b      	ldr	r3, [r7, #16]
 80039a8:	43db      	mvns	r3, r3
 80039aa:	69ba      	ldr	r2, [r7, #24]
 80039ac:	4013      	ands	r3, r2
 80039ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80039b0:	683b      	ldr	r3, [r7, #0]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d003      	beq.n	80039c4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80039bc:	69ba      	ldr	r2, [r7, #24]
 80039be:	693b      	ldr	r3, [r7, #16]
 80039c0:	4313      	orrs	r3, r2
 80039c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80039c4:	4a24      	ldr	r2, [pc, #144]	; (8003a58 <HAL_GPIO_Init+0x304>)
 80039c6:	69bb      	ldr	r3, [r7, #24]
 80039c8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80039ca:	4b23      	ldr	r3, [pc, #140]	; (8003a58 <HAL_GPIO_Init+0x304>)
 80039cc:	685b      	ldr	r3, [r3, #4]
 80039ce:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039d0:	693b      	ldr	r3, [r7, #16]
 80039d2:	43db      	mvns	r3, r3
 80039d4:	69ba      	ldr	r2, [r7, #24]
 80039d6:	4013      	ands	r3, r2
 80039d8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	685b      	ldr	r3, [r3, #4]
 80039de:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d003      	beq.n	80039ee <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80039e6:	69ba      	ldr	r2, [r7, #24]
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	4313      	orrs	r3, r2
 80039ec:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80039ee:	4a1a      	ldr	r2, [pc, #104]	; (8003a58 <HAL_GPIO_Init+0x304>)
 80039f0:	69bb      	ldr	r3, [r7, #24]
 80039f2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80039f4:	4b18      	ldr	r3, [pc, #96]	; (8003a58 <HAL_GPIO_Init+0x304>)
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80039fa:	693b      	ldr	r3, [r7, #16]
 80039fc:	43db      	mvns	r3, r3
 80039fe:	69ba      	ldr	r2, [r7, #24]
 8003a00:	4013      	ands	r3, r2
 8003a02:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	685b      	ldr	r3, [r3, #4]
 8003a08:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	d003      	beq.n	8003a18 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003a10:	69ba      	ldr	r2, [r7, #24]
 8003a12:	693b      	ldr	r3, [r7, #16]
 8003a14:	4313      	orrs	r3, r2
 8003a16:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a18:	4a0f      	ldr	r2, [pc, #60]	; (8003a58 <HAL_GPIO_Init+0x304>)
 8003a1a:	69bb      	ldr	r3, [r7, #24]
 8003a1c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003a1e:	69fb      	ldr	r3, [r7, #28]
 8003a20:	3301      	adds	r3, #1
 8003a22:	61fb      	str	r3, [r7, #28]
 8003a24:	69fb      	ldr	r3, [r7, #28]
 8003a26:	2b0f      	cmp	r3, #15
 8003a28:	f67f aea2 	bls.w	8003770 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003a2c:	bf00      	nop
 8003a2e:	bf00      	nop
 8003a30:	3724      	adds	r7, #36	; 0x24
 8003a32:	46bd      	mov	sp, r7
 8003a34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a38:	4770      	bx	lr
 8003a3a:	bf00      	nop
 8003a3c:	40023800 	.word	0x40023800
 8003a40:	40013800 	.word	0x40013800
 8003a44:	40020000 	.word	0x40020000
 8003a48:	40020400 	.word	0x40020400
 8003a4c:	40020800 	.word	0x40020800
 8003a50:	40020c00 	.word	0x40020c00
 8003a54:	40021000 	.word	0x40021000
 8003a58:	40013c00 	.word	0x40013c00

08003a5c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003a5c:	b480      	push	{r7}
 8003a5e:	b083      	sub	sp, #12
 8003a60:	af00      	add	r7, sp, #0
 8003a62:	6078      	str	r0, [r7, #4]
 8003a64:	460b      	mov	r3, r1
 8003a66:	807b      	strh	r3, [r7, #2]
 8003a68:	4613      	mov	r3, r2
 8003a6a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003a6c:	787b      	ldrb	r3, [r7, #1]
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d003      	beq.n	8003a7a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003a72:	887a      	ldrh	r2, [r7, #2]
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003a78:	e003      	b.n	8003a82 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003a7a:	887b      	ldrh	r3, [r7, #2]
 8003a7c:	041a      	lsls	r2, r3, #16
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	619a      	str	r2, [r3, #24]
}
 8003a82:	bf00      	nop
 8003a84:	370c      	adds	r7, #12
 8003a86:	46bd      	mov	sp, r7
 8003a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8c:	4770      	bx	lr
	...

08003a90 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	b084      	sub	sp, #16
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d101      	bne.n	8003aa2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003a9e:	2301      	movs	r3, #1
 8003aa0:	e12b      	b.n	8003cfa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003aa8:	b2db      	uxtb	r3, r3
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d106      	bne.n	8003abc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f7fe fde6 	bl	8002688 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2224      	movs	r2, #36	; 0x24
 8003ac0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	681a      	ldr	r2, [r3, #0]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f022 0201 	bic.w	r2, r2, #1
 8003ad2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	681a      	ldr	r2, [r3, #0]
 8003ada:	687b      	ldr	r3, [r7, #4]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003ae2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003af2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003af4:	f001 fba0 	bl	8005238 <HAL_RCC_GetPCLK1Freq>
 8003af8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	685b      	ldr	r3, [r3, #4]
 8003afe:	4a81      	ldr	r2, [pc, #516]	; (8003d04 <HAL_I2C_Init+0x274>)
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d807      	bhi.n	8003b14 <HAL_I2C_Init+0x84>
 8003b04:	68fb      	ldr	r3, [r7, #12]
 8003b06:	4a80      	ldr	r2, [pc, #512]	; (8003d08 <HAL_I2C_Init+0x278>)
 8003b08:	4293      	cmp	r3, r2
 8003b0a:	bf94      	ite	ls
 8003b0c:	2301      	movls	r3, #1
 8003b0e:	2300      	movhi	r3, #0
 8003b10:	b2db      	uxtb	r3, r3
 8003b12:	e006      	b.n	8003b22 <HAL_I2C_Init+0x92>
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	4a7d      	ldr	r2, [pc, #500]	; (8003d0c <HAL_I2C_Init+0x27c>)
 8003b18:	4293      	cmp	r3, r2
 8003b1a:	bf94      	ite	ls
 8003b1c:	2301      	movls	r3, #1
 8003b1e:	2300      	movhi	r3, #0
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d001      	beq.n	8003b2a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003b26:	2301      	movs	r3, #1
 8003b28:	e0e7      	b.n	8003cfa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003b2a:	68fb      	ldr	r3, [r7, #12]
 8003b2c:	4a78      	ldr	r2, [pc, #480]	; (8003d10 <HAL_I2C_Init+0x280>)
 8003b2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003b32:	0c9b      	lsrs	r3, r3, #18
 8003b34:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	685b      	ldr	r3, [r3, #4]
 8003b3c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681b      	ldr	r3, [r3, #0]
 8003b44:	68ba      	ldr	r2, [r7, #8]
 8003b46:	430a      	orrs	r2, r1
 8003b48:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	6a1b      	ldr	r3, [r3, #32]
 8003b50:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	685b      	ldr	r3, [r3, #4]
 8003b58:	4a6a      	ldr	r2, [pc, #424]	; (8003d04 <HAL_I2C_Init+0x274>)
 8003b5a:	4293      	cmp	r3, r2
 8003b5c:	d802      	bhi.n	8003b64 <HAL_I2C_Init+0xd4>
 8003b5e:	68bb      	ldr	r3, [r7, #8]
 8003b60:	3301      	adds	r3, #1
 8003b62:	e009      	b.n	8003b78 <HAL_I2C_Init+0xe8>
 8003b64:	68bb      	ldr	r3, [r7, #8]
 8003b66:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003b6a:	fb02 f303 	mul.w	r3, r2, r3
 8003b6e:	4a69      	ldr	r2, [pc, #420]	; (8003d14 <HAL_I2C_Init+0x284>)
 8003b70:	fba2 2303 	umull	r2, r3, r2, r3
 8003b74:	099b      	lsrs	r3, r3, #6
 8003b76:	3301      	adds	r3, #1
 8003b78:	687a      	ldr	r2, [r7, #4]
 8003b7a:	6812      	ldr	r2, [r2, #0]
 8003b7c:	430b      	orrs	r3, r1
 8003b7e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	69db      	ldr	r3, [r3, #28]
 8003b86:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003b8a:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	495c      	ldr	r1, [pc, #368]	; (8003d04 <HAL_I2C_Init+0x274>)
 8003b94:	428b      	cmp	r3, r1
 8003b96:	d819      	bhi.n	8003bcc <HAL_I2C_Init+0x13c>
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	1e59      	subs	r1, r3, #1
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	685b      	ldr	r3, [r3, #4]
 8003ba0:	005b      	lsls	r3, r3, #1
 8003ba2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ba6:	1c59      	adds	r1, r3, #1
 8003ba8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003bac:	400b      	ands	r3, r1
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d00a      	beq.n	8003bc8 <HAL_I2C_Init+0x138>
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	1e59      	subs	r1, r3, #1
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	685b      	ldr	r3, [r3, #4]
 8003bba:	005b      	lsls	r3, r3, #1
 8003bbc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bc0:	3301      	adds	r3, #1
 8003bc2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bc6:	e051      	b.n	8003c6c <HAL_I2C_Init+0x1dc>
 8003bc8:	2304      	movs	r3, #4
 8003bca:	e04f      	b.n	8003c6c <HAL_I2C_Init+0x1dc>
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	689b      	ldr	r3, [r3, #8]
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d111      	bne.n	8003bf8 <HAL_I2C_Init+0x168>
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	1e58      	subs	r0, r3, #1
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6859      	ldr	r1, [r3, #4]
 8003bdc:	460b      	mov	r3, r1
 8003bde:	005b      	lsls	r3, r3, #1
 8003be0:	440b      	add	r3, r1
 8003be2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003be6:	3301      	adds	r3, #1
 8003be8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	bf0c      	ite	eq
 8003bf0:	2301      	moveq	r3, #1
 8003bf2:	2300      	movne	r3, #0
 8003bf4:	b2db      	uxtb	r3, r3
 8003bf6:	e012      	b.n	8003c1e <HAL_I2C_Init+0x18e>
 8003bf8:	68fb      	ldr	r3, [r7, #12]
 8003bfa:	1e58      	subs	r0, r3, #1
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6859      	ldr	r1, [r3, #4]
 8003c00:	460b      	mov	r3, r1
 8003c02:	009b      	lsls	r3, r3, #2
 8003c04:	440b      	add	r3, r1
 8003c06:	0099      	lsls	r1, r3, #2
 8003c08:	440b      	add	r3, r1
 8003c0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c0e:	3301      	adds	r3, #1
 8003c10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	bf0c      	ite	eq
 8003c18:	2301      	moveq	r3, #1
 8003c1a:	2300      	movne	r3, #0
 8003c1c:	b2db      	uxtb	r3, r3
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d001      	beq.n	8003c26 <HAL_I2C_Init+0x196>
 8003c22:	2301      	movs	r3, #1
 8003c24:	e022      	b.n	8003c6c <HAL_I2C_Init+0x1dc>
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	689b      	ldr	r3, [r3, #8]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d10e      	bne.n	8003c4c <HAL_I2C_Init+0x1bc>
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	1e58      	subs	r0, r3, #1
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	6859      	ldr	r1, [r3, #4]
 8003c36:	460b      	mov	r3, r1
 8003c38:	005b      	lsls	r3, r3, #1
 8003c3a:	440b      	add	r3, r1
 8003c3c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c40:	3301      	adds	r3, #1
 8003c42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c46:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003c4a:	e00f      	b.n	8003c6c <HAL_I2C_Init+0x1dc>
 8003c4c:	68fb      	ldr	r3, [r7, #12]
 8003c4e:	1e58      	subs	r0, r3, #1
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6859      	ldr	r1, [r3, #4]
 8003c54:	460b      	mov	r3, r1
 8003c56:	009b      	lsls	r3, r3, #2
 8003c58:	440b      	add	r3, r1
 8003c5a:	0099      	lsls	r1, r3, #2
 8003c5c:	440b      	add	r3, r1
 8003c5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003c62:	3301      	adds	r3, #1
 8003c64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c68:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003c6c:	6879      	ldr	r1, [r7, #4]
 8003c6e:	6809      	ldr	r1, [r1, #0]
 8003c70:	4313      	orrs	r3, r2
 8003c72:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	69da      	ldr	r2, [r3, #28]
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	6a1b      	ldr	r3, [r3, #32]
 8003c86:	431a      	orrs	r2, r3
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	430a      	orrs	r2, r1
 8003c8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003c9a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003c9e:	687a      	ldr	r2, [r7, #4]
 8003ca0:	6911      	ldr	r1, [r2, #16]
 8003ca2:	687a      	ldr	r2, [r7, #4]
 8003ca4:	68d2      	ldr	r2, [r2, #12]
 8003ca6:	4311      	orrs	r1, r2
 8003ca8:	687a      	ldr	r2, [r7, #4]
 8003caa:	6812      	ldr	r2, [r2, #0]
 8003cac:	430b      	orrs	r3, r1
 8003cae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	68db      	ldr	r3, [r3, #12]
 8003cb6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	695a      	ldr	r2, [r3, #20]
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	699b      	ldr	r3, [r3, #24]
 8003cc2:	431a      	orrs	r2, r3
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	430a      	orrs	r2, r1
 8003cca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f042 0201 	orr.w	r2, r2, #1
 8003cda:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	2200      	movs	r2, #0
 8003ce0:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	2220      	movs	r2, #32
 8003ce6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	2200      	movs	r2, #0
 8003cee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003cf8:	2300      	movs	r3, #0
}
 8003cfa:	4618      	mov	r0, r3
 8003cfc:	3710      	adds	r7, #16
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}
 8003d02:	bf00      	nop
 8003d04:	000186a0 	.word	0x000186a0
 8003d08:	001e847f 	.word	0x001e847f
 8003d0c:	003d08ff 	.word	0x003d08ff
 8003d10:	431bde83 	.word	0x431bde83
 8003d14:	10624dd3 	.word	0x10624dd3

08003d18 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003d18:	b580      	push	{r7, lr}
 8003d1a:	b088      	sub	sp, #32
 8003d1c:	af02      	add	r7, sp, #8
 8003d1e:	60f8      	str	r0, [r7, #12]
 8003d20:	607a      	str	r2, [r7, #4]
 8003d22:	461a      	mov	r2, r3
 8003d24:	460b      	mov	r3, r1
 8003d26:	817b      	strh	r3, [r7, #10]
 8003d28:	4613      	mov	r3, r2
 8003d2a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003d2c:	f7fe ff70 	bl	8002c10 <HAL_GetTick>
 8003d30:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d38:	b2db      	uxtb	r3, r3
 8003d3a:	2b20      	cmp	r3, #32
 8003d3c:	f040 80e0 	bne.w	8003f00 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003d40:	697b      	ldr	r3, [r7, #20]
 8003d42:	9300      	str	r3, [sp, #0]
 8003d44:	2319      	movs	r3, #25
 8003d46:	2201      	movs	r2, #1
 8003d48:	4970      	ldr	r1, [pc, #448]	; (8003f0c <HAL_I2C_Master_Transmit+0x1f4>)
 8003d4a:	68f8      	ldr	r0, [r7, #12]
 8003d4c:	f000 fc66 	bl	800461c <I2C_WaitOnFlagUntilTimeout>
 8003d50:	4603      	mov	r3, r0
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d001      	beq.n	8003d5a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003d56:	2302      	movs	r3, #2
 8003d58:	e0d3      	b.n	8003f02 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003d60:	2b01      	cmp	r3, #1
 8003d62:	d101      	bne.n	8003d68 <HAL_I2C_Master_Transmit+0x50>
 8003d64:	2302      	movs	r3, #2
 8003d66:	e0cc      	b.n	8003f02 <HAL_I2C_Master_Transmit+0x1ea>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	2201      	movs	r2, #1
 8003d6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0301 	and.w	r3, r3, #1
 8003d7a:	2b01      	cmp	r3, #1
 8003d7c:	d007      	beq.n	8003d8e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	681a      	ldr	r2, [r3, #0]
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f042 0201 	orr.w	r2, r2, #1
 8003d8c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003d8e:	68fb      	ldr	r3, [r7, #12]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	681a      	ldr	r2, [r3, #0]
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003d9c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003d9e:	68fb      	ldr	r3, [r7, #12]
 8003da0:	2221      	movs	r2, #33	; 0x21
 8003da2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	2210      	movs	r2, #16
 8003daa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2200      	movs	r2, #0
 8003db2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	687a      	ldr	r2, [r7, #4]
 8003db8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	893a      	ldrh	r2, [r7, #8]
 8003dbe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003dc4:	b29a      	uxth	r2, r3
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	4a50      	ldr	r2, [pc, #320]	; (8003f10 <HAL_I2C_Master_Transmit+0x1f8>)
 8003dce:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003dd0:	8979      	ldrh	r1, [r7, #10]
 8003dd2:	697b      	ldr	r3, [r7, #20]
 8003dd4:	6a3a      	ldr	r2, [r7, #32]
 8003dd6:	68f8      	ldr	r0, [r7, #12]
 8003dd8:	f000 fad0 	bl	800437c <I2C_MasterRequestWrite>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d001      	beq.n	8003de6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003de2:	2301      	movs	r3, #1
 8003de4:	e08d      	b.n	8003f02 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003de6:	2300      	movs	r3, #0
 8003de8:	613b      	str	r3, [r7, #16]
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	681b      	ldr	r3, [r3, #0]
 8003dee:	695b      	ldr	r3, [r3, #20]
 8003df0:	613b      	str	r3, [r7, #16]
 8003df2:	68fb      	ldr	r3, [r7, #12]
 8003df4:	681b      	ldr	r3, [r3, #0]
 8003df6:	699b      	ldr	r3, [r3, #24]
 8003df8:	613b      	str	r3, [r7, #16]
 8003dfa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003dfc:	e066      	b.n	8003ecc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003dfe:	697a      	ldr	r2, [r7, #20]
 8003e00:	6a39      	ldr	r1, [r7, #32]
 8003e02:	68f8      	ldr	r0, [r7, #12]
 8003e04:	f000 fce0 	bl	80047c8 <I2C_WaitOnTXEFlagUntilTimeout>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d00d      	beq.n	8003e2a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003e0e:	68fb      	ldr	r3, [r7, #12]
 8003e10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e12:	2b04      	cmp	r3, #4
 8003e14:	d107      	bne.n	8003e26 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	681a      	ldr	r2, [r3, #0]
 8003e1c:	68fb      	ldr	r3, [r7, #12]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003e24:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003e26:	2301      	movs	r3, #1
 8003e28:	e06b      	b.n	8003f02 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e2e:	781a      	ldrb	r2, [r3, #0]
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e36:	68fb      	ldr	r3, [r7, #12]
 8003e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e3a:	1c5a      	adds	r2, r3, #1
 8003e3c:	68fb      	ldr	r3, [r7, #12]
 8003e3e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003e40:	68fb      	ldr	r3, [r7, #12]
 8003e42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e44:	b29b      	uxth	r3, r3
 8003e46:	3b01      	subs	r3, #1
 8003e48:	b29a      	uxth	r2, r3
 8003e4a:	68fb      	ldr	r3, [r7, #12]
 8003e4c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e52:	3b01      	subs	r3, #1
 8003e54:	b29a      	uxth	r2, r3
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	695b      	ldr	r3, [r3, #20]
 8003e60:	f003 0304 	and.w	r3, r3, #4
 8003e64:	2b04      	cmp	r3, #4
 8003e66:	d11b      	bne.n	8003ea0 <HAL_I2C_Master_Transmit+0x188>
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d017      	beq.n	8003ea0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e74:	781a      	ldrb	r2, [r3, #0]
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e80:	1c5a      	adds	r2, r3, #1
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003e8a:	b29b      	uxth	r3, r3
 8003e8c:	3b01      	subs	r3, #1
 8003e8e:	b29a      	uxth	r2, r3
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003e98:	3b01      	subs	r3, #1
 8003e9a:	b29a      	uxth	r2, r3
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003ea0:	697a      	ldr	r2, [r7, #20]
 8003ea2:	6a39      	ldr	r1, [r7, #32]
 8003ea4:	68f8      	ldr	r0, [r7, #12]
 8003ea6:	f000 fcd0 	bl	800484a <I2C_WaitOnBTFFlagUntilTimeout>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d00d      	beq.n	8003ecc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003eb4:	2b04      	cmp	r3, #4
 8003eb6:	d107      	bne.n	8003ec8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	681a      	ldr	r2, [r3, #0]
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ec6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003ec8:	2301      	movs	r3, #1
 8003eca:	e01a      	b.n	8003f02 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d194      	bne.n	8003dfe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	681b      	ldr	r3, [r3, #0]
 8003ed8:	681a      	ldr	r2, [r3, #0]
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003ee2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003eec:	68fb      	ldr	r3, [r7, #12]
 8003eee:	2200      	movs	r2, #0
 8003ef0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ef4:	68fb      	ldr	r3, [r7, #12]
 8003ef6:	2200      	movs	r2, #0
 8003ef8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003efc:	2300      	movs	r3, #0
 8003efe:	e000      	b.n	8003f02 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003f00:	2302      	movs	r3, #2
  }
}
 8003f02:	4618      	mov	r0, r3
 8003f04:	3718      	adds	r7, #24
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	00100002 	.word	0x00100002
 8003f10:	ffff0000 	.word	0xffff0000

08003f14 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003f14:	b580      	push	{r7, lr}
 8003f16:	b08c      	sub	sp, #48	; 0x30
 8003f18:	af02      	add	r7, sp, #8
 8003f1a:	60f8      	str	r0, [r7, #12]
 8003f1c:	607a      	str	r2, [r7, #4]
 8003f1e:	461a      	mov	r2, r3
 8003f20:	460b      	mov	r3, r1
 8003f22:	817b      	strh	r3, [r7, #10]
 8003f24:	4613      	mov	r3, r2
 8003f26:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003f28:	f7fe fe72 	bl	8002c10 <HAL_GetTick>
 8003f2c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f34:	b2db      	uxtb	r3, r3
 8003f36:	2b20      	cmp	r3, #32
 8003f38:	f040 820b 	bne.w	8004352 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003f3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003f3e:	9300      	str	r3, [sp, #0]
 8003f40:	2319      	movs	r3, #25
 8003f42:	2201      	movs	r2, #1
 8003f44:	497c      	ldr	r1, [pc, #496]	; (8004138 <HAL_I2C_Master_Receive+0x224>)
 8003f46:	68f8      	ldr	r0, [r7, #12]
 8003f48:	f000 fb68 	bl	800461c <I2C_WaitOnFlagUntilTimeout>
 8003f4c:	4603      	mov	r3, r0
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d001      	beq.n	8003f56 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8003f52:	2302      	movs	r3, #2
 8003f54:	e1fe      	b.n	8004354 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003f56:	68fb      	ldr	r3, [r7, #12]
 8003f58:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003f5c:	2b01      	cmp	r3, #1
 8003f5e:	d101      	bne.n	8003f64 <HAL_I2C_Master_Receive+0x50>
 8003f60:	2302      	movs	r3, #2
 8003f62:	e1f7      	b.n	8004354 <HAL_I2C_Master_Receive+0x440>
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2201      	movs	r2, #1
 8003f68:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003f6c:	68fb      	ldr	r3, [r7, #12]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	2b01      	cmp	r3, #1
 8003f78:	d007      	beq.n	8003f8a <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003f7a:	68fb      	ldr	r3, [r7, #12]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	681a      	ldr	r2, [r3, #0]
 8003f80:	68fb      	ldr	r3, [r7, #12]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f042 0201 	orr.w	r2, r2, #1
 8003f88:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003f8a:	68fb      	ldr	r3, [r7, #12]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	681a      	ldr	r2, [r3, #0]
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003f98:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	2222      	movs	r2, #34	; 0x22
 8003f9e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	2210      	movs	r2, #16
 8003fa6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	2200      	movs	r2, #0
 8003fae:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	687a      	ldr	r2, [r7, #4]
 8003fb4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	893a      	ldrh	r2, [r7, #8]
 8003fba:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003fbc:	68fb      	ldr	r3, [r7, #12]
 8003fbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003fc0:	b29a      	uxth	r2, r3
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	4a5c      	ldr	r2, [pc, #368]	; (800413c <HAL_I2C_Master_Receive+0x228>)
 8003fca:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003fcc:	8979      	ldrh	r1, [r7, #10]
 8003fce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003fd0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003fd2:	68f8      	ldr	r0, [r7, #12]
 8003fd4:	f000 fa54 	bl	8004480 <I2C_MasterRequestRead>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d001      	beq.n	8003fe2 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e1b8      	b.n	8004354 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d113      	bne.n	8004012 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003fea:	2300      	movs	r3, #0
 8003fec:	623b      	str	r3, [r7, #32]
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	695b      	ldr	r3, [r3, #20]
 8003ff4:	623b      	str	r3, [r7, #32]
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	699b      	ldr	r3, [r3, #24]
 8003ffc:	623b      	str	r3, [r7, #32]
 8003ffe:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004000:	68fb      	ldr	r3, [r7, #12]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	681a      	ldr	r2, [r3, #0]
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800400e:	601a      	str	r2, [r3, #0]
 8004010:	e18c      	b.n	800432c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8004012:	68fb      	ldr	r3, [r7, #12]
 8004014:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004016:	2b01      	cmp	r3, #1
 8004018:	d11b      	bne.n	8004052 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800401a:	68fb      	ldr	r3, [r7, #12]
 800401c:	681b      	ldr	r3, [r3, #0]
 800401e:	681a      	ldr	r2, [r3, #0]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004028:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800402a:	2300      	movs	r3, #0
 800402c:	61fb      	str	r3, [r7, #28]
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	695b      	ldr	r3, [r3, #20]
 8004034:	61fb      	str	r3, [r7, #28]
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	699b      	ldr	r3, [r3, #24]
 800403c:	61fb      	str	r3, [r7, #28]
 800403e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004040:	68fb      	ldr	r3, [r7, #12]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800404e:	601a      	str	r2, [r3, #0]
 8004050:	e16c      	b.n	800432c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004056:	2b02      	cmp	r3, #2
 8004058:	d11b      	bne.n	8004092 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	681a      	ldr	r2, [r3, #0]
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	681b      	ldr	r3, [r3, #0]
 8004064:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004068:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	681a      	ldr	r2, [r3, #0]
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004078:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800407a:	2300      	movs	r3, #0
 800407c:	61bb      	str	r3, [r7, #24]
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	681b      	ldr	r3, [r3, #0]
 8004082:	695b      	ldr	r3, [r3, #20]
 8004084:	61bb      	str	r3, [r7, #24]
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	699b      	ldr	r3, [r3, #24]
 800408c:	61bb      	str	r3, [r7, #24]
 800408e:	69bb      	ldr	r3, [r7, #24]
 8004090:	e14c      	b.n	800432c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	681a      	ldr	r2, [r3, #0]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80040a0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80040a2:	2300      	movs	r3, #0
 80040a4:	617b      	str	r3, [r7, #20]
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	695b      	ldr	r3, [r3, #20]
 80040ac:	617b      	str	r3, [r7, #20]
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	699b      	ldr	r3, [r3, #24]
 80040b4:	617b      	str	r3, [r7, #20]
 80040b6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 80040b8:	e138      	b.n	800432c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040be:	2b03      	cmp	r3, #3
 80040c0:	f200 80f1 	bhi.w	80042a6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040c8:	2b01      	cmp	r3, #1
 80040ca:	d123      	bne.n	8004114 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80040cc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040ce:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80040d0:	68f8      	ldr	r0, [r7, #12]
 80040d2:	f000 fbfb 	bl	80048cc <I2C_WaitOnRXNEFlagUntilTimeout>
 80040d6:	4603      	mov	r3, r0
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d001      	beq.n	80040e0 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	e139      	b.n	8004354 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	691a      	ldr	r2, [r3, #16]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040ea:	b2d2      	uxtb	r2, r2
 80040ec:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040f2:	1c5a      	adds	r2, r3, #1
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80040fc:	3b01      	subs	r3, #1
 80040fe:	b29a      	uxth	r2, r3
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004108:	b29b      	uxth	r3, r3
 800410a:	3b01      	subs	r3, #1
 800410c:	b29a      	uxth	r2, r3
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	855a      	strh	r2, [r3, #42]	; 0x2a
 8004112:	e10b      	b.n	800432c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004118:	2b02      	cmp	r3, #2
 800411a:	d14e      	bne.n	80041ba <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800411c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411e:	9300      	str	r3, [sp, #0]
 8004120:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004122:	2200      	movs	r2, #0
 8004124:	4906      	ldr	r1, [pc, #24]	; (8004140 <HAL_I2C_Master_Receive+0x22c>)
 8004126:	68f8      	ldr	r0, [r7, #12]
 8004128:	f000 fa78 	bl	800461c <I2C_WaitOnFlagUntilTimeout>
 800412c:	4603      	mov	r3, r0
 800412e:	2b00      	cmp	r3, #0
 8004130:	d008      	beq.n	8004144 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e10e      	b.n	8004354 <HAL_I2C_Master_Receive+0x440>
 8004136:	bf00      	nop
 8004138:	00100002 	.word	0x00100002
 800413c:	ffff0000 	.word	0xffff0000
 8004140:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	681a      	ldr	r2, [r3, #0]
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004152:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	691a      	ldr	r2, [r3, #16]
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800415e:	b2d2      	uxtb	r2, r2
 8004160:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004166:	1c5a      	adds	r2, r3, #1
 8004168:	68fb      	ldr	r3, [r7, #12]
 800416a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800416c:	68fb      	ldr	r3, [r7, #12]
 800416e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004170:	3b01      	subs	r3, #1
 8004172:	b29a      	uxth	r2, r3
 8004174:	68fb      	ldr	r3, [r7, #12]
 8004176:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800417c:	b29b      	uxth	r3, r3
 800417e:	3b01      	subs	r3, #1
 8004180:	b29a      	uxth	r2, r3
 8004182:	68fb      	ldr	r3, [r7, #12]
 8004184:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004186:	68fb      	ldr	r3, [r7, #12]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	691a      	ldr	r2, [r3, #16]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004190:	b2d2      	uxtb	r2, r2
 8004192:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004198:	1c5a      	adds	r2, r3, #1
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800419e:	68fb      	ldr	r3, [r7, #12]
 80041a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80041a2:	3b01      	subs	r3, #1
 80041a4:	b29a      	uxth	r2, r3
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80041ae:	b29b      	uxth	r3, r3
 80041b0:	3b01      	subs	r3, #1
 80041b2:	b29a      	uxth	r2, r3
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	855a      	strh	r2, [r3, #42]	; 0x2a
 80041b8:	e0b8      	b.n	800432c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80041ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041bc:	9300      	str	r3, [sp, #0]
 80041be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80041c0:	2200      	movs	r2, #0
 80041c2:	4966      	ldr	r1, [pc, #408]	; (800435c <HAL_I2C_Master_Receive+0x448>)
 80041c4:	68f8      	ldr	r0, [r7, #12]
 80041c6:	f000 fa29 	bl	800461c <I2C_WaitOnFlagUntilTimeout>
 80041ca:	4603      	mov	r3, r0
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d001      	beq.n	80041d4 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	e0bf      	b.n	8004354 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80041d4:	68fb      	ldr	r3, [r7, #12]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	681a      	ldr	r2, [r3, #0]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80041e2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	681b      	ldr	r3, [r3, #0]
 80041e8:	691a      	ldr	r2, [r3, #16]
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ee:	b2d2      	uxtb	r2, r2
 80041f0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80041f2:	68fb      	ldr	r3, [r7, #12]
 80041f4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041f6:	1c5a      	adds	r2, r3, #1
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004200:	3b01      	subs	r3, #1
 8004202:	b29a      	uxth	r2, r3
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800420c:	b29b      	uxth	r3, r3
 800420e:	3b01      	subs	r3, #1
 8004210:	b29a      	uxth	r2, r3
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8004216:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004218:	9300      	str	r3, [sp, #0]
 800421a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800421c:	2200      	movs	r2, #0
 800421e:	494f      	ldr	r1, [pc, #316]	; (800435c <HAL_I2C_Master_Receive+0x448>)
 8004220:	68f8      	ldr	r0, [r7, #12]
 8004222:	f000 f9fb 	bl	800461c <I2C_WaitOnFlagUntilTimeout>
 8004226:	4603      	mov	r3, r0
 8004228:	2b00      	cmp	r3, #0
 800422a:	d001      	beq.n	8004230 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 800422c:	2301      	movs	r3, #1
 800422e:	e091      	b.n	8004354 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	681a      	ldr	r2, [r3, #0]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800423e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	691a      	ldr	r2, [r3, #16]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800424a:	b2d2      	uxtb	r2, r2
 800424c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800424e:	68fb      	ldr	r3, [r7, #12]
 8004250:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004252:	1c5a      	adds	r2, r3, #1
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800425c:	3b01      	subs	r3, #1
 800425e:	b29a      	uxth	r2, r3
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004268:	b29b      	uxth	r3, r3
 800426a:	3b01      	subs	r3, #1
 800426c:	b29a      	uxth	r2, r3
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	691a      	ldr	r2, [r3, #16]
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800427c:	b2d2      	uxtb	r2, r2
 800427e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004284:	1c5a      	adds	r2, r3, #1
 8004286:	68fb      	ldr	r3, [r7, #12]
 8004288:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800428e:	3b01      	subs	r3, #1
 8004290:	b29a      	uxth	r2, r3
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800429a:	b29b      	uxth	r3, r3
 800429c:	3b01      	subs	r3, #1
 800429e:	b29a      	uxth	r2, r3
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	855a      	strh	r2, [r3, #42]	; 0x2a
 80042a4:	e042      	b.n	800432c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042a6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042a8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80042aa:	68f8      	ldr	r0, [r7, #12]
 80042ac:	f000 fb0e 	bl	80048cc <I2C_WaitOnRXNEFlagUntilTimeout>
 80042b0:	4603      	mov	r3, r0
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d001      	beq.n	80042ba <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e04c      	b.n	8004354 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042ba:	68fb      	ldr	r3, [r7, #12]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	691a      	ldr	r2, [r3, #16]
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042c4:	b2d2      	uxtb	r2, r2
 80042c6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042cc:	1c5a      	adds	r2, r3, #1
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80042d6:	3b01      	subs	r3, #1
 80042d8:	b29a      	uxth	r2, r3
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80042e2:	b29b      	uxth	r3, r3
 80042e4:	3b01      	subs	r3, #1
 80042e6:	b29a      	uxth	r2, r3
 80042e8:	68fb      	ldr	r3, [r7, #12]
 80042ea:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	695b      	ldr	r3, [r3, #20]
 80042f2:	f003 0304 	and.w	r3, r3, #4
 80042f6:	2b04      	cmp	r3, #4
 80042f8:	d118      	bne.n	800432c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	691a      	ldr	r2, [r3, #16]
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004304:	b2d2      	uxtb	r2, r2
 8004306:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430c:	1c5a      	adds	r2, r3, #1
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004316:	3b01      	subs	r3, #1
 8004318:	b29a      	uxth	r2, r3
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800431e:	68fb      	ldr	r3, [r7, #12]
 8004320:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004322:	b29b      	uxth	r3, r3
 8004324:	3b01      	subs	r3, #1
 8004326:	b29a      	uxth	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004330:	2b00      	cmp	r3, #0
 8004332:	f47f aec2 	bne.w	80040ba <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	2220      	movs	r2, #32
 800433a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	2200      	movs	r2, #0
 8004342:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	2200      	movs	r2, #0
 800434a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800434e:	2300      	movs	r3, #0
 8004350:	e000      	b.n	8004354 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8004352:	2302      	movs	r3, #2
  }
}
 8004354:	4618      	mov	r0, r3
 8004356:	3728      	adds	r7, #40	; 0x28
 8004358:	46bd      	mov	sp, r7
 800435a:	bd80      	pop	{r7, pc}
 800435c:	00010004 	.word	0x00010004

08004360 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 8004360:	b480      	push	{r7}
 8004362:	b083      	sub	sp, #12
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800436e:	b2db      	uxtb	r3, r3
}
 8004370:	4618      	mov	r0, r3
 8004372:	370c      	adds	r7, #12
 8004374:	46bd      	mov	sp, r7
 8004376:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437a:	4770      	bx	lr

0800437c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800437c:	b580      	push	{r7, lr}
 800437e:	b088      	sub	sp, #32
 8004380:	af02      	add	r7, sp, #8
 8004382:	60f8      	str	r0, [r7, #12]
 8004384:	607a      	str	r2, [r7, #4]
 8004386:	603b      	str	r3, [r7, #0]
 8004388:	460b      	mov	r3, r1
 800438a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004390:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8004392:	697b      	ldr	r3, [r7, #20]
 8004394:	2b08      	cmp	r3, #8
 8004396:	d006      	beq.n	80043a6 <I2C_MasterRequestWrite+0x2a>
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	2b01      	cmp	r3, #1
 800439c:	d003      	beq.n	80043a6 <I2C_MasterRequestWrite+0x2a>
 800439e:	697b      	ldr	r3, [r7, #20]
 80043a0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80043a4:	d108      	bne.n	80043b8 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043b4:	601a      	str	r2, [r3, #0]
 80043b6:	e00b      	b.n	80043d0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043bc:	2b12      	cmp	r3, #18
 80043be:	d107      	bne.n	80043d0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043ce:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80043d0:	683b      	ldr	r3, [r7, #0]
 80043d2:	9300      	str	r3, [sp, #0]
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2200      	movs	r2, #0
 80043d8:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80043dc:	68f8      	ldr	r0, [r7, #12]
 80043de:	f000 f91d 	bl	800461c <I2C_WaitOnFlagUntilTimeout>
 80043e2:	4603      	mov	r3, r0
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d00d      	beq.n	8004404 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043f2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80043f6:	d103      	bne.n	8004400 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	f44f 7200 	mov.w	r2, #512	; 0x200
 80043fe:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004400:	2303      	movs	r3, #3
 8004402:	e035      	b.n	8004470 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	691b      	ldr	r3, [r3, #16]
 8004408:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800440c:	d108      	bne.n	8004420 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800440e:	897b      	ldrh	r3, [r7, #10]
 8004410:	b2db      	uxtb	r3, r3
 8004412:	461a      	mov	r2, r3
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800441c:	611a      	str	r2, [r3, #16]
 800441e:	e01b      	b.n	8004458 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004420:	897b      	ldrh	r3, [r7, #10]
 8004422:	11db      	asrs	r3, r3, #7
 8004424:	b2db      	uxtb	r3, r3
 8004426:	f003 0306 	and.w	r3, r3, #6
 800442a:	b2db      	uxtb	r3, r3
 800442c:	f063 030f 	orn	r3, r3, #15
 8004430:	b2da      	uxtb	r2, r3
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	687a      	ldr	r2, [r7, #4]
 800443c:	490e      	ldr	r1, [pc, #56]	; (8004478 <I2C_MasterRequestWrite+0xfc>)
 800443e:	68f8      	ldr	r0, [r7, #12]
 8004440:	f000 f943 	bl	80046ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004444:	4603      	mov	r3, r0
 8004446:	2b00      	cmp	r3, #0
 8004448:	d001      	beq.n	800444e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e010      	b.n	8004470 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800444e:	897b      	ldrh	r3, [r7, #10]
 8004450:	b2da      	uxtb	r2, r3
 8004452:	68fb      	ldr	r3, [r7, #12]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8004458:	683b      	ldr	r3, [r7, #0]
 800445a:	687a      	ldr	r2, [r7, #4]
 800445c:	4907      	ldr	r1, [pc, #28]	; (800447c <I2C_MasterRequestWrite+0x100>)
 800445e:	68f8      	ldr	r0, [r7, #12]
 8004460:	f000 f933 	bl	80046ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004464:	4603      	mov	r3, r0
 8004466:	2b00      	cmp	r3, #0
 8004468:	d001      	beq.n	800446e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e000      	b.n	8004470 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800446e:	2300      	movs	r3, #0
}
 8004470:	4618      	mov	r0, r3
 8004472:	3718      	adds	r7, #24
 8004474:	46bd      	mov	sp, r7
 8004476:	bd80      	pop	{r7, pc}
 8004478:	00010008 	.word	0x00010008
 800447c:	00010002 	.word	0x00010002

08004480 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b088      	sub	sp, #32
 8004484:	af02      	add	r7, sp, #8
 8004486:	60f8      	str	r0, [r7, #12]
 8004488:	607a      	str	r2, [r7, #4]
 800448a:	603b      	str	r3, [r7, #0]
 800448c:	460b      	mov	r3, r1
 800448e:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004494:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	681a      	ldr	r2, [r3, #0]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80044a4:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80044a6:	697b      	ldr	r3, [r7, #20]
 80044a8:	2b08      	cmp	r3, #8
 80044aa:	d006      	beq.n	80044ba <I2C_MasterRequestRead+0x3a>
 80044ac:	697b      	ldr	r3, [r7, #20]
 80044ae:	2b01      	cmp	r3, #1
 80044b0:	d003      	beq.n	80044ba <I2C_MasterRequestRead+0x3a>
 80044b2:	697b      	ldr	r3, [r7, #20]
 80044b4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80044b8:	d108      	bne.n	80044cc <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044ba:	68fb      	ldr	r3, [r7, #12]
 80044bc:	681b      	ldr	r3, [r3, #0]
 80044be:	681a      	ldr	r2, [r3, #0]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044c8:	601a      	str	r2, [r3, #0]
 80044ca:	e00b      	b.n	80044e4 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d0:	2b11      	cmp	r3, #17
 80044d2:	d107      	bne.n	80044e4 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	681b      	ldr	r3, [r3, #0]
 80044d8:	681a      	ldr	r2, [r3, #0]
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80044e2:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80044e4:	683b      	ldr	r3, [r7, #0]
 80044e6:	9300      	str	r3, [sp, #0]
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	2200      	movs	r2, #0
 80044ec:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80044f0:	68f8      	ldr	r0, [r7, #12]
 80044f2:	f000 f893 	bl	800461c <I2C_WaitOnFlagUntilTimeout>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d00d      	beq.n	8004518 <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004506:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800450a:	d103      	bne.n	8004514 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800450c:	68fb      	ldr	r3, [r7, #12]
 800450e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004512:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8004514:	2303      	movs	r3, #3
 8004516:	e079      	b.n	800460c <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	691b      	ldr	r3, [r3, #16]
 800451c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004520:	d108      	bne.n	8004534 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8004522:	897b      	ldrh	r3, [r7, #10]
 8004524:	b2db      	uxtb	r3, r3
 8004526:	f043 0301 	orr.w	r3, r3, #1
 800452a:	b2da      	uxtb	r2, r3
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	611a      	str	r2, [r3, #16]
 8004532:	e05f      	b.n	80045f4 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8004534:	897b      	ldrh	r3, [r7, #10]
 8004536:	11db      	asrs	r3, r3, #7
 8004538:	b2db      	uxtb	r3, r3
 800453a:	f003 0306 	and.w	r3, r3, #6
 800453e:	b2db      	uxtb	r3, r3
 8004540:	f063 030f 	orn	r3, r3, #15
 8004544:	b2da      	uxtb	r2, r3
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	4930      	ldr	r1, [pc, #192]	; (8004614 <I2C_MasterRequestRead+0x194>)
 8004552:	68f8      	ldr	r0, [r7, #12]
 8004554:	f000 f8b9 	bl	80046ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004558:	4603      	mov	r3, r0
 800455a:	2b00      	cmp	r3, #0
 800455c:	d001      	beq.n	8004562 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 800455e:	2301      	movs	r3, #1
 8004560:	e054      	b.n	800460c <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8004562:	897b      	ldrh	r3, [r7, #10]
 8004564:	b2da      	uxtb	r2, r3
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800456c:	683b      	ldr	r3, [r7, #0]
 800456e:	687a      	ldr	r2, [r7, #4]
 8004570:	4929      	ldr	r1, [pc, #164]	; (8004618 <I2C_MasterRequestRead+0x198>)
 8004572:	68f8      	ldr	r0, [r7, #12]
 8004574:	f000 f8a9 	bl	80046ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004578:	4603      	mov	r3, r0
 800457a:	2b00      	cmp	r3, #0
 800457c:	d001      	beq.n	8004582 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 800457e:	2301      	movs	r3, #1
 8004580:	e044      	b.n	800460c <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004582:	2300      	movs	r3, #0
 8004584:	613b      	str	r3, [r7, #16]
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	695b      	ldr	r3, [r3, #20]
 800458c:	613b      	str	r3, [r7, #16]
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	699b      	ldr	r3, [r3, #24]
 8004594:	613b      	str	r3, [r7, #16]
 8004596:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	681a      	ldr	r2, [r3, #0]
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80045a6:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	9300      	str	r3, [sp, #0]
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80045b4:	68f8      	ldr	r0, [r7, #12]
 80045b6:	f000 f831 	bl	800461c <I2C_WaitOnFlagUntilTimeout>
 80045ba:	4603      	mov	r3, r0
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d00d      	beq.n	80045dc <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80045c0:	68fb      	ldr	r3, [r7, #12]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045ce:	d103      	bne.n	80045d8 <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80045d6:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 80045d8:	2303      	movs	r3, #3
 80045da:	e017      	b.n	800460c <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 80045dc:	897b      	ldrh	r3, [r7, #10]
 80045de:	11db      	asrs	r3, r3, #7
 80045e0:	b2db      	uxtb	r3, r3
 80045e2:	f003 0306 	and.w	r3, r3, #6
 80045e6:	b2db      	uxtb	r3, r3
 80045e8:	f063 030e 	orn	r3, r3, #14
 80045ec:	b2da      	uxtb	r2, r3
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	687a      	ldr	r2, [r7, #4]
 80045f8:	4907      	ldr	r1, [pc, #28]	; (8004618 <I2C_MasterRequestRead+0x198>)
 80045fa:	68f8      	ldr	r0, [r7, #12]
 80045fc:	f000 f865 	bl	80046ca <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8004600:	4603      	mov	r3, r0
 8004602:	2b00      	cmp	r3, #0
 8004604:	d001      	beq.n	800460a <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 8004606:	2301      	movs	r3, #1
 8004608:	e000      	b.n	800460c <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800460a:	2300      	movs	r3, #0
}
 800460c:	4618      	mov	r0, r3
 800460e:	3718      	adds	r7, #24
 8004610:	46bd      	mov	sp, r7
 8004612:	bd80      	pop	{r7, pc}
 8004614:	00010008 	.word	0x00010008
 8004618:	00010002 	.word	0x00010002

0800461c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800461c:	b580      	push	{r7, lr}
 800461e:	b084      	sub	sp, #16
 8004620:	af00      	add	r7, sp, #0
 8004622:	60f8      	str	r0, [r7, #12]
 8004624:	60b9      	str	r1, [r7, #8]
 8004626:	603b      	str	r3, [r7, #0]
 8004628:	4613      	mov	r3, r2
 800462a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800462c:	e025      	b.n	800467a <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800462e:	683b      	ldr	r3, [r7, #0]
 8004630:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004634:	d021      	beq.n	800467a <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004636:	f7fe faeb 	bl	8002c10 <HAL_GetTick>
 800463a:	4602      	mov	r2, r0
 800463c:	69bb      	ldr	r3, [r7, #24]
 800463e:	1ad3      	subs	r3, r2, r3
 8004640:	683a      	ldr	r2, [r7, #0]
 8004642:	429a      	cmp	r2, r3
 8004644:	d302      	bcc.n	800464c <I2C_WaitOnFlagUntilTimeout+0x30>
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	2b00      	cmp	r3, #0
 800464a:	d116      	bne.n	800467a <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	2200      	movs	r2, #0
 8004650:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	2220      	movs	r2, #32
 8004656:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2200      	movs	r2, #0
 800465e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004666:	f043 0220 	orr.w	r2, r3, #32
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	2200      	movs	r2, #0
 8004672:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8004676:	2301      	movs	r3, #1
 8004678:	e023      	b.n	80046c2 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800467a:	68bb      	ldr	r3, [r7, #8]
 800467c:	0c1b      	lsrs	r3, r3, #16
 800467e:	b2db      	uxtb	r3, r3
 8004680:	2b01      	cmp	r3, #1
 8004682:	d10d      	bne.n	80046a0 <I2C_WaitOnFlagUntilTimeout+0x84>
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	695b      	ldr	r3, [r3, #20]
 800468a:	43da      	mvns	r2, r3
 800468c:	68bb      	ldr	r3, [r7, #8]
 800468e:	4013      	ands	r3, r2
 8004690:	b29b      	uxth	r3, r3
 8004692:	2b00      	cmp	r3, #0
 8004694:	bf0c      	ite	eq
 8004696:	2301      	moveq	r3, #1
 8004698:	2300      	movne	r3, #0
 800469a:	b2db      	uxtb	r3, r3
 800469c:	461a      	mov	r2, r3
 800469e:	e00c      	b.n	80046ba <I2C_WaitOnFlagUntilTimeout+0x9e>
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	699b      	ldr	r3, [r3, #24]
 80046a6:	43da      	mvns	r2, r3
 80046a8:	68bb      	ldr	r3, [r7, #8]
 80046aa:	4013      	ands	r3, r2
 80046ac:	b29b      	uxth	r3, r3
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	bf0c      	ite	eq
 80046b2:	2301      	moveq	r3, #1
 80046b4:	2300      	movne	r3, #0
 80046b6:	b2db      	uxtb	r3, r3
 80046b8:	461a      	mov	r2, r3
 80046ba:	79fb      	ldrb	r3, [r7, #7]
 80046bc:	429a      	cmp	r2, r3
 80046be:	d0b6      	beq.n	800462e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80046c0:	2300      	movs	r3, #0
}
 80046c2:	4618      	mov	r0, r3
 80046c4:	3710      	adds	r7, #16
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bd80      	pop	{r7, pc}

080046ca <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80046ca:	b580      	push	{r7, lr}
 80046cc:	b084      	sub	sp, #16
 80046ce:	af00      	add	r7, sp, #0
 80046d0:	60f8      	str	r0, [r7, #12]
 80046d2:	60b9      	str	r1, [r7, #8]
 80046d4:	607a      	str	r2, [r7, #4]
 80046d6:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80046d8:	e051      	b.n	800477e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80046da:	68fb      	ldr	r3, [r7, #12]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	695b      	ldr	r3, [r3, #20]
 80046e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80046e4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80046e8:	d123      	bne.n	8004732 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80046ea:	68fb      	ldr	r3, [r7, #12]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80046f8:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004702:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2200      	movs	r2, #0
 8004708:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800470a:	68fb      	ldr	r3, [r7, #12]
 800470c:	2220      	movs	r2, #32
 800470e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	2200      	movs	r2, #0
 8004716:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800471e:	f043 0204 	orr.w	r2, r3, #4
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800472e:	2301      	movs	r3, #1
 8004730:	e046      	b.n	80047c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004738:	d021      	beq.n	800477e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800473a:	f7fe fa69 	bl	8002c10 <HAL_GetTick>
 800473e:	4602      	mov	r2, r0
 8004740:	683b      	ldr	r3, [r7, #0]
 8004742:	1ad3      	subs	r3, r2, r3
 8004744:	687a      	ldr	r2, [r7, #4]
 8004746:	429a      	cmp	r2, r3
 8004748:	d302      	bcc.n	8004750 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d116      	bne.n	800477e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	2200      	movs	r2, #0
 8004754:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	2220      	movs	r2, #32
 800475a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	2200      	movs	r2, #0
 8004762:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476a:	f043 0220 	orr.w	r2, r3, #32
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800477a:	2301      	movs	r3, #1
 800477c:	e020      	b.n	80047c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800477e:	68bb      	ldr	r3, [r7, #8]
 8004780:	0c1b      	lsrs	r3, r3, #16
 8004782:	b2db      	uxtb	r3, r3
 8004784:	2b01      	cmp	r3, #1
 8004786:	d10c      	bne.n	80047a2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8004788:	68fb      	ldr	r3, [r7, #12]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	695b      	ldr	r3, [r3, #20]
 800478e:	43da      	mvns	r2, r3
 8004790:	68bb      	ldr	r3, [r7, #8]
 8004792:	4013      	ands	r3, r2
 8004794:	b29b      	uxth	r3, r3
 8004796:	2b00      	cmp	r3, #0
 8004798:	bf14      	ite	ne
 800479a:	2301      	movne	r3, #1
 800479c:	2300      	moveq	r3, #0
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	e00b      	b.n	80047ba <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	699b      	ldr	r3, [r3, #24]
 80047a8:	43da      	mvns	r2, r3
 80047aa:	68bb      	ldr	r3, [r7, #8]
 80047ac:	4013      	ands	r3, r2
 80047ae:	b29b      	uxth	r3, r3
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	bf14      	ite	ne
 80047b4:	2301      	movne	r3, #1
 80047b6:	2300      	moveq	r3, #0
 80047b8:	b2db      	uxtb	r3, r3
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	d18d      	bne.n	80046da <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80047be:	2300      	movs	r3, #0
}
 80047c0:	4618      	mov	r0, r3
 80047c2:	3710      	adds	r7, #16
 80047c4:	46bd      	mov	sp, r7
 80047c6:	bd80      	pop	{r7, pc}

080047c8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b084      	sub	sp, #16
 80047cc:	af00      	add	r7, sp, #0
 80047ce:	60f8      	str	r0, [r7, #12]
 80047d0:	60b9      	str	r1, [r7, #8]
 80047d2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80047d4:	e02d      	b.n	8004832 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80047d6:	68f8      	ldr	r0, [r7, #12]
 80047d8:	f000 f8ce 	bl	8004978 <I2C_IsAcknowledgeFailed>
 80047dc:	4603      	mov	r3, r0
 80047de:	2b00      	cmp	r3, #0
 80047e0:	d001      	beq.n	80047e6 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	e02d      	b.n	8004842 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047e6:	68bb      	ldr	r3, [r7, #8]
 80047e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ec:	d021      	beq.n	8004832 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047ee:	f7fe fa0f 	bl	8002c10 <HAL_GetTick>
 80047f2:	4602      	mov	r2, r0
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	1ad3      	subs	r3, r2, r3
 80047f8:	68ba      	ldr	r2, [r7, #8]
 80047fa:	429a      	cmp	r2, r3
 80047fc:	d302      	bcc.n	8004804 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80047fe:	68bb      	ldr	r3, [r7, #8]
 8004800:	2b00      	cmp	r3, #0
 8004802:	d116      	bne.n	8004832 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	2200      	movs	r2, #0
 8004808:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	2220      	movs	r2, #32
 800480e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2200      	movs	r2, #0
 8004816:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800481e:	f043 0220 	orr.w	r2, r3, #32
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	2200      	movs	r2, #0
 800482a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800482e:	2301      	movs	r3, #1
 8004830:	e007      	b.n	8004842 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	695b      	ldr	r3, [r3, #20]
 8004838:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800483c:	2b80      	cmp	r3, #128	; 0x80
 800483e:	d1ca      	bne.n	80047d6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8004840:	2300      	movs	r3, #0
}
 8004842:	4618      	mov	r0, r3
 8004844:	3710      	adds	r7, #16
 8004846:	46bd      	mov	sp, r7
 8004848:	bd80      	pop	{r7, pc}

0800484a <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800484a:	b580      	push	{r7, lr}
 800484c:	b084      	sub	sp, #16
 800484e:	af00      	add	r7, sp, #0
 8004850:	60f8      	str	r0, [r7, #12]
 8004852:	60b9      	str	r1, [r7, #8]
 8004854:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004856:	e02d      	b.n	80048b4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8004858:	68f8      	ldr	r0, [r7, #12]
 800485a:	f000 f88d 	bl	8004978 <I2C_IsAcknowledgeFailed>
 800485e:	4603      	mov	r3, r0
 8004860:	2b00      	cmp	r3, #0
 8004862:	d001      	beq.n	8004868 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004864:	2301      	movs	r3, #1
 8004866:	e02d      	b.n	80048c4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004868:	68bb      	ldr	r3, [r7, #8]
 800486a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800486e:	d021      	beq.n	80048b4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004870:	f7fe f9ce 	bl	8002c10 <HAL_GetTick>
 8004874:	4602      	mov	r2, r0
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	1ad3      	subs	r3, r2, r3
 800487a:	68ba      	ldr	r2, [r7, #8]
 800487c:	429a      	cmp	r2, r3
 800487e:	d302      	bcc.n	8004886 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004880:	68bb      	ldr	r3, [r7, #8]
 8004882:	2b00      	cmp	r3, #0
 8004884:	d116      	bne.n	80048b4 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004886:	68fb      	ldr	r3, [r7, #12]
 8004888:	2200      	movs	r2, #0
 800488a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2220      	movs	r2, #32
 8004890:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	2200      	movs	r2, #0
 8004898:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80048a0:	f043 0220 	orr.w	r2, r3, #32
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	2200      	movs	r2, #0
 80048ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80048b0:	2301      	movs	r3, #1
 80048b2:	e007      	b.n	80048c4 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	695b      	ldr	r3, [r3, #20]
 80048ba:	f003 0304 	and.w	r3, r3, #4
 80048be:	2b04      	cmp	r3, #4
 80048c0:	d1ca      	bne.n	8004858 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80048c2:	2300      	movs	r3, #0
}
 80048c4:	4618      	mov	r0, r3
 80048c6:	3710      	adds	r7, #16
 80048c8:	46bd      	mov	sp, r7
 80048ca:	bd80      	pop	{r7, pc}

080048cc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80048cc:	b580      	push	{r7, lr}
 80048ce:	b084      	sub	sp, #16
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	60f8      	str	r0, [r7, #12]
 80048d4:	60b9      	str	r1, [r7, #8]
 80048d6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80048d8:	e042      	b.n	8004960 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	f003 0310 	and.w	r3, r3, #16
 80048e4:	2b10      	cmp	r3, #16
 80048e6:	d119      	bne.n	800491c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	f06f 0210 	mvn.w	r2, #16
 80048f0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	2200      	movs	r2, #0
 80048f6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	2220      	movs	r2, #32
 80048fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	2200      	movs	r2, #0
 8004904:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800490c:	68fb      	ldr	r3, [r7, #12]
 800490e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2200      	movs	r2, #0
 8004914:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	e029      	b.n	8004970 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800491c:	f7fe f978 	bl	8002c10 <HAL_GetTick>
 8004920:	4602      	mov	r2, r0
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	1ad3      	subs	r3, r2, r3
 8004926:	68ba      	ldr	r2, [r7, #8]
 8004928:	429a      	cmp	r2, r3
 800492a:	d302      	bcc.n	8004932 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800492c:	68bb      	ldr	r3, [r7, #8]
 800492e:	2b00      	cmp	r3, #0
 8004930:	d116      	bne.n	8004960 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2200      	movs	r2, #0
 8004936:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	2220      	movs	r2, #32
 800493c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	2200      	movs	r2, #0
 8004944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800494c:	f043 0220 	orr.w	r2, r3, #32
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2200      	movs	r2, #0
 8004958:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e007      	b.n	8004970 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	695b      	ldr	r3, [r3, #20]
 8004966:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800496a:	2b40      	cmp	r3, #64	; 0x40
 800496c:	d1b5      	bne.n	80048da <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800496e:	2300      	movs	r3, #0
}
 8004970:	4618      	mov	r0, r3
 8004972:	3710      	adds	r7, #16
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}

08004978 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8004978:	b480      	push	{r7}
 800497a:	b083      	sub	sp, #12
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	695b      	ldr	r3, [r3, #20]
 8004986:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800498a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800498e:	d11b      	bne.n	80049c8 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8004998:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2220      	movs	r2, #32
 80049a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2200      	movs	r2, #0
 80049ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049b4:	f043 0204 	orr.w	r2, r3, #4
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	2200      	movs	r2, #0
 80049c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80049c4:	2301      	movs	r3, #1
 80049c6:	e000      	b.n	80049ca <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80049c8:	2300      	movs	r3, #0
}
 80049ca:	4618      	mov	r0, r3
 80049cc:	370c      	adds	r7, #12
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr
	...

080049d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b086      	sub	sp, #24
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d101      	bne.n	80049ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e267      	b.n	8004eba <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	f003 0301 	and.w	r3, r3, #1
 80049f2:	2b00      	cmp	r3, #0
 80049f4:	d075      	beq.n	8004ae2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80049f6:	4b88      	ldr	r3, [pc, #544]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 80049f8:	689b      	ldr	r3, [r3, #8]
 80049fa:	f003 030c 	and.w	r3, r3, #12
 80049fe:	2b04      	cmp	r3, #4
 8004a00:	d00c      	beq.n	8004a1c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a02:	4b85      	ldr	r3, [pc, #532]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004a04:	689b      	ldr	r3, [r3, #8]
 8004a06:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004a0a:	2b08      	cmp	r3, #8
 8004a0c:	d112      	bne.n	8004a34 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004a0e:	4b82      	ldr	r3, [pc, #520]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004a16:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004a1a:	d10b      	bne.n	8004a34 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004a1c:	4b7e      	ldr	r3, [pc, #504]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d05b      	beq.n	8004ae0 <HAL_RCC_OscConfig+0x108>
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	685b      	ldr	r3, [r3, #4]
 8004a2c:	2b00      	cmp	r3, #0
 8004a2e:	d157      	bne.n	8004ae0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004a30:	2301      	movs	r3, #1
 8004a32:	e242      	b.n	8004eba <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004a3c:	d106      	bne.n	8004a4c <HAL_RCC_OscConfig+0x74>
 8004a3e:	4b76      	ldr	r3, [pc, #472]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	4a75      	ldr	r2, [pc, #468]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004a44:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a48:	6013      	str	r3, [r2, #0]
 8004a4a:	e01d      	b.n	8004a88 <HAL_RCC_OscConfig+0xb0>
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004a54:	d10c      	bne.n	8004a70 <HAL_RCC_OscConfig+0x98>
 8004a56:	4b70      	ldr	r3, [pc, #448]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	4a6f      	ldr	r2, [pc, #444]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004a5c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004a60:	6013      	str	r3, [r2, #0]
 8004a62:	4b6d      	ldr	r3, [pc, #436]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	4a6c      	ldr	r2, [pc, #432]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004a68:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004a6c:	6013      	str	r3, [r2, #0]
 8004a6e:	e00b      	b.n	8004a88 <HAL_RCC_OscConfig+0xb0>
 8004a70:	4b69      	ldr	r3, [pc, #420]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	4a68      	ldr	r2, [pc, #416]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004a76:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004a7a:	6013      	str	r3, [r2, #0]
 8004a7c:	4b66      	ldr	r3, [pc, #408]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4a65      	ldr	r2, [pc, #404]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004a82:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004a86:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	685b      	ldr	r3, [r3, #4]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d013      	beq.n	8004ab8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004a90:	f7fe f8be 	bl	8002c10 <HAL_GetTick>
 8004a94:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004a96:	e008      	b.n	8004aaa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004a98:	f7fe f8ba 	bl	8002c10 <HAL_GetTick>
 8004a9c:	4602      	mov	r2, r0
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	1ad3      	subs	r3, r2, r3
 8004aa2:	2b64      	cmp	r3, #100	; 0x64
 8004aa4:	d901      	bls.n	8004aaa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8004aa6:	2303      	movs	r3, #3
 8004aa8:	e207      	b.n	8004eba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004aaa:	4b5b      	ldr	r3, [pc, #364]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d0f0      	beq.n	8004a98 <HAL_RCC_OscConfig+0xc0>
 8004ab6:	e014      	b.n	8004ae2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ab8:	f7fe f8aa 	bl	8002c10 <HAL_GetTick>
 8004abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004abe:	e008      	b.n	8004ad2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004ac0:	f7fe f8a6 	bl	8002c10 <HAL_GetTick>
 8004ac4:	4602      	mov	r2, r0
 8004ac6:	693b      	ldr	r3, [r7, #16]
 8004ac8:	1ad3      	subs	r3, r2, r3
 8004aca:	2b64      	cmp	r3, #100	; 0x64
 8004acc:	d901      	bls.n	8004ad2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004ace:	2303      	movs	r3, #3
 8004ad0:	e1f3      	b.n	8004eba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004ad2:	4b51      	ldr	r3, [pc, #324]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d1f0      	bne.n	8004ac0 <HAL_RCC_OscConfig+0xe8>
 8004ade:	e000      	b.n	8004ae2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ae0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f003 0302 	and.w	r3, r3, #2
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d063      	beq.n	8004bb6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004aee:	4b4a      	ldr	r3, [pc, #296]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004af0:	689b      	ldr	r3, [r3, #8]
 8004af2:	f003 030c 	and.w	r3, r3, #12
 8004af6:	2b00      	cmp	r3, #0
 8004af8:	d00b      	beq.n	8004b12 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004afa:	4b47      	ldr	r3, [pc, #284]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004afc:	689b      	ldr	r3, [r3, #8]
 8004afe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004b02:	2b08      	cmp	r3, #8
 8004b04:	d11c      	bne.n	8004b40 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004b06:	4b44      	ldr	r3, [pc, #272]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004b08:	685b      	ldr	r3, [r3, #4]
 8004b0a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b0e:	2b00      	cmp	r3, #0
 8004b10:	d116      	bne.n	8004b40 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b12:	4b41      	ldr	r3, [pc, #260]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	f003 0302 	and.w	r3, r3, #2
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	d005      	beq.n	8004b2a <HAL_RCC_OscConfig+0x152>
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	68db      	ldr	r3, [r3, #12]
 8004b22:	2b01      	cmp	r3, #1
 8004b24:	d001      	beq.n	8004b2a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e1c7      	b.n	8004eba <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b2a:	4b3b      	ldr	r3, [pc, #236]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b32:	687b      	ldr	r3, [r7, #4]
 8004b34:	691b      	ldr	r3, [r3, #16]
 8004b36:	00db      	lsls	r3, r3, #3
 8004b38:	4937      	ldr	r1, [pc, #220]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004b3a:	4313      	orrs	r3, r2
 8004b3c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004b3e:	e03a      	b.n	8004bb6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	68db      	ldr	r3, [r3, #12]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d020      	beq.n	8004b8a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004b48:	4b34      	ldr	r3, [pc, #208]	; (8004c1c <HAL_RCC_OscConfig+0x244>)
 8004b4a:	2201      	movs	r2, #1
 8004b4c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b4e:	f7fe f85f 	bl	8002c10 <HAL_GetTick>
 8004b52:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b54:	e008      	b.n	8004b68 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b56:	f7fe f85b 	bl	8002c10 <HAL_GetTick>
 8004b5a:	4602      	mov	r2, r0
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	2b02      	cmp	r3, #2
 8004b62:	d901      	bls.n	8004b68 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004b64:	2303      	movs	r3, #3
 8004b66:	e1a8      	b.n	8004eba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004b68:	4b2b      	ldr	r3, [pc, #172]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f003 0302 	and.w	r3, r3, #2
 8004b70:	2b00      	cmp	r3, #0
 8004b72:	d0f0      	beq.n	8004b56 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004b74:	4b28      	ldr	r3, [pc, #160]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	691b      	ldr	r3, [r3, #16]
 8004b80:	00db      	lsls	r3, r3, #3
 8004b82:	4925      	ldr	r1, [pc, #148]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004b84:	4313      	orrs	r3, r2
 8004b86:	600b      	str	r3, [r1, #0]
 8004b88:	e015      	b.n	8004bb6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004b8a:	4b24      	ldr	r3, [pc, #144]	; (8004c1c <HAL_RCC_OscConfig+0x244>)
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b90:	f7fe f83e 	bl	8002c10 <HAL_GetTick>
 8004b94:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004b96:	e008      	b.n	8004baa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004b98:	f7fe f83a 	bl	8002c10 <HAL_GetTick>
 8004b9c:	4602      	mov	r2, r0
 8004b9e:	693b      	ldr	r3, [r7, #16]
 8004ba0:	1ad3      	subs	r3, r2, r3
 8004ba2:	2b02      	cmp	r3, #2
 8004ba4:	d901      	bls.n	8004baa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8004ba6:	2303      	movs	r3, #3
 8004ba8:	e187      	b.n	8004eba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004baa:	4b1b      	ldr	r3, [pc, #108]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0302 	and.w	r3, r3, #2
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d1f0      	bne.n	8004b98 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	681b      	ldr	r3, [r3, #0]
 8004bba:	f003 0308 	and.w	r3, r3, #8
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d036      	beq.n	8004c30 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	695b      	ldr	r3, [r3, #20]
 8004bc6:	2b00      	cmp	r3, #0
 8004bc8:	d016      	beq.n	8004bf8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004bca:	4b15      	ldr	r3, [pc, #84]	; (8004c20 <HAL_RCC_OscConfig+0x248>)
 8004bcc:	2201      	movs	r2, #1
 8004bce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004bd0:	f7fe f81e 	bl	8002c10 <HAL_GetTick>
 8004bd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bd6:	e008      	b.n	8004bea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004bd8:	f7fe f81a 	bl	8002c10 <HAL_GetTick>
 8004bdc:	4602      	mov	r2, r0
 8004bde:	693b      	ldr	r3, [r7, #16]
 8004be0:	1ad3      	subs	r3, r2, r3
 8004be2:	2b02      	cmp	r3, #2
 8004be4:	d901      	bls.n	8004bea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8004be6:	2303      	movs	r3, #3
 8004be8:	e167      	b.n	8004eba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004bea:	4b0b      	ldr	r3, [pc, #44]	; (8004c18 <HAL_RCC_OscConfig+0x240>)
 8004bec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004bee:	f003 0302 	and.w	r3, r3, #2
 8004bf2:	2b00      	cmp	r3, #0
 8004bf4:	d0f0      	beq.n	8004bd8 <HAL_RCC_OscConfig+0x200>
 8004bf6:	e01b      	b.n	8004c30 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004bf8:	4b09      	ldr	r3, [pc, #36]	; (8004c20 <HAL_RCC_OscConfig+0x248>)
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004bfe:	f7fe f807 	bl	8002c10 <HAL_GetTick>
 8004c02:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c04:	e00e      	b.n	8004c24 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004c06:	f7fe f803 	bl	8002c10 <HAL_GetTick>
 8004c0a:	4602      	mov	r2, r0
 8004c0c:	693b      	ldr	r3, [r7, #16]
 8004c0e:	1ad3      	subs	r3, r2, r3
 8004c10:	2b02      	cmp	r3, #2
 8004c12:	d907      	bls.n	8004c24 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004c14:	2303      	movs	r3, #3
 8004c16:	e150      	b.n	8004eba <HAL_RCC_OscConfig+0x4e2>
 8004c18:	40023800 	.word	0x40023800
 8004c1c:	42470000 	.word	0x42470000
 8004c20:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004c24:	4b88      	ldr	r3, [pc, #544]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004c26:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004c28:	f003 0302 	and.w	r3, r3, #2
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d1ea      	bne.n	8004c06 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 0304 	and.w	r3, r3, #4
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	f000 8097 	beq.w	8004d6c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c3e:	2300      	movs	r3, #0
 8004c40:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004c42:	4b81      	ldr	r3, [pc, #516]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c46:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d10f      	bne.n	8004c6e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c4e:	2300      	movs	r3, #0
 8004c50:	60bb      	str	r3, [r7, #8]
 8004c52:	4b7d      	ldr	r3, [pc, #500]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c56:	4a7c      	ldr	r2, [pc, #496]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004c58:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c5c:	6413      	str	r3, [r2, #64]	; 0x40
 8004c5e:	4b7a      	ldr	r3, [pc, #488]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004c60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004c62:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c66:	60bb      	str	r3, [r7, #8]
 8004c68:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c6a:	2301      	movs	r3, #1
 8004c6c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c6e:	4b77      	ldr	r3, [pc, #476]	; (8004e4c <HAL_RCC_OscConfig+0x474>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d118      	bne.n	8004cac <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c7a:	4b74      	ldr	r3, [pc, #464]	; (8004e4c <HAL_RCC_OscConfig+0x474>)
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4a73      	ldr	r2, [pc, #460]	; (8004e4c <HAL_RCC_OscConfig+0x474>)
 8004c80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c84:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004c86:	f7fd ffc3 	bl	8002c10 <HAL_GetTick>
 8004c8a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004c8c:	e008      	b.n	8004ca0 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c8e:	f7fd ffbf 	bl	8002c10 <HAL_GetTick>
 8004c92:	4602      	mov	r2, r0
 8004c94:	693b      	ldr	r3, [r7, #16]
 8004c96:	1ad3      	subs	r3, r2, r3
 8004c98:	2b02      	cmp	r3, #2
 8004c9a:	d901      	bls.n	8004ca0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004c9c:	2303      	movs	r3, #3
 8004c9e:	e10c      	b.n	8004eba <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004ca0:	4b6a      	ldr	r3, [pc, #424]	; (8004e4c <HAL_RCC_OscConfig+0x474>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d0f0      	beq.n	8004c8e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	689b      	ldr	r3, [r3, #8]
 8004cb0:	2b01      	cmp	r3, #1
 8004cb2:	d106      	bne.n	8004cc2 <HAL_RCC_OscConfig+0x2ea>
 8004cb4:	4b64      	ldr	r3, [pc, #400]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004cb6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cb8:	4a63      	ldr	r2, [pc, #396]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004cba:	f043 0301 	orr.w	r3, r3, #1
 8004cbe:	6713      	str	r3, [r2, #112]	; 0x70
 8004cc0:	e01c      	b.n	8004cfc <HAL_RCC_OscConfig+0x324>
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	689b      	ldr	r3, [r3, #8]
 8004cc6:	2b05      	cmp	r3, #5
 8004cc8:	d10c      	bne.n	8004ce4 <HAL_RCC_OscConfig+0x30c>
 8004cca:	4b5f      	ldr	r3, [pc, #380]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004ccc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cce:	4a5e      	ldr	r2, [pc, #376]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004cd0:	f043 0304 	orr.w	r3, r3, #4
 8004cd4:	6713      	str	r3, [r2, #112]	; 0x70
 8004cd6:	4b5c      	ldr	r3, [pc, #368]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004cd8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cda:	4a5b      	ldr	r2, [pc, #364]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004cdc:	f043 0301 	orr.w	r3, r3, #1
 8004ce0:	6713      	str	r3, [r2, #112]	; 0x70
 8004ce2:	e00b      	b.n	8004cfc <HAL_RCC_OscConfig+0x324>
 8004ce4:	4b58      	ldr	r3, [pc, #352]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004ce6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004ce8:	4a57      	ldr	r2, [pc, #348]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004cea:	f023 0301 	bic.w	r3, r3, #1
 8004cee:	6713      	str	r3, [r2, #112]	; 0x70
 8004cf0:	4b55      	ldr	r3, [pc, #340]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004cf2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004cf4:	4a54      	ldr	r2, [pc, #336]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004cf6:	f023 0304 	bic.w	r3, r3, #4
 8004cfa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	689b      	ldr	r3, [r3, #8]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d015      	beq.n	8004d30 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004d04:	f7fd ff84 	bl	8002c10 <HAL_GetTick>
 8004d08:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d0a:	e00a      	b.n	8004d22 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d0c:	f7fd ff80 	bl	8002c10 <HAL_GetTick>
 8004d10:	4602      	mov	r2, r0
 8004d12:	693b      	ldr	r3, [r7, #16]
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d901      	bls.n	8004d22 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e0cb      	b.n	8004eba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d22:	4b49      	ldr	r3, [pc, #292]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004d24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d26:	f003 0302 	and.w	r3, r3, #2
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d0ee      	beq.n	8004d0c <HAL_RCC_OscConfig+0x334>
 8004d2e:	e014      	b.n	8004d5a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004d30:	f7fd ff6e 	bl	8002c10 <HAL_GetTick>
 8004d34:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d36:	e00a      	b.n	8004d4e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004d38:	f7fd ff6a 	bl	8002c10 <HAL_GetTick>
 8004d3c:	4602      	mov	r2, r0
 8004d3e:	693b      	ldr	r3, [r7, #16]
 8004d40:	1ad3      	subs	r3, r2, r3
 8004d42:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d46:	4293      	cmp	r3, r2
 8004d48:	d901      	bls.n	8004d4e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004d4a:	2303      	movs	r3, #3
 8004d4c:	e0b5      	b.n	8004eba <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004d4e:	4b3e      	ldr	r3, [pc, #248]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004d50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004d52:	f003 0302 	and.w	r3, r3, #2
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d1ee      	bne.n	8004d38 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d5a:	7dfb      	ldrb	r3, [r7, #23]
 8004d5c:	2b01      	cmp	r3, #1
 8004d5e:	d105      	bne.n	8004d6c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d60:	4b39      	ldr	r3, [pc, #228]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004d62:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004d64:	4a38      	ldr	r2, [pc, #224]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004d66:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d6a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	699b      	ldr	r3, [r3, #24]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	f000 80a1 	beq.w	8004eb8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004d76:	4b34      	ldr	r3, [pc, #208]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	f003 030c 	and.w	r3, r3, #12
 8004d7e:	2b08      	cmp	r3, #8
 8004d80:	d05c      	beq.n	8004e3c <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	699b      	ldr	r3, [r3, #24]
 8004d86:	2b02      	cmp	r3, #2
 8004d88:	d141      	bne.n	8004e0e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004d8a:	4b31      	ldr	r3, [pc, #196]	; (8004e50 <HAL_RCC_OscConfig+0x478>)
 8004d8c:	2200      	movs	r2, #0
 8004d8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004d90:	f7fd ff3e 	bl	8002c10 <HAL_GetTick>
 8004d94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004d96:	e008      	b.n	8004daa <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004d98:	f7fd ff3a 	bl	8002c10 <HAL_GetTick>
 8004d9c:	4602      	mov	r2, r0
 8004d9e:	693b      	ldr	r3, [r7, #16]
 8004da0:	1ad3      	subs	r3, r2, r3
 8004da2:	2b02      	cmp	r3, #2
 8004da4:	d901      	bls.n	8004daa <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004da6:	2303      	movs	r3, #3
 8004da8:	e087      	b.n	8004eba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004daa:	4b27      	ldr	r3, [pc, #156]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004db2:	2b00      	cmp	r3, #0
 8004db4:	d1f0      	bne.n	8004d98 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	69da      	ldr	r2, [r3, #28]
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	6a1b      	ldr	r3, [r3, #32]
 8004dbe:	431a      	orrs	r2, r3
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004dc4:	019b      	lsls	r3, r3, #6
 8004dc6:	431a      	orrs	r2, r3
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dcc:	085b      	lsrs	r3, r3, #1
 8004dce:	3b01      	subs	r3, #1
 8004dd0:	041b      	lsls	r3, r3, #16
 8004dd2:	431a      	orrs	r2, r3
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004dd8:	061b      	lsls	r3, r3, #24
 8004dda:	491b      	ldr	r1, [pc, #108]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004ddc:	4313      	orrs	r3, r2
 8004dde:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004de0:	4b1b      	ldr	r3, [pc, #108]	; (8004e50 <HAL_RCC_OscConfig+0x478>)
 8004de2:	2201      	movs	r2, #1
 8004de4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004de6:	f7fd ff13 	bl	8002c10 <HAL_GetTick>
 8004dea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004dec:	e008      	b.n	8004e00 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004dee:	f7fd ff0f 	bl	8002c10 <HAL_GetTick>
 8004df2:	4602      	mov	r2, r0
 8004df4:	693b      	ldr	r3, [r7, #16]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	2b02      	cmp	r3, #2
 8004dfa:	d901      	bls.n	8004e00 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004dfc:	2303      	movs	r3, #3
 8004dfe:	e05c      	b.n	8004eba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004e00:	4b11      	ldr	r3, [pc, #68]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d0f0      	beq.n	8004dee <HAL_RCC_OscConfig+0x416>
 8004e0c:	e054      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004e0e:	4b10      	ldr	r3, [pc, #64]	; (8004e50 <HAL_RCC_OscConfig+0x478>)
 8004e10:	2200      	movs	r2, #0
 8004e12:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004e14:	f7fd fefc 	bl	8002c10 <HAL_GetTick>
 8004e18:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e1a:	e008      	b.n	8004e2e <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004e1c:	f7fd fef8 	bl	8002c10 <HAL_GetTick>
 8004e20:	4602      	mov	r2, r0
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	1ad3      	subs	r3, r2, r3
 8004e26:	2b02      	cmp	r3, #2
 8004e28:	d901      	bls.n	8004e2e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e045      	b.n	8004eba <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004e2e:	4b06      	ldr	r3, [pc, #24]	; (8004e48 <HAL_RCC_OscConfig+0x470>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d1f0      	bne.n	8004e1c <HAL_RCC_OscConfig+0x444>
 8004e3a:	e03d      	b.n	8004eb8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	699b      	ldr	r3, [r3, #24]
 8004e40:	2b01      	cmp	r3, #1
 8004e42:	d107      	bne.n	8004e54 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004e44:	2301      	movs	r3, #1
 8004e46:	e038      	b.n	8004eba <HAL_RCC_OscConfig+0x4e2>
 8004e48:	40023800 	.word	0x40023800
 8004e4c:	40007000 	.word	0x40007000
 8004e50:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004e54:	4b1b      	ldr	r3, [pc, #108]	; (8004ec4 <HAL_RCC_OscConfig+0x4ec>)
 8004e56:	685b      	ldr	r3, [r3, #4]
 8004e58:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	699b      	ldr	r3, [r3, #24]
 8004e5e:	2b01      	cmp	r3, #1
 8004e60:	d028      	beq.n	8004eb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004e6c:	429a      	cmp	r2, r3
 8004e6e:	d121      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004e7a:	429a      	cmp	r2, r3
 8004e7c:	d11a      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004e7e:	68fa      	ldr	r2, [r7, #12]
 8004e80:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004e84:	4013      	ands	r3, r2
 8004e86:	687a      	ldr	r2, [r7, #4]
 8004e88:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004e8a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004e8c:	4293      	cmp	r3, r2
 8004e8e:	d111      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e9a:	085b      	lsrs	r3, r3, #1
 8004e9c:	3b01      	subs	r3, #1
 8004e9e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004ea0:	429a      	cmp	r2, r3
 8004ea2:	d107      	bne.n	8004eb4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004eae:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004eb0:	429a      	cmp	r2, r3
 8004eb2:	d001      	beq.n	8004eb8 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004eb4:	2301      	movs	r3, #1
 8004eb6:	e000      	b.n	8004eba <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004eb8:	2300      	movs	r3, #0
}
 8004eba:	4618      	mov	r0, r3
 8004ebc:	3718      	adds	r7, #24
 8004ebe:	46bd      	mov	sp, r7
 8004ec0:	bd80      	pop	{r7, pc}
 8004ec2:	bf00      	nop
 8004ec4:	40023800 	.word	0x40023800

08004ec8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b084      	sub	sp, #16
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
 8004ed0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d101      	bne.n	8004edc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004ed8:	2301      	movs	r3, #1
 8004eda:	e0cc      	b.n	8005076 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004edc:	4b68      	ldr	r3, [pc, #416]	; (8005080 <HAL_RCC_ClockConfig+0x1b8>)
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	f003 0307 	and.w	r3, r3, #7
 8004ee4:	683a      	ldr	r2, [r7, #0]
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d90c      	bls.n	8004f04 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004eea:	4b65      	ldr	r3, [pc, #404]	; (8005080 <HAL_RCC_ClockConfig+0x1b8>)
 8004eec:	683a      	ldr	r2, [r7, #0]
 8004eee:	b2d2      	uxtb	r2, r2
 8004ef0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ef2:	4b63      	ldr	r3, [pc, #396]	; (8005080 <HAL_RCC_ClockConfig+0x1b8>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 0307 	and.w	r3, r3, #7
 8004efa:	683a      	ldr	r2, [r7, #0]
 8004efc:	429a      	cmp	r2, r3
 8004efe:	d001      	beq.n	8004f04 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004f00:	2301      	movs	r3, #1
 8004f02:	e0b8      	b.n	8005076 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	f003 0302 	and.w	r3, r3, #2
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d020      	beq.n	8004f52 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f003 0304 	and.w	r3, r3, #4
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d005      	beq.n	8004f28 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004f1c:	4b59      	ldr	r3, [pc, #356]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004f1e:	689b      	ldr	r3, [r3, #8]
 8004f20:	4a58      	ldr	r2, [pc, #352]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004f22:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004f26:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	f003 0308 	and.w	r3, r3, #8
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	d005      	beq.n	8004f40 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004f34:	4b53      	ldr	r3, [pc, #332]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	4a52      	ldr	r2, [pc, #328]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004f3a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004f3e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004f40:	4b50      	ldr	r3, [pc, #320]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004f42:	689b      	ldr	r3, [r3, #8]
 8004f44:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	689b      	ldr	r3, [r3, #8]
 8004f4c:	494d      	ldr	r1, [pc, #308]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004f4e:	4313      	orrs	r3, r2
 8004f50:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	f003 0301 	and.w	r3, r3, #1
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d044      	beq.n	8004fe8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004f5e:	687b      	ldr	r3, [r7, #4]
 8004f60:	685b      	ldr	r3, [r3, #4]
 8004f62:	2b01      	cmp	r3, #1
 8004f64:	d107      	bne.n	8004f76 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004f66:	4b47      	ldr	r3, [pc, #284]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d119      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f72:	2301      	movs	r3, #1
 8004f74:	e07f      	b.n	8005076 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f76:	687b      	ldr	r3, [r7, #4]
 8004f78:	685b      	ldr	r3, [r3, #4]
 8004f7a:	2b02      	cmp	r3, #2
 8004f7c:	d003      	beq.n	8004f86 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004f82:	2b03      	cmp	r3, #3
 8004f84:	d107      	bne.n	8004f96 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004f86:	4b3f      	ldr	r3, [pc, #252]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d109      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004f92:	2301      	movs	r3, #1
 8004f94:	e06f      	b.n	8005076 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004f96:	4b3b      	ldr	r3, [pc, #236]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004f98:	681b      	ldr	r3, [r3, #0]
 8004f9a:	f003 0302 	and.w	r3, r3, #2
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d101      	bne.n	8004fa6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004fa2:	2301      	movs	r3, #1
 8004fa4:	e067      	b.n	8005076 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004fa6:	4b37      	ldr	r3, [pc, #220]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004fa8:	689b      	ldr	r3, [r3, #8]
 8004faa:	f023 0203 	bic.w	r2, r3, #3
 8004fae:	687b      	ldr	r3, [r7, #4]
 8004fb0:	685b      	ldr	r3, [r3, #4]
 8004fb2:	4934      	ldr	r1, [pc, #208]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004fb4:	4313      	orrs	r3, r2
 8004fb6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004fb8:	f7fd fe2a 	bl	8002c10 <HAL_GetTick>
 8004fbc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fbe:	e00a      	b.n	8004fd6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004fc0:	f7fd fe26 	bl	8002c10 <HAL_GetTick>
 8004fc4:	4602      	mov	r2, r0
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	1ad3      	subs	r3, r2, r3
 8004fca:	f241 3288 	movw	r2, #5000	; 0x1388
 8004fce:	4293      	cmp	r3, r2
 8004fd0:	d901      	bls.n	8004fd6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004fd2:	2303      	movs	r3, #3
 8004fd4:	e04f      	b.n	8005076 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004fd6:	4b2b      	ldr	r3, [pc, #172]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8004fd8:	689b      	ldr	r3, [r3, #8]
 8004fda:	f003 020c 	and.w	r2, r3, #12
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	685b      	ldr	r3, [r3, #4]
 8004fe2:	009b      	lsls	r3, r3, #2
 8004fe4:	429a      	cmp	r2, r3
 8004fe6:	d1eb      	bne.n	8004fc0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004fe8:	4b25      	ldr	r3, [pc, #148]	; (8005080 <HAL_RCC_ClockConfig+0x1b8>)
 8004fea:	681b      	ldr	r3, [r3, #0]
 8004fec:	f003 0307 	and.w	r3, r3, #7
 8004ff0:	683a      	ldr	r2, [r7, #0]
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	d20c      	bcs.n	8005010 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004ff6:	4b22      	ldr	r3, [pc, #136]	; (8005080 <HAL_RCC_ClockConfig+0x1b8>)
 8004ff8:	683a      	ldr	r2, [r7, #0]
 8004ffa:	b2d2      	uxtb	r2, r2
 8004ffc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004ffe:	4b20      	ldr	r3, [pc, #128]	; (8005080 <HAL_RCC_ClockConfig+0x1b8>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f003 0307 	and.w	r3, r3, #7
 8005006:	683a      	ldr	r2, [r7, #0]
 8005008:	429a      	cmp	r2, r3
 800500a:	d001      	beq.n	8005010 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800500c:	2301      	movs	r3, #1
 800500e:	e032      	b.n	8005076 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	f003 0304 	and.w	r3, r3, #4
 8005018:	2b00      	cmp	r3, #0
 800501a:	d008      	beq.n	800502e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800501c:	4b19      	ldr	r3, [pc, #100]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	68db      	ldr	r3, [r3, #12]
 8005028:	4916      	ldr	r1, [pc, #88]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 800502a:	4313      	orrs	r3, r2
 800502c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f003 0308 	and.w	r3, r3, #8
 8005036:	2b00      	cmp	r3, #0
 8005038:	d009      	beq.n	800504e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800503a:	4b12      	ldr	r3, [pc, #72]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	691b      	ldr	r3, [r3, #16]
 8005046:	00db      	lsls	r3, r3, #3
 8005048:	490e      	ldr	r1, [pc, #56]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 800504a:	4313      	orrs	r3, r2
 800504c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800504e:	f000 f821 	bl	8005094 <HAL_RCC_GetSysClockFreq>
 8005052:	4602      	mov	r2, r0
 8005054:	4b0b      	ldr	r3, [pc, #44]	; (8005084 <HAL_RCC_ClockConfig+0x1bc>)
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	091b      	lsrs	r3, r3, #4
 800505a:	f003 030f 	and.w	r3, r3, #15
 800505e:	490a      	ldr	r1, [pc, #40]	; (8005088 <HAL_RCC_ClockConfig+0x1c0>)
 8005060:	5ccb      	ldrb	r3, [r1, r3]
 8005062:	fa22 f303 	lsr.w	r3, r2, r3
 8005066:	4a09      	ldr	r2, [pc, #36]	; (800508c <HAL_RCC_ClockConfig+0x1c4>)
 8005068:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800506a:	4b09      	ldr	r3, [pc, #36]	; (8005090 <HAL_RCC_ClockConfig+0x1c8>)
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	4618      	mov	r0, r3
 8005070:	f7fd fd8a 	bl	8002b88 <HAL_InitTick>

  return HAL_OK;
 8005074:	2300      	movs	r3, #0
}
 8005076:	4618      	mov	r0, r3
 8005078:	3710      	adds	r7, #16
 800507a:	46bd      	mov	sp, r7
 800507c:	bd80      	pop	{r7, pc}
 800507e:	bf00      	nop
 8005080:	40023c00 	.word	0x40023c00
 8005084:	40023800 	.word	0x40023800
 8005088:	0800aa1c 	.word	0x0800aa1c
 800508c:	20000010 	.word	0x20000010
 8005090:	20000014 	.word	0x20000014

08005094 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005094:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005098:	b090      	sub	sp, #64	; 0x40
 800509a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800509c:	2300      	movs	r3, #0
 800509e:	637b      	str	r3, [r7, #52]	; 0x34
 80050a0:	2300      	movs	r3, #0
 80050a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80050a4:	2300      	movs	r3, #0
 80050a6:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 80050a8:	2300      	movs	r3, #0
 80050aa:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80050ac:	4b59      	ldr	r3, [pc, #356]	; (8005214 <HAL_RCC_GetSysClockFreq+0x180>)
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	f003 030c 	and.w	r3, r3, #12
 80050b4:	2b08      	cmp	r3, #8
 80050b6:	d00d      	beq.n	80050d4 <HAL_RCC_GetSysClockFreq+0x40>
 80050b8:	2b08      	cmp	r3, #8
 80050ba:	f200 80a1 	bhi.w	8005200 <HAL_RCC_GetSysClockFreq+0x16c>
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d002      	beq.n	80050c8 <HAL_RCC_GetSysClockFreq+0x34>
 80050c2:	2b04      	cmp	r3, #4
 80050c4:	d003      	beq.n	80050ce <HAL_RCC_GetSysClockFreq+0x3a>
 80050c6:	e09b      	b.n	8005200 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80050c8:	4b53      	ldr	r3, [pc, #332]	; (8005218 <HAL_RCC_GetSysClockFreq+0x184>)
 80050ca:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 80050cc:	e09b      	b.n	8005206 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80050ce:	4b53      	ldr	r3, [pc, #332]	; (800521c <HAL_RCC_GetSysClockFreq+0x188>)
 80050d0:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80050d2:	e098      	b.n	8005206 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80050d4:	4b4f      	ldr	r3, [pc, #316]	; (8005214 <HAL_RCC_GetSysClockFreq+0x180>)
 80050d6:	685b      	ldr	r3, [r3, #4]
 80050d8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80050dc:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80050de:	4b4d      	ldr	r3, [pc, #308]	; (8005214 <HAL_RCC_GetSysClockFreq+0x180>)
 80050e0:	685b      	ldr	r3, [r3, #4]
 80050e2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80050e6:	2b00      	cmp	r3, #0
 80050e8:	d028      	beq.n	800513c <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80050ea:	4b4a      	ldr	r3, [pc, #296]	; (8005214 <HAL_RCC_GetSysClockFreq+0x180>)
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	099b      	lsrs	r3, r3, #6
 80050f0:	2200      	movs	r2, #0
 80050f2:	623b      	str	r3, [r7, #32]
 80050f4:	627a      	str	r2, [r7, #36]	; 0x24
 80050f6:	6a3b      	ldr	r3, [r7, #32]
 80050f8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80050fc:	2100      	movs	r1, #0
 80050fe:	4b47      	ldr	r3, [pc, #284]	; (800521c <HAL_RCC_GetSysClockFreq+0x188>)
 8005100:	fb03 f201 	mul.w	r2, r3, r1
 8005104:	2300      	movs	r3, #0
 8005106:	fb00 f303 	mul.w	r3, r0, r3
 800510a:	4413      	add	r3, r2
 800510c:	4a43      	ldr	r2, [pc, #268]	; (800521c <HAL_RCC_GetSysClockFreq+0x188>)
 800510e:	fba0 1202 	umull	r1, r2, r0, r2
 8005112:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005114:	460a      	mov	r2, r1
 8005116:	62ba      	str	r2, [r7, #40]	; 0x28
 8005118:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800511a:	4413      	add	r3, r2
 800511c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800511e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005120:	2200      	movs	r2, #0
 8005122:	61bb      	str	r3, [r7, #24]
 8005124:	61fa      	str	r2, [r7, #28]
 8005126:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800512a:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800512e:	f7fb fd93 	bl	8000c58 <__aeabi_uldivmod>
 8005132:	4602      	mov	r2, r0
 8005134:	460b      	mov	r3, r1
 8005136:	4613      	mov	r3, r2
 8005138:	63fb      	str	r3, [r7, #60]	; 0x3c
 800513a:	e053      	b.n	80051e4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800513c:	4b35      	ldr	r3, [pc, #212]	; (8005214 <HAL_RCC_GetSysClockFreq+0x180>)
 800513e:	685b      	ldr	r3, [r3, #4]
 8005140:	099b      	lsrs	r3, r3, #6
 8005142:	2200      	movs	r2, #0
 8005144:	613b      	str	r3, [r7, #16]
 8005146:	617a      	str	r2, [r7, #20]
 8005148:	693b      	ldr	r3, [r7, #16]
 800514a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800514e:	f04f 0b00 	mov.w	fp, #0
 8005152:	4652      	mov	r2, sl
 8005154:	465b      	mov	r3, fp
 8005156:	f04f 0000 	mov.w	r0, #0
 800515a:	f04f 0100 	mov.w	r1, #0
 800515e:	0159      	lsls	r1, r3, #5
 8005160:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005164:	0150      	lsls	r0, r2, #5
 8005166:	4602      	mov	r2, r0
 8005168:	460b      	mov	r3, r1
 800516a:	ebb2 080a 	subs.w	r8, r2, sl
 800516e:	eb63 090b 	sbc.w	r9, r3, fp
 8005172:	f04f 0200 	mov.w	r2, #0
 8005176:	f04f 0300 	mov.w	r3, #0
 800517a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800517e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005182:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005186:	ebb2 0408 	subs.w	r4, r2, r8
 800518a:	eb63 0509 	sbc.w	r5, r3, r9
 800518e:	f04f 0200 	mov.w	r2, #0
 8005192:	f04f 0300 	mov.w	r3, #0
 8005196:	00eb      	lsls	r3, r5, #3
 8005198:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800519c:	00e2      	lsls	r2, r4, #3
 800519e:	4614      	mov	r4, r2
 80051a0:	461d      	mov	r5, r3
 80051a2:	eb14 030a 	adds.w	r3, r4, sl
 80051a6:	603b      	str	r3, [r7, #0]
 80051a8:	eb45 030b 	adc.w	r3, r5, fp
 80051ac:	607b      	str	r3, [r7, #4]
 80051ae:	f04f 0200 	mov.w	r2, #0
 80051b2:	f04f 0300 	mov.w	r3, #0
 80051b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80051ba:	4629      	mov	r1, r5
 80051bc:	028b      	lsls	r3, r1, #10
 80051be:	4621      	mov	r1, r4
 80051c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80051c4:	4621      	mov	r1, r4
 80051c6:	028a      	lsls	r2, r1, #10
 80051c8:	4610      	mov	r0, r2
 80051ca:	4619      	mov	r1, r3
 80051cc:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80051ce:	2200      	movs	r2, #0
 80051d0:	60bb      	str	r3, [r7, #8]
 80051d2:	60fa      	str	r2, [r7, #12]
 80051d4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80051d8:	f7fb fd3e 	bl	8000c58 <__aeabi_uldivmod>
 80051dc:	4602      	mov	r2, r0
 80051de:	460b      	mov	r3, r1
 80051e0:	4613      	mov	r3, r2
 80051e2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80051e4:	4b0b      	ldr	r3, [pc, #44]	; (8005214 <HAL_RCC_GetSysClockFreq+0x180>)
 80051e6:	685b      	ldr	r3, [r3, #4]
 80051e8:	0c1b      	lsrs	r3, r3, #16
 80051ea:	f003 0303 	and.w	r3, r3, #3
 80051ee:	3301      	adds	r3, #1
 80051f0:	005b      	lsls	r3, r3, #1
 80051f2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80051f4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80051f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80051f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80051fc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80051fe:	e002      	b.n	8005206 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005200:	4b05      	ldr	r3, [pc, #20]	; (8005218 <HAL_RCC_GetSysClockFreq+0x184>)
 8005202:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005204:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005206:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005208:	4618      	mov	r0, r3
 800520a:	3740      	adds	r7, #64	; 0x40
 800520c:	46bd      	mov	sp, r7
 800520e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005212:	bf00      	nop
 8005214:	40023800 	.word	0x40023800
 8005218:	00f42400 	.word	0x00f42400
 800521c:	017d7840 	.word	0x017d7840

08005220 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005220:	b480      	push	{r7}
 8005222:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005224:	4b03      	ldr	r3, [pc, #12]	; (8005234 <HAL_RCC_GetHCLKFreq+0x14>)
 8005226:	681b      	ldr	r3, [r3, #0]
}
 8005228:	4618      	mov	r0, r3
 800522a:	46bd      	mov	sp, r7
 800522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005230:	4770      	bx	lr
 8005232:	bf00      	nop
 8005234:	20000010 	.word	0x20000010

08005238 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005238:	b580      	push	{r7, lr}
 800523a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800523c:	f7ff fff0 	bl	8005220 <HAL_RCC_GetHCLKFreq>
 8005240:	4602      	mov	r2, r0
 8005242:	4b05      	ldr	r3, [pc, #20]	; (8005258 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	0a9b      	lsrs	r3, r3, #10
 8005248:	f003 0307 	and.w	r3, r3, #7
 800524c:	4903      	ldr	r1, [pc, #12]	; (800525c <HAL_RCC_GetPCLK1Freq+0x24>)
 800524e:	5ccb      	ldrb	r3, [r1, r3]
 8005250:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005254:	4618      	mov	r0, r3
 8005256:	bd80      	pop	{r7, pc}
 8005258:	40023800 	.word	0x40023800
 800525c:	0800aa2c 	.word	0x0800aa2c

08005260 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005260:	b580      	push	{r7, lr}
 8005262:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005264:	f7ff ffdc 	bl	8005220 <HAL_RCC_GetHCLKFreq>
 8005268:	4602      	mov	r2, r0
 800526a:	4b05      	ldr	r3, [pc, #20]	; (8005280 <HAL_RCC_GetPCLK2Freq+0x20>)
 800526c:	689b      	ldr	r3, [r3, #8]
 800526e:	0b5b      	lsrs	r3, r3, #13
 8005270:	f003 0307 	and.w	r3, r3, #7
 8005274:	4903      	ldr	r1, [pc, #12]	; (8005284 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005276:	5ccb      	ldrb	r3, [r1, r3]
 8005278:	fa22 f303 	lsr.w	r3, r2, r3
}
 800527c:	4618      	mov	r0, r3
 800527e:	bd80      	pop	{r7, pc}
 8005280:	40023800 	.word	0x40023800
 8005284:	0800aa2c 	.word	0x0800aa2c

08005288 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b082      	sub	sp, #8
 800528c:	af00      	add	r7, sp, #0
 800528e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d101      	bne.n	800529a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005296:	2301      	movs	r3, #1
 8005298:	e041      	b.n	800531e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800529a:	687b      	ldr	r3, [r7, #4]
 800529c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052a0:	b2db      	uxtb	r3, r3
 80052a2:	2b00      	cmp	r3, #0
 80052a4:	d106      	bne.n	80052b4 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	2200      	movs	r2, #0
 80052aa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052ae:	6878      	ldr	r0, [r7, #4]
 80052b0:	f7fd fa8a 	bl	80027c8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2202      	movs	r2, #2
 80052b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	681a      	ldr	r2, [r3, #0]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	3304      	adds	r3, #4
 80052c4:	4619      	mov	r1, r3
 80052c6:	4610      	mov	r0, r2
 80052c8:	f000 f950 	bl	800556c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2201      	movs	r2, #1
 80052d0:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	2201      	movs	r2, #1
 80052d8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	2201      	movs	r2, #1
 80052e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2201      	movs	r2, #1
 80052f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2201      	movs	r2, #1
 80052f8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	2201      	movs	r2, #1
 8005300:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	2201      	movs	r2, #1
 8005308:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2201      	movs	r2, #1
 8005310:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2201      	movs	r2, #1
 8005318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800531c:	2300      	movs	r3, #0
}
 800531e:	4618      	mov	r0, r3
 8005320:	3708      	adds	r7, #8
 8005322:	46bd      	mov	sp, r7
 8005324:	bd80      	pop	{r7, pc}
	...

08005328 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005328:	b480      	push	{r7}
 800532a:	b085      	sub	sp, #20
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005336:	b2db      	uxtb	r3, r3
 8005338:	2b01      	cmp	r3, #1
 800533a:	d001      	beq.n	8005340 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	e03c      	b.n	80053ba <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	2202      	movs	r2, #2
 8005344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	4a1e      	ldr	r2, [pc, #120]	; (80053c8 <HAL_TIM_Base_Start+0xa0>)
 800534e:	4293      	cmp	r3, r2
 8005350:	d018      	beq.n	8005384 <HAL_TIM_Base_Start+0x5c>
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800535a:	d013      	beq.n	8005384 <HAL_TIM_Base_Start+0x5c>
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	4a1a      	ldr	r2, [pc, #104]	; (80053cc <HAL_TIM_Base_Start+0xa4>)
 8005362:	4293      	cmp	r3, r2
 8005364:	d00e      	beq.n	8005384 <HAL_TIM_Base_Start+0x5c>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	4a19      	ldr	r2, [pc, #100]	; (80053d0 <HAL_TIM_Base_Start+0xa8>)
 800536c:	4293      	cmp	r3, r2
 800536e:	d009      	beq.n	8005384 <HAL_TIM_Base_Start+0x5c>
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	4a17      	ldr	r2, [pc, #92]	; (80053d4 <HAL_TIM_Base_Start+0xac>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d004      	beq.n	8005384 <HAL_TIM_Base_Start+0x5c>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	4a16      	ldr	r2, [pc, #88]	; (80053d8 <HAL_TIM_Base_Start+0xb0>)
 8005380:	4293      	cmp	r3, r2
 8005382:	d111      	bne.n	80053a8 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	689b      	ldr	r3, [r3, #8]
 800538a:	f003 0307 	and.w	r3, r3, #7
 800538e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	2b06      	cmp	r3, #6
 8005394:	d010      	beq.n	80053b8 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f042 0201 	orr.w	r2, r2, #1
 80053a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053a6:	e007      	b.n	80053b8 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f042 0201 	orr.w	r2, r2, #1
 80053b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053b8:	2300      	movs	r3, #0
}
 80053ba:	4618      	mov	r0, r3
 80053bc:	3714      	adds	r7, #20
 80053be:	46bd      	mov	sp, r7
 80053c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c4:	4770      	bx	lr
 80053c6:	bf00      	nop
 80053c8:	40010000 	.word	0x40010000
 80053cc:	40000400 	.word	0x40000400
 80053d0:	40000800 	.word	0x40000800
 80053d4:	40000c00 	.word	0x40000c00
 80053d8:	40014000 	.word	0x40014000

080053dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80053dc:	b580      	push	{r7, lr}
 80053de:	b084      	sub	sp, #16
 80053e0:	af00      	add	r7, sp, #0
 80053e2:	6078      	str	r0, [r7, #4]
 80053e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80053e6:	2300      	movs	r3, #0
 80053e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d101      	bne.n	80053f8 <HAL_TIM_ConfigClockSource+0x1c>
 80053f4:	2302      	movs	r3, #2
 80053f6:	e0b4      	b.n	8005562 <HAL_TIM_ConfigClockSource+0x186>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2202      	movs	r2, #2
 8005404:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005410:	68bb      	ldr	r3, [r7, #8]
 8005412:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005416:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005418:	68bb      	ldr	r3, [r7, #8]
 800541a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800541e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	681b      	ldr	r3, [r3, #0]
 8005424:	68ba      	ldr	r2, [r7, #8]
 8005426:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005428:	683b      	ldr	r3, [r7, #0]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005430:	d03e      	beq.n	80054b0 <HAL_TIM_ConfigClockSource+0xd4>
 8005432:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005436:	f200 8087 	bhi.w	8005548 <HAL_TIM_ConfigClockSource+0x16c>
 800543a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800543e:	f000 8086 	beq.w	800554e <HAL_TIM_ConfigClockSource+0x172>
 8005442:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005446:	d87f      	bhi.n	8005548 <HAL_TIM_ConfigClockSource+0x16c>
 8005448:	2b70      	cmp	r3, #112	; 0x70
 800544a:	d01a      	beq.n	8005482 <HAL_TIM_ConfigClockSource+0xa6>
 800544c:	2b70      	cmp	r3, #112	; 0x70
 800544e:	d87b      	bhi.n	8005548 <HAL_TIM_ConfigClockSource+0x16c>
 8005450:	2b60      	cmp	r3, #96	; 0x60
 8005452:	d050      	beq.n	80054f6 <HAL_TIM_ConfigClockSource+0x11a>
 8005454:	2b60      	cmp	r3, #96	; 0x60
 8005456:	d877      	bhi.n	8005548 <HAL_TIM_ConfigClockSource+0x16c>
 8005458:	2b50      	cmp	r3, #80	; 0x50
 800545a:	d03c      	beq.n	80054d6 <HAL_TIM_ConfigClockSource+0xfa>
 800545c:	2b50      	cmp	r3, #80	; 0x50
 800545e:	d873      	bhi.n	8005548 <HAL_TIM_ConfigClockSource+0x16c>
 8005460:	2b40      	cmp	r3, #64	; 0x40
 8005462:	d058      	beq.n	8005516 <HAL_TIM_ConfigClockSource+0x13a>
 8005464:	2b40      	cmp	r3, #64	; 0x40
 8005466:	d86f      	bhi.n	8005548 <HAL_TIM_ConfigClockSource+0x16c>
 8005468:	2b30      	cmp	r3, #48	; 0x30
 800546a:	d064      	beq.n	8005536 <HAL_TIM_ConfigClockSource+0x15a>
 800546c:	2b30      	cmp	r3, #48	; 0x30
 800546e:	d86b      	bhi.n	8005548 <HAL_TIM_ConfigClockSource+0x16c>
 8005470:	2b20      	cmp	r3, #32
 8005472:	d060      	beq.n	8005536 <HAL_TIM_ConfigClockSource+0x15a>
 8005474:	2b20      	cmp	r3, #32
 8005476:	d867      	bhi.n	8005548 <HAL_TIM_ConfigClockSource+0x16c>
 8005478:	2b00      	cmp	r3, #0
 800547a:	d05c      	beq.n	8005536 <HAL_TIM_ConfigClockSource+0x15a>
 800547c:	2b10      	cmp	r3, #16
 800547e:	d05a      	beq.n	8005536 <HAL_TIM_ConfigClockSource+0x15a>
 8005480:	e062      	b.n	8005548 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	6818      	ldr	r0, [r3, #0]
 8005486:	683b      	ldr	r3, [r7, #0]
 8005488:	6899      	ldr	r1, [r3, #8]
 800548a:	683b      	ldr	r3, [r7, #0]
 800548c:	685a      	ldr	r2, [r3, #4]
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	f000 f965 	bl	8005760 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	689b      	ldr	r3, [r3, #8]
 800549c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800549e:	68bb      	ldr	r3, [r7, #8]
 80054a0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80054a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	68ba      	ldr	r2, [r7, #8]
 80054ac:	609a      	str	r2, [r3, #8]
      break;
 80054ae:	e04f      	b.n	8005550 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6818      	ldr	r0, [r3, #0]
 80054b4:	683b      	ldr	r3, [r7, #0]
 80054b6:	6899      	ldr	r1, [r3, #8]
 80054b8:	683b      	ldr	r3, [r7, #0]
 80054ba:	685a      	ldr	r2, [r3, #4]
 80054bc:	683b      	ldr	r3, [r7, #0]
 80054be:	68db      	ldr	r3, [r3, #12]
 80054c0:	f000 f94e 	bl	8005760 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	689a      	ldr	r2, [r3, #8]
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80054d2:	609a      	str	r2, [r3, #8]
      break;
 80054d4:	e03c      	b.n	8005550 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	6818      	ldr	r0, [r3, #0]
 80054da:	683b      	ldr	r3, [r7, #0]
 80054dc:	6859      	ldr	r1, [r3, #4]
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	68db      	ldr	r3, [r3, #12]
 80054e2:	461a      	mov	r2, r3
 80054e4:	f000 f8c2 	bl	800566c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	681b      	ldr	r3, [r3, #0]
 80054ec:	2150      	movs	r1, #80	; 0x50
 80054ee:	4618      	mov	r0, r3
 80054f0:	f000 f91b 	bl	800572a <TIM_ITRx_SetConfig>
      break;
 80054f4:	e02c      	b.n	8005550 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	6818      	ldr	r0, [r3, #0]
 80054fa:	683b      	ldr	r3, [r7, #0]
 80054fc:	6859      	ldr	r1, [r3, #4]
 80054fe:	683b      	ldr	r3, [r7, #0]
 8005500:	68db      	ldr	r3, [r3, #12]
 8005502:	461a      	mov	r2, r3
 8005504:	f000 f8e1 	bl	80056ca <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	2160      	movs	r1, #96	; 0x60
 800550e:	4618      	mov	r0, r3
 8005510:	f000 f90b 	bl	800572a <TIM_ITRx_SetConfig>
      break;
 8005514:	e01c      	b.n	8005550 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	6818      	ldr	r0, [r3, #0]
 800551a:	683b      	ldr	r3, [r7, #0]
 800551c:	6859      	ldr	r1, [r3, #4]
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	68db      	ldr	r3, [r3, #12]
 8005522:	461a      	mov	r2, r3
 8005524:	f000 f8a2 	bl	800566c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	2140      	movs	r1, #64	; 0x40
 800552e:	4618      	mov	r0, r3
 8005530:	f000 f8fb 	bl	800572a <TIM_ITRx_SetConfig>
      break;
 8005534:	e00c      	b.n	8005550 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681a      	ldr	r2, [r3, #0]
 800553a:	683b      	ldr	r3, [r7, #0]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	4619      	mov	r1, r3
 8005540:	4610      	mov	r0, r2
 8005542:	f000 f8f2 	bl	800572a <TIM_ITRx_SetConfig>
      break;
 8005546:	e003      	b.n	8005550 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	73fb      	strb	r3, [r7, #15]
      break;
 800554c:	e000      	b.n	8005550 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800554e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005560:	7bfb      	ldrb	r3, [r7, #15]
}
 8005562:	4618      	mov	r0, r3
 8005564:	3710      	adds	r7, #16
 8005566:	46bd      	mov	sp, r7
 8005568:	bd80      	pop	{r7, pc}
	...

0800556c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800556c:	b480      	push	{r7}
 800556e:	b085      	sub	sp, #20
 8005570:	af00      	add	r7, sp, #0
 8005572:	6078      	str	r0, [r7, #4]
 8005574:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	4a34      	ldr	r2, [pc, #208]	; (8005650 <TIM_Base_SetConfig+0xe4>)
 8005580:	4293      	cmp	r3, r2
 8005582:	d00f      	beq.n	80055a4 <TIM_Base_SetConfig+0x38>
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800558a:	d00b      	beq.n	80055a4 <TIM_Base_SetConfig+0x38>
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	4a31      	ldr	r2, [pc, #196]	; (8005654 <TIM_Base_SetConfig+0xe8>)
 8005590:	4293      	cmp	r3, r2
 8005592:	d007      	beq.n	80055a4 <TIM_Base_SetConfig+0x38>
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	4a30      	ldr	r2, [pc, #192]	; (8005658 <TIM_Base_SetConfig+0xec>)
 8005598:	4293      	cmp	r3, r2
 800559a:	d003      	beq.n	80055a4 <TIM_Base_SetConfig+0x38>
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	4a2f      	ldr	r2, [pc, #188]	; (800565c <TIM_Base_SetConfig+0xf0>)
 80055a0:	4293      	cmp	r3, r2
 80055a2:	d108      	bne.n	80055b6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055ac:	683b      	ldr	r3, [r7, #0]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	68fa      	ldr	r2, [r7, #12]
 80055b2:	4313      	orrs	r3, r2
 80055b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	4a25      	ldr	r2, [pc, #148]	; (8005650 <TIM_Base_SetConfig+0xe4>)
 80055ba:	4293      	cmp	r3, r2
 80055bc:	d01b      	beq.n	80055f6 <TIM_Base_SetConfig+0x8a>
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055c4:	d017      	beq.n	80055f6 <TIM_Base_SetConfig+0x8a>
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	4a22      	ldr	r2, [pc, #136]	; (8005654 <TIM_Base_SetConfig+0xe8>)
 80055ca:	4293      	cmp	r3, r2
 80055cc:	d013      	beq.n	80055f6 <TIM_Base_SetConfig+0x8a>
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	4a21      	ldr	r2, [pc, #132]	; (8005658 <TIM_Base_SetConfig+0xec>)
 80055d2:	4293      	cmp	r3, r2
 80055d4:	d00f      	beq.n	80055f6 <TIM_Base_SetConfig+0x8a>
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	4a20      	ldr	r2, [pc, #128]	; (800565c <TIM_Base_SetConfig+0xf0>)
 80055da:	4293      	cmp	r3, r2
 80055dc:	d00b      	beq.n	80055f6 <TIM_Base_SetConfig+0x8a>
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	4a1f      	ldr	r2, [pc, #124]	; (8005660 <TIM_Base_SetConfig+0xf4>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d007      	beq.n	80055f6 <TIM_Base_SetConfig+0x8a>
 80055e6:	687b      	ldr	r3, [r7, #4]
 80055e8:	4a1e      	ldr	r2, [pc, #120]	; (8005664 <TIM_Base_SetConfig+0xf8>)
 80055ea:	4293      	cmp	r3, r2
 80055ec:	d003      	beq.n	80055f6 <TIM_Base_SetConfig+0x8a>
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	4a1d      	ldr	r2, [pc, #116]	; (8005668 <TIM_Base_SetConfig+0xfc>)
 80055f2:	4293      	cmp	r3, r2
 80055f4:	d108      	bne.n	8005608 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80055f6:	68fb      	ldr	r3, [r7, #12]
 80055f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055fc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80055fe:	683b      	ldr	r3, [r7, #0]
 8005600:	68db      	ldr	r3, [r3, #12]
 8005602:	68fa      	ldr	r2, [r7, #12]
 8005604:	4313      	orrs	r3, r2
 8005606:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800560e:	683b      	ldr	r3, [r7, #0]
 8005610:	695b      	ldr	r3, [r3, #20]
 8005612:	4313      	orrs	r3, r2
 8005614:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	68fa      	ldr	r2, [r7, #12]
 800561a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	689a      	ldr	r2, [r3, #8]
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005624:	683b      	ldr	r3, [r7, #0]
 8005626:	681a      	ldr	r2, [r3, #0]
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	4a08      	ldr	r2, [pc, #32]	; (8005650 <TIM_Base_SetConfig+0xe4>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d103      	bne.n	800563c <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005634:	683b      	ldr	r3, [r7, #0]
 8005636:	691a      	ldr	r2, [r3, #16]
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	2201      	movs	r2, #1
 8005640:	615a      	str	r2, [r3, #20]
}
 8005642:	bf00      	nop
 8005644:	3714      	adds	r7, #20
 8005646:	46bd      	mov	sp, r7
 8005648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800564c:	4770      	bx	lr
 800564e:	bf00      	nop
 8005650:	40010000 	.word	0x40010000
 8005654:	40000400 	.word	0x40000400
 8005658:	40000800 	.word	0x40000800
 800565c:	40000c00 	.word	0x40000c00
 8005660:	40014000 	.word	0x40014000
 8005664:	40014400 	.word	0x40014400
 8005668:	40014800 	.word	0x40014800

0800566c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800566c:	b480      	push	{r7}
 800566e:	b087      	sub	sp, #28
 8005670:	af00      	add	r7, sp, #0
 8005672:	60f8      	str	r0, [r7, #12]
 8005674:	60b9      	str	r1, [r7, #8]
 8005676:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	6a1b      	ldr	r3, [r3, #32]
 800567c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	6a1b      	ldr	r3, [r3, #32]
 8005682:	f023 0201 	bic.w	r2, r3, #1
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	699b      	ldr	r3, [r3, #24]
 800568e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005696:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005698:	687b      	ldr	r3, [r7, #4]
 800569a:	011b      	lsls	r3, r3, #4
 800569c:	693a      	ldr	r2, [r7, #16]
 800569e:	4313      	orrs	r3, r2
 80056a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80056a2:	697b      	ldr	r3, [r7, #20]
 80056a4:	f023 030a 	bic.w	r3, r3, #10
 80056a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80056aa:	697a      	ldr	r2, [r7, #20]
 80056ac:	68bb      	ldr	r3, [r7, #8]
 80056ae:	4313      	orrs	r3, r2
 80056b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	693a      	ldr	r2, [r7, #16]
 80056b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	697a      	ldr	r2, [r7, #20]
 80056bc:	621a      	str	r2, [r3, #32]
}
 80056be:	bf00      	nop
 80056c0:	371c      	adds	r7, #28
 80056c2:	46bd      	mov	sp, r7
 80056c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c8:	4770      	bx	lr

080056ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056ca:	b480      	push	{r7}
 80056cc:	b087      	sub	sp, #28
 80056ce:	af00      	add	r7, sp, #0
 80056d0:	60f8      	str	r0, [r7, #12]
 80056d2:	60b9      	str	r1, [r7, #8]
 80056d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6a1b      	ldr	r3, [r3, #32]
 80056da:	f023 0210 	bic.w	r2, r3, #16
 80056de:	68fb      	ldr	r3, [r7, #12]
 80056e0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	6a1b      	ldr	r3, [r3, #32]
 80056ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80056f4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	031b      	lsls	r3, r3, #12
 80056fa:	697a      	ldr	r2, [r7, #20]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005700:	693b      	ldr	r3, [r7, #16]
 8005702:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005706:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005708:	68bb      	ldr	r3, [r7, #8]
 800570a:	011b      	lsls	r3, r3, #4
 800570c:	693a      	ldr	r2, [r7, #16]
 800570e:	4313      	orrs	r3, r2
 8005710:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	697a      	ldr	r2, [r7, #20]
 8005716:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005718:	68fb      	ldr	r3, [r7, #12]
 800571a:	693a      	ldr	r2, [r7, #16]
 800571c:	621a      	str	r2, [r3, #32]
}
 800571e:	bf00      	nop
 8005720:	371c      	adds	r7, #28
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr

0800572a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800572a:	b480      	push	{r7}
 800572c:	b085      	sub	sp, #20
 800572e:	af00      	add	r7, sp, #0
 8005730:	6078      	str	r0, [r7, #4]
 8005732:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	689b      	ldr	r3, [r3, #8]
 8005738:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005740:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005742:	683a      	ldr	r2, [r7, #0]
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	4313      	orrs	r3, r2
 8005748:	f043 0307 	orr.w	r3, r3, #7
 800574c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	68fa      	ldr	r2, [r7, #12]
 8005752:	609a      	str	r2, [r3, #8]
}
 8005754:	bf00      	nop
 8005756:	3714      	adds	r7, #20
 8005758:	46bd      	mov	sp, r7
 800575a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575e:	4770      	bx	lr

08005760 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005760:	b480      	push	{r7}
 8005762:	b087      	sub	sp, #28
 8005764:	af00      	add	r7, sp, #0
 8005766:	60f8      	str	r0, [r7, #12]
 8005768:	60b9      	str	r1, [r7, #8]
 800576a:	607a      	str	r2, [r7, #4]
 800576c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	689b      	ldr	r3, [r3, #8]
 8005772:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005774:	697b      	ldr	r3, [r7, #20]
 8005776:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800577a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	021a      	lsls	r2, r3, #8
 8005780:	687b      	ldr	r3, [r7, #4]
 8005782:	431a      	orrs	r2, r3
 8005784:	68bb      	ldr	r3, [r7, #8]
 8005786:	4313      	orrs	r3, r2
 8005788:	697a      	ldr	r2, [r7, #20]
 800578a:	4313      	orrs	r3, r2
 800578c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800578e:	68fb      	ldr	r3, [r7, #12]
 8005790:	697a      	ldr	r2, [r7, #20]
 8005792:	609a      	str	r2, [r3, #8]
}
 8005794:	bf00      	nop
 8005796:	371c      	adds	r7, #28
 8005798:	46bd      	mov	sp, r7
 800579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579e:	4770      	bx	lr

080057a0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057a0:	b480      	push	{r7}
 80057a2:	b085      	sub	sp, #20
 80057a4:	af00      	add	r7, sp, #0
 80057a6:	6078      	str	r0, [r7, #4]
 80057a8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057b0:	2b01      	cmp	r3, #1
 80057b2:	d101      	bne.n	80057b8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057b4:	2302      	movs	r3, #2
 80057b6:	e050      	b.n	800585a <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	2201      	movs	r2, #1
 80057bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	2202      	movs	r2, #2
 80057c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	689b      	ldr	r3, [r3, #8]
 80057d6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80057de:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80057e0:	683b      	ldr	r3, [r7, #0]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	68fa      	ldr	r2, [r7, #12]
 80057e6:	4313      	orrs	r3, r2
 80057e8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	68fa      	ldr	r2, [r7, #12]
 80057f0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	681b      	ldr	r3, [r3, #0]
 80057f6:	4a1c      	ldr	r2, [pc, #112]	; (8005868 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 80057f8:	4293      	cmp	r3, r2
 80057fa:	d018      	beq.n	800582e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005804:	d013      	beq.n	800582e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a18      	ldr	r2, [pc, #96]	; (800586c <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800580c:	4293      	cmp	r3, r2
 800580e:	d00e      	beq.n	800582e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	681b      	ldr	r3, [r3, #0]
 8005814:	4a16      	ldr	r2, [pc, #88]	; (8005870 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005816:	4293      	cmp	r3, r2
 8005818:	d009      	beq.n	800582e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	4a15      	ldr	r2, [pc, #84]	; (8005874 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d004      	beq.n	800582e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a13      	ldr	r2, [pc, #76]	; (8005878 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800582a:	4293      	cmp	r3, r2
 800582c:	d10c      	bne.n	8005848 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800582e:	68bb      	ldr	r3, [r7, #8]
 8005830:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005834:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005836:	683b      	ldr	r3, [r7, #0]
 8005838:	685b      	ldr	r3, [r3, #4]
 800583a:	68ba      	ldr	r2, [r7, #8]
 800583c:	4313      	orrs	r3, r2
 800583e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	68ba      	ldr	r2, [r7, #8]
 8005846:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	2201      	movs	r2, #1
 800584c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2200      	movs	r2, #0
 8005854:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005858:	2300      	movs	r3, #0
}
 800585a:	4618      	mov	r0, r3
 800585c:	3714      	adds	r7, #20
 800585e:	46bd      	mov	sp, r7
 8005860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005864:	4770      	bx	lr
 8005866:	bf00      	nop
 8005868:	40010000 	.word	0x40010000
 800586c:	40000400 	.word	0x40000400
 8005870:	40000800 	.word	0x40000800
 8005874:	40000c00 	.word	0x40000c00
 8005878:	40014000 	.word	0x40014000

0800587c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800587c:	b580      	push	{r7, lr}
 800587e:	b082      	sub	sp, #8
 8005880:	af00      	add	r7, sp, #0
 8005882:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2b00      	cmp	r3, #0
 8005888:	d101      	bne.n	800588e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800588a:	2301      	movs	r3, #1
 800588c:	e03f      	b.n	800590e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005894:	b2db      	uxtb	r3, r3
 8005896:	2b00      	cmp	r3, #0
 8005898:	d106      	bne.n	80058a8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	2200      	movs	r2, #0
 800589e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80058a2:	6878      	ldr	r0, [r7, #4]
 80058a4:	f7fc ffc8 	bl	8002838 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2224      	movs	r2, #36	; 0x24
 80058ac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	68da      	ldr	r2, [r3, #12]
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80058be:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80058c0:	6878      	ldr	r0, [r7, #4]
 80058c2:	f000 fcbf 	bl	8006244 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	691a      	ldr	r2, [r3, #16]
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80058d4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	695a      	ldr	r2, [r3, #20]
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80058e4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	68da      	ldr	r2, [r3, #12]
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80058f4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058f6:	687b      	ldr	r3, [r7, #4]
 80058f8:	2200      	movs	r2, #0
 80058fa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	2220      	movs	r2, #32
 8005900:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2220      	movs	r2, #32
 8005908:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800590c:	2300      	movs	r3, #0
}
 800590e:	4618      	mov	r0, r3
 8005910:	3708      	adds	r7, #8
 8005912:	46bd      	mov	sp, r7
 8005914:	bd80      	pop	{r7, pc}

08005916 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005916:	b480      	push	{r7}
 8005918:	b085      	sub	sp, #20
 800591a:	af00      	add	r7, sp, #0
 800591c:	60f8      	str	r0, [r7, #12]
 800591e:	60b9      	str	r1, [r7, #8]
 8005920:	4613      	mov	r3, r2
 8005922:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800592a:	b2db      	uxtb	r3, r3
 800592c:	2b20      	cmp	r3, #32
 800592e:	d130      	bne.n	8005992 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005930:	68bb      	ldr	r3, [r7, #8]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d002      	beq.n	800593c <HAL_UART_Transmit_IT+0x26>
 8005936:	88fb      	ldrh	r3, [r7, #6]
 8005938:	2b00      	cmp	r3, #0
 800593a:	d101      	bne.n	8005940 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800593c:	2301      	movs	r3, #1
 800593e:	e029      	b.n	8005994 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005946:	2b01      	cmp	r3, #1
 8005948:	d101      	bne.n	800594e <HAL_UART_Transmit_IT+0x38>
 800594a:	2302      	movs	r3, #2
 800594c:	e022      	b.n	8005994 <HAL_UART_Transmit_IT+0x7e>
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2201      	movs	r2, #1
 8005952:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	68ba      	ldr	r2, [r7, #8]
 800595a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	88fa      	ldrh	r2, [r7, #6]
 8005960:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	88fa      	ldrh	r2, [r7, #6]
 8005966:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	2200      	movs	r2, #0
 800596c:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	2221      	movs	r2, #33	; 0x21
 8005972:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	2200      	movs	r2, #0
 800597a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	681b      	ldr	r3, [r3, #0]
 8005982:	68da      	ldr	r2, [r3, #12]
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800598c:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 800598e:	2300      	movs	r3, #0
 8005990:	e000      	b.n	8005994 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8005992:	2302      	movs	r3, #2
  }
}
 8005994:	4618      	mov	r0, r3
 8005996:	3714      	adds	r7, #20
 8005998:	46bd      	mov	sp, r7
 800599a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800599e:	4770      	bx	lr

080059a0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80059a0:	b580      	push	{r7, lr}
 80059a2:	b0ba      	sub	sp, #232	; 0xe8
 80059a4:	af00      	add	r7, sp, #0
 80059a6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80059c6:	2300      	movs	r3, #0
 80059c8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80059cc:	2300      	movs	r3, #0
 80059ce:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80059d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059d6:	f003 030f 	and.w	r3, r3, #15
 80059da:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80059de:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d10f      	bne.n	8005a06 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80059e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80059ea:	f003 0320 	and.w	r3, r3, #32
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d009      	beq.n	8005a06 <HAL_UART_IRQHandler+0x66>
 80059f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80059f6:	f003 0320 	and.w	r3, r3, #32
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d003      	beq.n	8005a06 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80059fe:	6878      	ldr	r0, [r7, #4]
 8005a00:	f000 fb65 	bl	80060ce <UART_Receive_IT>
      return;
 8005a04:	e256      	b.n	8005eb4 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005a06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	f000 80de 	beq.w	8005bcc <HAL_UART_IRQHandler+0x22c>
 8005a10:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a14:	f003 0301 	and.w	r3, r3, #1
 8005a18:	2b00      	cmp	r3, #0
 8005a1a:	d106      	bne.n	8005a2a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005a1c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a20:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005a24:	2b00      	cmp	r3, #0
 8005a26:	f000 80d1 	beq.w	8005bcc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005a2a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a2e:	f003 0301 	and.w	r3, r3, #1
 8005a32:	2b00      	cmp	r3, #0
 8005a34:	d00b      	beq.n	8005a4e <HAL_UART_IRQHandler+0xae>
 8005a36:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005a3a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d005      	beq.n	8005a4e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a46:	f043 0201 	orr.w	r2, r3, #1
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a52:	f003 0304 	and.w	r3, r3, #4
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d00b      	beq.n	8005a72 <HAL_UART_IRQHandler+0xd2>
 8005a5a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a5e:	f003 0301 	and.w	r3, r3, #1
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d005      	beq.n	8005a72 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a6a:	f043 0202 	orr.w	r2, r3, #2
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005a72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a76:	f003 0302 	and.w	r3, r3, #2
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d00b      	beq.n	8005a96 <HAL_UART_IRQHandler+0xf6>
 8005a7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005a82:	f003 0301 	and.w	r3, r3, #1
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d005      	beq.n	8005a96 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005a8e:	f043 0204 	orr.w	r2, r3, #4
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005a96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005a9a:	f003 0308 	and.w	r3, r3, #8
 8005a9e:	2b00      	cmp	r3, #0
 8005aa0:	d011      	beq.n	8005ac6 <HAL_UART_IRQHandler+0x126>
 8005aa2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005aa6:	f003 0320 	and.w	r3, r3, #32
 8005aaa:	2b00      	cmp	r3, #0
 8005aac:	d105      	bne.n	8005aba <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005aae:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005ab2:	f003 0301 	and.w	r3, r3, #1
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d005      	beq.n	8005ac6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005abe:	f043 0208 	orr.w	r2, r3, #8
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005aca:	2b00      	cmp	r3, #0
 8005acc:	f000 81ed 	beq.w	8005eaa <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005ad0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005ad4:	f003 0320 	and.w	r3, r3, #32
 8005ad8:	2b00      	cmp	r3, #0
 8005ada:	d008      	beq.n	8005aee <HAL_UART_IRQHandler+0x14e>
 8005adc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005ae0:	f003 0320 	and.w	r3, r3, #32
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d002      	beq.n	8005aee <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005ae8:	6878      	ldr	r0, [r7, #4]
 8005aea:	f000 faf0 	bl	80060ce <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	695b      	ldr	r3, [r3, #20]
 8005af4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005af8:	2b40      	cmp	r3, #64	; 0x40
 8005afa:	bf0c      	ite	eq
 8005afc:	2301      	moveq	r3, #1
 8005afe:	2300      	movne	r3, #0
 8005b00:	b2db      	uxtb	r3, r3
 8005b02:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005b0a:	f003 0308 	and.w	r3, r3, #8
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d103      	bne.n	8005b1a <HAL_UART_IRQHandler+0x17a>
 8005b12:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005b16:	2b00      	cmp	r3, #0
 8005b18:	d04f      	beq.n	8005bba <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005b1a:	6878      	ldr	r0, [r7, #4]
 8005b1c:	f000 f9f8 	bl	8005f10 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	695b      	ldr	r3, [r3, #20]
 8005b26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005b2a:	2b40      	cmp	r3, #64	; 0x40
 8005b2c:	d141      	bne.n	8005bb2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	3314      	adds	r3, #20
 8005b34:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005b38:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005b3c:	e853 3f00 	ldrex	r3, [r3]
 8005b40:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005b44:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005b48:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005b4c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	681b      	ldr	r3, [r3, #0]
 8005b54:	3314      	adds	r3, #20
 8005b56:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005b5a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005b5e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005b62:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005b66:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005b6a:	e841 2300 	strex	r3, r2, [r1]
 8005b6e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005b72:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d1d9      	bne.n	8005b2e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d013      	beq.n	8005baa <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b86:	4a7d      	ldr	r2, [pc, #500]	; (8005d7c <HAL_UART_IRQHandler+0x3dc>)
 8005b88:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b8e:	4618      	mov	r0, r3
 8005b90:	f7fd fdbd 	bl	800370e <HAL_DMA_Abort_IT>
 8005b94:	4603      	mov	r3, r0
 8005b96:	2b00      	cmp	r3, #0
 8005b98:	d016      	beq.n	8005bc8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005b9e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ba0:	687a      	ldr	r2, [r7, #4]
 8005ba2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005ba4:	4610      	mov	r0, r2
 8005ba6:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005ba8:	e00e      	b.n	8005bc8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005baa:	6878      	ldr	r0, [r7, #4]
 8005bac:	f000 f99a 	bl	8005ee4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bb0:	e00a      	b.n	8005bc8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005bb2:	6878      	ldr	r0, [r7, #4]
 8005bb4:	f000 f996 	bl	8005ee4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bb8:	e006      	b.n	8005bc8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005bba:	6878      	ldr	r0, [r7, #4]
 8005bbc:	f000 f992 	bl	8005ee4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005bc6:	e170      	b.n	8005eaa <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005bc8:	bf00      	nop
    return;
 8005bca:	e16e      	b.n	8005eaa <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bd0:	2b01      	cmp	r3, #1
 8005bd2:	f040 814a 	bne.w	8005e6a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005bd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005bda:	f003 0310 	and.w	r3, r3, #16
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	f000 8143 	beq.w	8005e6a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005be4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005be8:	f003 0310 	and.w	r3, r3, #16
 8005bec:	2b00      	cmp	r3, #0
 8005bee:	f000 813c 	beq.w	8005e6a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005bf2:	2300      	movs	r3, #0
 8005bf4:	60bb      	str	r3, [r7, #8]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	60bb      	str	r3, [r7, #8]
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	685b      	ldr	r3, [r3, #4]
 8005c04:	60bb      	str	r3, [r7, #8]
 8005c06:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	695b      	ldr	r3, [r3, #20]
 8005c0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c12:	2b40      	cmp	r3, #64	; 0x40
 8005c14:	f040 80b4 	bne.w	8005d80 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	685b      	ldr	r3, [r3, #4]
 8005c20:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005c24:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	f000 8140 	beq.w	8005eae <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c32:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005c36:	429a      	cmp	r2, r3
 8005c38:	f080 8139 	bcs.w	8005eae <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005c42:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005c48:	69db      	ldr	r3, [r3, #28]
 8005c4a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005c4e:	f000 8088 	beq.w	8005d62 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	330c      	adds	r3, #12
 8005c58:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005c5c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005c60:	e853 3f00 	ldrex	r3, [r3]
 8005c64:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005c68:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005c6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c70:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	330c      	adds	r3, #12
 8005c7a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005c7e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005c82:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005c86:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005c8a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8005c8e:	e841 2300 	strex	r3, r2, [r1]
 8005c92:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005c96:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d1d9      	bne.n	8005c52 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	3314      	adds	r3, #20
 8005ca4:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ca6:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005ca8:	e853 3f00 	ldrex	r3, [r3]
 8005cac:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8005cae:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005cb0:	f023 0301 	bic.w	r3, r3, #1
 8005cb4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	3314      	adds	r3, #20
 8005cbe:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005cc2:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005cc6:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005cc8:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8005cca:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005cce:	e841 2300 	strex	r3, r2, [r1]
 8005cd2:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005cd4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005cd6:	2b00      	cmp	r3, #0
 8005cd8:	d1e1      	bne.n	8005c9e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	3314      	adds	r3, #20
 8005ce0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ce2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005ce4:	e853 3f00 	ldrex	r3, [r3]
 8005ce8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8005cea:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005cec:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005cf0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	3314      	adds	r3, #20
 8005cfa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8005cfe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8005d00:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d02:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8005d04:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8005d06:	e841 2300 	strex	r3, r2, [r1]
 8005d0a:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8005d0c:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d1e3      	bne.n	8005cda <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2220      	movs	r2, #32
 8005d16:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	2200      	movs	r2, #0
 8005d1e:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	330c      	adds	r3, #12
 8005d26:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d28:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005d2a:	e853 3f00 	ldrex	r3, [r3]
 8005d2e:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8005d30:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005d32:	f023 0310 	bic.w	r3, r3, #16
 8005d36:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	330c      	adds	r3, #12
 8005d40:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005d44:	65ba      	str	r2, [r7, #88]	; 0x58
 8005d46:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d48:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005d4a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8005d4c:	e841 2300 	strex	r3, r2, [r1]
 8005d50:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005d52:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d1e3      	bne.n	8005d20 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f7fd fc66 	bl	800362e <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d6a:	b29b      	uxth	r3, r3
 8005d6c:	1ad3      	subs	r3, r2, r3
 8005d6e:	b29b      	uxth	r3, r3
 8005d70:	4619      	mov	r1, r3
 8005d72:	6878      	ldr	r0, [r7, #4]
 8005d74:	f000 f8c0 	bl	8005ef8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005d78:	e099      	b.n	8005eae <HAL_UART_IRQHandler+0x50e>
 8005d7a:	bf00      	nop
 8005d7c:	08005fd7 	.word	0x08005fd7
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d88:	b29b      	uxth	r3, r3
 8005d8a:	1ad3      	subs	r3, r2, r3
 8005d8c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005d94:	b29b      	uxth	r3, r3
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	f000 808b 	beq.w	8005eb2 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8005d9c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	f000 8086 	beq.w	8005eb2 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	330c      	adds	r3, #12
 8005dac:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005db0:	e853 3f00 	ldrex	r3, [r3]
 8005db4:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005db6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005db8:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005dbc:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	330c      	adds	r3, #12
 8005dc6:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8005dca:	647a      	str	r2, [r7, #68]	; 0x44
 8005dcc:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005dce:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005dd0:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005dd2:	e841 2300 	strex	r3, r2, [r1]
 8005dd6:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005dd8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005dda:	2b00      	cmp	r3, #0
 8005ddc:	d1e3      	bne.n	8005da6 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	3314      	adds	r3, #20
 8005de4:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005de8:	e853 3f00 	ldrex	r3, [r3]
 8005dec:	623b      	str	r3, [r7, #32]
   return(result);
 8005dee:	6a3b      	ldr	r3, [r7, #32]
 8005df0:	f023 0301 	bic.w	r3, r3, #1
 8005df4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	3314      	adds	r3, #20
 8005dfe:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8005e02:	633a      	str	r2, [r7, #48]	; 0x30
 8005e04:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005e08:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e0a:	e841 2300 	strex	r3, r2, [r1]
 8005e0e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005e10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d1e3      	bne.n	8005dde <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2220      	movs	r2, #32
 8005e1a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2200      	movs	r2, #0
 8005e22:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	330c      	adds	r3, #12
 8005e2a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005e2c:	693b      	ldr	r3, [r7, #16]
 8005e2e:	e853 3f00 	ldrex	r3, [r3]
 8005e32:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	f023 0310 	bic.w	r3, r3, #16
 8005e3a:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	330c      	adds	r3, #12
 8005e44:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8005e48:	61fa      	str	r2, [r7, #28]
 8005e4a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e4c:	69b9      	ldr	r1, [r7, #24]
 8005e4e:	69fa      	ldr	r2, [r7, #28]
 8005e50:	e841 2300 	strex	r3, r2, [r1]
 8005e54:	617b      	str	r3, [r7, #20]
   return(result);
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	2b00      	cmp	r3, #0
 8005e5a:	d1e3      	bne.n	8005e24 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005e5c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005e60:	4619      	mov	r1, r3
 8005e62:	6878      	ldr	r0, [r7, #4]
 8005e64:	f000 f848 	bl	8005ef8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005e68:	e023      	b.n	8005eb2 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005e6a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e6e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d009      	beq.n	8005e8a <HAL_UART_IRQHandler+0x4ea>
 8005e76:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e7a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d003      	beq.n	8005e8a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005e82:	6878      	ldr	r0, [r7, #4]
 8005e84:	f000 f8bb 	bl	8005ffe <UART_Transmit_IT>
    return;
 8005e88:	e014      	b.n	8005eb4 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005e8a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e8e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d00e      	beq.n	8005eb4 <HAL_UART_IRQHandler+0x514>
 8005e96:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e9a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d008      	beq.n	8005eb4 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005ea2:	6878      	ldr	r0, [r7, #4]
 8005ea4:	f000 f8fb 	bl	800609e <UART_EndTransmit_IT>
    return;
 8005ea8:	e004      	b.n	8005eb4 <HAL_UART_IRQHandler+0x514>
    return;
 8005eaa:	bf00      	nop
 8005eac:	e002      	b.n	8005eb4 <HAL_UART_IRQHandler+0x514>
      return;
 8005eae:	bf00      	nop
 8005eb0:	e000      	b.n	8005eb4 <HAL_UART_IRQHandler+0x514>
      return;
 8005eb2:	bf00      	nop
  }
}
 8005eb4:	37e8      	adds	r7, #232	; 0xe8
 8005eb6:	46bd      	mov	sp, r7
 8005eb8:	bd80      	pop	{r7, pc}
 8005eba:	bf00      	nop

08005ebc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ebc:	b480      	push	{r7}
 8005ebe:	b083      	sub	sp, #12
 8005ec0:	af00      	add	r7, sp, #0
 8005ec2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005ec4:	bf00      	nop
 8005ec6:	370c      	adds	r7, #12
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ece:	4770      	bx	lr

08005ed0 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005ed0:	b480      	push	{r7}
 8005ed2:	b083      	sub	sp, #12
 8005ed4:	af00      	add	r7, sp, #0
 8005ed6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8005ed8:	bf00      	nop
 8005eda:	370c      	adds	r7, #12
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr

08005ee4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b083      	sub	sp, #12
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8005eec:	bf00      	nop
 8005eee:	370c      	adds	r7, #12
 8005ef0:	46bd      	mov	sp, r7
 8005ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ef6:	4770      	bx	lr

08005ef8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005ef8:	b480      	push	{r7}
 8005efa:	b083      	sub	sp, #12
 8005efc:	af00      	add	r7, sp, #0
 8005efe:	6078      	str	r0, [r7, #4]
 8005f00:	460b      	mov	r3, r1
 8005f02:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005f04:	bf00      	nop
 8005f06:	370c      	adds	r7, #12
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr

08005f10 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b095      	sub	sp, #84	; 0x54
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	330c      	adds	r3, #12
 8005f1e:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f20:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f22:	e853 3f00 	ldrex	r3, [r3]
 8005f26:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005f28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f2a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f2e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	681b      	ldr	r3, [r3, #0]
 8005f34:	330c      	adds	r3, #12
 8005f36:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005f38:	643a      	str	r2, [r7, #64]	; 0x40
 8005f3a:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f3c:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005f3e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005f40:	e841 2300 	strex	r3, r2, [r1]
 8005f44:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d1e5      	bne.n	8005f18 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	3314      	adds	r3, #20
 8005f52:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f54:	6a3b      	ldr	r3, [r7, #32]
 8005f56:	e853 3f00 	ldrex	r3, [r3]
 8005f5a:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f5c:	69fb      	ldr	r3, [r7, #28]
 8005f5e:	f023 0301 	bic.w	r3, r3, #1
 8005f62:	64bb      	str	r3, [r7, #72]	; 0x48
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	3314      	adds	r3, #20
 8005f6a:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f6c:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f6e:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f70:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005f72:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005f74:	e841 2300 	strex	r3, r2, [r1]
 8005f78:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d1e5      	bne.n	8005f4c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f84:	2b01      	cmp	r3, #1
 8005f86:	d119      	bne.n	8005fbc <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	330c      	adds	r3, #12
 8005f8e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	e853 3f00 	ldrex	r3, [r3]
 8005f96:	60bb      	str	r3, [r7, #8]
   return(result);
 8005f98:	68bb      	ldr	r3, [r7, #8]
 8005f9a:	f023 0310 	bic.w	r3, r3, #16
 8005f9e:	647b      	str	r3, [r7, #68]	; 0x44
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	330c      	adds	r3, #12
 8005fa6:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005fa8:	61ba      	str	r2, [r7, #24]
 8005faa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fac:	6979      	ldr	r1, [r7, #20]
 8005fae:	69ba      	ldr	r2, [r7, #24]
 8005fb0:	e841 2300 	strex	r3, r2, [r1]
 8005fb4:	613b      	str	r3, [r7, #16]
   return(result);
 8005fb6:	693b      	ldr	r3, [r7, #16]
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d1e5      	bne.n	8005f88 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	2220      	movs	r2, #32
 8005fc0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8005fca:	bf00      	nop
 8005fcc:	3754      	adds	r7, #84	; 0x54
 8005fce:	46bd      	mov	sp, r7
 8005fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd4:	4770      	bx	lr

08005fd6 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005fd6:	b580      	push	{r7, lr}
 8005fd8:	b084      	sub	sp, #16
 8005fda:	af00      	add	r7, sp, #0
 8005fdc:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fe2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	2200      	movs	r2, #0
 8005fe8:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2200      	movs	r2, #0
 8005fee:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8005ff0:	68f8      	ldr	r0, [r7, #12]
 8005ff2:	f7ff ff77 	bl	8005ee4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005ff6:	bf00      	nop
 8005ff8:	3710      	adds	r7, #16
 8005ffa:	46bd      	mov	sp, r7
 8005ffc:	bd80      	pop	{r7, pc}

08005ffe <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005ffe:	b480      	push	{r7}
 8006000:	b085      	sub	sp, #20
 8006002:	af00      	add	r7, sp, #0
 8006004:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800600c:	b2db      	uxtb	r3, r3
 800600e:	2b21      	cmp	r3, #33	; 0x21
 8006010:	d13e      	bne.n	8006090 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	689b      	ldr	r3, [r3, #8]
 8006016:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800601a:	d114      	bne.n	8006046 <UART_Transmit_IT+0x48>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	691b      	ldr	r3, [r3, #16]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d110      	bne.n	8006046 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6a1b      	ldr	r3, [r3, #32]
 8006028:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	881b      	ldrh	r3, [r3, #0]
 800602e:	461a      	mov	r2, r3
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006038:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6a1b      	ldr	r3, [r3, #32]
 800603e:	1c9a      	adds	r2, r3, #2
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	621a      	str	r2, [r3, #32]
 8006044:	e008      	b.n	8006058 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6a1b      	ldr	r3, [r3, #32]
 800604a:	1c59      	adds	r1, r3, #1
 800604c:	687a      	ldr	r2, [r7, #4]
 800604e:	6211      	str	r1, [r2, #32]
 8006050:	781a      	ldrb	r2, [r3, #0]
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800605c:	b29b      	uxth	r3, r3
 800605e:	3b01      	subs	r3, #1
 8006060:	b29b      	uxth	r3, r3
 8006062:	687a      	ldr	r2, [r7, #4]
 8006064:	4619      	mov	r1, r3
 8006066:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006068:	2b00      	cmp	r3, #0
 800606a:	d10f      	bne.n	800608c <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	68da      	ldr	r2, [r3, #12]
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800607a:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	68da      	ldr	r2, [r3, #12]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800608a:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800608c:	2300      	movs	r3, #0
 800608e:	e000      	b.n	8006092 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006090:	2302      	movs	r3, #2
  }
}
 8006092:	4618      	mov	r0, r3
 8006094:	3714      	adds	r7, #20
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr

0800609e <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800609e:	b580      	push	{r7, lr}
 80060a0:	b082      	sub	sp, #8
 80060a2:	af00      	add	r7, sp, #0
 80060a4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	68da      	ldr	r2, [r3, #12]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80060b4:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	2220      	movs	r2, #32
 80060ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80060be:	6878      	ldr	r0, [r7, #4]
 80060c0:	f7ff fefc 	bl	8005ebc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80060c4:	2300      	movs	r3, #0
}
 80060c6:	4618      	mov	r0, r3
 80060c8:	3708      	adds	r7, #8
 80060ca:	46bd      	mov	sp, r7
 80060cc:	bd80      	pop	{r7, pc}

080060ce <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80060ce:	b580      	push	{r7, lr}
 80060d0:	b08c      	sub	sp, #48	; 0x30
 80060d2:	af00      	add	r7, sp, #0
 80060d4:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80060dc:	b2db      	uxtb	r3, r3
 80060de:	2b22      	cmp	r3, #34	; 0x22
 80060e0:	f040 80ab 	bne.w	800623a <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80060ec:	d117      	bne.n	800611e <UART_Receive_IT+0x50>
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	691b      	ldr	r3, [r3, #16]
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d113      	bne.n	800611e <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80060f6:	2300      	movs	r3, #0
 80060f8:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80060fa:	687b      	ldr	r3, [r7, #4]
 80060fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060fe:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	685b      	ldr	r3, [r3, #4]
 8006106:	b29b      	uxth	r3, r3
 8006108:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800610c:	b29a      	uxth	r2, r3
 800610e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006110:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006116:	1c9a      	adds	r2, r3, #2
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	629a      	str	r2, [r3, #40]	; 0x28
 800611c:	e026      	b.n	800616c <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006122:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006124:	2300      	movs	r3, #0
 8006126:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	689b      	ldr	r3, [r3, #8]
 800612c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006130:	d007      	beq.n	8006142 <UART_Receive_IT+0x74>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	2b00      	cmp	r3, #0
 8006138:	d10a      	bne.n	8006150 <UART_Receive_IT+0x82>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	691b      	ldr	r3, [r3, #16]
 800613e:	2b00      	cmp	r3, #0
 8006140:	d106      	bne.n	8006150 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	685b      	ldr	r3, [r3, #4]
 8006148:	b2da      	uxtb	r2, r3
 800614a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800614c:	701a      	strb	r2, [r3, #0]
 800614e:	e008      	b.n	8006162 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	b2db      	uxtb	r3, r3
 8006158:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800615c:	b2da      	uxtb	r2, r3
 800615e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006160:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006166:	1c5a      	adds	r2, r3, #1
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006170:	b29b      	uxth	r3, r3
 8006172:	3b01      	subs	r3, #1
 8006174:	b29b      	uxth	r3, r3
 8006176:	687a      	ldr	r2, [r7, #4]
 8006178:	4619      	mov	r1, r3
 800617a:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800617c:	2b00      	cmp	r3, #0
 800617e:	d15a      	bne.n	8006236 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	68da      	ldr	r2, [r3, #12]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	f022 0220 	bic.w	r2, r2, #32
 800618e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	68da      	ldr	r2, [r3, #12]
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	681b      	ldr	r3, [r3, #0]
 800619a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800619e:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	695a      	ldr	r2, [r3, #20]
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	f022 0201 	bic.w	r2, r2, #1
 80061ae:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2220      	movs	r2, #32
 80061b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061bc:	2b01      	cmp	r3, #1
 80061be:	d135      	bne.n	800622c <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	330c      	adds	r3, #12
 80061cc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	e853 3f00 	ldrex	r3, [r3]
 80061d4:	613b      	str	r3, [r7, #16]
   return(result);
 80061d6:	693b      	ldr	r3, [r7, #16]
 80061d8:	f023 0310 	bic.w	r3, r3, #16
 80061dc:	627b      	str	r3, [r7, #36]	; 0x24
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	330c      	adds	r3, #12
 80061e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80061e6:	623a      	str	r2, [r7, #32]
 80061e8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061ea:	69f9      	ldr	r1, [r7, #28]
 80061ec:	6a3a      	ldr	r2, [r7, #32]
 80061ee:	e841 2300 	strex	r3, r2, [r1]
 80061f2:	61bb      	str	r3, [r7, #24]
   return(result);
 80061f4:	69bb      	ldr	r3, [r7, #24]
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d1e5      	bne.n	80061c6 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f003 0310 	and.w	r3, r3, #16
 8006204:	2b10      	cmp	r3, #16
 8006206:	d10a      	bne.n	800621e <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006208:	2300      	movs	r3, #0
 800620a:	60fb      	str	r3, [r7, #12]
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	60fb      	str	r3, [r7, #12]
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	60fb      	str	r3, [r7, #12]
 800621c:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006222:	4619      	mov	r1, r3
 8006224:	6878      	ldr	r0, [r7, #4]
 8006226:	f7ff fe67 	bl	8005ef8 <HAL_UARTEx_RxEventCallback>
 800622a:	e002      	b.n	8006232 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800622c:	6878      	ldr	r0, [r7, #4]
 800622e:	f7ff fe4f 	bl	8005ed0 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006232:	2300      	movs	r3, #0
 8006234:	e002      	b.n	800623c <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006236:	2300      	movs	r3, #0
 8006238:	e000      	b.n	800623c <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 800623a:	2302      	movs	r3, #2
  }
}
 800623c:	4618      	mov	r0, r3
 800623e:	3730      	adds	r7, #48	; 0x30
 8006240:	46bd      	mov	sp, r7
 8006242:	bd80      	pop	{r7, pc}

08006244 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006244:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006248:	b0c0      	sub	sp, #256	; 0x100
 800624a:	af00      	add	r7, sp, #0
 800624c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006250:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	691b      	ldr	r3, [r3, #16]
 8006258:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800625c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006260:	68d9      	ldr	r1, [r3, #12]
 8006262:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006266:	681a      	ldr	r2, [r3, #0]
 8006268:	ea40 0301 	orr.w	r3, r0, r1
 800626c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800626e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006272:	689a      	ldr	r2, [r3, #8]
 8006274:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006278:	691b      	ldr	r3, [r3, #16]
 800627a:	431a      	orrs	r2, r3
 800627c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006280:	695b      	ldr	r3, [r3, #20]
 8006282:	431a      	orrs	r2, r3
 8006284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006288:	69db      	ldr	r3, [r3, #28]
 800628a:	4313      	orrs	r3, r2
 800628c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	68db      	ldr	r3, [r3, #12]
 8006298:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800629c:	f021 010c 	bic.w	r1, r1, #12
 80062a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062a4:	681a      	ldr	r2, [r3, #0]
 80062a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80062aa:	430b      	orrs	r3, r1
 80062ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80062ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	695b      	ldr	r3, [r3, #20]
 80062b6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80062ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062be:	6999      	ldr	r1, [r3, #24]
 80062c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	ea40 0301 	orr.w	r3, r0, r1
 80062ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80062cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	4b8f      	ldr	r3, [pc, #572]	; (8006510 <UART_SetConfig+0x2cc>)
 80062d4:	429a      	cmp	r2, r3
 80062d6:	d005      	beq.n	80062e4 <UART_SetConfig+0xa0>
 80062d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062dc:	681a      	ldr	r2, [r3, #0]
 80062de:	4b8d      	ldr	r3, [pc, #564]	; (8006514 <UART_SetConfig+0x2d0>)
 80062e0:	429a      	cmp	r2, r3
 80062e2:	d104      	bne.n	80062ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80062e4:	f7fe ffbc 	bl	8005260 <HAL_RCC_GetPCLK2Freq>
 80062e8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80062ec:	e003      	b.n	80062f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80062ee:	f7fe ffa3 	bl	8005238 <HAL_RCC_GetPCLK1Freq>
 80062f2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80062f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062fa:	69db      	ldr	r3, [r3, #28]
 80062fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006300:	f040 810c 	bne.w	800651c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006304:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006308:	2200      	movs	r2, #0
 800630a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800630e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006312:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006316:	4622      	mov	r2, r4
 8006318:	462b      	mov	r3, r5
 800631a:	1891      	adds	r1, r2, r2
 800631c:	65b9      	str	r1, [r7, #88]	; 0x58
 800631e:	415b      	adcs	r3, r3
 8006320:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006322:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006326:	4621      	mov	r1, r4
 8006328:	eb12 0801 	adds.w	r8, r2, r1
 800632c:	4629      	mov	r1, r5
 800632e:	eb43 0901 	adc.w	r9, r3, r1
 8006332:	f04f 0200 	mov.w	r2, #0
 8006336:	f04f 0300 	mov.w	r3, #0
 800633a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800633e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006342:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006346:	4690      	mov	r8, r2
 8006348:	4699      	mov	r9, r3
 800634a:	4623      	mov	r3, r4
 800634c:	eb18 0303 	adds.w	r3, r8, r3
 8006350:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006354:	462b      	mov	r3, r5
 8006356:	eb49 0303 	adc.w	r3, r9, r3
 800635a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800635e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	2200      	movs	r2, #0
 8006366:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800636a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800636e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006372:	460b      	mov	r3, r1
 8006374:	18db      	adds	r3, r3, r3
 8006376:	653b      	str	r3, [r7, #80]	; 0x50
 8006378:	4613      	mov	r3, r2
 800637a:	eb42 0303 	adc.w	r3, r2, r3
 800637e:	657b      	str	r3, [r7, #84]	; 0x54
 8006380:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006384:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006388:	f7fa fc66 	bl	8000c58 <__aeabi_uldivmod>
 800638c:	4602      	mov	r2, r0
 800638e:	460b      	mov	r3, r1
 8006390:	4b61      	ldr	r3, [pc, #388]	; (8006518 <UART_SetConfig+0x2d4>)
 8006392:	fba3 2302 	umull	r2, r3, r3, r2
 8006396:	095b      	lsrs	r3, r3, #5
 8006398:	011c      	lsls	r4, r3, #4
 800639a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800639e:	2200      	movs	r2, #0
 80063a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80063a4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80063a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80063ac:	4642      	mov	r2, r8
 80063ae:	464b      	mov	r3, r9
 80063b0:	1891      	adds	r1, r2, r2
 80063b2:	64b9      	str	r1, [r7, #72]	; 0x48
 80063b4:	415b      	adcs	r3, r3
 80063b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80063b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80063bc:	4641      	mov	r1, r8
 80063be:	eb12 0a01 	adds.w	sl, r2, r1
 80063c2:	4649      	mov	r1, r9
 80063c4:	eb43 0b01 	adc.w	fp, r3, r1
 80063c8:	f04f 0200 	mov.w	r2, #0
 80063cc:	f04f 0300 	mov.w	r3, #0
 80063d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80063d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80063d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80063dc:	4692      	mov	sl, r2
 80063de:	469b      	mov	fp, r3
 80063e0:	4643      	mov	r3, r8
 80063e2:	eb1a 0303 	adds.w	r3, sl, r3
 80063e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80063ea:	464b      	mov	r3, r9
 80063ec:	eb4b 0303 	adc.w	r3, fp, r3
 80063f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80063f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063f8:	685b      	ldr	r3, [r3, #4]
 80063fa:	2200      	movs	r2, #0
 80063fc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006400:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006404:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006408:	460b      	mov	r3, r1
 800640a:	18db      	adds	r3, r3, r3
 800640c:	643b      	str	r3, [r7, #64]	; 0x40
 800640e:	4613      	mov	r3, r2
 8006410:	eb42 0303 	adc.w	r3, r2, r3
 8006414:	647b      	str	r3, [r7, #68]	; 0x44
 8006416:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800641a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800641e:	f7fa fc1b 	bl	8000c58 <__aeabi_uldivmod>
 8006422:	4602      	mov	r2, r0
 8006424:	460b      	mov	r3, r1
 8006426:	4611      	mov	r1, r2
 8006428:	4b3b      	ldr	r3, [pc, #236]	; (8006518 <UART_SetConfig+0x2d4>)
 800642a:	fba3 2301 	umull	r2, r3, r3, r1
 800642e:	095b      	lsrs	r3, r3, #5
 8006430:	2264      	movs	r2, #100	; 0x64
 8006432:	fb02 f303 	mul.w	r3, r2, r3
 8006436:	1acb      	subs	r3, r1, r3
 8006438:	00db      	lsls	r3, r3, #3
 800643a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800643e:	4b36      	ldr	r3, [pc, #216]	; (8006518 <UART_SetConfig+0x2d4>)
 8006440:	fba3 2302 	umull	r2, r3, r3, r2
 8006444:	095b      	lsrs	r3, r3, #5
 8006446:	005b      	lsls	r3, r3, #1
 8006448:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800644c:	441c      	add	r4, r3
 800644e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006452:	2200      	movs	r2, #0
 8006454:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006458:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800645c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006460:	4642      	mov	r2, r8
 8006462:	464b      	mov	r3, r9
 8006464:	1891      	adds	r1, r2, r2
 8006466:	63b9      	str	r1, [r7, #56]	; 0x38
 8006468:	415b      	adcs	r3, r3
 800646a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800646c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006470:	4641      	mov	r1, r8
 8006472:	1851      	adds	r1, r2, r1
 8006474:	6339      	str	r1, [r7, #48]	; 0x30
 8006476:	4649      	mov	r1, r9
 8006478:	414b      	adcs	r3, r1
 800647a:	637b      	str	r3, [r7, #52]	; 0x34
 800647c:	f04f 0200 	mov.w	r2, #0
 8006480:	f04f 0300 	mov.w	r3, #0
 8006484:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006488:	4659      	mov	r1, fp
 800648a:	00cb      	lsls	r3, r1, #3
 800648c:	4651      	mov	r1, sl
 800648e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006492:	4651      	mov	r1, sl
 8006494:	00ca      	lsls	r2, r1, #3
 8006496:	4610      	mov	r0, r2
 8006498:	4619      	mov	r1, r3
 800649a:	4603      	mov	r3, r0
 800649c:	4642      	mov	r2, r8
 800649e:	189b      	adds	r3, r3, r2
 80064a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80064a4:	464b      	mov	r3, r9
 80064a6:	460a      	mov	r2, r1
 80064a8:	eb42 0303 	adc.w	r3, r2, r3
 80064ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80064b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064b4:	685b      	ldr	r3, [r3, #4]
 80064b6:	2200      	movs	r2, #0
 80064b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80064bc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80064c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80064c4:	460b      	mov	r3, r1
 80064c6:	18db      	adds	r3, r3, r3
 80064c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80064ca:	4613      	mov	r3, r2
 80064cc:	eb42 0303 	adc.w	r3, r2, r3
 80064d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80064d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80064d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80064da:	f7fa fbbd 	bl	8000c58 <__aeabi_uldivmod>
 80064de:	4602      	mov	r2, r0
 80064e0:	460b      	mov	r3, r1
 80064e2:	4b0d      	ldr	r3, [pc, #52]	; (8006518 <UART_SetConfig+0x2d4>)
 80064e4:	fba3 1302 	umull	r1, r3, r3, r2
 80064e8:	095b      	lsrs	r3, r3, #5
 80064ea:	2164      	movs	r1, #100	; 0x64
 80064ec:	fb01 f303 	mul.w	r3, r1, r3
 80064f0:	1ad3      	subs	r3, r2, r3
 80064f2:	00db      	lsls	r3, r3, #3
 80064f4:	3332      	adds	r3, #50	; 0x32
 80064f6:	4a08      	ldr	r2, [pc, #32]	; (8006518 <UART_SetConfig+0x2d4>)
 80064f8:	fba2 2303 	umull	r2, r3, r2, r3
 80064fc:	095b      	lsrs	r3, r3, #5
 80064fe:	f003 0207 	and.w	r2, r3, #7
 8006502:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	4422      	add	r2, r4
 800650a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800650c:	e106      	b.n	800671c <UART_SetConfig+0x4d8>
 800650e:	bf00      	nop
 8006510:	40011000 	.word	0x40011000
 8006514:	40011400 	.word	0x40011400
 8006518:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800651c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006520:	2200      	movs	r2, #0
 8006522:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006526:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800652a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800652e:	4642      	mov	r2, r8
 8006530:	464b      	mov	r3, r9
 8006532:	1891      	adds	r1, r2, r2
 8006534:	6239      	str	r1, [r7, #32]
 8006536:	415b      	adcs	r3, r3
 8006538:	627b      	str	r3, [r7, #36]	; 0x24
 800653a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800653e:	4641      	mov	r1, r8
 8006540:	1854      	adds	r4, r2, r1
 8006542:	4649      	mov	r1, r9
 8006544:	eb43 0501 	adc.w	r5, r3, r1
 8006548:	f04f 0200 	mov.w	r2, #0
 800654c:	f04f 0300 	mov.w	r3, #0
 8006550:	00eb      	lsls	r3, r5, #3
 8006552:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006556:	00e2      	lsls	r2, r4, #3
 8006558:	4614      	mov	r4, r2
 800655a:	461d      	mov	r5, r3
 800655c:	4643      	mov	r3, r8
 800655e:	18e3      	adds	r3, r4, r3
 8006560:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006564:	464b      	mov	r3, r9
 8006566:	eb45 0303 	adc.w	r3, r5, r3
 800656a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800656e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	2200      	movs	r2, #0
 8006576:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800657a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800657e:	f04f 0200 	mov.w	r2, #0
 8006582:	f04f 0300 	mov.w	r3, #0
 8006586:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800658a:	4629      	mov	r1, r5
 800658c:	008b      	lsls	r3, r1, #2
 800658e:	4621      	mov	r1, r4
 8006590:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006594:	4621      	mov	r1, r4
 8006596:	008a      	lsls	r2, r1, #2
 8006598:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800659c:	f7fa fb5c 	bl	8000c58 <__aeabi_uldivmod>
 80065a0:	4602      	mov	r2, r0
 80065a2:	460b      	mov	r3, r1
 80065a4:	4b60      	ldr	r3, [pc, #384]	; (8006728 <UART_SetConfig+0x4e4>)
 80065a6:	fba3 2302 	umull	r2, r3, r3, r2
 80065aa:	095b      	lsrs	r3, r3, #5
 80065ac:	011c      	lsls	r4, r3, #4
 80065ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80065b2:	2200      	movs	r2, #0
 80065b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80065b8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80065bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80065c0:	4642      	mov	r2, r8
 80065c2:	464b      	mov	r3, r9
 80065c4:	1891      	adds	r1, r2, r2
 80065c6:	61b9      	str	r1, [r7, #24]
 80065c8:	415b      	adcs	r3, r3
 80065ca:	61fb      	str	r3, [r7, #28]
 80065cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80065d0:	4641      	mov	r1, r8
 80065d2:	1851      	adds	r1, r2, r1
 80065d4:	6139      	str	r1, [r7, #16]
 80065d6:	4649      	mov	r1, r9
 80065d8:	414b      	adcs	r3, r1
 80065da:	617b      	str	r3, [r7, #20]
 80065dc:	f04f 0200 	mov.w	r2, #0
 80065e0:	f04f 0300 	mov.w	r3, #0
 80065e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80065e8:	4659      	mov	r1, fp
 80065ea:	00cb      	lsls	r3, r1, #3
 80065ec:	4651      	mov	r1, sl
 80065ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80065f2:	4651      	mov	r1, sl
 80065f4:	00ca      	lsls	r2, r1, #3
 80065f6:	4610      	mov	r0, r2
 80065f8:	4619      	mov	r1, r3
 80065fa:	4603      	mov	r3, r0
 80065fc:	4642      	mov	r2, r8
 80065fe:	189b      	adds	r3, r3, r2
 8006600:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006604:	464b      	mov	r3, r9
 8006606:	460a      	mov	r2, r1
 8006608:	eb42 0303 	adc.w	r3, r2, r3
 800660c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006610:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006614:	685b      	ldr	r3, [r3, #4]
 8006616:	2200      	movs	r2, #0
 8006618:	67bb      	str	r3, [r7, #120]	; 0x78
 800661a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800661c:	f04f 0200 	mov.w	r2, #0
 8006620:	f04f 0300 	mov.w	r3, #0
 8006624:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006628:	4649      	mov	r1, r9
 800662a:	008b      	lsls	r3, r1, #2
 800662c:	4641      	mov	r1, r8
 800662e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006632:	4641      	mov	r1, r8
 8006634:	008a      	lsls	r2, r1, #2
 8006636:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800663a:	f7fa fb0d 	bl	8000c58 <__aeabi_uldivmod>
 800663e:	4602      	mov	r2, r0
 8006640:	460b      	mov	r3, r1
 8006642:	4611      	mov	r1, r2
 8006644:	4b38      	ldr	r3, [pc, #224]	; (8006728 <UART_SetConfig+0x4e4>)
 8006646:	fba3 2301 	umull	r2, r3, r3, r1
 800664a:	095b      	lsrs	r3, r3, #5
 800664c:	2264      	movs	r2, #100	; 0x64
 800664e:	fb02 f303 	mul.w	r3, r2, r3
 8006652:	1acb      	subs	r3, r1, r3
 8006654:	011b      	lsls	r3, r3, #4
 8006656:	3332      	adds	r3, #50	; 0x32
 8006658:	4a33      	ldr	r2, [pc, #204]	; (8006728 <UART_SetConfig+0x4e4>)
 800665a:	fba2 2303 	umull	r2, r3, r2, r3
 800665e:	095b      	lsrs	r3, r3, #5
 8006660:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006664:	441c      	add	r4, r3
 8006666:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800666a:	2200      	movs	r2, #0
 800666c:	673b      	str	r3, [r7, #112]	; 0x70
 800666e:	677a      	str	r2, [r7, #116]	; 0x74
 8006670:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006674:	4642      	mov	r2, r8
 8006676:	464b      	mov	r3, r9
 8006678:	1891      	adds	r1, r2, r2
 800667a:	60b9      	str	r1, [r7, #8]
 800667c:	415b      	adcs	r3, r3
 800667e:	60fb      	str	r3, [r7, #12]
 8006680:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006684:	4641      	mov	r1, r8
 8006686:	1851      	adds	r1, r2, r1
 8006688:	6039      	str	r1, [r7, #0]
 800668a:	4649      	mov	r1, r9
 800668c:	414b      	adcs	r3, r1
 800668e:	607b      	str	r3, [r7, #4]
 8006690:	f04f 0200 	mov.w	r2, #0
 8006694:	f04f 0300 	mov.w	r3, #0
 8006698:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800669c:	4659      	mov	r1, fp
 800669e:	00cb      	lsls	r3, r1, #3
 80066a0:	4651      	mov	r1, sl
 80066a2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80066a6:	4651      	mov	r1, sl
 80066a8:	00ca      	lsls	r2, r1, #3
 80066aa:	4610      	mov	r0, r2
 80066ac:	4619      	mov	r1, r3
 80066ae:	4603      	mov	r3, r0
 80066b0:	4642      	mov	r2, r8
 80066b2:	189b      	adds	r3, r3, r2
 80066b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80066b6:	464b      	mov	r3, r9
 80066b8:	460a      	mov	r2, r1
 80066ba:	eb42 0303 	adc.w	r3, r2, r3
 80066be:	66fb      	str	r3, [r7, #108]	; 0x6c
 80066c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80066c4:	685b      	ldr	r3, [r3, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	663b      	str	r3, [r7, #96]	; 0x60
 80066ca:	667a      	str	r2, [r7, #100]	; 0x64
 80066cc:	f04f 0200 	mov.w	r2, #0
 80066d0:	f04f 0300 	mov.w	r3, #0
 80066d4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80066d8:	4649      	mov	r1, r9
 80066da:	008b      	lsls	r3, r1, #2
 80066dc:	4641      	mov	r1, r8
 80066de:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80066e2:	4641      	mov	r1, r8
 80066e4:	008a      	lsls	r2, r1, #2
 80066e6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80066ea:	f7fa fab5 	bl	8000c58 <__aeabi_uldivmod>
 80066ee:	4602      	mov	r2, r0
 80066f0:	460b      	mov	r3, r1
 80066f2:	4b0d      	ldr	r3, [pc, #52]	; (8006728 <UART_SetConfig+0x4e4>)
 80066f4:	fba3 1302 	umull	r1, r3, r3, r2
 80066f8:	095b      	lsrs	r3, r3, #5
 80066fa:	2164      	movs	r1, #100	; 0x64
 80066fc:	fb01 f303 	mul.w	r3, r1, r3
 8006700:	1ad3      	subs	r3, r2, r3
 8006702:	011b      	lsls	r3, r3, #4
 8006704:	3332      	adds	r3, #50	; 0x32
 8006706:	4a08      	ldr	r2, [pc, #32]	; (8006728 <UART_SetConfig+0x4e4>)
 8006708:	fba2 2303 	umull	r2, r3, r2, r3
 800670c:	095b      	lsrs	r3, r3, #5
 800670e:	f003 020f 	and.w	r2, r3, #15
 8006712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	4422      	add	r2, r4
 800671a:	609a      	str	r2, [r3, #8]
}
 800671c:	bf00      	nop
 800671e:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006722:	46bd      	mov	sp, r7
 8006724:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006728:	51eb851f 	.word	0x51eb851f

0800672c <atoi>:
 800672c:	220a      	movs	r2, #10
 800672e:	2100      	movs	r1, #0
 8006730:	f000 b93e 	b.w	80069b0 <strtol>

08006734 <malloc>:
 8006734:	4b02      	ldr	r3, [pc, #8]	; (8006740 <malloc+0xc>)
 8006736:	4601      	mov	r1, r0
 8006738:	6818      	ldr	r0, [r3, #0]
 800673a:	f000 b82b 	b.w	8006794 <_malloc_r>
 800673e:	bf00      	nop
 8006740:	20000074 	.word	0x20000074

08006744 <free>:
 8006744:	4b02      	ldr	r3, [pc, #8]	; (8006750 <free+0xc>)
 8006746:	4601      	mov	r1, r0
 8006748:	6818      	ldr	r0, [r3, #0]
 800674a:	f001 be53 	b.w	80083f4 <_free_r>
 800674e:	bf00      	nop
 8006750:	20000074 	.word	0x20000074

08006754 <sbrk_aligned>:
 8006754:	b570      	push	{r4, r5, r6, lr}
 8006756:	4e0e      	ldr	r6, [pc, #56]	; (8006790 <sbrk_aligned+0x3c>)
 8006758:	460c      	mov	r4, r1
 800675a:	6831      	ldr	r1, [r6, #0]
 800675c:	4605      	mov	r5, r0
 800675e:	b911      	cbnz	r1, 8006766 <sbrk_aligned+0x12>
 8006760:	f000 ff58 	bl	8007614 <_sbrk_r>
 8006764:	6030      	str	r0, [r6, #0]
 8006766:	4621      	mov	r1, r4
 8006768:	4628      	mov	r0, r5
 800676a:	f000 ff53 	bl	8007614 <_sbrk_r>
 800676e:	1c43      	adds	r3, r0, #1
 8006770:	d00a      	beq.n	8006788 <sbrk_aligned+0x34>
 8006772:	1cc4      	adds	r4, r0, #3
 8006774:	f024 0403 	bic.w	r4, r4, #3
 8006778:	42a0      	cmp	r0, r4
 800677a:	d007      	beq.n	800678c <sbrk_aligned+0x38>
 800677c:	1a21      	subs	r1, r4, r0
 800677e:	4628      	mov	r0, r5
 8006780:	f000 ff48 	bl	8007614 <_sbrk_r>
 8006784:	3001      	adds	r0, #1
 8006786:	d101      	bne.n	800678c <sbrk_aligned+0x38>
 8006788:	f04f 34ff 	mov.w	r4, #4294967295
 800678c:	4620      	mov	r0, r4
 800678e:	bd70      	pop	{r4, r5, r6, pc}
 8006790:	2000039c 	.word	0x2000039c

08006794 <_malloc_r>:
 8006794:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006798:	1ccd      	adds	r5, r1, #3
 800679a:	f025 0503 	bic.w	r5, r5, #3
 800679e:	3508      	adds	r5, #8
 80067a0:	2d0c      	cmp	r5, #12
 80067a2:	bf38      	it	cc
 80067a4:	250c      	movcc	r5, #12
 80067a6:	2d00      	cmp	r5, #0
 80067a8:	4607      	mov	r7, r0
 80067aa:	db01      	blt.n	80067b0 <_malloc_r+0x1c>
 80067ac:	42a9      	cmp	r1, r5
 80067ae:	d905      	bls.n	80067bc <_malloc_r+0x28>
 80067b0:	230c      	movs	r3, #12
 80067b2:	603b      	str	r3, [r7, #0]
 80067b4:	2600      	movs	r6, #0
 80067b6:	4630      	mov	r0, r6
 80067b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80067bc:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8006890 <_malloc_r+0xfc>
 80067c0:	f000 f868 	bl	8006894 <__malloc_lock>
 80067c4:	f8d8 3000 	ldr.w	r3, [r8]
 80067c8:	461c      	mov	r4, r3
 80067ca:	bb5c      	cbnz	r4, 8006824 <_malloc_r+0x90>
 80067cc:	4629      	mov	r1, r5
 80067ce:	4638      	mov	r0, r7
 80067d0:	f7ff ffc0 	bl	8006754 <sbrk_aligned>
 80067d4:	1c43      	adds	r3, r0, #1
 80067d6:	4604      	mov	r4, r0
 80067d8:	d155      	bne.n	8006886 <_malloc_r+0xf2>
 80067da:	f8d8 4000 	ldr.w	r4, [r8]
 80067de:	4626      	mov	r6, r4
 80067e0:	2e00      	cmp	r6, #0
 80067e2:	d145      	bne.n	8006870 <_malloc_r+0xdc>
 80067e4:	2c00      	cmp	r4, #0
 80067e6:	d048      	beq.n	800687a <_malloc_r+0xe6>
 80067e8:	6823      	ldr	r3, [r4, #0]
 80067ea:	4631      	mov	r1, r6
 80067ec:	4638      	mov	r0, r7
 80067ee:	eb04 0903 	add.w	r9, r4, r3
 80067f2:	f000 ff0f 	bl	8007614 <_sbrk_r>
 80067f6:	4581      	cmp	r9, r0
 80067f8:	d13f      	bne.n	800687a <_malloc_r+0xe6>
 80067fa:	6821      	ldr	r1, [r4, #0]
 80067fc:	1a6d      	subs	r5, r5, r1
 80067fe:	4629      	mov	r1, r5
 8006800:	4638      	mov	r0, r7
 8006802:	f7ff ffa7 	bl	8006754 <sbrk_aligned>
 8006806:	3001      	adds	r0, #1
 8006808:	d037      	beq.n	800687a <_malloc_r+0xe6>
 800680a:	6823      	ldr	r3, [r4, #0]
 800680c:	442b      	add	r3, r5
 800680e:	6023      	str	r3, [r4, #0]
 8006810:	f8d8 3000 	ldr.w	r3, [r8]
 8006814:	2b00      	cmp	r3, #0
 8006816:	d038      	beq.n	800688a <_malloc_r+0xf6>
 8006818:	685a      	ldr	r2, [r3, #4]
 800681a:	42a2      	cmp	r2, r4
 800681c:	d12b      	bne.n	8006876 <_malloc_r+0xe2>
 800681e:	2200      	movs	r2, #0
 8006820:	605a      	str	r2, [r3, #4]
 8006822:	e00f      	b.n	8006844 <_malloc_r+0xb0>
 8006824:	6822      	ldr	r2, [r4, #0]
 8006826:	1b52      	subs	r2, r2, r5
 8006828:	d41f      	bmi.n	800686a <_malloc_r+0xd6>
 800682a:	2a0b      	cmp	r2, #11
 800682c:	d917      	bls.n	800685e <_malloc_r+0xca>
 800682e:	1961      	adds	r1, r4, r5
 8006830:	42a3      	cmp	r3, r4
 8006832:	6025      	str	r5, [r4, #0]
 8006834:	bf18      	it	ne
 8006836:	6059      	strne	r1, [r3, #4]
 8006838:	6863      	ldr	r3, [r4, #4]
 800683a:	bf08      	it	eq
 800683c:	f8c8 1000 	streq.w	r1, [r8]
 8006840:	5162      	str	r2, [r4, r5]
 8006842:	604b      	str	r3, [r1, #4]
 8006844:	4638      	mov	r0, r7
 8006846:	f104 060b 	add.w	r6, r4, #11
 800684a:	f000 f829 	bl	80068a0 <__malloc_unlock>
 800684e:	f026 0607 	bic.w	r6, r6, #7
 8006852:	1d23      	adds	r3, r4, #4
 8006854:	1af2      	subs	r2, r6, r3
 8006856:	d0ae      	beq.n	80067b6 <_malloc_r+0x22>
 8006858:	1b9b      	subs	r3, r3, r6
 800685a:	50a3      	str	r3, [r4, r2]
 800685c:	e7ab      	b.n	80067b6 <_malloc_r+0x22>
 800685e:	42a3      	cmp	r3, r4
 8006860:	6862      	ldr	r2, [r4, #4]
 8006862:	d1dd      	bne.n	8006820 <_malloc_r+0x8c>
 8006864:	f8c8 2000 	str.w	r2, [r8]
 8006868:	e7ec      	b.n	8006844 <_malloc_r+0xb0>
 800686a:	4623      	mov	r3, r4
 800686c:	6864      	ldr	r4, [r4, #4]
 800686e:	e7ac      	b.n	80067ca <_malloc_r+0x36>
 8006870:	4634      	mov	r4, r6
 8006872:	6876      	ldr	r6, [r6, #4]
 8006874:	e7b4      	b.n	80067e0 <_malloc_r+0x4c>
 8006876:	4613      	mov	r3, r2
 8006878:	e7cc      	b.n	8006814 <_malloc_r+0x80>
 800687a:	230c      	movs	r3, #12
 800687c:	603b      	str	r3, [r7, #0]
 800687e:	4638      	mov	r0, r7
 8006880:	f000 f80e 	bl	80068a0 <__malloc_unlock>
 8006884:	e797      	b.n	80067b6 <_malloc_r+0x22>
 8006886:	6025      	str	r5, [r4, #0]
 8006888:	e7dc      	b.n	8006844 <_malloc_r+0xb0>
 800688a:	605b      	str	r3, [r3, #4]
 800688c:	deff      	udf	#255	; 0xff
 800688e:	bf00      	nop
 8006890:	20000398 	.word	0x20000398

08006894 <__malloc_lock>:
 8006894:	4801      	ldr	r0, [pc, #4]	; (800689c <__malloc_lock+0x8>)
 8006896:	f000 bf09 	b.w	80076ac <__retarget_lock_acquire_recursive>
 800689a:	bf00      	nop
 800689c:	200004e0 	.word	0x200004e0

080068a0 <__malloc_unlock>:
 80068a0:	4801      	ldr	r0, [pc, #4]	; (80068a8 <__malloc_unlock+0x8>)
 80068a2:	f000 bf04 	b.w	80076ae <__retarget_lock_release_recursive>
 80068a6:	bf00      	nop
 80068a8:	200004e0 	.word	0x200004e0

080068ac <_strtol_l.constprop.0>:
 80068ac:	2b01      	cmp	r3, #1
 80068ae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80068b2:	d001      	beq.n	80068b8 <_strtol_l.constprop.0+0xc>
 80068b4:	2b24      	cmp	r3, #36	; 0x24
 80068b6:	d906      	bls.n	80068c6 <_strtol_l.constprop.0+0x1a>
 80068b8:	f000 fece 	bl	8007658 <__errno>
 80068bc:	2316      	movs	r3, #22
 80068be:	6003      	str	r3, [r0, #0]
 80068c0:	2000      	movs	r0, #0
 80068c2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068c6:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 80069ac <_strtol_l.constprop.0+0x100>
 80068ca:	460d      	mov	r5, r1
 80068cc:	462e      	mov	r6, r5
 80068ce:	f815 4b01 	ldrb.w	r4, [r5], #1
 80068d2:	f81c 7004 	ldrb.w	r7, [ip, r4]
 80068d6:	f017 0708 	ands.w	r7, r7, #8
 80068da:	d1f7      	bne.n	80068cc <_strtol_l.constprop.0+0x20>
 80068dc:	2c2d      	cmp	r4, #45	; 0x2d
 80068de:	d132      	bne.n	8006946 <_strtol_l.constprop.0+0x9a>
 80068e0:	782c      	ldrb	r4, [r5, #0]
 80068e2:	2701      	movs	r7, #1
 80068e4:	1cb5      	adds	r5, r6, #2
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	d05b      	beq.n	80069a2 <_strtol_l.constprop.0+0xf6>
 80068ea:	2b10      	cmp	r3, #16
 80068ec:	d109      	bne.n	8006902 <_strtol_l.constprop.0+0x56>
 80068ee:	2c30      	cmp	r4, #48	; 0x30
 80068f0:	d107      	bne.n	8006902 <_strtol_l.constprop.0+0x56>
 80068f2:	782c      	ldrb	r4, [r5, #0]
 80068f4:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80068f8:	2c58      	cmp	r4, #88	; 0x58
 80068fa:	d14d      	bne.n	8006998 <_strtol_l.constprop.0+0xec>
 80068fc:	786c      	ldrb	r4, [r5, #1]
 80068fe:	2310      	movs	r3, #16
 8006900:	3502      	adds	r5, #2
 8006902:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8006906:	f108 38ff 	add.w	r8, r8, #4294967295
 800690a:	f04f 0e00 	mov.w	lr, #0
 800690e:	fbb8 f9f3 	udiv	r9, r8, r3
 8006912:	4676      	mov	r6, lr
 8006914:	fb03 8a19 	mls	sl, r3, r9, r8
 8006918:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800691c:	f1bc 0f09 	cmp.w	ip, #9
 8006920:	d816      	bhi.n	8006950 <_strtol_l.constprop.0+0xa4>
 8006922:	4664      	mov	r4, ip
 8006924:	42a3      	cmp	r3, r4
 8006926:	dd24      	ble.n	8006972 <_strtol_l.constprop.0+0xc6>
 8006928:	f1be 3fff 	cmp.w	lr, #4294967295
 800692c:	d008      	beq.n	8006940 <_strtol_l.constprop.0+0x94>
 800692e:	45b1      	cmp	r9, r6
 8006930:	d31c      	bcc.n	800696c <_strtol_l.constprop.0+0xc0>
 8006932:	d101      	bne.n	8006938 <_strtol_l.constprop.0+0x8c>
 8006934:	45a2      	cmp	sl, r4
 8006936:	db19      	blt.n	800696c <_strtol_l.constprop.0+0xc0>
 8006938:	fb06 4603 	mla	r6, r6, r3, r4
 800693c:	f04f 0e01 	mov.w	lr, #1
 8006940:	f815 4b01 	ldrb.w	r4, [r5], #1
 8006944:	e7e8      	b.n	8006918 <_strtol_l.constprop.0+0x6c>
 8006946:	2c2b      	cmp	r4, #43	; 0x2b
 8006948:	bf04      	itt	eq
 800694a:	782c      	ldrbeq	r4, [r5, #0]
 800694c:	1cb5      	addeq	r5, r6, #2
 800694e:	e7ca      	b.n	80068e6 <_strtol_l.constprop.0+0x3a>
 8006950:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8006954:	f1bc 0f19 	cmp.w	ip, #25
 8006958:	d801      	bhi.n	800695e <_strtol_l.constprop.0+0xb2>
 800695a:	3c37      	subs	r4, #55	; 0x37
 800695c:	e7e2      	b.n	8006924 <_strtol_l.constprop.0+0x78>
 800695e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8006962:	f1bc 0f19 	cmp.w	ip, #25
 8006966:	d804      	bhi.n	8006972 <_strtol_l.constprop.0+0xc6>
 8006968:	3c57      	subs	r4, #87	; 0x57
 800696a:	e7db      	b.n	8006924 <_strtol_l.constprop.0+0x78>
 800696c:	f04f 3eff 	mov.w	lr, #4294967295
 8006970:	e7e6      	b.n	8006940 <_strtol_l.constprop.0+0x94>
 8006972:	f1be 3fff 	cmp.w	lr, #4294967295
 8006976:	d105      	bne.n	8006984 <_strtol_l.constprop.0+0xd8>
 8006978:	2322      	movs	r3, #34	; 0x22
 800697a:	6003      	str	r3, [r0, #0]
 800697c:	4646      	mov	r6, r8
 800697e:	b942      	cbnz	r2, 8006992 <_strtol_l.constprop.0+0xe6>
 8006980:	4630      	mov	r0, r6
 8006982:	e79e      	b.n	80068c2 <_strtol_l.constprop.0+0x16>
 8006984:	b107      	cbz	r7, 8006988 <_strtol_l.constprop.0+0xdc>
 8006986:	4276      	negs	r6, r6
 8006988:	2a00      	cmp	r2, #0
 800698a:	d0f9      	beq.n	8006980 <_strtol_l.constprop.0+0xd4>
 800698c:	f1be 0f00 	cmp.w	lr, #0
 8006990:	d000      	beq.n	8006994 <_strtol_l.constprop.0+0xe8>
 8006992:	1e69      	subs	r1, r5, #1
 8006994:	6011      	str	r1, [r2, #0]
 8006996:	e7f3      	b.n	8006980 <_strtol_l.constprop.0+0xd4>
 8006998:	2430      	movs	r4, #48	; 0x30
 800699a:	2b00      	cmp	r3, #0
 800699c:	d1b1      	bne.n	8006902 <_strtol_l.constprop.0+0x56>
 800699e:	2308      	movs	r3, #8
 80069a0:	e7af      	b.n	8006902 <_strtol_l.constprop.0+0x56>
 80069a2:	2c30      	cmp	r4, #48	; 0x30
 80069a4:	d0a5      	beq.n	80068f2 <_strtol_l.constprop.0+0x46>
 80069a6:	230a      	movs	r3, #10
 80069a8:	e7ab      	b.n	8006902 <_strtol_l.constprop.0+0x56>
 80069aa:	bf00      	nop
 80069ac:	0800aa35 	.word	0x0800aa35

080069b0 <strtol>:
 80069b0:	4613      	mov	r3, r2
 80069b2:	460a      	mov	r2, r1
 80069b4:	4601      	mov	r1, r0
 80069b6:	4802      	ldr	r0, [pc, #8]	; (80069c0 <strtol+0x10>)
 80069b8:	6800      	ldr	r0, [r0, #0]
 80069ba:	f7ff bf77 	b.w	80068ac <_strtol_l.constprop.0>
 80069be:	bf00      	nop
 80069c0:	20000074 	.word	0x20000074

080069c4 <__cvt>:
 80069c4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80069c8:	ec55 4b10 	vmov	r4, r5, d0
 80069cc:	2d00      	cmp	r5, #0
 80069ce:	460e      	mov	r6, r1
 80069d0:	4619      	mov	r1, r3
 80069d2:	462b      	mov	r3, r5
 80069d4:	bfbb      	ittet	lt
 80069d6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80069da:	461d      	movlt	r5, r3
 80069dc:	2300      	movge	r3, #0
 80069de:	232d      	movlt	r3, #45	; 0x2d
 80069e0:	700b      	strb	r3, [r1, #0]
 80069e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069e4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80069e8:	4691      	mov	r9, r2
 80069ea:	f023 0820 	bic.w	r8, r3, #32
 80069ee:	bfbc      	itt	lt
 80069f0:	4622      	movlt	r2, r4
 80069f2:	4614      	movlt	r4, r2
 80069f4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80069f8:	d005      	beq.n	8006a06 <__cvt+0x42>
 80069fa:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80069fe:	d100      	bne.n	8006a02 <__cvt+0x3e>
 8006a00:	3601      	adds	r6, #1
 8006a02:	2102      	movs	r1, #2
 8006a04:	e000      	b.n	8006a08 <__cvt+0x44>
 8006a06:	2103      	movs	r1, #3
 8006a08:	ab03      	add	r3, sp, #12
 8006a0a:	9301      	str	r3, [sp, #4]
 8006a0c:	ab02      	add	r3, sp, #8
 8006a0e:	9300      	str	r3, [sp, #0]
 8006a10:	ec45 4b10 	vmov	d0, r4, r5
 8006a14:	4653      	mov	r3, sl
 8006a16:	4632      	mov	r2, r6
 8006a18:	f000 fefa 	bl	8007810 <_dtoa_r>
 8006a1c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006a20:	4607      	mov	r7, r0
 8006a22:	d102      	bne.n	8006a2a <__cvt+0x66>
 8006a24:	f019 0f01 	tst.w	r9, #1
 8006a28:	d022      	beq.n	8006a70 <__cvt+0xac>
 8006a2a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006a2e:	eb07 0906 	add.w	r9, r7, r6
 8006a32:	d110      	bne.n	8006a56 <__cvt+0x92>
 8006a34:	783b      	ldrb	r3, [r7, #0]
 8006a36:	2b30      	cmp	r3, #48	; 0x30
 8006a38:	d10a      	bne.n	8006a50 <__cvt+0x8c>
 8006a3a:	2200      	movs	r2, #0
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	4620      	mov	r0, r4
 8006a40:	4629      	mov	r1, r5
 8006a42:	f7fa f849 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a46:	b918      	cbnz	r0, 8006a50 <__cvt+0x8c>
 8006a48:	f1c6 0601 	rsb	r6, r6, #1
 8006a4c:	f8ca 6000 	str.w	r6, [sl]
 8006a50:	f8da 3000 	ldr.w	r3, [sl]
 8006a54:	4499      	add	r9, r3
 8006a56:	2200      	movs	r2, #0
 8006a58:	2300      	movs	r3, #0
 8006a5a:	4620      	mov	r0, r4
 8006a5c:	4629      	mov	r1, r5
 8006a5e:	f7fa f83b 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a62:	b108      	cbz	r0, 8006a68 <__cvt+0xa4>
 8006a64:	f8cd 900c 	str.w	r9, [sp, #12]
 8006a68:	2230      	movs	r2, #48	; 0x30
 8006a6a:	9b03      	ldr	r3, [sp, #12]
 8006a6c:	454b      	cmp	r3, r9
 8006a6e:	d307      	bcc.n	8006a80 <__cvt+0xbc>
 8006a70:	9b03      	ldr	r3, [sp, #12]
 8006a72:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006a74:	1bdb      	subs	r3, r3, r7
 8006a76:	4638      	mov	r0, r7
 8006a78:	6013      	str	r3, [r2, #0]
 8006a7a:	b004      	add	sp, #16
 8006a7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a80:	1c59      	adds	r1, r3, #1
 8006a82:	9103      	str	r1, [sp, #12]
 8006a84:	701a      	strb	r2, [r3, #0]
 8006a86:	e7f0      	b.n	8006a6a <__cvt+0xa6>

08006a88 <__exponent>:
 8006a88:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a8a:	4603      	mov	r3, r0
 8006a8c:	2900      	cmp	r1, #0
 8006a8e:	bfb8      	it	lt
 8006a90:	4249      	neglt	r1, r1
 8006a92:	f803 2b02 	strb.w	r2, [r3], #2
 8006a96:	bfb4      	ite	lt
 8006a98:	222d      	movlt	r2, #45	; 0x2d
 8006a9a:	222b      	movge	r2, #43	; 0x2b
 8006a9c:	2909      	cmp	r1, #9
 8006a9e:	7042      	strb	r2, [r0, #1]
 8006aa0:	dd2a      	ble.n	8006af8 <__exponent+0x70>
 8006aa2:	f10d 0207 	add.w	r2, sp, #7
 8006aa6:	4617      	mov	r7, r2
 8006aa8:	260a      	movs	r6, #10
 8006aaa:	4694      	mov	ip, r2
 8006aac:	fb91 f5f6 	sdiv	r5, r1, r6
 8006ab0:	fb06 1415 	mls	r4, r6, r5, r1
 8006ab4:	3430      	adds	r4, #48	; 0x30
 8006ab6:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006aba:	460c      	mov	r4, r1
 8006abc:	2c63      	cmp	r4, #99	; 0x63
 8006abe:	f102 32ff 	add.w	r2, r2, #4294967295
 8006ac2:	4629      	mov	r1, r5
 8006ac4:	dcf1      	bgt.n	8006aaa <__exponent+0x22>
 8006ac6:	3130      	adds	r1, #48	; 0x30
 8006ac8:	f1ac 0402 	sub.w	r4, ip, #2
 8006acc:	f802 1c01 	strb.w	r1, [r2, #-1]
 8006ad0:	1c41      	adds	r1, r0, #1
 8006ad2:	4622      	mov	r2, r4
 8006ad4:	42ba      	cmp	r2, r7
 8006ad6:	d30a      	bcc.n	8006aee <__exponent+0x66>
 8006ad8:	f10d 0209 	add.w	r2, sp, #9
 8006adc:	eba2 020c 	sub.w	r2, r2, ip
 8006ae0:	42bc      	cmp	r4, r7
 8006ae2:	bf88      	it	hi
 8006ae4:	2200      	movhi	r2, #0
 8006ae6:	4413      	add	r3, r2
 8006ae8:	1a18      	subs	r0, r3, r0
 8006aea:	b003      	add	sp, #12
 8006aec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006aee:	f812 5b01 	ldrb.w	r5, [r2], #1
 8006af2:	f801 5f01 	strb.w	r5, [r1, #1]!
 8006af6:	e7ed      	b.n	8006ad4 <__exponent+0x4c>
 8006af8:	2330      	movs	r3, #48	; 0x30
 8006afa:	3130      	adds	r1, #48	; 0x30
 8006afc:	7083      	strb	r3, [r0, #2]
 8006afe:	70c1      	strb	r1, [r0, #3]
 8006b00:	1d03      	adds	r3, r0, #4
 8006b02:	e7f1      	b.n	8006ae8 <__exponent+0x60>

08006b04 <_printf_float>:
 8006b04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006b08:	ed2d 8b02 	vpush	{d8}
 8006b0c:	b08d      	sub	sp, #52	; 0x34
 8006b0e:	460c      	mov	r4, r1
 8006b10:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006b14:	4616      	mov	r6, r2
 8006b16:	461f      	mov	r7, r3
 8006b18:	4605      	mov	r5, r0
 8006b1a:	f000 fd43 	bl	80075a4 <_localeconv_r>
 8006b1e:	f8d0 a000 	ldr.w	sl, [r0]
 8006b22:	4650      	mov	r0, sl
 8006b24:	f7f9 fbac 	bl	8000280 <strlen>
 8006b28:	2300      	movs	r3, #0
 8006b2a:	930a      	str	r3, [sp, #40]	; 0x28
 8006b2c:	6823      	ldr	r3, [r4, #0]
 8006b2e:	9305      	str	r3, [sp, #20]
 8006b30:	f8d8 3000 	ldr.w	r3, [r8]
 8006b34:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006b38:	3307      	adds	r3, #7
 8006b3a:	f023 0307 	bic.w	r3, r3, #7
 8006b3e:	f103 0208 	add.w	r2, r3, #8
 8006b42:	f8c8 2000 	str.w	r2, [r8]
 8006b46:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006b4a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006b4e:	9307      	str	r3, [sp, #28]
 8006b50:	f8cd 8018 	str.w	r8, [sp, #24]
 8006b54:	ee08 0a10 	vmov	s16, r0
 8006b58:	e9c4 8912 	strd	r8, r9, [r4, #72]	; 0x48
 8006b5c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b60:	4b9e      	ldr	r3, [pc, #632]	; (8006ddc <_printf_float+0x2d8>)
 8006b62:	f04f 32ff 	mov.w	r2, #4294967295
 8006b66:	f7f9 ffe9 	bl	8000b3c <__aeabi_dcmpun>
 8006b6a:	bb88      	cbnz	r0, 8006bd0 <_printf_float+0xcc>
 8006b6c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b70:	4b9a      	ldr	r3, [pc, #616]	; (8006ddc <_printf_float+0x2d8>)
 8006b72:	f04f 32ff 	mov.w	r2, #4294967295
 8006b76:	f7f9 ffc3 	bl	8000b00 <__aeabi_dcmple>
 8006b7a:	bb48      	cbnz	r0, 8006bd0 <_printf_float+0xcc>
 8006b7c:	2200      	movs	r2, #0
 8006b7e:	2300      	movs	r3, #0
 8006b80:	4640      	mov	r0, r8
 8006b82:	4649      	mov	r1, r9
 8006b84:	f7f9 ffb2 	bl	8000aec <__aeabi_dcmplt>
 8006b88:	b110      	cbz	r0, 8006b90 <_printf_float+0x8c>
 8006b8a:	232d      	movs	r3, #45	; 0x2d
 8006b8c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b90:	4a93      	ldr	r2, [pc, #588]	; (8006de0 <_printf_float+0x2dc>)
 8006b92:	4b94      	ldr	r3, [pc, #592]	; (8006de4 <_printf_float+0x2e0>)
 8006b94:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006b98:	bf94      	ite	ls
 8006b9a:	4690      	movls	r8, r2
 8006b9c:	4698      	movhi	r8, r3
 8006b9e:	2303      	movs	r3, #3
 8006ba0:	6123      	str	r3, [r4, #16]
 8006ba2:	9b05      	ldr	r3, [sp, #20]
 8006ba4:	f023 0304 	bic.w	r3, r3, #4
 8006ba8:	6023      	str	r3, [r4, #0]
 8006baa:	f04f 0900 	mov.w	r9, #0
 8006bae:	9700      	str	r7, [sp, #0]
 8006bb0:	4633      	mov	r3, r6
 8006bb2:	aa0b      	add	r2, sp, #44	; 0x2c
 8006bb4:	4621      	mov	r1, r4
 8006bb6:	4628      	mov	r0, r5
 8006bb8:	f000 f9da 	bl	8006f70 <_printf_common>
 8006bbc:	3001      	adds	r0, #1
 8006bbe:	f040 8090 	bne.w	8006ce2 <_printf_float+0x1de>
 8006bc2:	f04f 30ff 	mov.w	r0, #4294967295
 8006bc6:	b00d      	add	sp, #52	; 0x34
 8006bc8:	ecbd 8b02 	vpop	{d8}
 8006bcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006bd0:	4642      	mov	r2, r8
 8006bd2:	464b      	mov	r3, r9
 8006bd4:	4640      	mov	r0, r8
 8006bd6:	4649      	mov	r1, r9
 8006bd8:	f7f9 ffb0 	bl	8000b3c <__aeabi_dcmpun>
 8006bdc:	b140      	cbz	r0, 8006bf0 <_printf_float+0xec>
 8006bde:	464b      	mov	r3, r9
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	bfbc      	itt	lt
 8006be4:	232d      	movlt	r3, #45	; 0x2d
 8006be6:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006bea:	4a7f      	ldr	r2, [pc, #508]	; (8006de8 <_printf_float+0x2e4>)
 8006bec:	4b7f      	ldr	r3, [pc, #508]	; (8006dec <_printf_float+0x2e8>)
 8006bee:	e7d1      	b.n	8006b94 <_printf_float+0x90>
 8006bf0:	6863      	ldr	r3, [r4, #4]
 8006bf2:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006bf6:	9206      	str	r2, [sp, #24]
 8006bf8:	1c5a      	adds	r2, r3, #1
 8006bfa:	d13f      	bne.n	8006c7c <_printf_float+0x178>
 8006bfc:	2306      	movs	r3, #6
 8006bfe:	6063      	str	r3, [r4, #4]
 8006c00:	9b05      	ldr	r3, [sp, #20]
 8006c02:	6861      	ldr	r1, [r4, #4]
 8006c04:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006c08:	2300      	movs	r3, #0
 8006c0a:	9303      	str	r3, [sp, #12]
 8006c0c:	ab0a      	add	r3, sp, #40	; 0x28
 8006c0e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006c12:	ab09      	add	r3, sp, #36	; 0x24
 8006c14:	ec49 8b10 	vmov	d0, r8, r9
 8006c18:	9300      	str	r3, [sp, #0]
 8006c1a:	6022      	str	r2, [r4, #0]
 8006c1c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006c20:	4628      	mov	r0, r5
 8006c22:	f7ff fecf 	bl	80069c4 <__cvt>
 8006c26:	9b06      	ldr	r3, [sp, #24]
 8006c28:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006c2a:	2b47      	cmp	r3, #71	; 0x47
 8006c2c:	4680      	mov	r8, r0
 8006c2e:	d108      	bne.n	8006c42 <_printf_float+0x13e>
 8006c30:	1cc8      	adds	r0, r1, #3
 8006c32:	db02      	blt.n	8006c3a <_printf_float+0x136>
 8006c34:	6863      	ldr	r3, [r4, #4]
 8006c36:	4299      	cmp	r1, r3
 8006c38:	dd41      	ble.n	8006cbe <_printf_float+0x1ba>
 8006c3a:	f1ab 0302 	sub.w	r3, fp, #2
 8006c3e:	fa5f fb83 	uxtb.w	fp, r3
 8006c42:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006c46:	d820      	bhi.n	8006c8a <_printf_float+0x186>
 8006c48:	3901      	subs	r1, #1
 8006c4a:	465a      	mov	r2, fp
 8006c4c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006c50:	9109      	str	r1, [sp, #36]	; 0x24
 8006c52:	f7ff ff19 	bl	8006a88 <__exponent>
 8006c56:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c58:	1813      	adds	r3, r2, r0
 8006c5a:	2a01      	cmp	r2, #1
 8006c5c:	4681      	mov	r9, r0
 8006c5e:	6123      	str	r3, [r4, #16]
 8006c60:	dc02      	bgt.n	8006c68 <_printf_float+0x164>
 8006c62:	6822      	ldr	r2, [r4, #0]
 8006c64:	07d2      	lsls	r2, r2, #31
 8006c66:	d501      	bpl.n	8006c6c <_printf_float+0x168>
 8006c68:	3301      	adds	r3, #1
 8006c6a:	6123      	str	r3, [r4, #16]
 8006c6c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d09c      	beq.n	8006bae <_printf_float+0xaa>
 8006c74:	232d      	movs	r3, #45	; 0x2d
 8006c76:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c7a:	e798      	b.n	8006bae <_printf_float+0xaa>
 8006c7c:	9a06      	ldr	r2, [sp, #24]
 8006c7e:	2a47      	cmp	r2, #71	; 0x47
 8006c80:	d1be      	bne.n	8006c00 <_printf_float+0xfc>
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d1bc      	bne.n	8006c00 <_printf_float+0xfc>
 8006c86:	2301      	movs	r3, #1
 8006c88:	e7b9      	b.n	8006bfe <_printf_float+0xfa>
 8006c8a:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006c8e:	d118      	bne.n	8006cc2 <_printf_float+0x1be>
 8006c90:	2900      	cmp	r1, #0
 8006c92:	6863      	ldr	r3, [r4, #4]
 8006c94:	dd0b      	ble.n	8006cae <_printf_float+0x1aa>
 8006c96:	6121      	str	r1, [r4, #16]
 8006c98:	b913      	cbnz	r3, 8006ca0 <_printf_float+0x19c>
 8006c9a:	6822      	ldr	r2, [r4, #0]
 8006c9c:	07d0      	lsls	r0, r2, #31
 8006c9e:	d502      	bpl.n	8006ca6 <_printf_float+0x1a2>
 8006ca0:	3301      	adds	r3, #1
 8006ca2:	440b      	add	r3, r1
 8006ca4:	6123      	str	r3, [r4, #16]
 8006ca6:	65a1      	str	r1, [r4, #88]	; 0x58
 8006ca8:	f04f 0900 	mov.w	r9, #0
 8006cac:	e7de      	b.n	8006c6c <_printf_float+0x168>
 8006cae:	b913      	cbnz	r3, 8006cb6 <_printf_float+0x1b2>
 8006cb0:	6822      	ldr	r2, [r4, #0]
 8006cb2:	07d2      	lsls	r2, r2, #31
 8006cb4:	d501      	bpl.n	8006cba <_printf_float+0x1b6>
 8006cb6:	3302      	adds	r3, #2
 8006cb8:	e7f4      	b.n	8006ca4 <_printf_float+0x1a0>
 8006cba:	2301      	movs	r3, #1
 8006cbc:	e7f2      	b.n	8006ca4 <_printf_float+0x1a0>
 8006cbe:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006cc2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006cc4:	4299      	cmp	r1, r3
 8006cc6:	db05      	blt.n	8006cd4 <_printf_float+0x1d0>
 8006cc8:	6823      	ldr	r3, [r4, #0]
 8006cca:	6121      	str	r1, [r4, #16]
 8006ccc:	07d8      	lsls	r0, r3, #31
 8006cce:	d5ea      	bpl.n	8006ca6 <_printf_float+0x1a2>
 8006cd0:	1c4b      	adds	r3, r1, #1
 8006cd2:	e7e7      	b.n	8006ca4 <_printf_float+0x1a0>
 8006cd4:	2900      	cmp	r1, #0
 8006cd6:	bfd4      	ite	le
 8006cd8:	f1c1 0202 	rsble	r2, r1, #2
 8006cdc:	2201      	movgt	r2, #1
 8006cde:	4413      	add	r3, r2
 8006ce0:	e7e0      	b.n	8006ca4 <_printf_float+0x1a0>
 8006ce2:	6823      	ldr	r3, [r4, #0]
 8006ce4:	055a      	lsls	r2, r3, #21
 8006ce6:	d407      	bmi.n	8006cf8 <_printf_float+0x1f4>
 8006ce8:	6923      	ldr	r3, [r4, #16]
 8006cea:	4642      	mov	r2, r8
 8006cec:	4631      	mov	r1, r6
 8006cee:	4628      	mov	r0, r5
 8006cf0:	47b8      	blx	r7
 8006cf2:	3001      	adds	r0, #1
 8006cf4:	d12c      	bne.n	8006d50 <_printf_float+0x24c>
 8006cf6:	e764      	b.n	8006bc2 <_printf_float+0xbe>
 8006cf8:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006cfc:	f240 80e0 	bls.w	8006ec0 <_printf_float+0x3bc>
 8006d00:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006d04:	2200      	movs	r2, #0
 8006d06:	2300      	movs	r3, #0
 8006d08:	f7f9 fee6 	bl	8000ad8 <__aeabi_dcmpeq>
 8006d0c:	2800      	cmp	r0, #0
 8006d0e:	d034      	beq.n	8006d7a <_printf_float+0x276>
 8006d10:	4a37      	ldr	r2, [pc, #220]	; (8006df0 <_printf_float+0x2ec>)
 8006d12:	2301      	movs	r3, #1
 8006d14:	4631      	mov	r1, r6
 8006d16:	4628      	mov	r0, r5
 8006d18:	47b8      	blx	r7
 8006d1a:	3001      	adds	r0, #1
 8006d1c:	f43f af51 	beq.w	8006bc2 <_printf_float+0xbe>
 8006d20:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d24:	429a      	cmp	r2, r3
 8006d26:	db02      	blt.n	8006d2e <_printf_float+0x22a>
 8006d28:	6823      	ldr	r3, [r4, #0]
 8006d2a:	07d8      	lsls	r0, r3, #31
 8006d2c:	d510      	bpl.n	8006d50 <_printf_float+0x24c>
 8006d2e:	ee18 3a10 	vmov	r3, s16
 8006d32:	4652      	mov	r2, sl
 8006d34:	4631      	mov	r1, r6
 8006d36:	4628      	mov	r0, r5
 8006d38:	47b8      	blx	r7
 8006d3a:	3001      	adds	r0, #1
 8006d3c:	f43f af41 	beq.w	8006bc2 <_printf_float+0xbe>
 8006d40:	f04f 0800 	mov.w	r8, #0
 8006d44:	f104 091a 	add.w	r9, r4, #26
 8006d48:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d4a:	3b01      	subs	r3, #1
 8006d4c:	4543      	cmp	r3, r8
 8006d4e:	dc09      	bgt.n	8006d64 <_printf_float+0x260>
 8006d50:	6823      	ldr	r3, [r4, #0]
 8006d52:	079b      	lsls	r3, r3, #30
 8006d54:	f100 8107 	bmi.w	8006f66 <_printf_float+0x462>
 8006d58:	68e0      	ldr	r0, [r4, #12]
 8006d5a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d5c:	4298      	cmp	r0, r3
 8006d5e:	bfb8      	it	lt
 8006d60:	4618      	movlt	r0, r3
 8006d62:	e730      	b.n	8006bc6 <_printf_float+0xc2>
 8006d64:	2301      	movs	r3, #1
 8006d66:	464a      	mov	r2, r9
 8006d68:	4631      	mov	r1, r6
 8006d6a:	4628      	mov	r0, r5
 8006d6c:	47b8      	blx	r7
 8006d6e:	3001      	adds	r0, #1
 8006d70:	f43f af27 	beq.w	8006bc2 <_printf_float+0xbe>
 8006d74:	f108 0801 	add.w	r8, r8, #1
 8006d78:	e7e6      	b.n	8006d48 <_printf_float+0x244>
 8006d7a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	dc39      	bgt.n	8006df4 <_printf_float+0x2f0>
 8006d80:	4a1b      	ldr	r2, [pc, #108]	; (8006df0 <_printf_float+0x2ec>)
 8006d82:	2301      	movs	r3, #1
 8006d84:	4631      	mov	r1, r6
 8006d86:	4628      	mov	r0, r5
 8006d88:	47b8      	blx	r7
 8006d8a:	3001      	adds	r0, #1
 8006d8c:	f43f af19 	beq.w	8006bc2 <_printf_float+0xbe>
 8006d90:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006d94:	4313      	orrs	r3, r2
 8006d96:	d102      	bne.n	8006d9e <_printf_float+0x29a>
 8006d98:	6823      	ldr	r3, [r4, #0]
 8006d9a:	07d9      	lsls	r1, r3, #31
 8006d9c:	d5d8      	bpl.n	8006d50 <_printf_float+0x24c>
 8006d9e:	ee18 3a10 	vmov	r3, s16
 8006da2:	4652      	mov	r2, sl
 8006da4:	4631      	mov	r1, r6
 8006da6:	4628      	mov	r0, r5
 8006da8:	47b8      	blx	r7
 8006daa:	3001      	adds	r0, #1
 8006dac:	f43f af09 	beq.w	8006bc2 <_printf_float+0xbe>
 8006db0:	f04f 0900 	mov.w	r9, #0
 8006db4:	f104 0a1a 	add.w	sl, r4, #26
 8006db8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006dba:	425b      	negs	r3, r3
 8006dbc:	454b      	cmp	r3, r9
 8006dbe:	dc01      	bgt.n	8006dc4 <_printf_float+0x2c0>
 8006dc0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006dc2:	e792      	b.n	8006cea <_printf_float+0x1e6>
 8006dc4:	2301      	movs	r3, #1
 8006dc6:	4652      	mov	r2, sl
 8006dc8:	4631      	mov	r1, r6
 8006dca:	4628      	mov	r0, r5
 8006dcc:	47b8      	blx	r7
 8006dce:	3001      	adds	r0, #1
 8006dd0:	f43f aef7 	beq.w	8006bc2 <_printf_float+0xbe>
 8006dd4:	f109 0901 	add.w	r9, r9, #1
 8006dd8:	e7ee      	b.n	8006db8 <_printf_float+0x2b4>
 8006dda:	bf00      	nop
 8006ddc:	7fefffff 	.word	0x7fefffff
 8006de0:	0800ab35 	.word	0x0800ab35
 8006de4:	0800ab39 	.word	0x0800ab39
 8006de8:	0800ab3d 	.word	0x0800ab3d
 8006dec:	0800ab41 	.word	0x0800ab41
 8006df0:	0800ab45 	.word	0x0800ab45
 8006df4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006df6:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006df8:	429a      	cmp	r2, r3
 8006dfa:	bfa8      	it	ge
 8006dfc:	461a      	movge	r2, r3
 8006dfe:	2a00      	cmp	r2, #0
 8006e00:	4691      	mov	r9, r2
 8006e02:	dc37      	bgt.n	8006e74 <_printf_float+0x370>
 8006e04:	f04f 0b00 	mov.w	fp, #0
 8006e08:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e0c:	f104 021a 	add.w	r2, r4, #26
 8006e10:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006e12:	9305      	str	r3, [sp, #20]
 8006e14:	eba3 0309 	sub.w	r3, r3, r9
 8006e18:	455b      	cmp	r3, fp
 8006e1a:	dc33      	bgt.n	8006e84 <_printf_float+0x380>
 8006e1c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e20:	429a      	cmp	r2, r3
 8006e22:	db3b      	blt.n	8006e9c <_printf_float+0x398>
 8006e24:	6823      	ldr	r3, [r4, #0]
 8006e26:	07da      	lsls	r2, r3, #31
 8006e28:	d438      	bmi.n	8006e9c <_printf_float+0x398>
 8006e2a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8006e2e:	eba2 0903 	sub.w	r9, r2, r3
 8006e32:	9b05      	ldr	r3, [sp, #20]
 8006e34:	1ad2      	subs	r2, r2, r3
 8006e36:	4591      	cmp	r9, r2
 8006e38:	bfa8      	it	ge
 8006e3a:	4691      	movge	r9, r2
 8006e3c:	f1b9 0f00 	cmp.w	r9, #0
 8006e40:	dc35      	bgt.n	8006eae <_printf_float+0x3aa>
 8006e42:	f04f 0800 	mov.w	r8, #0
 8006e46:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e4a:	f104 0a1a 	add.w	sl, r4, #26
 8006e4e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e52:	1a9b      	subs	r3, r3, r2
 8006e54:	eba3 0309 	sub.w	r3, r3, r9
 8006e58:	4543      	cmp	r3, r8
 8006e5a:	f77f af79 	ble.w	8006d50 <_printf_float+0x24c>
 8006e5e:	2301      	movs	r3, #1
 8006e60:	4652      	mov	r2, sl
 8006e62:	4631      	mov	r1, r6
 8006e64:	4628      	mov	r0, r5
 8006e66:	47b8      	blx	r7
 8006e68:	3001      	adds	r0, #1
 8006e6a:	f43f aeaa 	beq.w	8006bc2 <_printf_float+0xbe>
 8006e6e:	f108 0801 	add.w	r8, r8, #1
 8006e72:	e7ec      	b.n	8006e4e <_printf_float+0x34a>
 8006e74:	4613      	mov	r3, r2
 8006e76:	4631      	mov	r1, r6
 8006e78:	4642      	mov	r2, r8
 8006e7a:	4628      	mov	r0, r5
 8006e7c:	47b8      	blx	r7
 8006e7e:	3001      	adds	r0, #1
 8006e80:	d1c0      	bne.n	8006e04 <_printf_float+0x300>
 8006e82:	e69e      	b.n	8006bc2 <_printf_float+0xbe>
 8006e84:	2301      	movs	r3, #1
 8006e86:	4631      	mov	r1, r6
 8006e88:	4628      	mov	r0, r5
 8006e8a:	9205      	str	r2, [sp, #20]
 8006e8c:	47b8      	blx	r7
 8006e8e:	3001      	adds	r0, #1
 8006e90:	f43f ae97 	beq.w	8006bc2 <_printf_float+0xbe>
 8006e94:	9a05      	ldr	r2, [sp, #20]
 8006e96:	f10b 0b01 	add.w	fp, fp, #1
 8006e9a:	e7b9      	b.n	8006e10 <_printf_float+0x30c>
 8006e9c:	ee18 3a10 	vmov	r3, s16
 8006ea0:	4652      	mov	r2, sl
 8006ea2:	4631      	mov	r1, r6
 8006ea4:	4628      	mov	r0, r5
 8006ea6:	47b8      	blx	r7
 8006ea8:	3001      	adds	r0, #1
 8006eaa:	d1be      	bne.n	8006e2a <_printf_float+0x326>
 8006eac:	e689      	b.n	8006bc2 <_printf_float+0xbe>
 8006eae:	9a05      	ldr	r2, [sp, #20]
 8006eb0:	464b      	mov	r3, r9
 8006eb2:	4442      	add	r2, r8
 8006eb4:	4631      	mov	r1, r6
 8006eb6:	4628      	mov	r0, r5
 8006eb8:	47b8      	blx	r7
 8006eba:	3001      	adds	r0, #1
 8006ebc:	d1c1      	bne.n	8006e42 <_printf_float+0x33e>
 8006ebe:	e680      	b.n	8006bc2 <_printf_float+0xbe>
 8006ec0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006ec2:	2a01      	cmp	r2, #1
 8006ec4:	dc01      	bgt.n	8006eca <_printf_float+0x3c6>
 8006ec6:	07db      	lsls	r3, r3, #31
 8006ec8:	d53a      	bpl.n	8006f40 <_printf_float+0x43c>
 8006eca:	2301      	movs	r3, #1
 8006ecc:	4642      	mov	r2, r8
 8006ece:	4631      	mov	r1, r6
 8006ed0:	4628      	mov	r0, r5
 8006ed2:	47b8      	blx	r7
 8006ed4:	3001      	adds	r0, #1
 8006ed6:	f43f ae74 	beq.w	8006bc2 <_printf_float+0xbe>
 8006eda:	ee18 3a10 	vmov	r3, s16
 8006ede:	4652      	mov	r2, sl
 8006ee0:	4631      	mov	r1, r6
 8006ee2:	4628      	mov	r0, r5
 8006ee4:	47b8      	blx	r7
 8006ee6:	3001      	adds	r0, #1
 8006ee8:	f43f ae6b 	beq.w	8006bc2 <_printf_float+0xbe>
 8006eec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006ef0:	2200      	movs	r2, #0
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	f8dd a028 	ldr.w	sl, [sp, #40]	; 0x28
 8006ef8:	f7f9 fdee 	bl	8000ad8 <__aeabi_dcmpeq>
 8006efc:	b9d8      	cbnz	r0, 8006f36 <_printf_float+0x432>
 8006efe:	f10a 33ff 	add.w	r3, sl, #4294967295
 8006f02:	f108 0201 	add.w	r2, r8, #1
 8006f06:	4631      	mov	r1, r6
 8006f08:	4628      	mov	r0, r5
 8006f0a:	47b8      	blx	r7
 8006f0c:	3001      	adds	r0, #1
 8006f0e:	d10e      	bne.n	8006f2e <_printf_float+0x42a>
 8006f10:	e657      	b.n	8006bc2 <_printf_float+0xbe>
 8006f12:	2301      	movs	r3, #1
 8006f14:	4652      	mov	r2, sl
 8006f16:	4631      	mov	r1, r6
 8006f18:	4628      	mov	r0, r5
 8006f1a:	47b8      	blx	r7
 8006f1c:	3001      	adds	r0, #1
 8006f1e:	f43f ae50 	beq.w	8006bc2 <_printf_float+0xbe>
 8006f22:	f108 0801 	add.w	r8, r8, #1
 8006f26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f28:	3b01      	subs	r3, #1
 8006f2a:	4543      	cmp	r3, r8
 8006f2c:	dcf1      	bgt.n	8006f12 <_printf_float+0x40e>
 8006f2e:	464b      	mov	r3, r9
 8006f30:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006f34:	e6da      	b.n	8006cec <_printf_float+0x1e8>
 8006f36:	f04f 0800 	mov.w	r8, #0
 8006f3a:	f104 0a1a 	add.w	sl, r4, #26
 8006f3e:	e7f2      	b.n	8006f26 <_printf_float+0x422>
 8006f40:	2301      	movs	r3, #1
 8006f42:	4642      	mov	r2, r8
 8006f44:	e7df      	b.n	8006f06 <_printf_float+0x402>
 8006f46:	2301      	movs	r3, #1
 8006f48:	464a      	mov	r2, r9
 8006f4a:	4631      	mov	r1, r6
 8006f4c:	4628      	mov	r0, r5
 8006f4e:	47b8      	blx	r7
 8006f50:	3001      	adds	r0, #1
 8006f52:	f43f ae36 	beq.w	8006bc2 <_printf_float+0xbe>
 8006f56:	f108 0801 	add.w	r8, r8, #1
 8006f5a:	68e3      	ldr	r3, [r4, #12]
 8006f5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006f5e:	1a5b      	subs	r3, r3, r1
 8006f60:	4543      	cmp	r3, r8
 8006f62:	dcf0      	bgt.n	8006f46 <_printf_float+0x442>
 8006f64:	e6f8      	b.n	8006d58 <_printf_float+0x254>
 8006f66:	f04f 0800 	mov.w	r8, #0
 8006f6a:	f104 0919 	add.w	r9, r4, #25
 8006f6e:	e7f4      	b.n	8006f5a <_printf_float+0x456>

08006f70 <_printf_common>:
 8006f70:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f74:	4616      	mov	r6, r2
 8006f76:	4699      	mov	r9, r3
 8006f78:	688a      	ldr	r2, [r1, #8]
 8006f7a:	690b      	ldr	r3, [r1, #16]
 8006f7c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006f80:	4293      	cmp	r3, r2
 8006f82:	bfb8      	it	lt
 8006f84:	4613      	movlt	r3, r2
 8006f86:	6033      	str	r3, [r6, #0]
 8006f88:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006f8c:	4607      	mov	r7, r0
 8006f8e:	460c      	mov	r4, r1
 8006f90:	b10a      	cbz	r2, 8006f96 <_printf_common+0x26>
 8006f92:	3301      	adds	r3, #1
 8006f94:	6033      	str	r3, [r6, #0]
 8006f96:	6823      	ldr	r3, [r4, #0]
 8006f98:	0699      	lsls	r1, r3, #26
 8006f9a:	bf42      	ittt	mi
 8006f9c:	6833      	ldrmi	r3, [r6, #0]
 8006f9e:	3302      	addmi	r3, #2
 8006fa0:	6033      	strmi	r3, [r6, #0]
 8006fa2:	6825      	ldr	r5, [r4, #0]
 8006fa4:	f015 0506 	ands.w	r5, r5, #6
 8006fa8:	d106      	bne.n	8006fb8 <_printf_common+0x48>
 8006faa:	f104 0a19 	add.w	sl, r4, #25
 8006fae:	68e3      	ldr	r3, [r4, #12]
 8006fb0:	6832      	ldr	r2, [r6, #0]
 8006fb2:	1a9b      	subs	r3, r3, r2
 8006fb4:	42ab      	cmp	r3, r5
 8006fb6:	dc26      	bgt.n	8007006 <_printf_common+0x96>
 8006fb8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006fbc:	1e13      	subs	r3, r2, #0
 8006fbe:	6822      	ldr	r2, [r4, #0]
 8006fc0:	bf18      	it	ne
 8006fc2:	2301      	movne	r3, #1
 8006fc4:	0692      	lsls	r2, r2, #26
 8006fc6:	d42b      	bmi.n	8007020 <_printf_common+0xb0>
 8006fc8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006fcc:	4649      	mov	r1, r9
 8006fce:	4638      	mov	r0, r7
 8006fd0:	47c0      	blx	r8
 8006fd2:	3001      	adds	r0, #1
 8006fd4:	d01e      	beq.n	8007014 <_printf_common+0xa4>
 8006fd6:	6823      	ldr	r3, [r4, #0]
 8006fd8:	6922      	ldr	r2, [r4, #16]
 8006fda:	f003 0306 	and.w	r3, r3, #6
 8006fde:	2b04      	cmp	r3, #4
 8006fe0:	bf02      	ittt	eq
 8006fe2:	68e5      	ldreq	r5, [r4, #12]
 8006fe4:	6833      	ldreq	r3, [r6, #0]
 8006fe6:	1aed      	subeq	r5, r5, r3
 8006fe8:	68a3      	ldr	r3, [r4, #8]
 8006fea:	bf0c      	ite	eq
 8006fec:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006ff0:	2500      	movne	r5, #0
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	bfc4      	itt	gt
 8006ff6:	1a9b      	subgt	r3, r3, r2
 8006ff8:	18ed      	addgt	r5, r5, r3
 8006ffa:	2600      	movs	r6, #0
 8006ffc:	341a      	adds	r4, #26
 8006ffe:	42b5      	cmp	r5, r6
 8007000:	d11a      	bne.n	8007038 <_printf_common+0xc8>
 8007002:	2000      	movs	r0, #0
 8007004:	e008      	b.n	8007018 <_printf_common+0xa8>
 8007006:	2301      	movs	r3, #1
 8007008:	4652      	mov	r2, sl
 800700a:	4649      	mov	r1, r9
 800700c:	4638      	mov	r0, r7
 800700e:	47c0      	blx	r8
 8007010:	3001      	adds	r0, #1
 8007012:	d103      	bne.n	800701c <_printf_common+0xac>
 8007014:	f04f 30ff 	mov.w	r0, #4294967295
 8007018:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800701c:	3501      	adds	r5, #1
 800701e:	e7c6      	b.n	8006fae <_printf_common+0x3e>
 8007020:	18e1      	adds	r1, r4, r3
 8007022:	1c5a      	adds	r2, r3, #1
 8007024:	2030      	movs	r0, #48	; 0x30
 8007026:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800702a:	4422      	add	r2, r4
 800702c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007030:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007034:	3302      	adds	r3, #2
 8007036:	e7c7      	b.n	8006fc8 <_printf_common+0x58>
 8007038:	2301      	movs	r3, #1
 800703a:	4622      	mov	r2, r4
 800703c:	4649      	mov	r1, r9
 800703e:	4638      	mov	r0, r7
 8007040:	47c0      	blx	r8
 8007042:	3001      	adds	r0, #1
 8007044:	d0e6      	beq.n	8007014 <_printf_common+0xa4>
 8007046:	3601      	adds	r6, #1
 8007048:	e7d9      	b.n	8006ffe <_printf_common+0x8e>
	...

0800704c <_printf_i>:
 800704c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007050:	7e0f      	ldrb	r7, [r1, #24]
 8007052:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007054:	2f78      	cmp	r7, #120	; 0x78
 8007056:	4691      	mov	r9, r2
 8007058:	4680      	mov	r8, r0
 800705a:	460c      	mov	r4, r1
 800705c:	469a      	mov	sl, r3
 800705e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007062:	d807      	bhi.n	8007074 <_printf_i+0x28>
 8007064:	2f62      	cmp	r7, #98	; 0x62
 8007066:	d80a      	bhi.n	800707e <_printf_i+0x32>
 8007068:	2f00      	cmp	r7, #0
 800706a:	f000 80d4 	beq.w	8007216 <_printf_i+0x1ca>
 800706e:	2f58      	cmp	r7, #88	; 0x58
 8007070:	f000 80c0 	beq.w	80071f4 <_printf_i+0x1a8>
 8007074:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007078:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800707c:	e03a      	b.n	80070f4 <_printf_i+0xa8>
 800707e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007082:	2b15      	cmp	r3, #21
 8007084:	d8f6      	bhi.n	8007074 <_printf_i+0x28>
 8007086:	a101      	add	r1, pc, #4	; (adr r1, 800708c <_printf_i+0x40>)
 8007088:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800708c:	080070e5 	.word	0x080070e5
 8007090:	080070f9 	.word	0x080070f9
 8007094:	08007075 	.word	0x08007075
 8007098:	08007075 	.word	0x08007075
 800709c:	08007075 	.word	0x08007075
 80070a0:	08007075 	.word	0x08007075
 80070a4:	080070f9 	.word	0x080070f9
 80070a8:	08007075 	.word	0x08007075
 80070ac:	08007075 	.word	0x08007075
 80070b0:	08007075 	.word	0x08007075
 80070b4:	08007075 	.word	0x08007075
 80070b8:	080071fd 	.word	0x080071fd
 80070bc:	08007125 	.word	0x08007125
 80070c0:	080071b7 	.word	0x080071b7
 80070c4:	08007075 	.word	0x08007075
 80070c8:	08007075 	.word	0x08007075
 80070cc:	0800721f 	.word	0x0800721f
 80070d0:	08007075 	.word	0x08007075
 80070d4:	08007125 	.word	0x08007125
 80070d8:	08007075 	.word	0x08007075
 80070dc:	08007075 	.word	0x08007075
 80070e0:	080071bf 	.word	0x080071bf
 80070e4:	682b      	ldr	r3, [r5, #0]
 80070e6:	1d1a      	adds	r2, r3, #4
 80070e8:	681b      	ldr	r3, [r3, #0]
 80070ea:	602a      	str	r2, [r5, #0]
 80070ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80070f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80070f4:	2301      	movs	r3, #1
 80070f6:	e09f      	b.n	8007238 <_printf_i+0x1ec>
 80070f8:	6820      	ldr	r0, [r4, #0]
 80070fa:	682b      	ldr	r3, [r5, #0]
 80070fc:	0607      	lsls	r7, r0, #24
 80070fe:	f103 0104 	add.w	r1, r3, #4
 8007102:	6029      	str	r1, [r5, #0]
 8007104:	d501      	bpl.n	800710a <_printf_i+0xbe>
 8007106:	681e      	ldr	r6, [r3, #0]
 8007108:	e003      	b.n	8007112 <_printf_i+0xc6>
 800710a:	0646      	lsls	r6, r0, #25
 800710c:	d5fb      	bpl.n	8007106 <_printf_i+0xba>
 800710e:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007112:	2e00      	cmp	r6, #0
 8007114:	da03      	bge.n	800711e <_printf_i+0xd2>
 8007116:	232d      	movs	r3, #45	; 0x2d
 8007118:	4276      	negs	r6, r6
 800711a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800711e:	485a      	ldr	r0, [pc, #360]	; (8007288 <_printf_i+0x23c>)
 8007120:	230a      	movs	r3, #10
 8007122:	e012      	b.n	800714a <_printf_i+0xfe>
 8007124:	682b      	ldr	r3, [r5, #0]
 8007126:	6820      	ldr	r0, [r4, #0]
 8007128:	1d19      	adds	r1, r3, #4
 800712a:	6029      	str	r1, [r5, #0]
 800712c:	0605      	lsls	r5, r0, #24
 800712e:	d501      	bpl.n	8007134 <_printf_i+0xe8>
 8007130:	681e      	ldr	r6, [r3, #0]
 8007132:	e002      	b.n	800713a <_printf_i+0xee>
 8007134:	0641      	lsls	r1, r0, #25
 8007136:	d5fb      	bpl.n	8007130 <_printf_i+0xe4>
 8007138:	881e      	ldrh	r6, [r3, #0]
 800713a:	4853      	ldr	r0, [pc, #332]	; (8007288 <_printf_i+0x23c>)
 800713c:	2f6f      	cmp	r7, #111	; 0x6f
 800713e:	bf0c      	ite	eq
 8007140:	2308      	moveq	r3, #8
 8007142:	230a      	movne	r3, #10
 8007144:	2100      	movs	r1, #0
 8007146:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800714a:	6865      	ldr	r5, [r4, #4]
 800714c:	60a5      	str	r5, [r4, #8]
 800714e:	2d00      	cmp	r5, #0
 8007150:	bfa2      	ittt	ge
 8007152:	6821      	ldrge	r1, [r4, #0]
 8007154:	f021 0104 	bicge.w	r1, r1, #4
 8007158:	6021      	strge	r1, [r4, #0]
 800715a:	b90e      	cbnz	r6, 8007160 <_printf_i+0x114>
 800715c:	2d00      	cmp	r5, #0
 800715e:	d04b      	beq.n	80071f8 <_printf_i+0x1ac>
 8007160:	4615      	mov	r5, r2
 8007162:	fbb6 f1f3 	udiv	r1, r6, r3
 8007166:	fb03 6711 	mls	r7, r3, r1, r6
 800716a:	5dc7      	ldrb	r7, [r0, r7]
 800716c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007170:	4637      	mov	r7, r6
 8007172:	42bb      	cmp	r3, r7
 8007174:	460e      	mov	r6, r1
 8007176:	d9f4      	bls.n	8007162 <_printf_i+0x116>
 8007178:	2b08      	cmp	r3, #8
 800717a:	d10b      	bne.n	8007194 <_printf_i+0x148>
 800717c:	6823      	ldr	r3, [r4, #0]
 800717e:	07de      	lsls	r6, r3, #31
 8007180:	d508      	bpl.n	8007194 <_printf_i+0x148>
 8007182:	6923      	ldr	r3, [r4, #16]
 8007184:	6861      	ldr	r1, [r4, #4]
 8007186:	4299      	cmp	r1, r3
 8007188:	bfde      	ittt	le
 800718a:	2330      	movle	r3, #48	; 0x30
 800718c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007190:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007194:	1b52      	subs	r2, r2, r5
 8007196:	6122      	str	r2, [r4, #16]
 8007198:	f8cd a000 	str.w	sl, [sp]
 800719c:	464b      	mov	r3, r9
 800719e:	aa03      	add	r2, sp, #12
 80071a0:	4621      	mov	r1, r4
 80071a2:	4640      	mov	r0, r8
 80071a4:	f7ff fee4 	bl	8006f70 <_printf_common>
 80071a8:	3001      	adds	r0, #1
 80071aa:	d14a      	bne.n	8007242 <_printf_i+0x1f6>
 80071ac:	f04f 30ff 	mov.w	r0, #4294967295
 80071b0:	b004      	add	sp, #16
 80071b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80071b6:	6823      	ldr	r3, [r4, #0]
 80071b8:	f043 0320 	orr.w	r3, r3, #32
 80071bc:	6023      	str	r3, [r4, #0]
 80071be:	4833      	ldr	r0, [pc, #204]	; (800728c <_printf_i+0x240>)
 80071c0:	2778      	movs	r7, #120	; 0x78
 80071c2:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80071c6:	6823      	ldr	r3, [r4, #0]
 80071c8:	6829      	ldr	r1, [r5, #0]
 80071ca:	061f      	lsls	r7, r3, #24
 80071cc:	f851 6b04 	ldr.w	r6, [r1], #4
 80071d0:	d402      	bmi.n	80071d8 <_printf_i+0x18c>
 80071d2:	065f      	lsls	r7, r3, #25
 80071d4:	bf48      	it	mi
 80071d6:	b2b6      	uxthmi	r6, r6
 80071d8:	07df      	lsls	r7, r3, #31
 80071da:	bf48      	it	mi
 80071dc:	f043 0320 	orrmi.w	r3, r3, #32
 80071e0:	6029      	str	r1, [r5, #0]
 80071e2:	bf48      	it	mi
 80071e4:	6023      	strmi	r3, [r4, #0]
 80071e6:	b91e      	cbnz	r6, 80071f0 <_printf_i+0x1a4>
 80071e8:	6823      	ldr	r3, [r4, #0]
 80071ea:	f023 0320 	bic.w	r3, r3, #32
 80071ee:	6023      	str	r3, [r4, #0]
 80071f0:	2310      	movs	r3, #16
 80071f2:	e7a7      	b.n	8007144 <_printf_i+0xf8>
 80071f4:	4824      	ldr	r0, [pc, #144]	; (8007288 <_printf_i+0x23c>)
 80071f6:	e7e4      	b.n	80071c2 <_printf_i+0x176>
 80071f8:	4615      	mov	r5, r2
 80071fa:	e7bd      	b.n	8007178 <_printf_i+0x12c>
 80071fc:	682b      	ldr	r3, [r5, #0]
 80071fe:	6826      	ldr	r6, [r4, #0]
 8007200:	6961      	ldr	r1, [r4, #20]
 8007202:	1d18      	adds	r0, r3, #4
 8007204:	6028      	str	r0, [r5, #0]
 8007206:	0635      	lsls	r5, r6, #24
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	d501      	bpl.n	8007210 <_printf_i+0x1c4>
 800720c:	6019      	str	r1, [r3, #0]
 800720e:	e002      	b.n	8007216 <_printf_i+0x1ca>
 8007210:	0670      	lsls	r0, r6, #25
 8007212:	d5fb      	bpl.n	800720c <_printf_i+0x1c0>
 8007214:	8019      	strh	r1, [r3, #0]
 8007216:	2300      	movs	r3, #0
 8007218:	6123      	str	r3, [r4, #16]
 800721a:	4615      	mov	r5, r2
 800721c:	e7bc      	b.n	8007198 <_printf_i+0x14c>
 800721e:	682b      	ldr	r3, [r5, #0]
 8007220:	1d1a      	adds	r2, r3, #4
 8007222:	602a      	str	r2, [r5, #0]
 8007224:	681d      	ldr	r5, [r3, #0]
 8007226:	6862      	ldr	r2, [r4, #4]
 8007228:	2100      	movs	r1, #0
 800722a:	4628      	mov	r0, r5
 800722c:	f7f8 ffd8 	bl	80001e0 <memchr>
 8007230:	b108      	cbz	r0, 8007236 <_printf_i+0x1ea>
 8007232:	1b40      	subs	r0, r0, r5
 8007234:	6060      	str	r0, [r4, #4]
 8007236:	6863      	ldr	r3, [r4, #4]
 8007238:	6123      	str	r3, [r4, #16]
 800723a:	2300      	movs	r3, #0
 800723c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007240:	e7aa      	b.n	8007198 <_printf_i+0x14c>
 8007242:	6923      	ldr	r3, [r4, #16]
 8007244:	462a      	mov	r2, r5
 8007246:	4649      	mov	r1, r9
 8007248:	4640      	mov	r0, r8
 800724a:	47d0      	blx	sl
 800724c:	3001      	adds	r0, #1
 800724e:	d0ad      	beq.n	80071ac <_printf_i+0x160>
 8007250:	6823      	ldr	r3, [r4, #0]
 8007252:	079b      	lsls	r3, r3, #30
 8007254:	d413      	bmi.n	800727e <_printf_i+0x232>
 8007256:	68e0      	ldr	r0, [r4, #12]
 8007258:	9b03      	ldr	r3, [sp, #12]
 800725a:	4298      	cmp	r0, r3
 800725c:	bfb8      	it	lt
 800725e:	4618      	movlt	r0, r3
 8007260:	e7a6      	b.n	80071b0 <_printf_i+0x164>
 8007262:	2301      	movs	r3, #1
 8007264:	4632      	mov	r2, r6
 8007266:	4649      	mov	r1, r9
 8007268:	4640      	mov	r0, r8
 800726a:	47d0      	blx	sl
 800726c:	3001      	adds	r0, #1
 800726e:	d09d      	beq.n	80071ac <_printf_i+0x160>
 8007270:	3501      	adds	r5, #1
 8007272:	68e3      	ldr	r3, [r4, #12]
 8007274:	9903      	ldr	r1, [sp, #12]
 8007276:	1a5b      	subs	r3, r3, r1
 8007278:	42ab      	cmp	r3, r5
 800727a:	dcf2      	bgt.n	8007262 <_printf_i+0x216>
 800727c:	e7eb      	b.n	8007256 <_printf_i+0x20a>
 800727e:	2500      	movs	r5, #0
 8007280:	f104 0619 	add.w	r6, r4, #25
 8007284:	e7f5      	b.n	8007272 <_printf_i+0x226>
 8007286:	bf00      	nop
 8007288:	0800ab47 	.word	0x0800ab47
 800728c:	0800ab58 	.word	0x0800ab58

08007290 <std>:
 8007290:	2300      	movs	r3, #0
 8007292:	b510      	push	{r4, lr}
 8007294:	4604      	mov	r4, r0
 8007296:	e9c0 3300 	strd	r3, r3, [r0]
 800729a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800729e:	6083      	str	r3, [r0, #8]
 80072a0:	8181      	strh	r1, [r0, #12]
 80072a2:	6643      	str	r3, [r0, #100]	; 0x64
 80072a4:	81c2      	strh	r2, [r0, #14]
 80072a6:	6183      	str	r3, [r0, #24]
 80072a8:	4619      	mov	r1, r3
 80072aa:	2208      	movs	r2, #8
 80072ac:	305c      	adds	r0, #92	; 0x5c
 80072ae:	f000 f902 	bl	80074b6 <memset>
 80072b2:	4b05      	ldr	r3, [pc, #20]	; (80072c8 <std+0x38>)
 80072b4:	6263      	str	r3, [r4, #36]	; 0x24
 80072b6:	4b05      	ldr	r3, [pc, #20]	; (80072cc <std+0x3c>)
 80072b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80072ba:	4b05      	ldr	r3, [pc, #20]	; (80072d0 <std+0x40>)
 80072bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80072be:	4b05      	ldr	r3, [pc, #20]	; (80072d4 <std+0x44>)
 80072c0:	6224      	str	r4, [r4, #32]
 80072c2:	6323      	str	r3, [r4, #48]	; 0x30
 80072c4:	bd10      	pop	{r4, pc}
 80072c6:	bf00      	nop
 80072c8:	08007431 	.word	0x08007431
 80072cc:	08007453 	.word	0x08007453
 80072d0:	0800748b 	.word	0x0800748b
 80072d4:	080074af 	.word	0x080074af

080072d8 <stdio_exit_handler>:
 80072d8:	4a02      	ldr	r2, [pc, #8]	; (80072e4 <stdio_exit_handler+0xc>)
 80072da:	4903      	ldr	r1, [pc, #12]	; (80072e8 <stdio_exit_handler+0x10>)
 80072dc:	4803      	ldr	r0, [pc, #12]	; (80072ec <stdio_exit_handler+0x14>)
 80072de:	f000 b869 	b.w	80073b4 <_fwalk_sglue>
 80072e2:	bf00      	nop
 80072e4:	2000001c 	.word	0x2000001c
 80072e8:	08008f41 	.word	0x08008f41
 80072ec:	20000028 	.word	0x20000028

080072f0 <cleanup_stdio>:
 80072f0:	6841      	ldr	r1, [r0, #4]
 80072f2:	4b0c      	ldr	r3, [pc, #48]	; (8007324 <cleanup_stdio+0x34>)
 80072f4:	4299      	cmp	r1, r3
 80072f6:	b510      	push	{r4, lr}
 80072f8:	4604      	mov	r4, r0
 80072fa:	d001      	beq.n	8007300 <cleanup_stdio+0x10>
 80072fc:	f001 fe20 	bl	8008f40 <_fflush_r>
 8007300:	68a1      	ldr	r1, [r4, #8]
 8007302:	4b09      	ldr	r3, [pc, #36]	; (8007328 <cleanup_stdio+0x38>)
 8007304:	4299      	cmp	r1, r3
 8007306:	d002      	beq.n	800730e <cleanup_stdio+0x1e>
 8007308:	4620      	mov	r0, r4
 800730a:	f001 fe19 	bl	8008f40 <_fflush_r>
 800730e:	68e1      	ldr	r1, [r4, #12]
 8007310:	4b06      	ldr	r3, [pc, #24]	; (800732c <cleanup_stdio+0x3c>)
 8007312:	4299      	cmp	r1, r3
 8007314:	d004      	beq.n	8007320 <cleanup_stdio+0x30>
 8007316:	4620      	mov	r0, r4
 8007318:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800731c:	f001 be10 	b.w	8008f40 <_fflush_r>
 8007320:	bd10      	pop	{r4, pc}
 8007322:	bf00      	nop
 8007324:	200003a0 	.word	0x200003a0
 8007328:	20000408 	.word	0x20000408
 800732c:	20000470 	.word	0x20000470

08007330 <global_stdio_init.part.0>:
 8007330:	b510      	push	{r4, lr}
 8007332:	4b0b      	ldr	r3, [pc, #44]	; (8007360 <global_stdio_init.part.0+0x30>)
 8007334:	4c0b      	ldr	r4, [pc, #44]	; (8007364 <global_stdio_init.part.0+0x34>)
 8007336:	4a0c      	ldr	r2, [pc, #48]	; (8007368 <global_stdio_init.part.0+0x38>)
 8007338:	601a      	str	r2, [r3, #0]
 800733a:	4620      	mov	r0, r4
 800733c:	2200      	movs	r2, #0
 800733e:	2104      	movs	r1, #4
 8007340:	f7ff ffa6 	bl	8007290 <std>
 8007344:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8007348:	2201      	movs	r2, #1
 800734a:	2109      	movs	r1, #9
 800734c:	f7ff ffa0 	bl	8007290 <std>
 8007350:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8007354:	2202      	movs	r2, #2
 8007356:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800735a:	2112      	movs	r1, #18
 800735c:	f7ff bf98 	b.w	8007290 <std>
 8007360:	200004d8 	.word	0x200004d8
 8007364:	200003a0 	.word	0x200003a0
 8007368:	080072d9 	.word	0x080072d9

0800736c <__sfp_lock_acquire>:
 800736c:	4801      	ldr	r0, [pc, #4]	; (8007374 <__sfp_lock_acquire+0x8>)
 800736e:	f000 b99d 	b.w	80076ac <__retarget_lock_acquire_recursive>
 8007372:	bf00      	nop
 8007374:	200004e1 	.word	0x200004e1

08007378 <__sfp_lock_release>:
 8007378:	4801      	ldr	r0, [pc, #4]	; (8007380 <__sfp_lock_release+0x8>)
 800737a:	f000 b998 	b.w	80076ae <__retarget_lock_release_recursive>
 800737e:	bf00      	nop
 8007380:	200004e1 	.word	0x200004e1

08007384 <__sinit>:
 8007384:	b510      	push	{r4, lr}
 8007386:	4604      	mov	r4, r0
 8007388:	f7ff fff0 	bl	800736c <__sfp_lock_acquire>
 800738c:	6a23      	ldr	r3, [r4, #32]
 800738e:	b11b      	cbz	r3, 8007398 <__sinit+0x14>
 8007390:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007394:	f7ff bff0 	b.w	8007378 <__sfp_lock_release>
 8007398:	4b04      	ldr	r3, [pc, #16]	; (80073ac <__sinit+0x28>)
 800739a:	6223      	str	r3, [r4, #32]
 800739c:	4b04      	ldr	r3, [pc, #16]	; (80073b0 <__sinit+0x2c>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	2b00      	cmp	r3, #0
 80073a2:	d1f5      	bne.n	8007390 <__sinit+0xc>
 80073a4:	f7ff ffc4 	bl	8007330 <global_stdio_init.part.0>
 80073a8:	e7f2      	b.n	8007390 <__sinit+0xc>
 80073aa:	bf00      	nop
 80073ac:	080072f1 	.word	0x080072f1
 80073b0:	200004d8 	.word	0x200004d8

080073b4 <_fwalk_sglue>:
 80073b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80073b8:	4607      	mov	r7, r0
 80073ba:	4688      	mov	r8, r1
 80073bc:	4614      	mov	r4, r2
 80073be:	2600      	movs	r6, #0
 80073c0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80073c4:	f1b9 0901 	subs.w	r9, r9, #1
 80073c8:	d505      	bpl.n	80073d6 <_fwalk_sglue+0x22>
 80073ca:	6824      	ldr	r4, [r4, #0]
 80073cc:	2c00      	cmp	r4, #0
 80073ce:	d1f7      	bne.n	80073c0 <_fwalk_sglue+0xc>
 80073d0:	4630      	mov	r0, r6
 80073d2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80073d6:	89ab      	ldrh	r3, [r5, #12]
 80073d8:	2b01      	cmp	r3, #1
 80073da:	d907      	bls.n	80073ec <_fwalk_sglue+0x38>
 80073dc:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80073e0:	3301      	adds	r3, #1
 80073e2:	d003      	beq.n	80073ec <_fwalk_sglue+0x38>
 80073e4:	4629      	mov	r1, r5
 80073e6:	4638      	mov	r0, r7
 80073e8:	47c0      	blx	r8
 80073ea:	4306      	orrs	r6, r0
 80073ec:	3568      	adds	r5, #104	; 0x68
 80073ee:	e7e9      	b.n	80073c4 <_fwalk_sglue+0x10>

080073f0 <siprintf>:
 80073f0:	b40e      	push	{r1, r2, r3}
 80073f2:	b500      	push	{lr}
 80073f4:	b09c      	sub	sp, #112	; 0x70
 80073f6:	ab1d      	add	r3, sp, #116	; 0x74
 80073f8:	9002      	str	r0, [sp, #8]
 80073fa:	9006      	str	r0, [sp, #24]
 80073fc:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007400:	4809      	ldr	r0, [pc, #36]	; (8007428 <siprintf+0x38>)
 8007402:	9107      	str	r1, [sp, #28]
 8007404:	9104      	str	r1, [sp, #16]
 8007406:	4909      	ldr	r1, [pc, #36]	; (800742c <siprintf+0x3c>)
 8007408:	f853 2b04 	ldr.w	r2, [r3], #4
 800740c:	9105      	str	r1, [sp, #20]
 800740e:	6800      	ldr	r0, [r0, #0]
 8007410:	9301      	str	r3, [sp, #4]
 8007412:	a902      	add	r1, sp, #8
 8007414:	f001 fc10 	bl	8008c38 <_svfiprintf_r>
 8007418:	9b02      	ldr	r3, [sp, #8]
 800741a:	2200      	movs	r2, #0
 800741c:	701a      	strb	r2, [r3, #0]
 800741e:	b01c      	add	sp, #112	; 0x70
 8007420:	f85d eb04 	ldr.w	lr, [sp], #4
 8007424:	b003      	add	sp, #12
 8007426:	4770      	bx	lr
 8007428:	20000074 	.word	0x20000074
 800742c:	ffff0208 	.word	0xffff0208

08007430 <__sread>:
 8007430:	b510      	push	{r4, lr}
 8007432:	460c      	mov	r4, r1
 8007434:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007438:	f000 f8da 	bl	80075f0 <_read_r>
 800743c:	2800      	cmp	r0, #0
 800743e:	bfab      	itete	ge
 8007440:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007442:	89a3      	ldrhlt	r3, [r4, #12]
 8007444:	181b      	addge	r3, r3, r0
 8007446:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800744a:	bfac      	ite	ge
 800744c:	6563      	strge	r3, [r4, #84]	; 0x54
 800744e:	81a3      	strhlt	r3, [r4, #12]
 8007450:	bd10      	pop	{r4, pc}

08007452 <__swrite>:
 8007452:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007456:	461f      	mov	r7, r3
 8007458:	898b      	ldrh	r3, [r1, #12]
 800745a:	05db      	lsls	r3, r3, #23
 800745c:	4605      	mov	r5, r0
 800745e:	460c      	mov	r4, r1
 8007460:	4616      	mov	r6, r2
 8007462:	d505      	bpl.n	8007470 <__swrite+0x1e>
 8007464:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007468:	2302      	movs	r3, #2
 800746a:	2200      	movs	r2, #0
 800746c:	f000 f8ae 	bl	80075cc <_lseek_r>
 8007470:	89a3      	ldrh	r3, [r4, #12]
 8007472:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007476:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800747a:	81a3      	strh	r3, [r4, #12]
 800747c:	4632      	mov	r2, r6
 800747e:	463b      	mov	r3, r7
 8007480:	4628      	mov	r0, r5
 8007482:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007486:	f000 b8d5 	b.w	8007634 <_write_r>

0800748a <__sseek>:
 800748a:	b510      	push	{r4, lr}
 800748c:	460c      	mov	r4, r1
 800748e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007492:	f000 f89b 	bl	80075cc <_lseek_r>
 8007496:	1c43      	adds	r3, r0, #1
 8007498:	89a3      	ldrh	r3, [r4, #12]
 800749a:	bf15      	itete	ne
 800749c:	6560      	strne	r0, [r4, #84]	; 0x54
 800749e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80074a2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80074a6:	81a3      	strheq	r3, [r4, #12]
 80074a8:	bf18      	it	ne
 80074aa:	81a3      	strhne	r3, [r4, #12]
 80074ac:	bd10      	pop	{r4, pc}

080074ae <__sclose>:
 80074ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80074b2:	f000 b87b 	b.w	80075ac <_close_r>

080074b6 <memset>:
 80074b6:	4402      	add	r2, r0
 80074b8:	4603      	mov	r3, r0
 80074ba:	4293      	cmp	r3, r2
 80074bc:	d100      	bne.n	80074c0 <memset+0xa>
 80074be:	4770      	bx	lr
 80074c0:	f803 1b01 	strb.w	r1, [r3], #1
 80074c4:	e7f9      	b.n	80074ba <memset+0x4>

080074c6 <strncmp>:
 80074c6:	b510      	push	{r4, lr}
 80074c8:	b16a      	cbz	r2, 80074e6 <strncmp+0x20>
 80074ca:	3901      	subs	r1, #1
 80074cc:	1884      	adds	r4, r0, r2
 80074ce:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074d2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80074d6:	429a      	cmp	r2, r3
 80074d8:	d103      	bne.n	80074e2 <strncmp+0x1c>
 80074da:	42a0      	cmp	r0, r4
 80074dc:	d001      	beq.n	80074e2 <strncmp+0x1c>
 80074de:	2a00      	cmp	r2, #0
 80074e0:	d1f5      	bne.n	80074ce <strncmp+0x8>
 80074e2:	1ad0      	subs	r0, r2, r3
 80074e4:	bd10      	pop	{r4, pc}
 80074e6:	4610      	mov	r0, r2
 80074e8:	e7fc      	b.n	80074e4 <strncmp+0x1e>
	...

080074ec <strtok>:
 80074ec:	4b16      	ldr	r3, [pc, #88]	; (8007548 <strtok+0x5c>)
 80074ee:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80074f0:	681e      	ldr	r6, [r3, #0]
 80074f2:	6c74      	ldr	r4, [r6, #68]	; 0x44
 80074f4:	4605      	mov	r5, r0
 80074f6:	b9fc      	cbnz	r4, 8007538 <strtok+0x4c>
 80074f8:	2050      	movs	r0, #80	; 0x50
 80074fa:	9101      	str	r1, [sp, #4]
 80074fc:	f7ff f91a 	bl	8006734 <malloc>
 8007500:	9901      	ldr	r1, [sp, #4]
 8007502:	6470      	str	r0, [r6, #68]	; 0x44
 8007504:	4602      	mov	r2, r0
 8007506:	b920      	cbnz	r0, 8007512 <strtok+0x26>
 8007508:	4b10      	ldr	r3, [pc, #64]	; (800754c <strtok+0x60>)
 800750a:	4811      	ldr	r0, [pc, #68]	; (8007550 <strtok+0x64>)
 800750c:	215b      	movs	r1, #91	; 0x5b
 800750e:	f000 f8d7 	bl	80076c0 <__assert_func>
 8007512:	e9c0 4400 	strd	r4, r4, [r0]
 8007516:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800751a:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800751e:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8007522:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8007526:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800752a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800752e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8007532:	6184      	str	r4, [r0, #24]
 8007534:	7704      	strb	r4, [r0, #28]
 8007536:	6244      	str	r4, [r0, #36]	; 0x24
 8007538:	6c72      	ldr	r2, [r6, #68]	; 0x44
 800753a:	2301      	movs	r3, #1
 800753c:	4628      	mov	r0, r5
 800753e:	b002      	add	sp, #8
 8007540:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8007544:	f000 b806 	b.w	8007554 <__strtok_r>
 8007548:	20000074 	.word	0x20000074
 800754c:	0800ab69 	.word	0x0800ab69
 8007550:	0800ab80 	.word	0x0800ab80

08007554 <__strtok_r>:
 8007554:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007556:	b908      	cbnz	r0, 800755c <__strtok_r+0x8>
 8007558:	6810      	ldr	r0, [r2, #0]
 800755a:	b188      	cbz	r0, 8007580 <__strtok_r+0x2c>
 800755c:	4604      	mov	r4, r0
 800755e:	4620      	mov	r0, r4
 8007560:	f814 5b01 	ldrb.w	r5, [r4], #1
 8007564:	460f      	mov	r7, r1
 8007566:	f817 6b01 	ldrb.w	r6, [r7], #1
 800756a:	b91e      	cbnz	r6, 8007574 <__strtok_r+0x20>
 800756c:	b965      	cbnz	r5, 8007588 <__strtok_r+0x34>
 800756e:	6015      	str	r5, [r2, #0]
 8007570:	4628      	mov	r0, r5
 8007572:	e005      	b.n	8007580 <__strtok_r+0x2c>
 8007574:	42b5      	cmp	r5, r6
 8007576:	d1f6      	bne.n	8007566 <__strtok_r+0x12>
 8007578:	2b00      	cmp	r3, #0
 800757a:	d1f0      	bne.n	800755e <__strtok_r+0xa>
 800757c:	6014      	str	r4, [r2, #0]
 800757e:	7003      	strb	r3, [r0, #0]
 8007580:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007582:	461c      	mov	r4, r3
 8007584:	e00c      	b.n	80075a0 <__strtok_r+0x4c>
 8007586:	b915      	cbnz	r5, 800758e <__strtok_r+0x3a>
 8007588:	f814 3b01 	ldrb.w	r3, [r4], #1
 800758c:	460e      	mov	r6, r1
 800758e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8007592:	42ab      	cmp	r3, r5
 8007594:	d1f7      	bne.n	8007586 <__strtok_r+0x32>
 8007596:	2b00      	cmp	r3, #0
 8007598:	d0f3      	beq.n	8007582 <__strtok_r+0x2e>
 800759a:	2300      	movs	r3, #0
 800759c:	f804 3c01 	strb.w	r3, [r4, #-1]
 80075a0:	6014      	str	r4, [r2, #0]
 80075a2:	e7ed      	b.n	8007580 <__strtok_r+0x2c>

080075a4 <_localeconv_r>:
 80075a4:	4800      	ldr	r0, [pc, #0]	; (80075a8 <_localeconv_r+0x4>)
 80075a6:	4770      	bx	lr
 80075a8:	20000168 	.word	0x20000168

080075ac <_close_r>:
 80075ac:	b538      	push	{r3, r4, r5, lr}
 80075ae:	4d06      	ldr	r5, [pc, #24]	; (80075c8 <_close_r+0x1c>)
 80075b0:	2300      	movs	r3, #0
 80075b2:	4604      	mov	r4, r0
 80075b4:	4608      	mov	r0, r1
 80075b6:	602b      	str	r3, [r5, #0]
 80075b8:	f7fb fa1d 	bl	80029f6 <_close>
 80075bc:	1c43      	adds	r3, r0, #1
 80075be:	d102      	bne.n	80075c6 <_close_r+0x1a>
 80075c0:	682b      	ldr	r3, [r5, #0]
 80075c2:	b103      	cbz	r3, 80075c6 <_close_r+0x1a>
 80075c4:	6023      	str	r3, [r4, #0]
 80075c6:	bd38      	pop	{r3, r4, r5, pc}
 80075c8:	200004dc 	.word	0x200004dc

080075cc <_lseek_r>:
 80075cc:	b538      	push	{r3, r4, r5, lr}
 80075ce:	4d07      	ldr	r5, [pc, #28]	; (80075ec <_lseek_r+0x20>)
 80075d0:	4604      	mov	r4, r0
 80075d2:	4608      	mov	r0, r1
 80075d4:	4611      	mov	r1, r2
 80075d6:	2200      	movs	r2, #0
 80075d8:	602a      	str	r2, [r5, #0]
 80075da:	461a      	mov	r2, r3
 80075dc:	f7fb fa32 	bl	8002a44 <_lseek>
 80075e0:	1c43      	adds	r3, r0, #1
 80075e2:	d102      	bne.n	80075ea <_lseek_r+0x1e>
 80075e4:	682b      	ldr	r3, [r5, #0]
 80075e6:	b103      	cbz	r3, 80075ea <_lseek_r+0x1e>
 80075e8:	6023      	str	r3, [r4, #0]
 80075ea:	bd38      	pop	{r3, r4, r5, pc}
 80075ec:	200004dc 	.word	0x200004dc

080075f0 <_read_r>:
 80075f0:	b538      	push	{r3, r4, r5, lr}
 80075f2:	4d07      	ldr	r5, [pc, #28]	; (8007610 <_read_r+0x20>)
 80075f4:	4604      	mov	r4, r0
 80075f6:	4608      	mov	r0, r1
 80075f8:	4611      	mov	r1, r2
 80075fa:	2200      	movs	r2, #0
 80075fc:	602a      	str	r2, [r5, #0]
 80075fe:	461a      	mov	r2, r3
 8007600:	f7fb f9c0 	bl	8002984 <_read>
 8007604:	1c43      	adds	r3, r0, #1
 8007606:	d102      	bne.n	800760e <_read_r+0x1e>
 8007608:	682b      	ldr	r3, [r5, #0]
 800760a:	b103      	cbz	r3, 800760e <_read_r+0x1e>
 800760c:	6023      	str	r3, [r4, #0]
 800760e:	bd38      	pop	{r3, r4, r5, pc}
 8007610:	200004dc 	.word	0x200004dc

08007614 <_sbrk_r>:
 8007614:	b538      	push	{r3, r4, r5, lr}
 8007616:	4d06      	ldr	r5, [pc, #24]	; (8007630 <_sbrk_r+0x1c>)
 8007618:	2300      	movs	r3, #0
 800761a:	4604      	mov	r4, r0
 800761c:	4608      	mov	r0, r1
 800761e:	602b      	str	r3, [r5, #0]
 8007620:	f7fb fa1e 	bl	8002a60 <_sbrk>
 8007624:	1c43      	adds	r3, r0, #1
 8007626:	d102      	bne.n	800762e <_sbrk_r+0x1a>
 8007628:	682b      	ldr	r3, [r5, #0]
 800762a:	b103      	cbz	r3, 800762e <_sbrk_r+0x1a>
 800762c:	6023      	str	r3, [r4, #0]
 800762e:	bd38      	pop	{r3, r4, r5, pc}
 8007630:	200004dc 	.word	0x200004dc

08007634 <_write_r>:
 8007634:	b538      	push	{r3, r4, r5, lr}
 8007636:	4d07      	ldr	r5, [pc, #28]	; (8007654 <_write_r+0x20>)
 8007638:	4604      	mov	r4, r0
 800763a:	4608      	mov	r0, r1
 800763c:	4611      	mov	r1, r2
 800763e:	2200      	movs	r2, #0
 8007640:	602a      	str	r2, [r5, #0]
 8007642:	461a      	mov	r2, r3
 8007644:	f7fb f9bb 	bl	80029be <_write>
 8007648:	1c43      	adds	r3, r0, #1
 800764a:	d102      	bne.n	8007652 <_write_r+0x1e>
 800764c:	682b      	ldr	r3, [r5, #0]
 800764e:	b103      	cbz	r3, 8007652 <_write_r+0x1e>
 8007650:	6023      	str	r3, [r4, #0]
 8007652:	bd38      	pop	{r3, r4, r5, pc}
 8007654:	200004dc 	.word	0x200004dc

08007658 <__errno>:
 8007658:	4b01      	ldr	r3, [pc, #4]	; (8007660 <__errno+0x8>)
 800765a:	6818      	ldr	r0, [r3, #0]
 800765c:	4770      	bx	lr
 800765e:	bf00      	nop
 8007660:	20000074 	.word	0x20000074

08007664 <__libc_init_array>:
 8007664:	b570      	push	{r4, r5, r6, lr}
 8007666:	4d0d      	ldr	r5, [pc, #52]	; (800769c <__libc_init_array+0x38>)
 8007668:	4c0d      	ldr	r4, [pc, #52]	; (80076a0 <__libc_init_array+0x3c>)
 800766a:	1b64      	subs	r4, r4, r5
 800766c:	10a4      	asrs	r4, r4, #2
 800766e:	2600      	movs	r6, #0
 8007670:	42a6      	cmp	r6, r4
 8007672:	d109      	bne.n	8007688 <__libc_init_array+0x24>
 8007674:	4d0b      	ldr	r5, [pc, #44]	; (80076a4 <__libc_init_array+0x40>)
 8007676:	4c0c      	ldr	r4, [pc, #48]	; (80076a8 <__libc_init_array+0x44>)
 8007678:	f003 f97a 	bl	800a970 <_init>
 800767c:	1b64      	subs	r4, r4, r5
 800767e:	10a4      	asrs	r4, r4, #2
 8007680:	2600      	movs	r6, #0
 8007682:	42a6      	cmp	r6, r4
 8007684:	d105      	bne.n	8007692 <__libc_init_array+0x2e>
 8007686:	bd70      	pop	{r4, r5, r6, pc}
 8007688:	f855 3b04 	ldr.w	r3, [r5], #4
 800768c:	4798      	blx	r3
 800768e:	3601      	adds	r6, #1
 8007690:	e7ee      	b.n	8007670 <__libc_init_array+0xc>
 8007692:	f855 3b04 	ldr.w	r3, [r5], #4
 8007696:	4798      	blx	r3
 8007698:	3601      	adds	r6, #1
 800769a:	e7f2      	b.n	8007682 <__libc_init_array+0x1e>
 800769c:	0800aea8 	.word	0x0800aea8
 80076a0:	0800aea8 	.word	0x0800aea8
 80076a4:	0800aea8 	.word	0x0800aea8
 80076a8:	0800aeac 	.word	0x0800aeac

080076ac <__retarget_lock_acquire_recursive>:
 80076ac:	4770      	bx	lr

080076ae <__retarget_lock_release_recursive>:
 80076ae:	4770      	bx	lr

080076b0 <strcpy>:
 80076b0:	4603      	mov	r3, r0
 80076b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80076b6:	f803 2b01 	strb.w	r2, [r3], #1
 80076ba:	2a00      	cmp	r2, #0
 80076bc:	d1f9      	bne.n	80076b2 <strcpy+0x2>
 80076be:	4770      	bx	lr

080076c0 <__assert_func>:
 80076c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80076c2:	4614      	mov	r4, r2
 80076c4:	461a      	mov	r2, r3
 80076c6:	4b09      	ldr	r3, [pc, #36]	; (80076ec <__assert_func+0x2c>)
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	4605      	mov	r5, r0
 80076cc:	68d8      	ldr	r0, [r3, #12]
 80076ce:	b14c      	cbz	r4, 80076e4 <__assert_func+0x24>
 80076d0:	4b07      	ldr	r3, [pc, #28]	; (80076f0 <__assert_func+0x30>)
 80076d2:	9100      	str	r1, [sp, #0]
 80076d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80076d8:	4906      	ldr	r1, [pc, #24]	; (80076f4 <__assert_func+0x34>)
 80076da:	462b      	mov	r3, r5
 80076dc:	f001 fc58 	bl	8008f90 <fiprintf>
 80076e0:	f001 fc90 	bl	8009004 <abort>
 80076e4:	4b04      	ldr	r3, [pc, #16]	; (80076f8 <__assert_func+0x38>)
 80076e6:	461c      	mov	r4, r3
 80076e8:	e7f3      	b.n	80076d2 <__assert_func+0x12>
 80076ea:	bf00      	nop
 80076ec:	20000074 	.word	0x20000074
 80076f0:	0800abda 	.word	0x0800abda
 80076f4:	0800abe7 	.word	0x0800abe7
 80076f8:	0800ac15 	.word	0x0800ac15

080076fc <quorem>:
 80076fc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007700:	6903      	ldr	r3, [r0, #16]
 8007702:	690c      	ldr	r4, [r1, #16]
 8007704:	42a3      	cmp	r3, r4
 8007706:	4607      	mov	r7, r0
 8007708:	db7e      	blt.n	8007808 <quorem+0x10c>
 800770a:	3c01      	subs	r4, #1
 800770c:	f101 0814 	add.w	r8, r1, #20
 8007710:	f100 0514 	add.w	r5, r0, #20
 8007714:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007718:	9301      	str	r3, [sp, #4]
 800771a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800771e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007722:	3301      	adds	r3, #1
 8007724:	429a      	cmp	r2, r3
 8007726:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800772a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800772e:	fbb2 f6f3 	udiv	r6, r2, r3
 8007732:	d331      	bcc.n	8007798 <quorem+0x9c>
 8007734:	f04f 0e00 	mov.w	lr, #0
 8007738:	4640      	mov	r0, r8
 800773a:	46ac      	mov	ip, r5
 800773c:	46f2      	mov	sl, lr
 800773e:	f850 2b04 	ldr.w	r2, [r0], #4
 8007742:	b293      	uxth	r3, r2
 8007744:	fb06 e303 	mla	r3, r6, r3, lr
 8007748:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800774c:	0c1a      	lsrs	r2, r3, #16
 800774e:	b29b      	uxth	r3, r3
 8007750:	ebaa 0303 	sub.w	r3, sl, r3
 8007754:	f8dc a000 	ldr.w	sl, [ip]
 8007758:	fa13 f38a 	uxtah	r3, r3, sl
 800775c:	fb06 220e 	mla	r2, r6, lr, r2
 8007760:	9300      	str	r3, [sp, #0]
 8007762:	9b00      	ldr	r3, [sp, #0]
 8007764:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007768:	b292      	uxth	r2, r2
 800776a:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800776e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007772:	f8bd 3000 	ldrh.w	r3, [sp]
 8007776:	4581      	cmp	r9, r0
 8007778:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800777c:	f84c 3b04 	str.w	r3, [ip], #4
 8007780:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007784:	d2db      	bcs.n	800773e <quorem+0x42>
 8007786:	f855 300b 	ldr.w	r3, [r5, fp]
 800778a:	b92b      	cbnz	r3, 8007798 <quorem+0x9c>
 800778c:	9b01      	ldr	r3, [sp, #4]
 800778e:	3b04      	subs	r3, #4
 8007790:	429d      	cmp	r5, r3
 8007792:	461a      	mov	r2, r3
 8007794:	d32c      	bcc.n	80077f0 <quorem+0xf4>
 8007796:	613c      	str	r4, [r7, #16]
 8007798:	4638      	mov	r0, r7
 800779a:	f001 f8f3 	bl	8008984 <__mcmp>
 800779e:	2800      	cmp	r0, #0
 80077a0:	db22      	blt.n	80077e8 <quorem+0xec>
 80077a2:	3601      	adds	r6, #1
 80077a4:	4629      	mov	r1, r5
 80077a6:	2000      	movs	r0, #0
 80077a8:	f858 2b04 	ldr.w	r2, [r8], #4
 80077ac:	f8d1 c000 	ldr.w	ip, [r1]
 80077b0:	b293      	uxth	r3, r2
 80077b2:	1ac3      	subs	r3, r0, r3
 80077b4:	0c12      	lsrs	r2, r2, #16
 80077b6:	fa13 f38c 	uxtah	r3, r3, ip
 80077ba:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 80077be:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80077c2:	b29b      	uxth	r3, r3
 80077c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80077c8:	45c1      	cmp	r9, r8
 80077ca:	f841 3b04 	str.w	r3, [r1], #4
 80077ce:	ea4f 4022 	mov.w	r0, r2, asr #16
 80077d2:	d2e9      	bcs.n	80077a8 <quorem+0xac>
 80077d4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80077d8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80077dc:	b922      	cbnz	r2, 80077e8 <quorem+0xec>
 80077de:	3b04      	subs	r3, #4
 80077e0:	429d      	cmp	r5, r3
 80077e2:	461a      	mov	r2, r3
 80077e4:	d30a      	bcc.n	80077fc <quorem+0x100>
 80077e6:	613c      	str	r4, [r7, #16]
 80077e8:	4630      	mov	r0, r6
 80077ea:	b003      	add	sp, #12
 80077ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077f0:	6812      	ldr	r2, [r2, #0]
 80077f2:	3b04      	subs	r3, #4
 80077f4:	2a00      	cmp	r2, #0
 80077f6:	d1ce      	bne.n	8007796 <quorem+0x9a>
 80077f8:	3c01      	subs	r4, #1
 80077fa:	e7c9      	b.n	8007790 <quorem+0x94>
 80077fc:	6812      	ldr	r2, [r2, #0]
 80077fe:	3b04      	subs	r3, #4
 8007800:	2a00      	cmp	r2, #0
 8007802:	d1f0      	bne.n	80077e6 <quorem+0xea>
 8007804:	3c01      	subs	r4, #1
 8007806:	e7eb      	b.n	80077e0 <quorem+0xe4>
 8007808:	2000      	movs	r0, #0
 800780a:	e7ee      	b.n	80077ea <quorem+0xee>
 800780c:	0000      	movs	r0, r0
	...

08007810 <_dtoa_r>:
 8007810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007814:	ed2d 8b04 	vpush	{d8-d9}
 8007818:	69c5      	ldr	r5, [r0, #28]
 800781a:	b093      	sub	sp, #76	; 0x4c
 800781c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8007820:	ec57 6b10 	vmov	r6, r7, d0
 8007824:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007828:	9107      	str	r1, [sp, #28]
 800782a:	4604      	mov	r4, r0
 800782c:	920a      	str	r2, [sp, #40]	; 0x28
 800782e:	930d      	str	r3, [sp, #52]	; 0x34
 8007830:	b975      	cbnz	r5, 8007850 <_dtoa_r+0x40>
 8007832:	2010      	movs	r0, #16
 8007834:	f7fe ff7e 	bl	8006734 <malloc>
 8007838:	4602      	mov	r2, r0
 800783a:	61e0      	str	r0, [r4, #28]
 800783c:	b920      	cbnz	r0, 8007848 <_dtoa_r+0x38>
 800783e:	4bae      	ldr	r3, [pc, #696]	; (8007af8 <_dtoa_r+0x2e8>)
 8007840:	21ef      	movs	r1, #239	; 0xef
 8007842:	48ae      	ldr	r0, [pc, #696]	; (8007afc <_dtoa_r+0x2ec>)
 8007844:	f7ff ff3c 	bl	80076c0 <__assert_func>
 8007848:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800784c:	6005      	str	r5, [r0, #0]
 800784e:	60c5      	str	r5, [r0, #12]
 8007850:	69e3      	ldr	r3, [r4, #28]
 8007852:	6819      	ldr	r1, [r3, #0]
 8007854:	b151      	cbz	r1, 800786c <_dtoa_r+0x5c>
 8007856:	685a      	ldr	r2, [r3, #4]
 8007858:	604a      	str	r2, [r1, #4]
 800785a:	2301      	movs	r3, #1
 800785c:	4093      	lsls	r3, r2
 800785e:	608b      	str	r3, [r1, #8]
 8007860:	4620      	mov	r0, r4
 8007862:	f000 fe53 	bl	800850c <_Bfree>
 8007866:	69e3      	ldr	r3, [r4, #28]
 8007868:	2200      	movs	r2, #0
 800786a:	601a      	str	r2, [r3, #0]
 800786c:	1e3b      	subs	r3, r7, #0
 800786e:	bfbb      	ittet	lt
 8007870:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007874:	9303      	strlt	r3, [sp, #12]
 8007876:	2300      	movge	r3, #0
 8007878:	2201      	movlt	r2, #1
 800787a:	bfac      	ite	ge
 800787c:	f8c8 3000 	strge.w	r3, [r8]
 8007880:	f8c8 2000 	strlt.w	r2, [r8]
 8007884:	4b9e      	ldr	r3, [pc, #632]	; (8007b00 <_dtoa_r+0x2f0>)
 8007886:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800788a:	ea33 0308 	bics.w	r3, r3, r8
 800788e:	d11b      	bne.n	80078c8 <_dtoa_r+0xb8>
 8007890:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007892:	f242 730f 	movw	r3, #9999	; 0x270f
 8007896:	6013      	str	r3, [r2, #0]
 8007898:	f3c8 0313 	ubfx	r3, r8, #0, #20
 800789c:	4333      	orrs	r3, r6
 800789e:	f000 8593 	beq.w	80083c8 <_dtoa_r+0xbb8>
 80078a2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80078a4:	b963      	cbnz	r3, 80078c0 <_dtoa_r+0xb0>
 80078a6:	4b97      	ldr	r3, [pc, #604]	; (8007b04 <_dtoa_r+0x2f4>)
 80078a8:	e027      	b.n	80078fa <_dtoa_r+0xea>
 80078aa:	4b97      	ldr	r3, [pc, #604]	; (8007b08 <_dtoa_r+0x2f8>)
 80078ac:	9300      	str	r3, [sp, #0]
 80078ae:	3308      	adds	r3, #8
 80078b0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80078b2:	6013      	str	r3, [r2, #0]
 80078b4:	9800      	ldr	r0, [sp, #0]
 80078b6:	b013      	add	sp, #76	; 0x4c
 80078b8:	ecbd 8b04 	vpop	{d8-d9}
 80078bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078c0:	4b90      	ldr	r3, [pc, #576]	; (8007b04 <_dtoa_r+0x2f4>)
 80078c2:	9300      	str	r3, [sp, #0]
 80078c4:	3303      	adds	r3, #3
 80078c6:	e7f3      	b.n	80078b0 <_dtoa_r+0xa0>
 80078c8:	ed9d 7b02 	vldr	d7, [sp, #8]
 80078cc:	2200      	movs	r2, #0
 80078ce:	ec51 0b17 	vmov	r0, r1, d7
 80078d2:	eeb0 8a47 	vmov.f32	s16, s14
 80078d6:	eef0 8a67 	vmov.f32	s17, s15
 80078da:	2300      	movs	r3, #0
 80078dc:	f7f9 f8fc 	bl	8000ad8 <__aeabi_dcmpeq>
 80078e0:	4681      	mov	r9, r0
 80078e2:	b160      	cbz	r0, 80078fe <_dtoa_r+0xee>
 80078e4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80078e6:	2301      	movs	r3, #1
 80078e8:	6013      	str	r3, [r2, #0]
 80078ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80078ec:	2b00      	cmp	r3, #0
 80078ee:	f000 8568 	beq.w	80083c2 <_dtoa_r+0xbb2>
 80078f2:	4b86      	ldr	r3, [pc, #536]	; (8007b0c <_dtoa_r+0x2fc>)
 80078f4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80078f6:	6013      	str	r3, [r2, #0]
 80078f8:	3b01      	subs	r3, #1
 80078fa:	9300      	str	r3, [sp, #0]
 80078fc:	e7da      	b.n	80078b4 <_dtoa_r+0xa4>
 80078fe:	aa10      	add	r2, sp, #64	; 0x40
 8007900:	a911      	add	r1, sp, #68	; 0x44
 8007902:	4620      	mov	r0, r4
 8007904:	eeb0 0a48 	vmov.f32	s0, s16
 8007908:	eef0 0a68 	vmov.f32	s1, s17
 800790c:	f001 f8e0 	bl	8008ad0 <__d2b>
 8007910:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8007914:	4682      	mov	sl, r0
 8007916:	2d00      	cmp	r5, #0
 8007918:	d07f      	beq.n	8007a1a <_dtoa_r+0x20a>
 800791a:	ee18 3a90 	vmov	r3, s17
 800791e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007922:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007926:	ec51 0b18 	vmov	r0, r1, d8
 800792a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800792e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007932:	f8cd 9038 	str.w	r9, [sp, #56]	; 0x38
 8007936:	4619      	mov	r1, r3
 8007938:	2200      	movs	r2, #0
 800793a:	4b75      	ldr	r3, [pc, #468]	; (8007b10 <_dtoa_r+0x300>)
 800793c:	f7f8 fcac 	bl	8000298 <__aeabi_dsub>
 8007940:	a367      	add	r3, pc, #412	; (adr r3, 8007ae0 <_dtoa_r+0x2d0>)
 8007942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007946:	f7f8 fe5f 	bl	8000608 <__aeabi_dmul>
 800794a:	a367      	add	r3, pc, #412	; (adr r3, 8007ae8 <_dtoa_r+0x2d8>)
 800794c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007950:	f7f8 fca4 	bl	800029c <__adddf3>
 8007954:	4606      	mov	r6, r0
 8007956:	4628      	mov	r0, r5
 8007958:	460f      	mov	r7, r1
 800795a:	f7f8 fdeb 	bl	8000534 <__aeabi_i2d>
 800795e:	a364      	add	r3, pc, #400	; (adr r3, 8007af0 <_dtoa_r+0x2e0>)
 8007960:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007964:	f7f8 fe50 	bl	8000608 <__aeabi_dmul>
 8007968:	4602      	mov	r2, r0
 800796a:	460b      	mov	r3, r1
 800796c:	4630      	mov	r0, r6
 800796e:	4639      	mov	r1, r7
 8007970:	f7f8 fc94 	bl	800029c <__adddf3>
 8007974:	4606      	mov	r6, r0
 8007976:	460f      	mov	r7, r1
 8007978:	f7f9 f8f6 	bl	8000b68 <__aeabi_d2iz>
 800797c:	2200      	movs	r2, #0
 800797e:	4683      	mov	fp, r0
 8007980:	2300      	movs	r3, #0
 8007982:	4630      	mov	r0, r6
 8007984:	4639      	mov	r1, r7
 8007986:	f7f9 f8b1 	bl	8000aec <__aeabi_dcmplt>
 800798a:	b148      	cbz	r0, 80079a0 <_dtoa_r+0x190>
 800798c:	4658      	mov	r0, fp
 800798e:	f7f8 fdd1 	bl	8000534 <__aeabi_i2d>
 8007992:	4632      	mov	r2, r6
 8007994:	463b      	mov	r3, r7
 8007996:	f7f9 f89f 	bl	8000ad8 <__aeabi_dcmpeq>
 800799a:	b908      	cbnz	r0, 80079a0 <_dtoa_r+0x190>
 800799c:	f10b 3bff 	add.w	fp, fp, #4294967295
 80079a0:	f1bb 0f16 	cmp.w	fp, #22
 80079a4:	d857      	bhi.n	8007a56 <_dtoa_r+0x246>
 80079a6:	4b5b      	ldr	r3, [pc, #364]	; (8007b14 <_dtoa_r+0x304>)
 80079a8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80079ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079b0:	ec51 0b18 	vmov	r0, r1, d8
 80079b4:	f7f9 f89a 	bl	8000aec <__aeabi_dcmplt>
 80079b8:	2800      	cmp	r0, #0
 80079ba:	d04e      	beq.n	8007a5a <_dtoa_r+0x24a>
 80079bc:	f10b 3bff 	add.w	fp, fp, #4294967295
 80079c0:	2300      	movs	r3, #0
 80079c2:	930c      	str	r3, [sp, #48]	; 0x30
 80079c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80079c6:	1b5b      	subs	r3, r3, r5
 80079c8:	1e5a      	subs	r2, r3, #1
 80079ca:	bf45      	ittet	mi
 80079cc:	f1c3 0301 	rsbmi	r3, r3, #1
 80079d0:	9305      	strmi	r3, [sp, #20]
 80079d2:	2300      	movpl	r3, #0
 80079d4:	2300      	movmi	r3, #0
 80079d6:	9206      	str	r2, [sp, #24]
 80079d8:	bf54      	ite	pl
 80079da:	9305      	strpl	r3, [sp, #20]
 80079dc:	9306      	strmi	r3, [sp, #24]
 80079de:	f1bb 0f00 	cmp.w	fp, #0
 80079e2:	db3c      	blt.n	8007a5e <_dtoa_r+0x24e>
 80079e4:	9b06      	ldr	r3, [sp, #24]
 80079e6:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 80079ea:	445b      	add	r3, fp
 80079ec:	9306      	str	r3, [sp, #24]
 80079ee:	2300      	movs	r3, #0
 80079f0:	9308      	str	r3, [sp, #32]
 80079f2:	9b07      	ldr	r3, [sp, #28]
 80079f4:	2b09      	cmp	r3, #9
 80079f6:	d868      	bhi.n	8007aca <_dtoa_r+0x2ba>
 80079f8:	2b05      	cmp	r3, #5
 80079fa:	bfc4      	itt	gt
 80079fc:	3b04      	subgt	r3, #4
 80079fe:	9307      	strgt	r3, [sp, #28]
 8007a00:	9b07      	ldr	r3, [sp, #28]
 8007a02:	f1a3 0302 	sub.w	r3, r3, #2
 8007a06:	bfcc      	ite	gt
 8007a08:	2500      	movgt	r5, #0
 8007a0a:	2501      	movle	r5, #1
 8007a0c:	2b03      	cmp	r3, #3
 8007a0e:	f200 8085 	bhi.w	8007b1c <_dtoa_r+0x30c>
 8007a12:	e8df f003 	tbb	[pc, r3]
 8007a16:	3b2e      	.short	0x3b2e
 8007a18:	5839      	.short	0x5839
 8007a1a:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007a1e:	441d      	add	r5, r3
 8007a20:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007a24:	2b20      	cmp	r3, #32
 8007a26:	bfc1      	itttt	gt
 8007a28:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007a2c:	fa08 f803 	lslgt.w	r8, r8, r3
 8007a30:	f205 4312 	addwgt	r3, r5, #1042	; 0x412
 8007a34:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007a38:	bfd6      	itet	le
 8007a3a:	f1c3 0320 	rsble	r3, r3, #32
 8007a3e:	ea48 0003 	orrgt.w	r0, r8, r3
 8007a42:	fa06 f003 	lslle.w	r0, r6, r3
 8007a46:	f7f8 fd65 	bl	8000514 <__aeabi_ui2d>
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007a50:	3d01      	subs	r5, #1
 8007a52:	920e      	str	r2, [sp, #56]	; 0x38
 8007a54:	e76f      	b.n	8007936 <_dtoa_r+0x126>
 8007a56:	2301      	movs	r3, #1
 8007a58:	e7b3      	b.n	80079c2 <_dtoa_r+0x1b2>
 8007a5a:	900c      	str	r0, [sp, #48]	; 0x30
 8007a5c:	e7b2      	b.n	80079c4 <_dtoa_r+0x1b4>
 8007a5e:	9b05      	ldr	r3, [sp, #20]
 8007a60:	eba3 030b 	sub.w	r3, r3, fp
 8007a64:	9305      	str	r3, [sp, #20]
 8007a66:	f1cb 0300 	rsb	r3, fp, #0
 8007a6a:	9308      	str	r3, [sp, #32]
 8007a6c:	2300      	movs	r3, #0
 8007a6e:	930b      	str	r3, [sp, #44]	; 0x2c
 8007a70:	e7bf      	b.n	80079f2 <_dtoa_r+0x1e2>
 8007a72:	2300      	movs	r3, #0
 8007a74:	9309      	str	r3, [sp, #36]	; 0x24
 8007a76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	dc52      	bgt.n	8007b22 <_dtoa_r+0x312>
 8007a7c:	2301      	movs	r3, #1
 8007a7e:	9301      	str	r3, [sp, #4]
 8007a80:	9304      	str	r3, [sp, #16]
 8007a82:	461a      	mov	r2, r3
 8007a84:	920a      	str	r2, [sp, #40]	; 0x28
 8007a86:	e00b      	b.n	8007aa0 <_dtoa_r+0x290>
 8007a88:	2301      	movs	r3, #1
 8007a8a:	e7f3      	b.n	8007a74 <_dtoa_r+0x264>
 8007a8c:	2300      	movs	r3, #0
 8007a8e:	9309      	str	r3, [sp, #36]	; 0x24
 8007a90:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a92:	445b      	add	r3, fp
 8007a94:	9301      	str	r3, [sp, #4]
 8007a96:	3301      	adds	r3, #1
 8007a98:	2b01      	cmp	r3, #1
 8007a9a:	9304      	str	r3, [sp, #16]
 8007a9c:	bfb8      	it	lt
 8007a9e:	2301      	movlt	r3, #1
 8007aa0:	69e0      	ldr	r0, [r4, #28]
 8007aa2:	2100      	movs	r1, #0
 8007aa4:	2204      	movs	r2, #4
 8007aa6:	f102 0614 	add.w	r6, r2, #20
 8007aaa:	429e      	cmp	r6, r3
 8007aac:	d93d      	bls.n	8007b2a <_dtoa_r+0x31a>
 8007aae:	6041      	str	r1, [r0, #4]
 8007ab0:	4620      	mov	r0, r4
 8007ab2:	f000 fceb 	bl	800848c <_Balloc>
 8007ab6:	9000      	str	r0, [sp, #0]
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	d139      	bne.n	8007b30 <_dtoa_r+0x320>
 8007abc:	4b16      	ldr	r3, [pc, #88]	; (8007b18 <_dtoa_r+0x308>)
 8007abe:	4602      	mov	r2, r0
 8007ac0:	f240 11af 	movw	r1, #431	; 0x1af
 8007ac4:	e6bd      	b.n	8007842 <_dtoa_r+0x32>
 8007ac6:	2301      	movs	r3, #1
 8007ac8:	e7e1      	b.n	8007a8e <_dtoa_r+0x27e>
 8007aca:	2501      	movs	r5, #1
 8007acc:	2300      	movs	r3, #0
 8007ace:	9307      	str	r3, [sp, #28]
 8007ad0:	9509      	str	r5, [sp, #36]	; 0x24
 8007ad2:	f04f 33ff 	mov.w	r3, #4294967295
 8007ad6:	9301      	str	r3, [sp, #4]
 8007ad8:	9304      	str	r3, [sp, #16]
 8007ada:	2200      	movs	r2, #0
 8007adc:	2312      	movs	r3, #18
 8007ade:	e7d1      	b.n	8007a84 <_dtoa_r+0x274>
 8007ae0:	636f4361 	.word	0x636f4361
 8007ae4:	3fd287a7 	.word	0x3fd287a7
 8007ae8:	8b60c8b3 	.word	0x8b60c8b3
 8007aec:	3fc68a28 	.word	0x3fc68a28
 8007af0:	509f79fb 	.word	0x509f79fb
 8007af4:	3fd34413 	.word	0x3fd34413
 8007af8:	0800ab69 	.word	0x0800ab69
 8007afc:	0800ac23 	.word	0x0800ac23
 8007b00:	7ff00000 	.word	0x7ff00000
 8007b04:	0800ac1f 	.word	0x0800ac1f
 8007b08:	0800ac16 	.word	0x0800ac16
 8007b0c:	0800ab46 	.word	0x0800ab46
 8007b10:	3ff80000 	.word	0x3ff80000
 8007b14:	0800ad10 	.word	0x0800ad10
 8007b18:	0800ac7b 	.word	0x0800ac7b
 8007b1c:	2301      	movs	r3, #1
 8007b1e:	9309      	str	r3, [sp, #36]	; 0x24
 8007b20:	e7d7      	b.n	8007ad2 <_dtoa_r+0x2c2>
 8007b22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b24:	9301      	str	r3, [sp, #4]
 8007b26:	9304      	str	r3, [sp, #16]
 8007b28:	e7ba      	b.n	8007aa0 <_dtoa_r+0x290>
 8007b2a:	3101      	adds	r1, #1
 8007b2c:	0052      	lsls	r2, r2, #1
 8007b2e:	e7ba      	b.n	8007aa6 <_dtoa_r+0x296>
 8007b30:	69e3      	ldr	r3, [r4, #28]
 8007b32:	9a00      	ldr	r2, [sp, #0]
 8007b34:	601a      	str	r2, [r3, #0]
 8007b36:	9b04      	ldr	r3, [sp, #16]
 8007b38:	2b0e      	cmp	r3, #14
 8007b3a:	f200 80a8 	bhi.w	8007c8e <_dtoa_r+0x47e>
 8007b3e:	2d00      	cmp	r5, #0
 8007b40:	f000 80a5 	beq.w	8007c8e <_dtoa_r+0x47e>
 8007b44:	f1bb 0f00 	cmp.w	fp, #0
 8007b48:	dd38      	ble.n	8007bbc <_dtoa_r+0x3ac>
 8007b4a:	4bc0      	ldr	r3, [pc, #768]	; (8007e4c <_dtoa_r+0x63c>)
 8007b4c:	f00b 020f 	and.w	r2, fp, #15
 8007b50:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007b54:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007b58:	e9d3 6700 	ldrd	r6, r7, [r3]
 8007b5c:	ea4f 182b 	mov.w	r8, fp, asr #4
 8007b60:	d019      	beq.n	8007b96 <_dtoa_r+0x386>
 8007b62:	4bbb      	ldr	r3, [pc, #748]	; (8007e50 <_dtoa_r+0x640>)
 8007b64:	ec51 0b18 	vmov	r0, r1, d8
 8007b68:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007b6c:	f7f8 fe76 	bl	800085c <__aeabi_ddiv>
 8007b70:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b74:	f008 080f 	and.w	r8, r8, #15
 8007b78:	2503      	movs	r5, #3
 8007b7a:	f8df 92d4 	ldr.w	r9, [pc, #724]	; 8007e50 <_dtoa_r+0x640>
 8007b7e:	f1b8 0f00 	cmp.w	r8, #0
 8007b82:	d10a      	bne.n	8007b9a <_dtoa_r+0x38a>
 8007b84:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007b88:	4632      	mov	r2, r6
 8007b8a:	463b      	mov	r3, r7
 8007b8c:	f7f8 fe66 	bl	800085c <__aeabi_ddiv>
 8007b90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007b94:	e02b      	b.n	8007bee <_dtoa_r+0x3de>
 8007b96:	2502      	movs	r5, #2
 8007b98:	e7ef      	b.n	8007b7a <_dtoa_r+0x36a>
 8007b9a:	f018 0f01 	tst.w	r8, #1
 8007b9e:	d008      	beq.n	8007bb2 <_dtoa_r+0x3a2>
 8007ba0:	4630      	mov	r0, r6
 8007ba2:	4639      	mov	r1, r7
 8007ba4:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007ba8:	f7f8 fd2e 	bl	8000608 <__aeabi_dmul>
 8007bac:	3501      	adds	r5, #1
 8007bae:	4606      	mov	r6, r0
 8007bb0:	460f      	mov	r7, r1
 8007bb2:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007bb6:	f109 0908 	add.w	r9, r9, #8
 8007bba:	e7e0      	b.n	8007b7e <_dtoa_r+0x36e>
 8007bbc:	f000 809f 	beq.w	8007cfe <_dtoa_r+0x4ee>
 8007bc0:	f1cb 0600 	rsb	r6, fp, #0
 8007bc4:	4ba1      	ldr	r3, [pc, #644]	; (8007e4c <_dtoa_r+0x63c>)
 8007bc6:	4fa2      	ldr	r7, [pc, #648]	; (8007e50 <_dtoa_r+0x640>)
 8007bc8:	f006 020f 	and.w	r2, r6, #15
 8007bcc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007bd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bd4:	ec51 0b18 	vmov	r0, r1, d8
 8007bd8:	f7f8 fd16 	bl	8000608 <__aeabi_dmul>
 8007bdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007be0:	1136      	asrs	r6, r6, #4
 8007be2:	2300      	movs	r3, #0
 8007be4:	2502      	movs	r5, #2
 8007be6:	2e00      	cmp	r6, #0
 8007be8:	d17e      	bne.n	8007ce8 <_dtoa_r+0x4d8>
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d1d0      	bne.n	8007b90 <_dtoa_r+0x380>
 8007bee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007bf0:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	f000 8084 	beq.w	8007d02 <_dtoa_r+0x4f2>
 8007bfa:	4b96      	ldr	r3, [pc, #600]	; (8007e54 <_dtoa_r+0x644>)
 8007bfc:	2200      	movs	r2, #0
 8007bfe:	4640      	mov	r0, r8
 8007c00:	4649      	mov	r1, r9
 8007c02:	f7f8 ff73 	bl	8000aec <__aeabi_dcmplt>
 8007c06:	2800      	cmp	r0, #0
 8007c08:	d07b      	beq.n	8007d02 <_dtoa_r+0x4f2>
 8007c0a:	9b04      	ldr	r3, [sp, #16]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d078      	beq.n	8007d02 <_dtoa_r+0x4f2>
 8007c10:	9b01      	ldr	r3, [sp, #4]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	dd39      	ble.n	8007c8a <_dtoa_r+0x47a>
 8007c16:	4b90      	ldr	r3, [pc, #576]	; (8007e58 <_dtoa_r+0x648>)
 8007c18:	2200      	movs	r2, #0
 8007c1a:	4640      	mov	r0, r8
 8007c1c:	4649      	mov	r1, r9
 8007c1e:	f7f8 fcf3 	bl	8000608 <__aeabi_dmul>
 8007c22:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c26:	9e01      	ldr	r6, [sp, #4]
 8007c28:	f10b 37ff 	add.w	r7, fp, #4294967295
 8007c2c:	3501      	adds	r5, #1
 8007c2e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8007c32:	4628      	mov	r0, r5
 8007c34:	f7f8 fc7e 	bl	8000534 <__aeabi_i2d>
 8007c38:	4642      	mov	r2, r8
 8007c3a:	464b      	mov	r3, r9
 8007c3c:	f7f8 fce4 	bl	8000608 <__aeabi_dmul>
 8007c40:	4b86      	ldr	r3, [pc, #536]	; (8007e5c <_dtoa_r+0x64c>)
 8007c42:	2200      	movs	r2, #0
 8007c44:	f7f8 fb2a 	bl	800029c <__adddf3>
 8007c48:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8007c4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c50:	9303      	str	r3, [sp, #12]
 8007c52:	2e00      	cmp	r6, #0
 8007c54:	d158      	bne.n	8007d08 <_dtoa_r+0x4f8>
 8007c56:	4b82      	ldr	r3, [pc, #520]	; (8007e60 <_dtoa_r+0x650>)
 8007c58:	2200      	movs	r2, #0
 8007c5a:	4640      	mov	r0, r8
 8007c5c:	4649      	mov	r1, r9
 8007c5e:	f7f8 fb1b 	bl	8000298 <__aeabi_dsub>
 8007c62:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007c66:	4680      	mov	r8, r0
 8007c68:	4689      	mov	r9, r1
 8007c6a:	f7f8 ff5d 	bl	8000b28 <__aeabi_dcmpgt>
 8007c6e:	2800      	cmp	r0, #0
 8007c70:	f040 8296 	bne.w	80081a0 <_dtoa_r+0x990>
 8007c74:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 8007c78:	4640      	mov	r0, r8
 8007c7a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007c7e:	4649      	mov	r1, r9
 8007c80:	f7f8 ff34 	bl	8000aec <__aeabi_dcmplt>
 8007c84:	2800      	cmp	r0, #0
 8007c86:	f040 8289 	bne.w	800819c <_dtoa_r+0x98c>
 8007c8a:	ed8d 8b02 	vstr	d8, [sp, #8]
 8007c8e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	f2c0 814e 	blt.w	8007f32 <_dtoa_r+0x722>
 8007c96:	f1bb 0f0e 	cmp.w	fp, #14
 8007c9a:	f300 814a 	bgt.w	8007f32 <_dtoa_r+0x722>
 8007c9e:	4b6b      	ldr	r3, [pc, #428]	; (8007e4c <_dtoa_r+0x63c>)
 8007ca0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007ca4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8007ca8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	f280 80dc 	bge.w	8007e68 <_dtoa_r+0x658>
 8007cb0:	9b04      	ldr	r3, [sp, #16]
 8007cb2:	2b00      	cmp	r3, #0
 8007cb4:	f300 80d8 	bgt.w	8007e68 <_dtoa_r+0x658>
 8007cb8:	f040 826f 	bne.w	800819a <_dtoa_r+0x98a>
 8007cbc:	4b68      	ldr	r3, [pc, #416]	; (8007e60 <_dtoa_r+0x650>)
 8007cbe:	2200      	movs	r2, #0
 8007cc0:	4640      	mov	r0, r8
 8007cc2:	4649      	mov	r1, r9
 8007cc4:	f7f8 fca0 	bl	8000608 <__aeabi_dmul>
 8007cc8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8007ccc:	f7f8 ff22 	bl	8000b14 <__aeabi_dcmpge>
 8007cd0:	9e04      	ldr	r6, [sp, #16]
 8007cd2:	4637      	mov	r7, r6
 8007cd4:	2800      	cmp	r0, #0
 8007cd6:	f040 8245 	bne.w	8008164 <_dtoa_r+0x954>
 8007cda:	9d00      	ldr	r5, [sp, #0]
 8007cdc:	2331      	movs	r3, #49	; 0x31
 8007cde:	f805 3b01 	strb.w	r3, [r5], #1
 8007ce2:	f10b 0b01 	add.w	fp, fp, #1
 8007ce6:	e241      	b.n	800816c <_dtoa_r+0x95c>
 8007ce8:	07f2      	lsls	r2, r6, #31
 8007cea:	d505      	bpl.n	8007cf8 <_dtoa_r+0x4e8>
 8007cec:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007cf0:	f7f8 fc8a 	bl	8000608 <__aeabi_dmul>
 8007cf4:	3501      	adds	r5, #1
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	1076      	asrs	r6, r6, #1
 8007cfa:	3708      	adds	r7, #8
 8007cfc:	e773      	b.n	8007be6 <_dtoa_r+0x3d6>
 8007cfe:	2502      	movs	r5, #2
 8007d00:	e775      	b.n	8007bee <_dtoa_r+0x3de>
 8007d02:	9e04      	ldr	r6, [sp, #16]
 8007d04:	465f      	mov	r7, fp
 8007d06:	e792      	b.n	8007c2e <_dtoa_r+0x41e>
 8007d08:	9900      	ldr	r1, [sp, #0]
 8007d0a:	4b50      	ldr	r3, [pc, #320]	; (8007e4c <_dtoa_r+0x63c>)
 8007d0c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007d10:	4431      	add	r1, r6
 8007d12:	9102      	str	r1, [sp, #8]
 8007d14:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007d16:	eeb0 9a47 	vmov.f32	s18, s14
 8007d1a:	eef0 9a67 	vmov.f32	s19, s15
 8007d1e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8007d22:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8007d26:	2900      	cmp	r1, #0
 8007d28:	d044      	beq.n	8007db4 <_dtoa_r+0x5a4>
 8007d2a:	494e      	ldr	r1, [pc, #312]	; (8007e64 <_dtoa_r+0x654>)
 8007d2c:	2000      	movs	r0, #0
 8007d2e:	f7f8 fd95 	bl	800085c <__aeabi_ddiv>
 8007d32:	ec53 2b19 	vmov	r2, r3, d9
 8007d36:	f7f8 faaf 	bl	8000298 <__aeabi_dsub>
 8007d3a:	9d00      	ldr	r5, [sp, #0]
 8007d3c:	ec41 0b19 	vmov	d9, r0, r1
 8007d40:	4649      	mov	r1, r9
 8007d42:	4640      	mov	r0, r8
 8007d44:	f7f8 ff10 	bl	8000b68 <__aeabi_d2iz>
 8007d48:	4606      	mov	r6, r0
 8007d4a:	f7f8 fbf3 	bl	8000534 <__aeabi_i2d>
 8007d4e:	4602      	mov	r2, r0
 8007d50:	460b      	mov	r3, r1
 8007d52:	4640      	mov	r0, r8
 8007d54:	4649      	mov	r1, r9
 8007d56:	f7f8 fa9f 	bl	8000298 <__aeabi_dsub>
 8007d5a:	3630      	adds	r6, #48	; 0x30
 8007d5c:	f805 6b01 	strb.w	r6, [r5], #1
 8007d60:	ec53 2b19 	vmov	r2, r3, d9
 8007d64:	4680      	mov	r8, r0
 8007d66:	4689      	mov	r9, r1
 8007d68:	f7f8 fec0 	bl	8000aec <__aeabi_dcmplt>
 8007d6c:	2800      	cmp	r0, #0
 8007d6e:	d164      	bne.n	8007e3a <_dtoa_r+0x62a>
 8007d70:	4642      	mov	r2, r8
 8007d72:	464b      	mov	r3, r9
 8007d74:	4937      	ldr	r1, [pc, #220]	; (8007e54 <_dtoa_r+0x644>)
 8007d76:	2000      	movs	r0, #0
 8007d78:	f7f8 fa8e 	bl	8000298 <__aeabi_dsub>
 8007d7c:	ec53 2b19 	vmov	r2, r3, d9
 8007d80:	f7f8 feb4 	bl	8000aec <__aeabi_dcmplt>
 8007d84:	2800      	cmp	r0, #0
 8007d86:	f040 80b6 	bne.w	8007ef6 <_dtoa_r+0x6e6>
 8007d8a:	9b02      	ldr	r3, [sp, #8]
 8007d8c:	429d      	cmp	r5, r3
 8007d8e:	f43f af7c 	beq.w	8007c8a <_dtoa_r+0x47a>
 8007d92:	4b31      	ldr	r3, [pc, #196]	; (8007e58 <_dtoa_r+0x648>)
 8007d94:	ec51 0b19 	vmov	r0, r1, d9
 8007d98:	2200      	movs	r2, #0
 8007d9a:	f7f8 fc35 	bl	8000608 <__aeabi_dmul>
 8007d9e:	4b2e      	ldr	r3, [pc, #184]	; (8007e58 <_dtoa_r+0x648>)
 8007da0:	ec41 0b19 	vmov	d9, r0, r1
 8007da4:	2200      	movs	r2, #0
 8007da6:	4640      	mov	r0, r8
 8007da8:	4649      	mov	r1, r9
 8007daa:	f7f8 fc2d 	bl	8000608 <__aeabi_dmul>
 8007dae:	4680      	mov	r8, r0
 8007db0:	4689      	mov	r9, r1
 8007db2:	e7c5      	b.n	8007d40 <_dtoa_r+0x530>
 8007db4:	ec51 0b17 	vmov	r0, r1, d7
 8007db8:	f7f8 fc26 	bl	8000608 <__aeabi_dmul>
 8007dbc:	9b02      	ldr	r3, [sp, #8]
 8007dbe:	9d00      	ldr	r5, [sp, #0]
 8007dc0:	930f      	str	r3, [sp, #60]	; 0x3c
 8007dc2:	ec41 0b19 	vmov	d9, r0, r1
 8007dc6:	4649      	mov	r1, r9
 8007dc8:	4640      	mov	r0, r8
 8007dca:	f7f8 fecd 	bl	8000b68 <__aeabi_d2iz>
 8007dce:	4606      	mov	r6, r0
 8007dd0:	f7f8 fbb0 	bl	8000534 <__aeabi_i2d>
 8007dd4:	3630      	adds	r6, #48	; 0x30
 8007dd6:	4602      	mov	r2, r0
 8007dd8:	460b      	mov	r3, r1
 8007dda:	4640      	mov	r0, r8
 8007ddc:	4649      	mov	r1, r9
 8007dde:	f7f8 fa5b 	bl	8000298 <__aeabi_dsub>
 8007de2:	f805 6b01 	strb.w	r6, [r5], #1
 8007de6:	9b02      	ldr	r3, [sp, #8]
 8007de8:	429d      	cmp	r5, r3
 8007dea:	4680      	mov	r8, r0
 8007dec:	4689      	mov	r9, r1
 8007dee:	f04f 0200 	mov.w	r2, #0
 8007df2:	d124      	bne.n	8007e3e <_dtoa_r+0x62e>
 8007df4:	4b1b      	ldr	r3, [pc, #108]	; (8007e64 <_dtoa_r+0x654>)
 8007df6:	ec51 0b19 	vmov	r0, r1, d9
 8007dfa:	f7f8 fa4f 	bl	800029c <__adddf3>
 8007dfe:	4602      	mov	r2, r0
 8007e00:	460b      	mov	r3, r1
 8007e02:	4640      	mov	r0, r8
 8007e04:	4649      	mov	r1, r9
 8007e06:	f7f8 fe8f 	bl	8000b28 <__aeabi_dcmpgt>
 8007e0a:	2800      	cmp	r0, #0
 8007e0c:	d173      	bne.n	8007ef6 <_dtoa_r+0x6e6>
 8007e0e:	ec53 2b19 	vmov	r2, r3, d9
 8007e12:	4914      	ldr	r1, [pc, #80]	; (8007e64 <_dtoa_r+0x654>)
 8007e14:	2000      	movs	r0, #0
 8007e16:	f7f8 fa3f 	bl	8000298 <__aeabi_dsub>
 8007e1a:	4602      	mov	r2, r0
 8007e1c:	460b      	mov	r3, r1
 8007e1e:	4640      	mov	r0, r8
 8007e20:	4649      	mov	r1, r9
 8007e22:	f7f8 fe63 	bl	8000aec <__aeabi_dcmplt>
 8007e26:	2800      	cmp	r0, #0
 8007e28:	f43f af2f 	beq.w	8007c8a <_dtoa_r+0x47a>
 8007e2c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8007e2e:	1e6b      	subs	r3, r5, #1
 8007e30:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e32:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8007e36:	2b30      	cmp	r3, #48	; 0x30
 8007e38:	d0f8      	beq.n	8007e2c <_dtoa_r+0x61c>
 8007e3a:	46bb      	mov	fp, r7
 8007e3c:	e04a      	b.n	8007ed4 <_dtoa_r+0x6c4>
 8007e3e:	4b06      	ldr	r3, [pc, #24]	; (8007e58 <_dtoa_r+0x648>)
 8007e40:	f7f8 fbe2 	bl	8000608 <__aeabi_dmul>
 8007e44:	4680      	mov	r8, r0
 8007e46:	4689      	mov	r9, r1
 8007e48:	e7bd      	b.n	8007dc6 <_dtoa_r+0x5b6>
 8007e4a:	bf00      	nop
 8007e4c:	0800ad10 	.word	0x0800ad10
 8007e50:	0800ace8 	.word	0x0800ace8
 8007e54:	3ff00000 	.word	0x3ff00000
 8007e58:	40240000 	.word	0x40240000
 8007e5c:	401c0000 	.word	0x401c0000
 8007e60:	40140000 	.word	0x40140000
 8007e64:	3fe00000 	.word	0x3fe00000
 8007e68:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8007e6c:	9d00      	ldr	r5, [sp, #0]
 8007e6e:	4642      	mov	r2, r8
 8007e70:	464b      	mov	r3, r9
 8007e72:	4630      	mov	r0, r6
 8007e74:	4639      	mov	r1, r7
 8007e76:	f7f8 fcf1 	bl	800085c <__aeabi_ddiv>
 8007e7a:	f7f8 fe75 	bl	8000b68 <__aeabi_d2iz>
 8007e7e:	9001      	str	r0, [sp, #4]
 8007e80:	f7f8 fb58 	bl	8000534 <__aeabi_i2d>
 8007e84:	4642      	mov	r2, r8
 8007e86:	464b      	mov	r3, r9
 8007e88:	f7f8 fbbe 	bl	8000608 <__aeabi_dmul>
 8007e8c:	4602      	mov	r2, r0
 8007e8e:	460b      	mov	r3, r1
 8007e90:	4630      	mov	r0, r6
 8007e92:	4639      	mov	r1, r7
 8007e94:	f7f8 fa00 	bl	8000298 <__aeabi_dsub>
 8007e98:	9e01      	ldr	r6, [sp, #4]
 8007e9a:	9f04      	ldr	r7, [sp, #16]
 8007e9c:	3630      	adds	r6, #48	; 0x30
 8007e9e:	f805 6b01 	strb.w	r6, [r5], #1
 8007ea2:	9e00      	ldr	r6, [sp, #0]
 8007ea4:	1bae      	subs	r6, r5, r6
 8007ea6:	42b7      	cmp	r7, r6
 8007ea8:	4602      	mov	r2, r0
 8007eaa:	460b      	mov	r3, r1
 8007eac:	d134      	bne.n	8007f18 <_dtoa_r+0x708>
 8007eae:	f7f8 f9f5 	bl	800029c <__adddf3>
 8007eb2:	4642      	mov	r2, r8
 8007eb4:	464b      	mov	r3, r9
 8007eb6:	4606      	mov	r6, r0
 8007eb8:	460f      	mov	r7, r1
 8007eba:	f7f8 fe35 	bl	8000b28 <__aeabi_dcmpgt>
 8007ebe:	b9c8      	cbnz	r0, 8007ef4 <_dtoa_r+0x6e4>
 8007ec0:	4642      	mov	r2, r8
 8007ec2:	464b      	mov	r3, r9
 8007ec4:	4630      	mov	r0, r6
 8007ec6:	4639      	mov	r1, r7
 8007ec8:	f7f8 fe06 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ecc:	b110      	cbz	r0, 8007ed4 <_dtoa_r+0x6c4>
 8007ece:	9b01      	ldr	r3, [sp, #4]
 8007ed0:	07db      	lsls	r3, r3, #31
 8007ed2:	d40f      	bmi.n	8007ef4 <_dtoa_r+0x6e4>
 8007ed4:	4651      	mov	r1, sl
 8007ed6:	4620      	mov	r0, r4
 8007ed8:	f000 fb18 	bl	800850c <_Bfree>
 8007edc:	2300      	movs	r3, #0
 8007ede:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007ee0:	702b      	strb	r3, [r5, #0]
 8007ee2:	f10b 0301 	add.w	r3, fp, #1
 8007ee6:	6013      	str	r3, [r2, #0]
 8007ee8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	f43f ace2 	beq.w	80078b4 <_dtoa_r+0xa4>
 8007ef0:	601d      	str	r5, [r3, #0]
 8007ef2:	e4df      	b.n	80078b4 <_dtoa_r+0xa4>
 8007ef4:	465f      	mov	r7, fp
 8007ef6:	462b      	mov	r3, r5
 8007ef8:	461d      	mov	r5, r3
 8007efa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007efe:	2a39      	cmp	r2, #57	; 0x39
 8007f00:	d106      	bne.n	8007f10 <_dtoa_r+0x700>
 8007f02:	9a00      	ldr	r2, [sp, #0]
 8007f04:	429a      	cmp	r2, r3
 8007f06:	d1f7      	bne.n	8007ef8 <_dtoa_r+0x6e8>
 8007f08:	9900      	ldr	r1, [sp, #0]
 8007f0a:	2230      	movs	r2, #48	; 0x30
 8007f0c:	3701      	adds	r7, #1
 8007f0e:	700a      	strb	r2, [r1, #0]
 8007f10:	781a      	ldrb	r2, [r3, #0]
 8007f12:	3201      	adds	r2, #1
 8007f14:	701a      	strb	r2, [r3, #0]
 8007f16:	e790      	b.n	8007e3a <_dtoa_r+0x62a>
 8007f18:	4ba3      	ldr	r3, [pc, #652]	; (80081a8 <_dtoa_r+0x998>)
 8007f1a:	2200      	movs	r2, #0
 8007f1c:	f7f8 fb74 	bl	8000608 <__aeabi_dmul>
 8007f20:	2200      	movs	r2, #0
 8007f22:	2300      	movs	r3, #0
 8007f24:	4606      	mov	r6, r0
 8007f26:	460f      	mov	r7, r1
 8007f28:	f7f8 fdd6 	bl	8000ad8 <__aeabi_dcmpeq>
 8007f2c:	2800      	cmp	r0, #0
 8007f2e:	d09e      	beq.n	8007e6e <_dtoa_r+0x65e>
 8007f30:	e7d0      	b.n	8007ed4 <_dtoa_r+0x6c4>
 8007f32:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007f34:	2a00      	cmp	r2, #0
 8007f36:	f000 80ca 	beq.w	80080ce <_dtoa_r+0x8be>
 8007f3a:	9a07      	ldr	r2, [sp, #28]
 8007f3c:	2a01      	cmp	r2, #1
 8007f3e:	f300 80ad 	bgt.w	800809c <_dtoa_r+0x88c>
 8007f42:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007f44:	2a00      	cmp	r2, #0
 8007f46:	f000 80a5 	beq.w	8008094 <_dtoa_r+0x884>
 8007f4a:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8007f4e:	9e08      	ldr	r6, [sp, #32]
 8007f50:	9d05      	ldr	r5, [sp, #20]
 8007f52:	9a05      	ldr	r2, [sp, #20]
 8007f54:	441a      	add	r2, r3
 8007f56:	9205      	str	r2, [sp, #20]
 8007f58:	9a06      	ldr	r2, [sp, #24]
 8007f5a:	2101      	movs	r1, #1
 8007f5c:	441a      	add	r2, r3
 8007f5e:	4620      	mov	r0, r4
 8007f60:	9206      	str	r2, [sp, #24]
 8007f62:	f000 fb89 	bl	8008678 <__i2b>
 8007f66:	4607      	mov	r7, r0
 8007f68:	b165      	cbz	r5, 8007f84 <_dtoa_r+0x774>
 8007f6a:	9b06      	ldr	r3, [sp, #24]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	dd09      	ble.n	8007f84 <_dtoa_r+0x774>
 8007f70:	42ab      	cmp	r3, r5
 8007f72:	9a05      	ldr	r2, [sp, #20]
 8007f74:	bfa8      	it	ge
 8007f76:	462b      	movge	r3, r5
 8007f78:	1ad2      	subs	r2, r2, r3
 8007f7a:	9205      	str	r2, [sp, #20]
 8007f7c:	9a06      	ldr	r2, [sp, #24]
 8007f7e:	1aed      	subs	r5, r5, r3
 8007f80:	1ad3      	subs	r3, r2, r3
 8007f82:	9306      	str	r3, [sp, #24]
 8007f84:	9b08      	ldr	r3, [sp, #32]
 8007f86:	b1f3      	cbz	r3, 8007fc6 <_dtoa_r+0x7b6>
 8007f88:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	f000 80a3 	beq.w	80080d6 <_dtoa_r+0x8c6>
 8007f90:	2e00      	cmp	r6, #0
 8007f92:	dd10      	ble.n	8007fb6 <_dtoa_r+0x7a6>
 8007f94:	4639      	mov	r1, r7
 8007f96:	4632      	mov	r2, r6
 8007f98:	4620      	mov	r0, r4
 8007f9a:	f000 fc2d 	bl	80087f8 <__pow5mult>
 8007f9e:	4652      	mov	r2, sl
 8007fa0:	4601      	mov	r1, r0
 8007fa2:	4607      	mov	r7, r0
 8007fa4:	4620      	mov	r0, r4
 8007fa6:	f000 fb7d 	bl	80086a4 <__multiply>
 8007faa:	4651      	mov	r1, sl
 8007fac:	4680      	mov	r8, r0
 8007fae:	4620      	mov	r0, r4
 8007fb0:	f000 faac 	bl	800850c <_Bfree>
 8007fb4:	46c2      	mov	sl, r8
 8007fb6:	9b08      	ldr	r3, [sp, #32]
 8007fb8:	1b9a      	subs	r2, r3, r6
 8007fba:	d004      	beq.n	8007fc6 <_dtoa_r+0x7b6>
 8007fbc:	4651      	mov	r1, sl
 8007fbe:	4620      	mov	r0, r4
 8007fc0:	f000 fc1a 	bl	80087f8 <__pow5mult>
 8007fc4:	4682      	mov	sl, r0
 8007fc6:	2101      	movs	r1, #1
 8007fc8:	4620      	mov	r0, r4
 8007fca:	f000 fb55 	bl	8008678 <__i2b>
 8007fce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	4606      	mov	r6, r0
 8007fd4:	f340 8081 	ble.w	80080da <_dtoa_r+0x8ca>
 8007fd8:	461a      	mov	r2, r3
 8007fda:	4601      	mov	r1, r0
 8007fdc:	4620      	mov	r0, r4
 8007fde:	f000 fc0b 	bl	80087f8 <__pow5mult>
 8007fe2:	9b07      	ldr	r3, [sp, #28]
 8007fe4:	2b01      	cmp	r3, #1
 8007fe6:	4606      	mov	r6, r0
 8007fe8:	dd7a      	ble.n	80080e0 <_dtoa_r+0x8d0>
 8007fea:	f04f 0800 	mov.w	r8, #0
 8007fee:	6933      	ldr	r3, [r6, #16]
 8007ff0:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8007ff4:	6918      	ldr	r0, [r3, #16]
 8007ff6:	f000 faf1 	bl	80085dc <__hi0bits>
 8007ffa:	f1c0 0020 	rsb	r0, r0, #32
 8007ffe:	9b06      	ldr	r3, [sp, #24]
 8008000:	4418      	add	r0, r3
 8008002:	f010 001f 	ands.w	r0, r0, #31
 8008006:	f000 8094 	beq.w	8008132 <_dtoa_r+0x922>
 800800a:	f1c0 0320 	rsb	r3, r0, #32
 800800e:	2b04      	cmp	r3, #4
 8008010:	f340 8085 	ble.w	800811e <_dtoa_r+0x90e>
 8008014:	9b05      	ldr	r3, [sp, #20]
 8008016:	f1c0 001c 	rsb	r0, r0, #28
 800801a:	4403      	add	r3, r0
 800801c:	9305      	str	r3, [sp, #20]
 800801e:	9b06      	ldr	r3, [sp, #24]
 8008020:	4403      	add	r3, r0
 8008022:	4405      	add	r5, r0
 8008024:	9306      	str	r3, [sp, #24]
 8008026:	9b05      	ldr	r3, [sp, #20]
 8008028:	2b00      	cmp	r3, #0
 800802a:	dd05      	ble.n	8008038 <_dtoa_r+0x828>
 800802c:	4651      	mov	r1, sl
 800802e:	461a      	mov	r2, r3
 8008030:	4620      	mov	r0, r4
 8008032:	f000 fc3b 	bl	80088ac <__lshift>
 8008036:	4682      	mov	sl, r0
 8008038:	9b06      	ldr	r3, [sp, #24]
 800803a:	2b00      	cmp	r3, #0
 800803c:	dd05      	ble.n	800804a <_dtoa_r+0x83a>
 800803e:	4631      	mov	r1, r6
 8008040:	461a      	mov	r2, r3
 8008042:	4620      	mov	r0, r4
 8008044:	f000 fc32 	bl	80088ac <__lshift>
 8008048:	4606      	mov	r6, r0
 800804a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800804c:	2b00      	cmp	r3, #0
 800804e:	d072      	beq.n	8008136 <_dtoa_r+0x926>
 8008050:	4631      	mov	r1, r6
 8008052:	4650      	mov	r0, sl
 8008054:	f000 fc96 	bl	8008984 <__mcmp>
 8008058:	2800      	cmp	r0, #0
 800805a:	da6c      	bge.n	8008136 <_dtoa_r+0x926>
 800805c:	2300      	movs	r3, #0
 800805e:	4651      	mov	r1, sl
 8008060:	220a      	movs	r2, #10
 8008062:	4620      	mov	r0, r4
 8008064:	f000 fa74 	bl	8008550 <__multadd>
 8008068:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800806a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800806e:	4682      	mov	sl, r0
 8008070:	2b00      	cmp	r3, #0
 8008072:	f000 81b0 	beq.w	80083d6 <_dtoa_r+0xbc6>
 8008076:	2300      	movs	r3, #0
 8008078:	4639      	mov	r1, r7
 800807a:	220a      	movs	r2, #10
 800807c:	4620      	mov	r0, r4
 800807e:	f000 fa67 	bl	8008550 <__multadd>
 8008082:	9b01      	ldr	r3, [sp, #4]
 8008084:	2b00      	cmp	r3, #0
 8008086:	4607      	mov	r7, r0
 8008088:	f300 8096 	bgt.w	80081b8 <_dtoa_r+0x9a8>
 800808c:	9b07      	ldr	r3, [sp, #28]
 800808e:	2b02      	cmp	r3, #2
 8008090:	dc59      	bgt.n	8008146 <_dtoa_r+0x936>
 8008092:	e091      	b.n	80081b8 <_dtoa_r+0x9a8>
 8008094:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008096:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800809a:	e758      	b.n	8007f4e <_dtoa_r+0x73e>
 800809c:	9b04      	ldr	r3, [sp, #16]
 800809e:	1e5e      	subs	r6, r3, #1
 80080a0:	9b08      	ldr	r3, [sp, #32]
 80080a2:	42b3      	cmp	r3, r6
 80080a4:	bfbf      	itttt	lt
 80080a6:	9b08      	ldrlt	r3, [sp, #32]
 80080a8:	9a0b      	ldrlt	r2, [sp, #44]	; 0x2c
 80080aa:	9608      	strlt	r6, [sp, #32]
 80080ac:	1af3      	sublt	r3, r6, r3
 80080ae:	bfb4      	ite	lt
 80080b0:	18d2      	addlt	r2, r2, r3
 80080b2:	1b9e      	subge	r6, r3, r6
 80080b4:	9b04      	ldr	r3, [sp, #16]
 80080b6:	bfbc      	itt	lt
 80080b8:	920b      	strlt	r2, [sp, #44]	; 0x2c
 80080ba:	2600      	movlt	r6, #0
 80080bc:	2b00      	cmp	r3, #0
 80080be:	bfb7      	itett	lt
 80080c0:	e9dd 2304 	ldrdlt	r2, r3, [sp, #16]
 80080c4:	e9dd 3504 	ldrdge	r3, r5, [sp, #16]
 80080c8:	1a9d      	sublt	r5, r3, r2
 80080ca:	2300      	movlt	r3, #0
 80080cc:	e741      	b.n	8007f52 <_dtoa_r+0x742>
 80080ce:	9e08      	ldr	r6, [sp, #32]
 80080d0:	9d05      	ldr	r5, [sp, #20]
 80080d2:	9f09      	ldr	r7, [sp, #36]	; 0x24
 80080d4:	e748      	b.n	8007f68 <_dtoa_r+0x758>
 80080d6:	9a08      	ldr	r2, [sp, #32]
 80080d8:	e770      	b.n	8007fbc <_dtoa_r+0x7ac>
 80080da:	9b07      	ldr	r3, [sp, #28]
 80080dc:	2b01      	cmp	r3, #1
 80080de:	dc19      	bgt.n	8008114 <_dtoa_r+0x904>
 80080e0:	9b02      	ldr	r3, [sp, #8]
 80080e2:	b9bb      	cbnz	r3, 8008114 <_dtoa_r+0x904>
 80080e4:	9b03      	ldr	r3, [sp, #12]
 80080e6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80080ea:	b99b      	cbnz	r3, 8008114 <_dtoa_r+0x904>
 80080ec:	9b03      	ldr	r3, [sp, #12]
 80080ee:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80080f2:	0d1b      	lsrs	r3, r3, #20
 80080f4:	051b      	lsls	r3, r3, #20
 80080f6:	b183      	cbz	r3, 800811a <_dtoa_r+0x90a>
 80080f8:	9b05      	ldr	r3, [sp, #20]
 80080fa:	3301      	adds	r3, #1
 80080fc:	9305      	str	r3, [sp, #20]
 80080fe:	9b06      	ldr	r3, [sp, #24]
 8008100:	3301      	adds	r3, #1
 8008102:	9306      	str	r3, [sp, #24]
 8008104:	f04f 0801 	mov.w	r8, #1
 8008108:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800810a:	2b00      	cmp	r3, #0
 800810c:	f47f af6f 	bne.w	8007fee <_dtoa_r+0x7de>
 8008110:	2001      	movs	r0, #1
 8008112:	e774      	b.n	8007ffe <_dtoa_r+0x7ee>
 8008114:	f04f 0800 	mov.w	r8, #0
 8008118:	e7f6      	b.n	8008108 <_dtoa_r+0x8f8>
 800811a:	4698      	mov	r8, r3
 800811c:	e7f4      	b.n	8008108 <_dtoa_r+0x8f8>
 800811e:	d082      	beq.n	8008026 <_dtoa_r+0x816>
 8008120:	9a05      	ldr	r2, [sp, #20]
 8008122:	331c      	adds	r3, #28
 8008124:	441a      	add	r2, r3
 8008126:	9205      	str	r2, [sp, #20]
 8008128:	9a06      	ldr	r2, [sp, #24]
 800812a:	441a      	add	r2, r3
 800812c:	441d      	add	r5, r3
 800812e:	9206      	str	r2, [sp, #24]
 8008130:	e779      	b.n	8008026 <_dtoa_r+0x816>
 8008132:	4603      	mov	r3, r0
 8008134:	e7f4      	b.n	8008120 <_dtoa_r+0x910>
 8008136:	9b04      	ldr	r3, [sp, #16]
 8008138:	2b00      	cmp	r3, #0
 800813a:	dc37      	bgt.n	80081ac <_dtoa_r+0x99c>
 800813c:	9b07      	ldr	r3, [sp, #28]
 800813e:	2b02      	cmp	r3, #2
 8008140:	dd34      	ble.n	80081ac <_dtoa_r+0x99c>
 8008142:	9b04      	ldr	r3, [sp, #16]
 8008144:	9301      	str	r3, [sp, #4]
 8008146:	9b01      	ldr	r3, [sp, #4]
 8008148:	b963      	cbnz	r3, 8008164 <_dtoa_r+0x954>
 800814a:	4631      	mov	r1, r6
 800814c:	2205      	movs	r2, #5
 800814e:	4620      	mov	r0, r4
 8008150:	f000 f9fe 	bl	8008550 <__multadd>
 8008154:	4601      	mov	r1, r0
 8008156:	4606      	mov	r6, r0
 8008158:	4650      	mov	r0, sl
 800815a:	f000 fc13 	bl	8008984 <__mcmp>
 800815e:	2800      	cmp	r0, #0
 8008160:	f73f adbb 	bgt.w	8007cda <_dtoa_r+0x4ca>
 8008164:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008166:	9d00      	ldr	r5, [sp, #0]
 8008168:	ea6f 0b03 	mvn.w	fp, r3
 800816c:	f04f 0800 	mov.w	r8, #0
 8008170:	4631      	mov	r1, r6
 8008172:	4620      	mov	r0, r4
 8008174:	f000 f9ca 	bl	800850c <_Bfree>
 8008178:	2f00      	cmp	r7, #0
 800817a:	f43f aeab 	beq.w	8007ed4 <_dtoa_r+0x6c4>
 800817e:	f1b8 0f00 	cmp.w	r8, #0
 8008182:	d005      	beq.n	8008190 <_dtoa_r+0x980>
 8008184:	45b8      	cmp	r8, r7
 8008186:	d003      	beq.n	8008190 <_dtoa_r+0x980>
 8008188:	4641      	mov	r1, r8
 800818a:	4620      	mov	r0, r4
 800818c:	f000 f9be 	bl	800850c <_Bfree>
 8008190:	4639      	mov	r1, r7
 8008192:	4620      	mov	r0, r4
 8008194:	f000 f9ba 	bl	800850c <_Bfree>
 8008198:	e69c      	b.n	8007ed4 <_dtoa_r+0x6c4>
 800819a:	2600      	movs	r6, #0
 800819c:	4637      	mov	r7, r6
 800819e:	e7e1      	b.n	8008164 <_dtoa_r+0x954>
 80081a0:	46bb      	mov	fp, r7
 80081a2:	4637      	mov	r7, r6
 80081a4:	e599      	b.n	8007cda <_dtoa_r+0x4ca>
 80081a6:	bf00      	nop
 80081a8:	40240000 	.word	0x40240000
 80081ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	f000 80c8 	beq.w	8008344 <_dtoa_r+0xb34>
 80081b4:	9b04      	ldr	r3, [sp, #16]
 80081b6:	9301      	str	r3, [sp, #4]
 80081b8:	2d00      	cmp	r5, #0
 80081ba:	dd05      	ble.n	80081c8 <_dtoa_r+0x9b8>
 80081bc:	4639      	mov	r1, r7
 80081be:	462a      	mov	r2, r5
 80081c0:	4620      	mov	r0, r4
 80081c2:	f000 fb73 	bl	80088ac <__lshift>
 80081c6:	4607      	mov	r7, r0
 80081c8:	f1b8 0f00 	cmp.w	r8, #0
 80081cc:	d05b      	beq.n	8008286 <_dtoa_r+0xa76>
 80081ce:	6879      	ldr	r1, [r7, #4]
 80081d0:	4620      	mov	r0, r4
 80081d2:	f000 f95b 	bl	800848c <_Balloc>
 80081d6:	4605      	mov	r5, r0
 80081d8:	b928      	cbnz	r0, 80081e6 <_dtoa_r+0x9d6>
 80081da:	4b83      	ldr	r3, [pc, #524]	; (80083e8 <_dtoa_r+0xbd8>)
 80081dc:	4602      	mov	r2, r0
 80081de:	f240 21ef 	movw	r1, #751	; 0x2ef
 80081e2:	f7ff bb2e 	b.w	8007842 <_dtoa_r+0x32>
 80081e6:	693a      	ldr	r2, [r7, #16]
 80081e8:	3202      	adds	r2, #2
 80081ea:	0092      	lsls	r2, r2, #2
 80081ec:	f107 010c 	add.w	r1, r7, #12
 80081f0:	300c      	adds	r0, #12
 80081f2:	f000 fef9 	bl	8008fe8 <memcpy>
 80081f6:	2201      	movs	r2, #1
 80081f8:	4629      	mov	r1, r5
 80081fa:	4620      	mov	r0, r4
 80081fc:	f000 fb56 	bl	80088ac <__lshift>
 8008200:	9b00      	ldr	r3, [sp, #0]
 8008202:	3301      	adds	r3, #1
 8008204:	9304      	str	r3, [sp, #16]
 8008206:	e9dd 2300 	ldrd	r2, r3, [sp]
 800820a:	4413      	add	r3, r2
 800820c:	9308      	str	r3, [sp, #32]
 800820e:	9b02      	ldr	r3, [sp, #8]
 8008210:	f003 0301 	and.w	r3, r3, #1
 8008214:	46b8      	mov	r8, r7
 8008216:	9306      	str	r3, [sp, #24]
 8008218:	4607      	mov	r7, r0
 800821a:	9b04      	ldr	r3, [sp, #16]
 800821c:	4631      	mov	r1, r6
 800821e:	3b01      	subs	r3, #1
 8008220:	4650      	mov	r0, sl
 8008222:	9301      	str	r3, [sp, #4]
 8008224:	f7ff fa6a 	bl	80076fc <quorem>
 8008228:	4641      	mov	r1, r8
 800822a:	9002      	str	r0, [sp, #8]
 800822c:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008230:	4650      	mov	r0, sl
 8008232:	f000 fba7 	bl	8008984 <__mcmp>
 8008236:	463a      	mov	r2, r7
 8008238:	9005      	str	r0, [sp, #20]
 800823a:	4631      	mov	r1, r6
 800823c:	4620      	mov	r0, r4
 800823e:	f000 fbbd 	bl	80089bc <__mdiff>
 8008242:	68c2      	ldr	r2, [r0, #12]
 8008244:	4605      	mov	r5, r0
 8008246:	bb02      	cbnz	r2, 800828a <_dtoa_r+0xa7a>
 8008248:	4601      	mov	r1, r0
 800824a:	4650      	mov	r0, sl
 800824c:	f000 fb9a 	bl	8008984 <__mcmp>
 8008250:	4602      	mov	r2, r0
 8008252:	4629      	mov	r1, r5
 8008254:	4620      	mov	r0, r4
 8008256:	9209      	str	r2, [sp, #36]	; 0x24
 8008258:	f000 f958 	bl	800850c <_Bfree>
 800825c:	9b07      	ldr	r3, [sp, #28]
 800825e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008260:	9d04      	ldr	r5, [sp, #16]
 8008262:	ea43 0102 	orr.w	r1, r3, r2
 8008266:	9b06      	ldr	r3, [sp, #24]
 8008268:	4319      	orrs	r1, r3
 800826a:	d110      	bne.n	800828e <_dtoa_r+0xa7e>
 800826c:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008270:	d029      	beq.n	80082c6 <_dtoa_r+0xab6>
 8008272:	9b05      	ldr	r3, [sp, #20]
 8008274:	2b00      	cmp	r3, #0
 8008276:	dd02      	ble.n	800827e <_dtoa_r+0xa6e>
 8008278:	9b02      	ldr	r3, [sp, #8]
 800827a:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800827e:	9b01      	ldr	r3, [sp, #4]
 8008280:	f883 9000 	strb.w	r9, [r3]
 8008284:	e774      	b.n	8008170 <_dtoa_r+0x960>
 8008286:	4638      	mov	r0, r7
 8008288:	e7ba      	b.n	8008200 <_dtoa_r+0x9f0>
 800828a:	2201      	movs	r2, #1
 800828c:	e7e1      	b.n	8008252 <_dtoa_r+0xa42>
 800828e:	9b05      	ldr	r3, [sp, #20]
 8008290:	2b00      	cmp	r3, #0
 8008292:	db04      	blt.n	800829e <_dtoa_r+0xa8e>
 8008294:	9907      	ldr	r1, [sp, #28]
 8008296:	430b      	orrs	r3, r1
 8008298:	9906      	ldr	r1, [sp, #24]
 800829a:	430b      	orrs	r3, r1
 800829c:	d120      	bne.n	80082e0 <_dtoa_r+0xad0>
 800829e:	2a00      	cmp	r2, #0
 80082a0:	dded      	ble.n	800827e <_dtoa_r+0xa6e>
 80082a2:	4651      	mov	r1, sl
 80082a4:	2201      	movs	r2, #1
 80082a6:	4620      	mov	r0, r4
 80082a8:	f000 fb00 	bl	80088ac <__lshift>
 80082ac:	4631      	mov	r1, r6
 80082ae:	4682      	mov	sl, r0
 80082b0:	f000 fb68 	bl	8008984 <__mcmp>
 80082b4:	2800      	cmp	r0, #0
 80082b6:	dc03      	bgt.n	80082c0 <_dtoa_r+0xab0>
 80082b8:	d1e1      	bne.n	800827e <_dtoa_r+0xa6e>
 80082ba:	f019 0f01 	tst.w	r9, #1
 80082be:	d0de      	beq.n	800827e <_dtoa_r+0xa6e>
 80082c0:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80082c4:	d1d8      	bne.n	8008278 <_dtoa_r+0xa68>
 80082c6:	9a01      	ldr	r2, [sp, #4]
 80082c8:	2339      	movs	r3, #57	; 0x39
 80082ca:	7013      	strb	r3, [r2, #0]
 80082cc:	462b      	mov	r3, r5
 80082ce:	461d      	mov	r5, r3
 80082d0:	3b01      	subs	r3, #1
 80082d2:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80082d6:	2a39      	cmp	r2, #57	; 0x39
 80082d8:	d06c      	beq.n	80083b4 <_dtoa_r+0xba4>
 80082da:	3201      	adds	r2, #1
 80082dc:	701a      	strb	r2, [r3, #0]
 80082de:	e747      	b.n	8008170 <_dtoa_r+0x960>
 80082e0:	2a00      	cmp	r2, #0
 80082e2:	dd07      	ble.n	80082f4 <_dtoa_r+0xae4>
 80082e4:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80082e8:	d0ed      	beq.n	80082c6 <_dtoa_r+0xab6>
 80082ea:	9a01      	ldr	r2, [sp, #4]
 80082ec:	f109 0301 	add.w	r3, r9, #1
 80082f0:	7013      	strb	r3, [r2, #0]
 80082f2:	e73d      	b.n	8008170 <_dtoa_r+0x960>
 80082f4:	9b04      	ldr	r3, [sp, #16]
 80082f6:	9a08      	ldr	r2, [sp, #32]
 80082f8:	f803 9c01 	strb.w	r9, [r3, #-1]
 80082fc:	4293      	cmp	r3, r2
 80082fe:	d043      	beq.n	8008388 <_dtoa_r+0xb78>
 8008300:	4651      	mov	r1, sl
 8008302:	2300      	movs	r3, #0
 8008304:	220a      	movs	r2, #10
 8008306:	4620      	mov	r0, r4
 8008308:	f000 f922 	bl	8008550 <__multadd>
 800830c:	45b8      	cmp	r8, r7
 800830e:	4682      	mov	sl, r0
 8008310:	f04f 0300 	mov.w	r3, #0
 8008314:	f04f 020a 	mov.w	r2, #10
 8008318:	4641      	mov	r1, r8
 800831a:	4620      	mov	r0, r4
 800831c:	d107      	bne.n	800832e <_dtoa_r+0xb1e>
 800831e:	f000 f917 	bl	8008550 <__multadd>
 8008322:	4680      	mov	r8, r0
 8008324:	4607      	mov	r7, r0
 8008326:	9b04      	ldr	r3, [sp, #16]
 8008328:	3301      	adds	r3, #1
 800832a:	9304      	str	r3, [sp, #16]
 800832c:	e775      	b.n	800821a <_dtoa_r+0xa0a>
 800832e:	f000 f90f 	bl	8008550 <__multadd>
 8008332:	4639      	mov	r1, r7
 8008334:	4680      	mov	r8, r0
 8008336:	2300      	movs	r3, #0
 8008338:	220a      	movs	r2, #10
 800833a:	4620      	mov	r0, r4
 800833c:	f000 f908 	bl	8008550 <__multadd>
 8008340:	4607      	mov	r7, r0
 8008342:	e7f0      	b.n	8008326 <_dtoa_r+0xb16>
 8008344:	9b04      	ldr	r3, [sp, #16]
 8008346:	9301      	str	r3, [sp, #4]
 8008348:	9d00      	ldr	r5, [sp, #0]
 800834a:	4631      	mov	r1, r6
 800834c:	4650      	mov	r0, sl
 800834e:	f7ff f9d5 	bl	80076fc <quorem>
 8008352:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008356:	9b00      	ldr	r3, [sp, #0]
 8008358:	f805 9b01 	strb.w	r9, [r5], #1
 800835c:	1aea      	subs	r2, r5, r3
 800835e:	9b01      	ldr	r3, [sp, #4]
 8008360:	4293      	cmp	r3, r2
 8008362:	dd07      	ble.n	8008374 <_dtoa_r+0xb64>
 8008364:	4651      	mov	r1, sl
 8008366:	2300      	movs	r3, #0
 8008368:	220a      	movs	r2, #10
 800836a:	4620      	mov	r0, r4
 800836c:	f000 f8f0 	bl	8008550 <__multadd>
 8008370:	4682      	mov	sl, r0
 8008372:	e7ea      	b.n	800834a <_dtoa_r+0xb3a>
 8008374:	9b01      	ldr	r3, [sp, #4]
 8008376:	2b00      	cmp	r3, #0
 8008378:	bfc8      	it	gt
 800837a:	461d      	movgt	r5, r3
 800837c:	9b00      	ldr	r3, [sp, #0]
 800837e:	bfd8      	it	le
 8008380:	2501      	movle	r5, #1
 8008382:	441d      	add	r5, r3
 8008384:	f04f 0800 	mov.w	r8, #0
 8008388:	4651      	mov	r1, sl
 800838a:	2201      	movs	r2, #1
 800838c:	4620      	mov	r0, r4
 800838e:	f000 fa8d 	bl	80088ac <__lshift>
 8008392:	4631      	mov	r1, r6
 8008394:	4682      	mov	sl, r0
 8008396:	f000 faf5 	bl	8008984 <__mcmp>
 800839a:	2800      	cmp	r0, #0
 800839c:	dc96      	bgt.n	80082cc <_dtoa_r+0xabc>
 800839e:	d102      	bne.n	80083a6 <_dtoa_r+0xb96>
 80083a0:	f019 0f01 	tst.w	r9, #1
 80083a4:	d192      	bne.n	80082cc <_dtoa_r+0xabc>
 80083a6:	462b      	mov	r3, r5
 80083a8:	461d      	mov	r5, r3
 80083aa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80083ae:	2a30      	cmp	r2, #48	; 0x30
 80083b0:	d0fa      	beq.n	80083a8 <_dtoa_r+0xb98>
 80083b2:	e6dd      	b.n	8008170 <_dtoa_r+0x960>
 80083b4:	9a00      	ldr	r2, [sp, #0]
 80083b6:	429a      	cmp	r2, r3
 80083b8:	d189      	bne.n	80082ce <_dtoa_r+0xabe>
 80083ba:	f10b 0b01 	add.w	fp, fp, #1
 80083be:	2331      	movs	r3, #49	; 0x31
 80083c0:	e796      	b.n	80082f0 <_dtoa_r+0xae0>
 80083c2:	4b0a      	ldr	r3, [pc, #40]	; (80083ec <_dtoa_r+0xbdc>)
 80083c4:	f7ff ba99 	b.w	80078fa <_dtoa_r+0xea>
 80083c8:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	f47f aa6d 	bne.w	80078aa <_dtoa_r+0x9a>
 80083d0:	4b07      	ldr	r3, [pc, #28]	; (80083f0 <_dtoa_r+0xbe0>)
 80083d2:	f7ff ba92 	b.w	80078fa <_dtoa_r+0xea>
 80083d6:	9b01      	ldr	r3, [sp, #4]
 80083d8:	2b00      	cmp	r3, #0
 80083da:	dcb5      	bgt.n	8008348 <_dtoa_r+0xb38>
 80083dc:	9b07      	ldr	r3, [sp, #28]
 80083de:	2b02      	cmp	r3, #2
 80083e0:	f73f aeb1 	bgt.w	8008146 <_dtoa_r+0x936>
 80083e4:	e7b0      	b.n	8008348 <_dtoa_r+0xb38>
 80083e6:	bf00      	nop
 80083e8:	0800ac7b 	.word	0x0800ac7b
 80083ec:	0800ab45 	.word	0x0800ab45
 80083f0:	0800ac16 	.word	0x0800ac16

080083f4 <_free_r>:
 80083f4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80083f6:	2900      	cmp	r1, #0
 80083f8:	d044      	beq.n	8008484 <_free_r+0x90>
 80083fa:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80083fe:	9001      	str	r0, [sp, #4]
 8008400:	2b00      	cmp	r3, #0
 8008402:	f1a1 0404 	sub.w	r4, r1, #4
 8008406:	bfb8      	it	lt
 8008408:	18e4      	addlt	r4, r4, r3
 800840a:	f7fe fa43 	bl	8006894 <__malloc_lock>
 800840e:	4a1e      	ldr	r2, [pc, #120]	; (8008488 <_free_r+0x94>)
 8008410:	9801      	ldr	r0, [sp, #4]
 8008412:	6813      	ldr	r3, [r2, #0]
 8008414:	b933      	cbnz	r3, 8008424 <_free_r+0x30>
 8008416:	6063      	str	r3, [r4, #4]
 8008418:	6014      	str	r4, [r2, #0]
 800841a:	b003      	add	sp, #12
 800841c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008420:	f7fe ba3e 	b.w	80068a0 <__malloc_unlock>
 8008424:	42a3      	cmp	r3, r4
 8008426:	d908      	bls.n	800843a <_free_r+0x46>
 8008428:	6825      	ldr	r5, [r4, #0]
 800842a:	1961      	adds	r1, r4, r5
 800842c:	428b      	cmp	r3, r1
 800842e:	bf01      	itttt	eq
 8008430:	6819      	ldreq	r1, [r3, #0]
 8008432:	685b      	ldreq	r3, [r3, #4]
 8008434:	1949      	addeq	r1, r1, r5
 8008436:	6021      	streq	r1, [r4, #0]
 8008438:	e7ed      	b.n	8008416 <_free_r+0x22>
 800843a:	461a      	mov	r2, r3
 800843c:	685b      	ldr	r3, [r3, #4]
 800843e:	b10b      	cbz	r3, 8008444 <_free_r+0x50>
 8008440:	42a3      	cmp	r3, r4
 8008442:	d9fa      	bls.n	800843a <_free_r+0x46>
 8008444:	6811      	ldr	r1, [r2, #0]
 8008446:	1855      	adds	r5, r2, r1
 8008448:	42a5      	cmp	r5, r4
 800844a:	d10b      	bne.n	8008464 <_free_r+0x70>
 800844c:	6824      	ldr	r4, [r4, #0]
 800844e:	4421      	add	r1, r4
 8008450:	1854      	adds	r4, r2, r1
 8008452:	42a3      	cmp	r3, r4
 8008454:	6011      	str	r1, [r2, #0]
 8008456:	d1e0      	bne.n	800841a <_free_r+0x26>
 8008458:	681c      	ldr	r4, [r3, #0]
 800845a:	685b      	ldr	r3, [r3, #4]
 800845c:	6053      	str	r3, [r2, #4]
 800845e:	440c      	add	r4, r1
 8008460:	6014      	str	r4, [r2, #0]
 8008462:	e7da      	b.n	800841a <_free_r+0x26>
 8008464:	d902      	bls.n	800846c <_free_r+0x78>
 8008466:	230c      	movs	r3, #12
 8008468:	6003      	str	r3, [r0, #0]
 800846a:	e7d6      	b.n	800841a <_free_r+0x26>
 800846c:	6825      	ldr	r5, [r4, #0]
 800846e:	1961      	adds	r1, r4, r5
 8008470:	428b      	cmp	r3, r1
 8008472:	bf04      	itt	eq
 8008474:	6819      	ldreq	r1, [r3, #0]
 8008476:	685b      	ldreq	r3, [r3, #4]
 8008478:	6063      	str	r3, [r4, #4]
 800847a:	bf04      	itt	eq
 800847c:	1949      	addeq	r1, r1, r5
 800847e:	6021      	streq	r1, [r4, #0]
 8008480:	6054      	str	r4, [r2, #4]
 8008482:	e7ca      	b.n	800841a <_free_r+0x26>
 8008484:	b003      	add	sp, #12
 8008486:	bd30      	pop	{r4, r5, pc}
 8008488:	20000398 	.word	0x20000398

0800848c <_Balloc>:
 800848c:	b570      	push	{r4, r5, r6, lr}
 800848e:	69c6      	ldr	r6, [r0, #28]
 8008490:	4604      	mov	r4, r0
 8008492:	460d      	mov	r5, r1
 8008494:	b976      	cbnz	r6, 80084b4 <_Balloc+0x28>
 8008496:	2010      	movs	r0, #16
 8008498:	f7fe f94c 	bl	8006734 <malloc>
 800849c:	4602      	mov	r2, r0
 800849e:	61e0      	str	r0, [r4, #28]
 80084a0:	b920      	cbnz	r0, 80084ac <_Balloc+0x20>
 80084a2:	4b18      	ldr	r3, [pc, #96]	; (8008504 <_Balloc+0x78>)
 80084a4:	4818      	ldr	r0, [pc, #96]	; (8008508 <_Balloc+0x7c>)
 80084a6:	216b      	movs	r1, #107	; 0x6b
 80084a8:	f7ff f90a 	bl	80076c0 <__assert_func>
 80084ac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80084b0:	6006      	str	r6, [r0, #0]
 80084b2:	60c6      	str	r6, [r0, #12]
 80084b4:	69e6      	ldr	r6, [r4, #28]
 80084b6:	68f3      	ldr	r3, [r6, #12]
 80084b8:	b183      	cbz	r3, 80084dc <_Balloc+0x50>
 80084ba:	69e3      	ldr	r3, [r4, #28]
 80084bc:	68db      	ldr	r3, [r3, #12]
 80084be:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80084c2:	b9b8      	cbnz	r0, 80084f4 <_Balloc+0x68>
 80084c4:	2101      	movs	r1, #1
 80084c6:	fa01 f605 	lsl.w	r6, r1, r5
 80084ca:	1d72      	adds	r2, r6, #5
 80084cc:	0092      	lsls	r2, r2, #2
 80084ce:	4620      	mov	r0, r4
 80084d0:	f000 fd9f 	bl	8009012 <_calloc_r>
 80084d4:	b160      	cbz	r0, 80084f0 <_Balloc+0x64>
 80084d6:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80084da:	e00e      	b.n	80084fa <_Balloc+0x6e>
 80084dc:	2221      	movs	r2, #33	; 0x21
 80084de:	2104      	movs	r1, #4
 80084e0:	4620      	mov	r0, r4
 80084e2:	f000 fd96 	bl	8009012 <_calloc_r>
 80084e6:	69e3      	ldr	r3, [r4, #28]
 80084e8:	60f0      	str	r0, [r6, #12]
 80084ea:	68db      	ldr	r3, [r3, #12]
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d1e4      	bne.n	80084ba <_Balloc+0x2e>
 80084f0:	2000      	movs	r0, #0
 80084f2:	bd70      	pop	{r4, r5, r6, pc}
 80084f4:	6802      	ldr	r2, [r0, #0]
 80084f6:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80084fa:	2300      	movs	r3, #0
 80084fc:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008500:	e7f7      	b.n	80084f2 <_Balloc+0x66>
 8008502:	bf00      	nop
 8008504:	0800ab69 	.word	0x0800ab69
 8008508:	0800ac8c 	.word	0x0800ac8c

0800850c <_Bfree>:
 800850c:	b570      	push	{r4, r5, r6, lr}
 800850e:	69c6      	ldr	r6, [r0, #28]
 8008510:	4605      	mov	r5, r0
 8008512:	460c      	mov	r4, r1
 8008514:	b976      	cbnz	r6, 8008534 <_Bfree+0x28>
 8008516:	2010      	movs	r0, #16
 8008518:	f7fe f90c 	bl	8006734 <malloc>
 800851c:	4602      	mov	r2, r0
 800851e:	61e8      	str	r0, [r5, #28]
 8008520:	b920      	cbnz	r0, 800852c <_Bfree+0x20>
 8008522:	4b09      	ldr	r3, [pc, #36]	; (8008548 <_Bfree+0x3c>)
 8008524:	4809      	ldr	r0, [pc, #36]	; (800854c <_Bfree+0x40>)
 8008526:	218f      	movs	r1, #143	; 0x8f
 8008528:	f7ff f8ca 	bl	80076c0 <__assert_func>
 800852c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008530:	6006      	str	r6, [r0, #0]
 8008532:	60c6      	str	r6, [r0, #12]
 8008534:	b13c      	cbz	r4, 8008546 <_Bfree+0x3a>
 8008536:	69eb      	ldr	r3, [r5, #28]
 8008538:	6862      	ldr	r2, [r4, #4]
 800853a:	68db      	ldr	r3, [r3, #12]
 800853c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008540:	6021      	str	r1, [r4, #0]
 8008542:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008546:	bd70      	pop	{r4, r5, r6, pc}
 8008548:	0800ab69 	.word	0x0800ab69
 800854c:	0800ac8c 	.word	0x0800ac8c

08008550 <__multadd>:
 8008550:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008554:	690d      	ldr	r5, [r1, #16]
 8008556:	4607      	mov	r7, r0
 8008558:	460c      	mov	r4, r1
 800855a:	461e      	mov	r6, r3
 800855c:	f101 0c14 	add.w	ip, r1, #20
 8008560:	2000      	movs	r0, #0
 8008562:	f8dc 3000 	ldr.w	r3, [ip]
 8008566:	b299      	uxth	r1, r3
 8008568:	fb02 6101 	mla	r1, r2, r1, r6
 800856c:	0c1e      	lsrs	r6, r3, #16
 800856e:	0c0b      	lsrs	r3, r1, #16
 8008570:	fb02 3306 	mla	r3, r2, r6, r3
 8008574:	b289      	uxth	r1, r1
 8008576:	3001      	adds	r0, #1
 8008578:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800857c:	4285      	cmp	r5, r0
 800857e:	f84c 1b04 	str.w	r1, [ip], #4
 8008582:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008586:	dcec      	bgt.n	8008562 <__multadd+0x12>
 8008588:	b30e      	cbz	r6, 80085ce <__multadd+0x7e>
 800858a:	68a3      	ldr	r3, [r4, #8]
 800858c:	42ab      	cmp	r3, r5
 800858e:	dc19      	bgt.n	80085c4 <__multadd+0x74>
 8008590:	6861      	ldr	r1, [r4, #4]
 8008592:	4638      	mov	r0, r7
 8008594:	3101      	adds	r1, #1
 8008596:	f7ff ff79 	bl	800848c <_Balloc>
 800859a:	4680      	mov	r8, r0
 800859c:	b928      	cbnz	r0, 80085aa <__multadd+0x5a>
 800859e:	4602      	mov	r2, r0
 80085a0:	4b0c      	ldr	r3, [pc, #48]	; (80085d4 <__multadd+0x84>)
 80085a2:	480d      	ldr	r0, [pc, #52]	; (80085d8 <__multadd+0x88>)
 80085a4:	21ba      	movs	r1, #186	; 0xba
 80085a6:	f7ff f88b 	bl	80076c0 <__assert_func>
 80085aa:	6922      	ldr	r2, [r4, #16]
 80085ac:	3202      	adds	r2, #2
 80085ae:	f104 010c 	add.w	r1, r4, #12
 80085b2:	0092      	lsls	r2, r2, #2
 80085b4:	300c      	adds	r0, #12
 80085b6:	f000 fd17 	bl	8008fe8 <memcpy>
 80085ba:	4621      	mov	r1, r4
 80085bc:	4638      	mov	r0, r7
 80085be:	f7ff ffa5 	bl	800850c <_Bfree>
 80085c2:	4644      	mov	r4, r8
 80085c4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80085c8:	3501      	adds	r5, #1
 80085ca:	615e      	str	r6, [r3, #20]
 80085cc:	6125      	str	r5, [r4, #16]
 80085ce:	4620      	mov	r0, r4
 80085d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085d4:	0800ac7b 	.word	0x0800ac7b
 80085d8:	0800ac8c 	.word	0x0800ac8c

080085dc <__hi0bits>:
 80085dc:	0c03      	lsrs	r3, r0, #16
 80085de:	041b      	lsls	r3, r3, #16
 80085e0:	b9d3      	cbnz	r3, 8008618 <__hi0bits+0x3c>
 80085e2:	0400      	lsls	r0, r0, #16
 80085e4:	2310      	movs	r3, #16
 80085e6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80085ea:	bf04      	itt	eq
 80085ec:	0200      	lsleq	r0, r0, #8
 80085ee:	3308      	addeq	r3, #8
 80085f0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80085f4:	bf04      	itt	eq
 80085f6:	0100      	lsleq	r0, r0, #4
 80085f8:	3304      	addeq	r3, #4
 80085fa:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80085fe:	bf04      	itt	eq
 8008600:	0080      	lsleq	r0, r0, #2
 8008602:	3302      	addeq	r3, #2
 8008604:	2800      	cmp	r0, #0
 8008606:	db05      	blt.n	8008614 <__hi0bits+0x38>
 8008608:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800860c:	f103 0301 	add.w	r3, r3, #1
 8008610:	bf08      	it	eq
 8008612:	2320      	moveq	r3, #32
 8008614:	4618      	mov	r0, r3
 8008616:	4770      	bx	lr
 8008618:	2300      	movs	r3, #0
 800861a:	e7e4      	b.n	80085e6 <__hi0bits+0xa>

0800861c <__lo0bits>:
 800861c:	6803      	ldr	r3, [r0, #0]
 800861e:	f013 0207 	ands.w	r2, r3, #7
 8008622:	d00c      	beq.n	800863e <__lo0bits+0x22>
 8008624:	07d9      	lsls	r1, r3, #31
 8008626:	d422      	bmi.n	800866e <__lo0bits+0x52>
 8008628:	079a      	lsls	r2, r3, #30
 800862a:	bf49      	itett	mi
 800862c:	085b      	lsrmi	r3, r3, #1
 800862e:	089b      	lsrpl	r3, r3, #2
 8008630:	6003      	strmi	r3, [r0, #0]
 8008632:	2201      	movmi	r2, #1
 8008634:	bf5c      	itt	pl
 8008636:	6003      	strpl	r3, [r0, #0]
 8008638:	2202      	movpl	r2, #2
 800863a:	4610      	mov	r0, r2
 800863c:	4770      	bx	lr
 800863e:	b299      	uxth	r1, r3
 8008640:	b909      	cbnz	r1, 8008646 <__lo0bits+0x2a>
 8008642:	0c1b      	lsrs	r3, r3, #16
 8008644:	2210      	movs	r2, #16
 8008646:	b2d9      	uxtb	r1, r3
 8008648:	b909      	cbnz	r1, 800864e <__lo0bits+0x32>
 800864a:	3208      	adds	r2, #8
 800864c:	0a1b      	lsrs	r3, r3, #8
 800864e:	0719      	lsls	r1, r3, #28
 8008650:	bf04      	itt	eq
 8008652:	091b      	lsreq	r3, r3, #4
 8008654:	3204      	addeq	r2, #4
 8008656:	0799      	lsls	r1, r3, #30
 8008658:	bf04      	itt	eq
 800865a:	089b      	lsreq	r3, r3, #2
 800865c:	3202      	addeq	r2, #2
 800865e:	07d9      	lsls	r1, r3, #31
 8008660:	d403      	bmi.n	800866a <__lo0bits+0x4e>
 8008662:	085b      	lsrs	r3, r3, #1
 8008664:	f102 0201 	add.w	r2, r2, #1
 8008668:	d003      	beq.n	8008672 <__lo0bits+0x56>
 800866a:	6003      	str	r3, [r0, #0]
 800866c:	e7e5      	b.n	800863a <__lo0bits+0x1e>
 800866e:	2200      	movs	r2, #0
 8008670:	e7e3      	b.n	800863a <__lo0bits+0x1e>
 8008672:	2220      	movs	r2, #32
 8008674:	e7e1      	b.n	800863a <__lo0bits+0x1e>
	...

08008678 <__i2b>:
 8008678:	b510      	push	{r4, lr}
 800867a:	460c      	mov	r4, r1
 800867c:	2101      	movs	r1, #1
 800867e:	f7ff ff05 	bl	800848c <_Balloc>
 8008682:	4602      	mov	r2, r0
 8008684:	b928      	cbnz	r0, 8008692 <__i2b+0x1a>
 8008686:	4b05      	ldr	r3, [pc, #20]	; (800869c <__i2b+0x24>)
 8008688:	4805      	ldr	r0, [pc, #20]	; (80086a0 <__i2b+0x28>)
 800868a:	f240 1145 	movw	r1, #325	; 0x145
 800868e:	f7ff f817 	bl	80076c0 <__assert_func>
 8008692:	2301      	movs	r3, #1
 8008694:	6144      	str	r4, [r0, #20]
 8008696:	6103      	str	r3, [r0, #16]
 8008698:	bd10      	pop	{r4, pc}
 800869a:	bf00      	nop
 800869c:	0800ac7b 	.word	0x0800ac7b
 80086a0:	0800ac8c 	.word	0x0800ac8c

080086a4 <__multiply>:
 80086a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80086a8:	4691      	mov	r9, r2
 80086aa:	690a      	ldr	r2, [r1, #16]
 80086ac:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80086b0:	429a      	cmp	r2, r3
 80086b2:	bfb8      	it	lt
 80086b4:	460b      	movlt	r3, r1
 80086b6:	460c      	mov	r4, r1
 80086b8:	bfbc      	itt	lt
 80086ba:	464c      	movlt	r4, r9
 80086bc:	4699      	movlt	r9, r3
 80086be:	6927      	ldr	r7, [r4, #16]
 80086c0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80086c4:	68a3      	ldr	r3, [r4, #8]
 80086c6:	6861      	ldr	r1, [r4, #4]
 80086c8:	eb07 060a 	add.w	r6, r7, sl
 80086cc:	42b3      	cmp	r3, r6
 80086ce:	b085      	sub	sp, #20
 80086d0:	bfb8      	it	lt
 80086d2:	3101      	addlt	r1, #1
 80086d4:	f7ff feda 	bl	800848c <_Balloc>
 80086d8:	b930      	cbnz	r0, 80086e8 <__multiply+0x44>
 80086da:	4602      	mov	r2, r0
 80086dc:	4b44      	ldr	r3, [pc, #272]	; (80087f0 <__multiply+0x14c>)
 80086de:	4845      	ldr	r0, [pc, #276]	; (80087f4 <__multiply+0x150>)
 80086e0:	f44f 71b1 	mov.w	r1, #354	; 0x162
 80086e4:	f7fe ffec 	bl	80076c0 <__assert_func>
 80086e8:	f100 0514 	add.w	r5, r0, #20
 80086ec:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80086f0:	462b      	mov	r3, r5
 80086f2:	2200      	movs	r2, #0
 80086f4:	4543      	cmp	r3, r8
 80086f6:	d321      	bcc.n	800873c <__multiply+0x98>
 80086f8:	f104 0314 	add.w	r3, r4, #20
 80086fc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008700:	f109 0314 	add.w	r3, r9, #20
 8008704:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008708:	9202      	str	r2, [sp, #8]
 800870a:	1b3a      	subs	r2, r7, r4
 800870c:	3a15      	subs	r2, #21
 800870e:	f022 0203 	bic.w	r2, r2, #3
 8008712:	3204      	adds	r2, #4
 8008714:	f104 0115 	add.w	r1, r4, #21
 8008718:	428f      	cmp	r7, r1
 800871a:	bf38      	it	cc
 800871c:	2204      	movcc	r2, #4
 800871e:	9201      	str	r2, [sp, #4]
 8008720:	9a02      	ldr	r2, [sp, #8]
 8008722:	9303      	str	r3, [sp, #12]
 8008724:	429a      	cmp	r2, r3
 8008726:	d80c      	bhi.n	8008742 <__multiply+0x9e>
 8008728:	2e00      	cmp	r6, #0
 800872a:	dd03      	ble.n	8008734 <__multiply+0x90>
 800872c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008730:	2b00      	cmp	r3, #0
 8008732:	d05b      	beq.n	80087ec <__multiply+0x148>
 8008734:	6106      	str	r6, [r0, #16]
 8008736:	b005      	add	sp, #20
 8008738:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800873c:	f843 2b04 	str.w	r2, [r3], #4
 8008740:	e7d8      	b.n	80086f4 <__multiply+0x50>
 8008742:	f8b3 a000 	ldrh.w	sl, [r3]
 8008746:	f1ba 0f00 	cmp.w	sl, #0
 800874a:	d024      	beq.n	8008796 <__multiply+0xf2>
 800874c:	f104 0e14 	add.w	lr, r4, #20
 8008750:	46a9      	mov	r9, r5
 8008752:	f04f 0c00 	mov.w	ip, #0
 8008756:	f85e 2b04 	ldr.w	r2, [lr], #4
 800875a:	f8d9 1000 	ldr.w	r1, [r9]
 800875e:	fa1f fb82 	uxth.w	fp, r2
 8008762:	b289      	uxth	r1, r1
 8008764:	fb0a 110b 	mla	r1, sl, fp, r1
 8008768:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800876c:	f8d9 2000 	ldr.w	r2, [r9]
 8008770:	4461      	add	r1, ip
 8008772:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008776:	fb0a c20b 	mla	r2, sl, fp, ip
 800877a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800877e:	b289      	uxth	r1, r1
 8008780:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008784:	4577      	cmp	r7, lr
 8008786:	f849 1b04 	str.w	r1, [r9], #4
 800878a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800878e:	d8e2      	bhi.n	8008756 <__multiply+0xb2>
 8008790:	9a01      	ldr	r2, [sp, #4]
 8008792:	f845 c002 	str.w	ip, [r5, r2]
 8008796:	9a03      	ldr	r2, [sp, #12]
 8008798:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800879c:	3304      	adds	r3, #4
 800879e:	f1b9 0f00 	cmp.w	r9, #0
 80087a2:	d021      	beq.n	80087e8 <__multiply+0x144>
 80087a4:	6829      	ldr	r1, [r5, #0]
 80087a6:	f104 0c14 	add.w	ip, r4, #20
 80087aa:	46ae      	mov	lr, r5
 80087ac:	f04f 0a00 	mov.w	sl, #0
 80087b0:	f8bc b000 	ldrh.w	fp, [ip]
 80087b4:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80087b8:	fb09 220b 	mla	r2, r9, fp, r2
 80087bc:	4452      	add	r2, sl
 80087be:	b289      	uxth	r1, r1
 80087c0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80087c4:	f84e 1b04 	str.w	r1, [lr], #4
 80087c8:	f85c 1b04 	ldr.w	r1, [ip], #4
 80087cc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80087d0:	f8be 1000 	ldrh.w	r1, [lr]
 80087d4:	fb09 110a 	mla	r1, r9, sl, r1
 80087d8:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 80087dc:	4567      	cmp	r7, ip
 80087de:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80087e2:	d8e5      	bhi.n	80087b0 <__multiply+0x10c>
 80087e4:	9a01      	ldr	r2, [sp, #4]
 80087e6:	50a9      	str	r1, [r5, r2]
 80087e8:	3504      	adds	r5, #4
 80087ea:	e799      	b.n	8008720 <__multiply+0x7c>
 80087ec:	3e01      	subs	r6, #1
 80087ee:	e79b      	b.n	8008728 <__multiply+0x84>
 80087f0:	0800ac7b 	.word	0x0800ac7b
 80087f4:	0800ac8c 	.word	0x0800ac8c

080087f8 <__pow5mult>:
 80087f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80087fc:	4615      	mov	r5, r2
 80087fe:	f012 0203 	ands.w	r2, r2, #3
 8008802:	4606      	mov	r6, r0
 8008804:	460f      	mov	r7, r1
 8008806:	d007      	beq.n	8008818 <__pow5mult+0x20>
 8008808:	4c25      	ldr	r4, [pc, #148]	; (80088a0 <__pow5mult+0xa8>)
 800880a:	3a01      	subs	r2, #1
 800880c:	2300      	movs	r3, #0
 800880e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008812:	f7ff fe9d 	bl	8008550 <__multadd>
 8008816:	4607      	mov	r7, r0
 8008818:	10ad      	asrs	r5, r5, #2
 800881a:	d03d      	beq.n	8008898 <__pow5mult+0xa0>
 800881c:	69f4      	ldr	r4, [r6, #28]
 800881e:	b97c      	cbnz	r4, 8008840 <__pow5mult+0x48>
 8008820:	2010      	movs	r0, #16
 8008822:	f7fd ff87 	bl	8006734 <malloc>
 8008826:	4602      	mov	r2, r0
 8008828:	61f0      	str	r0, [r6, #28]
 800882a:	b928      	cbnz	r0, 8008838 <__pow5mult+0x40>
 800882c:	4b1d      	ldr	r3, [pc, #116]	; (80088a4 <__pow5mult+0xac>)
 800882e:	481e      	ldr	r0, [pc, #120]	; (80088a8 <__pow5mult+0xb0>)
 8008830:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008834:	f7fe ff44 	bl	80076c0 <__assert_func>
 8008838:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800883c:	6004      	str	r4, [r0, #0]
 800883e:	60c4      	str	r4, [r0, #12]
 8008840:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008844:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008848:	b94c      	cbnz	r4, 800885e <__pow5mult+0x66>
 800884a:	f240 2171 	movw	r1, #625	; 0x271
 800884e:	4630      	mov	r0, r6
 8008850:	f7ff ff12 	bl	8008678 <__i2b>
 8008854:	2300      	movs	r3, #0
 8008856:	f8c8 0008 	str.w	r0, [r8, #8]
 800885a:	4604      	mov	r4, r0
 800885c:	6003      	str	r3, [r0, #0]
 800885e:	f04f 0900 	mov.w	r9, #0
 8008862:	07eb      	lsls	r3, r5, #31
 8008864:	d50a      	bpl.n	800887c <__pow5mult+0x84>
 8008866:	4639      	mov	r1, r7
 8008868:	4622      	mov	r2, r4
 800886a:	4630      	mov	r0, r6
 800886c:	f7ff ff1a 	bl	80086a4 <__multiply>
 8008870:	4639      	mov	r1, r7
 8008872:	4680      	mov	r8, r0
 8008874:	4630      	mov	r0, r6
 8008876:	f7ff fe49 	bl	800850c <_Bfree>
 800887a:	4647      	mov	r7, r8
 800887c:	106d      	asrs	r5, r5, #1
 800887e:	d00b      	beq.n	8008898 <__pow5mult+0xa0>
 8008880:	6820      	ldr	r0, [r4, #0]
 8008882:	b938      	cbnz	r0, 8008894 <__pow5mult+0x9c>
 8008884:	4622      	mov	r2, r4
 8008886:	4621      	mov	r1, r4
 8008888:	4630      	mov	r0, r6
 800888a:	f7ff ff0b 	bl	80086a4 <__multiply>
 800888e:	6020      	str	r0, [r4, #0]
 8008890:	f8c0 9000 	str.w	r9, [r0]
 8008894:	4604      	mov	r4, r0
 8008896:	e7e4      	b.n	8008862 <__pow5mult+0x6a>
 8008898:	4638      	mov	r0, r7
 800889a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800889e:	bf00      	nop
 80088a0:	0800add8 	.word	0x0800add8
 80088a4:	0800ab69 	.word	0x0800ab69
 80088a8:	0800ac8c 	.word	0x0800ac8c

080088ac <__lshift>:
 80088ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80088b0:	460c      	mov	r4, r1
 80088b2:	6849      	ldr	r1, [r1, #4]
 80088b4:	6923      	ldr	r3, [r4, #16]
 80088b6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80088ba:	68a3      	ldr	r3, [r4, #8]
 80088bc:	4607      	mov	r7, r0
 80088be:	4691      	mov	r9, r2
 80088c0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80088c4:	f108 0601 	add.w	r6, r8, #1
 80088c8:	42b3      	cmp	r3, r6
 80088ca:	db0b      	blt.n	80088e4 <__lshift+0x38>
 80088cc:	4638      	mov	r0, r7
 80088ce:	f7ff fddd 	bl	800848c <_Balloc>
 80088d2:	4605      	mov	r5, r0
 80088d4:	b948      	cbnz	r0, 80088ea <__lshift+0x3e>
 80088d6:	4602      	mov	r2, r0
 80088d8:	4b28      	ldr	r3, [pc, #160]	; (800897c <__lshift+0xd0>)
 80088da:	4829      	ldr	r0, [pc, #164]	; (8008980 <__lshift+0xd4>)
 80088dc:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 80088e0:	f7fe feee 	bl	80076c0 <__assert_func>
 80088e4:	3101      	adds	r1, #1
 80088e6:	005b      	lsls	r3, r3, #1
 80088e8:	e7ee      	b.n	80088c8 <__lshift+0x1c>
 80088ea:	2300      	movs	r3, #0
 80088ec:	f100 0114 	add.w	r1, r0, #20
 80088f0:	f100 0210 	add.w	r2, r0, #16
 80088f4:	4618      	mov	r0, r3
 80088f6:	4553      	cmp	r3, sl
 80088f8:	db33      	blt.n	8008962 <__lshift+0xb6>
 80088fa:	6920      	ldr	r0, [r4, #16]
 80088fc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008900:	f104 0314 	add.w	r3, r4, #20
 8008904:	f019 091f 	ands.w	r9, r9, #31
 8008908:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800890c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008910:	d02b      	beq.n	800896a <__lshift+0xbe>
 8008912:	f1c9 0e20 	rsb	lr, r9, #32
 8008916:	468a      	mov	sl, r1
 8008918:	2200      	movs	r2, #0
 800891a:	6818      	ldr	r0, [r3, #0]
 800891c:	fa00 f009 	lsl.w	r0, r0, r9
 8008920:	4310      	orrs	r0, r2
 8008922:	f84a 0b04 	str.w	r0, [sl], #4
 8008926:	f853 2b04 	ldr.w	r2, [r3], #4
 800892a:	459c      	cmp	ip, r3
 800892c:	fa22 f20e 	lsr.w	r2, r2, lr
 8008930:	d8f3      	bhi.n	800891a <__lshift+0x6e>
 8008932:	ebac 0304 	sub.w	r3, ip, r4
 8008936:	3b15      	subs	r3, #21
 8008938:	f023 0303 	bic.w	r3, r3, #3
 800893c:	3304      	adds	r3, #4
 800893e:	f104 0015 	add.w	r0, r4, #21
 8008942:	4584      	cmp	ip, r0
 8008944:	bf38      	it	cc
 8008946:	2304      	movcc	r3, #4
 8008948:	50ca      	str	r2, [r1, r3]
 800894a:	b10a      	cbz	r2, 8008950 <__lshift+0xa4>
 800894c:	f108 0602 	add.w	r6, r8, #2
 8008950:	3e01      	subs	r6, #1
 8008952:	4638      	mov	r0, r7
 8008954:	612e      	str	r6, [r5, #16]
 8008956:	4621      	mov	r1, r4
 8008958:	f7ff fdd8 	bl	800850c <_Bfree>
 800895c:	4628      	mov	r0, r5
 800895e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008962:	f842 0f04 	str.w	r0, [r2, #4]!
 8008966:	3301      	adds	r3, #1
 8008968:	e7c5      	b.n	80088f6 <__lshift+0x4a>
 800896a:	3904      	subs	r1, #4
 800896c:	f853 2b04 	ldr.w	r2, [r3], #4
 8008970:	f841 2f04 	str.w	r2, [r1, #4]!
 8008974:	459c      	cmp	ip, r3
 8008976:	d8f9      	bhi.n	800896c <__lshift+0xc0>
 8008978:	e7ea      	b.n	8008950 <__lshift+0xa4>
 800897a:	bf00      	nop
 800897c:	0800ac7b 	.word	0x0800ac7b
 8008980:	0800ac8c 	.word	0x0800ac8c

08008984 <__mcmp>:
 8008984:	b530      	push	{r4, r5, lr}
 8008986:	6902      	ldr	r2, [r0, #16]
 8008988:	690c      	ldr	r4, [r1, #16]
 800898a:	1b12      	subs	r2, r2, r4
 800898c:	d10e      	bne.n	80089ac <__mcmp+0x28>
 800898e:	f100 0314 	add.w	r3, r0, #20
 8008992:	3114      	adds	r1, #20
 8008994:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008998:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800899c:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 80089a0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 80089a4:	42a5      	cmp	r5, r4
 80089a6:	d003      	beq.n	80089b0 <__mcmp+0x2c>
 80089a8:	d305      	bcc.n	80089b6 <__mcmp+0x32>
 80089aa:	2201      	movs	r2, #1
 80089ac:	4610      	mov	r0, r2
 80089ae:	bd30      	pop	{r4, r5, pc}
 80089b0:	4283      	cmp	r3, r0
 80089b2:	d3f3      	bcc.n	800899c <__mcmp+0x18>
 80089b4:	e7fa      	b.n	80089ac <__mcmp+0x28>
 80089b6:	f04f 32ff 	mov.w	r2, #4294967295
 80089ba:	e7f7      	b.n	80089ac <__mcmp+0x28>

080089bc <__mdiff>:
 80089bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089c0:	460c      	mov	r4, r1
 80089c2:	4606      	mov	r6, r0
 80089c4:	4611      	mov	r1, r2
 80089c6:	4620      	mov	r0, r4
 80089c8:	4690      	mov	r8, r2
 80089ca:	f7ff ffdb 	bl	8008984 <__mcmp>
 80089ce:	1e05      	subs	r5, r0, #0
 80089d0:	d110      	bne.n	80089f4 <__mdiff+0x38>
 80089d2:	4629      	mov	r1, r5
 80089d4:	4630      	mov	r0, r6
 80089d6:	f7ff fd59 	bl	800848c <_Balloc>
 80089da:	b930      	cbnz	r0, 80089ea <__mdiff+0x2e>
 80089dc:	4b3a      	ldr	r3, [pc, #232]	; (8008ac8 <__mdiff+0x10c>)
 80089de:	4602      	mov	r2, r0
 80089e0:	f240 2137 	movw	r1, #567	; 0x237
 80089e4:	4839      	ldr	r0, [pc, #228]	; (8008acc <__mdiff+0x110>)
 80089e6:	f7fe fe6b 	bl	80076c0 <__assert_func>
 80089ea:	2301      	movs	r3, #1
 80089ec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80089f0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089f4:	bfa4      	itt	ge
 80089f6:	4643      	movge	r3, r8
 80089f8:	46a0      	movge	r8, r4
 80089fa:	4630      	mov	r0, r6
 80089fc:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8008a00:	bfa6      	itte	ge
 8008a02:	461c      	movge	r4, r3
 8008a04:	2500      	movge	r5, #0
 8008a06:	2501      	movlt	r5, #1
 8008a08:	f7ff fd40 	bl	800848c <_Balloc>
 8008a0c:	b920      	cbnz	r0, 8008a18 <__mdiff+0x5c>
 8008a0e:	4b2e      	ldr	r3, [pc, #184]	; (8008ac8 <__mdiff+0x10c>)
 8008a10:	4602      	mov	r2, r0
 8008a12:	f240 2145 	movw	r1, #581	; 0x245
 8008a16:	e7e5      	b.n	80089e4 <__mdiff+0x28>
 8008a18:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8008a1c:	6926      	ldr	r6, [r4, #16]
 8008a1e:	60c5      	str	r5, [r0, #12]
 8008a20:	f104 0914 	add.w	r9, r4, #20
 8008a24:	f108 0514 	add.w	r5, r8, #20
 8008a28:	f100 0e14 	add.w	lr, r0, #20
 8008a2c:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8008a30:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008a34:	f108 0210 	add.w	r2, r8, #16
 8008a38:	46f2      	mov	sl, lr
 8008a3a:	2100      	movs	r1, #0
 8008a3c:	f859 3b04 	ldr.w	r3, [r9], #4
 8008a40:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008a44:	fa11 f88b 	uxtah	r8, r1, fp
 8008a48:	b299      	uxth	r1, r3
 8008a4a:	0c1b      	lsrs	r3, r3, #16
 8008a4c:	eba8 0801 	sub.w	r8, r8, r1
 8008a50:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008a54:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008a58:	fa1f f888 	uxth.w	r8, r8
 8008a5c:	1419      	asrs	r1, r3, #16
 8008a5e:	454e      	cmp	r6, r9
 8008a60:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008a64:	f84a 3b04 	str.w	r3, [sl], #4
 8008a68:	d8e8      	bhi.n	8008a3c <__mdiff+0x80>
 8008a6a:	1b33      	subs	r3, r6, r4
 8008a6c:	3b15      	subs	r3, #21
 8008a6e:	f023 0303 	bic.w	r3, r3, #3
 8008a72:	3304      	adds	r3, #4
 8008a74:	3415      	adds	r4, #21
 8008a76:	42a6      	cmp	r6, r4
 8008a78:	bf38      	it	cc
 8008a7a:	2304      	movcc	r3, #4
 8008a7c:	441d      	add	r5, r3
 8008a7e:	4473      	add	r3, lr
 8008a80:	469e      	mov	lr, r3
 8008a82:	462e      	mov	r6, r5
 8008a84:	4566      	cmp	r6, ip
 8008a86:	d30e      	bcc.n	8008aa6 <__mdiff+0xea>
 8008a88:	f10c 0203 	add.w	r2, ip, #3
 8008a8c:	1b52      	subs	r2, r2, r5
 8008a8e:	f022 0203 	bic.w	r2, r2, #3
 8008a92:	3d03      	subs	r5, #3
 8008a94:	45ac      	cmp	ip, r5
 8008a96:	bf38      	it	cc
 8008a98:	2200      	movcc	r2, #0
 8008a9a:	4413      	add	r3, r2
 8008a9c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8008aa0:	b17a      	cbz	r2, 8008ac2 <__mdiff+0x106>
 8008aa2:	6107      	str	r7, [r0, #16]
 8008aa4:	e7a4      	b.n	80089f0 <__mdiff+0x34>
 8008aa6:	f856 8b04 	ldr.w	r8, [r6], #4
 8008aaa:	fa11 f288 	uxtah	r2, r1, r8
 8008aae:	1414      	asrs	r4, r2, #16
 8008ab0:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8008ab4:	b292      	uxth	r2, r2
 8008ab6:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8008aba:	f84e 2b04 	str.w	r2, [lr], #4
 8008abe:	1421      	asrs	r1, r4, #16
 8008ac0:	e7e0      	b.n	8008a84 <__mdiff+0xc8>
 8008ac2:	3f01      	subs	r7, #1
 8008ac4:	e7ea      	b.n	8008a9c <__mdiff+0xe0>
 8008ac6:	bf00      	nop
 8008ac8:	0800ac7b 	.word	0x0800ac7b
 8008acc:	0800ac8c 	.word	0x0800ac8c

08008ad0 <__d2b>:
 8008ad0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8008ad4:	460f      	mov	r7, r1
 8008ad6:	2101      	movs	r1, #1
 8008ad8:	ec59 8b10 	vmov	r8, r9, d0
 8008adc:	4616      	mov	r6, r2
 8008ade:	f7ff fcd5 	bl	800848c <_Balloc>
 8008ae2:	4604      	mov	r4, r0
 8008ae4:	b930      	cbnz	r0, 8008af4 <__d2b+0x24>
 8008ae6:	4602      	mov	r2, r0
 8008ae8:	4b24      	ldr	r3, [pc, #144]	; (8008b7c <__d2b+0xac>)
 8008aea:	4825      	ldr	r0, [pc, #148]	; (8008b80 <__d2b+0xb0>)
 8008aec:	f240 310f 	movw	r1, #783	; 0x30f
 8008af0:	f7fe fde6 	bl	80076c0 <__assert_func>
 8008af4:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008af8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008afc:	bb2d      	cbnz	r5, 8008b4a <__d2b+0x7a>
 8008afe:	9301      	str	r3, [sp, #4]
 8008b00:	f1b8 0300 	subs.w	r3, r8, #0
 8008b04:	d026      	beq.n	8008b54 <__d2b+0x84>
 8008b06:	4668      	mov	r0, sp
 8008b08:	9300      	str	r3, [sp, #0]
 8008b0a:	f7ff fd87 	bl	800861c <__lo0bits>
 8008b0e:	e9dd 1200 	ldrd	r1, r2, [sp]
 8008b12:	b1e8      	cbz	r0, 8008b50 <__d2b+0x80>
 8008b14:	f1c0 0320 	rsb	r3, r0, #32
 8008b18:	fa02 f303 	lsl.w	r3, r2, r3
 8008b1c:	430b      	orrs	r3, r1
 8008b1e:	40c2      	lsrs	r2, r0
 8008b20:	6163      	str	r3, [r4, #20]
 8008b22:	9201      	str	r2, [sp, #4]
 8008b24:	9b01      	ldr	r3, [sp, #4]
 8008b26:	61a3      	str	r3, [r4, #24]
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	bf14      	ite	ne
 8008b2c:	2202      	movne	r2, #2
 8008b2e:	2201      	moveq	r2, #1
 8008b30:	6122      	str	r2, [r4, #16]
 8008b32:	b1bd      	cbz	r5, 8008b64 <__d2b+0x94>
 8008b34:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008b38:	4405      	add	r5, r0
 8008b3a:	603d      	str	r5, [r7, #0]
 8008b3c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008b40:	6030      	str	r0, [r6, #0]
 8008b42:	4620      	mov	r0, r4
 8008b44:	b003      	add	sp, #12
 8008b46:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b4a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008b4e:	e7d6      	b.n	8008afe <__d2b+0x2e>
 8008b50:	6161      	str	r1, [r4, #20]
 8008b52:	e7e7      	b.n	8008b24 <__d2b+0x54>
 8008b54:	a801      	add	r0, sp, #4
 8008b56:	f7ff fd61 	bl	800861c <__lo0bits>
 8008b5a:	9b01      	ldr	r3, [sp, #4]
 8008b5c:	6163      	str	r3, [r4, #20]
 8008b5e:	3020      	adds	r0, #32
 8008b60:	2201      	movs	r2, #1
 8008b62:	e7e5      	b.n	8008b30 <__d2b+0x60>
 8008b64:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008b68:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008b6c:	6038      	str	r0, [r7, #0]
 8008b6e:	6918      	ldr	r0, [r3, #16]
 8008b70:	f7ff fd34 	bl	80085dc <__hi0bits>
 8008b74:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008b78:	e7e2      	b.n	8008b40 <__d2b+0x70>
 8008b7a:	bf00      	nop
 8008b7c:	0800ac7b 	.word	0x0800ac7b
 8008b80:	0800ac8c 	.word	0x0800ac8c

08008b84 <__ssputs_r>:
 8008b84:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008b88:	688e      	ldr	r6, [r1, #8]
 8008b8a:	461f      	mov	r7, r3
 8008b8c:	42be      	cmp	r6, r7
 8008b8e:	680b      	ldr	r3, [r1, #0]
 8008b90:	4682      	mov	sl, r0
 8008b92:	460c      	mov	r4, r1
 8008b94:	4690      	mov	r8, r2
 8008b96:	d82c      	bhi.n	8008bf2 <__ssputs_r+0x6e>
 8008b98:	898a      	ldrh	r2, [r1, #12]
 8008b9a:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008b9e:	d026      	beq.n	8008bee <__ssputs_r+0x6a>
 8008ba0:	6965      	ldr	r5, [r4, #20]
 8008ba2:	6909      	ldr	r1, [r1, #16]
 8008ba4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008ba8:	eba3 0901 	sub.w	r9, r3, r1
 8008bac:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008bb0:	1c7b      	adds	r3, r7, #1
 8008bb2:	444b      	add	r3, r9
 8008bb4:	106d      	asrs	r5, r5, #1
 8008bb6:	429d      	cmp	r5, r3
 8008bb8:	bf38      	it	cc
 8008bba:	461d      	movcc	r5, r3
 8008bbc:	0553      	lsls	r3, r2, #21
 8008bbe:	d527      	bpl.n	8008c10 <__ssputs_r+0x8c>
 8008bc0:	4629      	mov	r1, r5
 8008bc2:	f7fd fde7 	bl	8006794 <_malloc_r>
 8008bc6:	4606      	mov	r6, r0
 8008bc8:	b360      	cbz	r0, 8008c24 <__ssputs_r+0xa0>
 8008bca:	6921      	ldr	r1, [r4, #16]
 8008bcc:	464a      	mov	r2, r9
 8008bce:	f000 fa0b 	bl	8008fe8 <memcpy>
 8008bd2:	89a3      	ldrh	r3, [r4, #12]
 8008bd4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008bd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008bdc:	81a3      	strh	r3, [r4, #12]
 8008bde:	6126      	str	r6, [r4, #16]
 8008be0:	6165      	str	r5, [r4, #20]
 8008be2:	444e      	add	r6, r9
 8008be4:	eba5 0509 	sub.w	r5, r5, r9
 8008be8:	6026      	str	r6, [r4, #0]
 8008bea:	60a5      	str	r5, [r4, #8]
 8008bec:	463e      	mov	r6, r7
 8008bee:	42be      	cmp	r6, r7
 8008bf0:	d900      	bls.n	8008bf4 <__ssputs_r+0x70>
 8008bf2:	463e      	mov	r6, r7
 8008bf4:	6820      	ldr	r0, [r4, #0]
 8008bf6:	4632      	mov	r2, r6
 8008bf8:	4641      	mov	r1, r8
 8008bfa:	f000 f9db 	bl	8008fb4 <memmove>
 8008bfe:	68a3      	ldr	r3, [r4, #8]
 8008c00:	1b9b      	subs	r3, r3, r6
 8008c02:	60a3      	str	r3, [r4, #8]
 8008c04:	6823      	ldr	r3, [r4, #0]
 8008c06:	4433      	add	r3, r6
 8008c08:	6023      	str	r3, [r4, #0]
 8008c0a:	2000      	movs	r0, #0
 8008c0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c10:	462a      	mov	r2, r5
 8008c12:	f000 fa26 	bl	8009062 <_realloc_r>
 8008c16:	4606      	mov	r6, r0
 8008c18:	2800      	cmp	r0, #0
 8008c1a:	d1e0      	bne.n	8008bde <__ssputs_r+0x5a>
 8008c1c:	6921      	ldr	r1, [r4, #16]
 8008c1e:	4650      	mov	r0, sl
 8008c20:	f7ff fbe8 	bl	80083f4 <_free_r>
 8008c24:	230c      	movs	r3, #12
 8008c26:	f8ca 3000 	str.w	r3, [sl]
 8008c2a:	89a3      	ldrh	r3, [r4, #12]
 8008c2c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c30:	81a3      	strh	r3, [r4, #12]
 8008c32:	f04f 30ff 	mov.w	r0, #4294967295
 8008c36:	e7e9      	b.n	8008c0c <__ssputs_r+0x88>

08008c38 <_svfiprintf_r>:
 8008c38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c3c:	4698      	mov	r8, r3
 8008c3e:	898b      	ldrh	r3, [r1, #12]
 8008c40:	061b      	lsls	r3, r3, #24
 8008c42:	b09d      	sub	sp, #116	; 0x74
 8008c44:	4607      	mov	r7, r0
 8008c46:	460d      	mov	r5, r1
 8008c48:	4614      	mov	r4, r2
 8008c4a:	d50e      	bpl.n	8008c6a <_svfiprintf_r+0x32>
 8008c4c:	690b      	ldr	r3, [r1, #16]
 8008c4e:	b963      	cbnz	r3, 8008c6a <_svfiprintf_r+0x32>
 8008c50:	2140      	movs	r1, #64	; 0x40
 8008c52:	f7fd fd9f 	bl	8006794 <_malloc_r>
 8008c56:	6028      	str	r0, [r5, #0]
 8008c58:	6128      	str	r0, [r5, #16]
 8008c5a:	b920      	cbnz	r0, 8008c66 <_svfiprintf_r+0x2e>
 8008c5c:	230c      	movs	r3, #12
 8008c5e:	603b      	str	r3, [r7, #0]
 8008c60:	f04f 30ff 	mov.w	r0, #4294967295
 8008c64:	e0d0      	b.n	8008e08 <_svfiprintf_r+0x1d0>
 8008c66:	2340      	movs	r3, #64	; 0x40
 8008c68:	616b      	str	r3, [r5, #20]
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	9309      	str	r3, [sp, #36]	; 0x24
 8008c6e:	2320      	movs	r3, #32
 8008c70:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008c74:	f8cd 800c 	str.w	r8, [sp, #12]
 8008c78:	2330      	movs	r3, #48	; 0x30
 8008c7a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008e20 <_svfiprintf_r+0x1e8>
 8008c7e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008c82:	f04f 0901 	mov.w	r9, #1
 8008c86:	4623      	mov	r3, r4
 8008c88:	469a      	mov	sl, r3
 8008c8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008c8e:	b10a      	cbz	r2, 8008c94 <_svfiprintf_r+0x5c>
 8008c90:	2a25      	cmp	r2, #37	; 0x25
 8008c92:	d1f9      	bne.n	8008c88 <_svfiprintf_r+0x50>
 8008c94:	ebba 0b04 	subs.w	fp, sl, r4
 8008c98:	d00b      	beq.n	8008cb2 <_svfiprintf_r+0x7a>
 8008c9a:	465b      	mov	r3, fp
 8008c9c:	4622      	mov	r2, r4
 8008c9e:	4629      	mov	r1, r5
 8008ca0:	4638      	mov	r0, r7
 8008ca2:	f7ff ff6f 	bl	8008b84 <__ssputs_r>
 8008ca6:	3001      	adds	r0, #1
 8008ca8:	f000 80a9 	beq.w	8008dfe <_svfiprintf_r+0x1c6>
 8008cac:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008cae:	445a      	add	r2, fp
 8008cb0:	9209      	str	r2, [sp, #36]	; 0x24
 8008cb2:	f89a 3000 	ldrb.w	r3, [sl]
 8008cb6:	2b00      	cmp	r3, #0
 8008cb8:	f000 80a1 	beq.w	8008dfe <_svfiprintf_r+0x1c6>
 8008cbc:	2300      	movs	r3, #0
 8008cbe:	f04f 32ff 	mov.w	r2, #4294967295
 8008cc2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008cc6:	f10a 0a01 	add.w	sl, sl, #1
 8008cca:	9304      	str	r3, [sp, #16]
 8008ccc:	9307      	str	r3, [sp, #28]
 8008cce:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008cd2:	931a      	str	r3, [sp, #104]	; 0x68
 8008cd4:	4654      	mov	r4, sl
 8008cd6:	2205      	movs	r2, #5
 8008cd8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008cdc:	4850      	ldr	r0, [pc, #320]	; (8008e20 <_svfiprintf_r+0x1e8>)
 8008cde:	f7f7 fa7f 	bl	80001e0 <memchr>
 8008ce2:	9a04      	ldr	r2, [sp, #16]
 8008ce4:	b9d8      	cbnz	r0, 8008d1e <_svfiprintf_r+0xe6>
 8008ce6:	06d0      	lsls	r0, r2, #27
 8008ce8:	bf44      	itt	mi
 8008cea:	2320      	movmi	r3, #32
 8008cec:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008cf0:	0711      	lsls	r1, r2, #28
 8008cf2:	bf44      	itt	mi
 8008cf4:	232b      	movmi	r3, #43	; 0x2b
 8008cf6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008cfa:	f89a 3000 	ldrb.w	r3, [sl]
 8008cfe:	2b2a      	cmp	r3, #42	; 0x2a
 8008d00:	d015      	beq.n	8008d2e <_svfiprintf_r+0xf6>
 8008d02:	9a07      	ldr	r2, [sp, #28]
 8008d04:	4654      	mov	r4, sl
 8008d06:	2000      	movs	r0, #0
 8008d08:	f04f 0c0a 	mov.w	ip, #10
 8008d0c:	4621      	mov	r1, r4
 8008d0e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008d12:	3b30      	subs	r3, #48	; 0x30
 8008d14:	2b09      	cmp	r3, #9
 8008d16:	d94d      	bls.n	8008db4 <_svfiprintf_r+0x17c>
 8008d18:	b1b0      	cbz	r0, 8008d48 <_svfiprintf_r+0x110>
 8008d1a:	9207      	str	r2, [sp, #28]
 8008d1c:	e014      	b.n	8008d48 <_svfiprintf_r+0x110>
 8008d1e:	eba0 0308 	sub.w	r3, r0, r8
 8008d22:	fa09 f303 	lsl.w	r3, r9, r3
 8008d26:	4313      	orrs	r3, r2
 8008d28:	9304      	str	r3, [sp, #16]
 8008d2a:	46a2      	mov	sl, r4
 8008d2c:	e7d2      	b.n	8008cd4 <_svfiprintf_r+0x9c>
 8008d2e:	9b03      	ldr	r3, [sp, #12]
 8008d30:	1d19      	adds	r1, r3, #4
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	9103      	str	r1, [sp, #12]
 8008d36:	2b00      	cmp	r3, #0
 8008d38:	bfbb      	ittet	lt
 8008d3a:	425b      	neglt	r3, r3
 8008d3c:	f042 0202 	orrlt.w	r2, r2, #2
 8008d40:	9307      	strge	r3, [sp, #28]
 8008d42:	9307      	strlt	r3, [sp, #28]
 8008d44:	bfb8      	it	lt
 8008d46:	9204      	strlt	r2, [sp, #16]
 8008d48:	7823      	ldrb	r3, [r4, #0]
 8008d4a:	2b2e      	cmp	r3, #46	; 0x2e
 8008d4c:	d10c      	bne.n	8008d68 <_svfiprintf_r+0x130>
 8008d4e:	7863      	ldrb	r3, [r4, #1]
 8008d50:	2b2a      	cmp	r3, #42	; 0x2a
 8008d52:	d134      	bne.n	8008dbe <_svfiprintf_r+0x186>
 8008d54:	9b03      	ldr	r3, [sp, #12]
 8008d56:	1d1a      	adds	r2, r3, #4
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	9203      	str	r2, [sp, #12]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	bfb8      	it	lt
 8008d60:	f04f 33ff 	movlt.w	r3, #4294967295
 8008d64:	3402      	adds	r4, #2
 8008d66:	9305      	str	r3, [sp, #20]
 8008d68:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 8008e30 <_svfiprintf_r+0x1f8>
 8008d6c:	7821      	ldrb	r1, [r4, #0]
 8008d6e:	2203      	movs	r2, #3
 8008d70:	4650      	mov	r0, sl
 8008d72:	f7f7 fa35 	bl	80001e0 <memchr>
 8008d76:	b138      	cbz	r0, 8008d88 <_svfiprintf_r+0x150>
 8008d78:	9b04      	ldr	r3, [sp, #16]
 8008d7a:	eba0 000a 	sub.w	r0, r0, sl
 8008d7e:	2240      	movs	r2, #64	; 0x40
 8008d80:	4082      	lsls	r2, r0
 8008d82:	4313      	orrs	r3, r2
 8008d84:	3401      	adds	r4, #1
 8008d86:	9304      	str	r3, [sp, #16]
 8008d88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008d8c:	4825      	ldr	r0, [pc, #148]	; (8008e24 <_svfiprintf_r+0x1ec>)
 8008d8e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008d92:	2206      	movs	r2, #6
 8008d94:	f7f7 fa24 	bl	80001e0 <memchr>
 8008d98:	2800      	cmp	r0, #0
 8008d9a:	d038      	beq.n	8008e0e <_svfiprintf_r+0x1d6>
 8008d9c:	4b22      	ldr	r3, [pc, #136]	; (8008e28 <_svfiprintf_r+0x1f0>)
 8008d9e:	bb1b      	cbnz	r3, 8008de8 <_svfiprintf_r+0x1b0>
 8008da0:	9b03      	ldr	r3, [sp, #12]
 8008da2:	3307      	adds	r3, #7
 8008da4:	f023 0307 	bic.w	r3, r3, #7
 8008da8:	3308      	adds	r3, #8
 8008daa:	9303      	str	r3, [sp, #12]
 8008dac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008dae:	4433      	add	r3, r6
 8008db0:	9309      	str	r3, [sp, #36]	; 0x24
 8008db2:	e768      	b.n	8008c86 <_svfiprintf_r+0x4e>
 8008db4:	fb0c 3202 	mla	r2, ip, r2, r3
 8008db8:	460c      	mov	r4, r1
 8008dba:	2001      	movs	r0, #1
 8008dbc:	e7a6      	b.n	8008d0c <_svfiprintf_r+0xd4>
 8008dbe:	2300      	movs	r3, #0
 8008dc0:	3401      	adds	r4, #1
 8008dc2:	9305      	str	r3, [sp, #20]
 8008dc4:	4619      	mov	r1, r3
 8008dc6:	f04f 0c0a 	mov.w	ip, #10
 8008dca:	4620      	mov	r0, r4
 8008dcc:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008dd0:	3a30      	subs	r2, #48	; 0x30
 8008dd2:	2a09      	cmp	r2, #9
 8008dd4:	d903      	bls.n	8008dde <_svfiprintf_r+0x1a6>
 8008dd6:	2b00      	cmp	r3, #0
 8008dd8:	d0c6      	beq.n	8008d68 <_svfiprintf_r+0x130>
 8008dda:	9105      	str	r1, [sp, #20]
 8008ddc:	e7c4      	b.n	8008d68 <_svfiprintf_r+0x130>
 8008dde:	fb0c 2101 	mla	r1, ip, r1, r2
 8008de2:	4604      	mov	r4, r0
 8008de4:	2301      	movs	r3, #1
 8008de6:	e7f0      	b.n	8008dca <_svfiprintf_r+0x192>
 8008de8:	ab03      	add	r3, sp, #12
 8008dea:	9300      	str	r3, [sp, #0]
 8008dec:	462a      	mov	r2, r5
 8008dee:	4b0f      	ldr	r3, [pc, #60]	; (8008e2c <_svfiprintf_r+0x1f4>)
 8008df0:	a904      	add	r1, sp, #16
 8008df2:	4638      	mov	r0, r7
 8008df4:	f7fd fe86 	bl	8006b04 <_printf_float>
 8008df8:	1c42      	adds	r2, r0, #1
 8008dfa:	4606      	mov	r6, r0
 8008dfc:	d1d6      	bne.n	8008dac <_svfiprintf_r+0x174>
 8008dfe:	89ab      	ldrh	r3, [r5, #12]
 8008e00:	065b      	lsls	r3, r3, #25
 8008e02:	f53f af2d 	bmi.w	8008c60 <_svfiprintf_r+0x28>
 8008e06:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008e08:	b01d      	add	sp, #116	; 0x74
 8008e0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e0e:	ab03      	add	r3, sp, #12
 8008e10:	9300      	str	r3, [sp, #0]
 8008e12:	462a      	mov	r2, r5
 8008e14:	4b05      	ldr	r3, [pc, #20]	; (8008e2c <_svfiprintf_r+0x1f4>)
 8008e16:	a904      	add	r1, sp, #16
 8008e18:	4638      	mov	r0, r7
 8008e1a:	f7fe f917 	bl	800704c <_printf_i>
 8008e1e:	e7eb      	b.n	8008df8 <_svfiprintf_r+0x1c0>
 8008e20:	0800ade4 	.word	0x0800ade4
 8008e24:	0800adee 	.word	0x0800adee
 8008e28:	08006b05 	.word	0x08006b05
 8008e2c:	08008b85 	.word	0x08008b85
 8008e30:	0800adea 	.word	0x0800adea

08008e34 <__sflush_r>:
 8008e34:	898a      	ldrh	r2, [r1, #12]
 8008e36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008e3a:	4605      	mov	r5, r0
 8008e3c:	0710      	lsls	r0, r2, #28
 8008e3e:	460c      	mov	r4, r1
 8008e40:	d458      	bmi.n	8008ef4 <__sflush_r+0xc0>
 8008e42:	684b      	ldr	r3, [r1, #4]
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	dc05      	bgt.n	8008e54 <__sflush_r+0x20>
 8008e48:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	dc02      	bgt.n	8008e54 <__sflush_r+0x20>
 8008e4e:	2000      	movs	r0, #0
 8008e50:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008e54:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e56:	2e00      	cmp	r6, #0
 8008e58:	d0f9      	beq.n	8008e4e <__sflush_r+0x1a>
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008e60:	682f      	ldr	r7, [r5, #0]
 8008e62:	6a21      	ldr	r1, [r4, #32]
 8008e64:	602b      	str	r3, [r5, #0]
 8008e66:	d032      	beq.n	8008ece <__sflush_r+0x9a>
 8008e68:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008e6a:	89a3      	ldrh	r3, [r4, #12]
 8008e6c:	075a      	lsls	r2, r3, #29
 8008e6e:	d505      	bpl.n	8008e7c <__sflush_r+0x48>
 8008e70:	6863      	ldr	r3, [r4, #4]
 8008e72:	1ac0      	subs	r0, r0, r3
 8008e74:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008e76:	b10b      	cbz	r3, 8008e7c <__sflush_r+0x48>
 8008e78:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008e7a:	1ac0      	subs	r0, r0, r3
 8008e7c:	2300      	movs	r3, #0
 8008e7e:	4602      	mov	r2, r0
 8008e80:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008e82:	6a21      	ldr	r1, [r4, #32]
 8008e84:	4628      	mov	r0, r5
 8008e86:	47b0      	blx	r6
 8008e88:	1c43      	adds	r3, r0, #1
 8008e8a:	89a3      	ldrh	r3, [r4, #12]
 8008e8c:	d106      	bne.n	8008e9c <__sflush_r+0x68>
 8008e8e:	6829      	ldr	r1, [r5, #0]
 8008e90:	291d      	cmp	r1, #29
 8008e92:	d82b      	bhi.n	8008eec <__sflush_r+0xb8>
 8008e94:	4a29      	ldr	r2, [pc, #164]	; (8008f3c <__sflush_r+0x108>)
 8008e96:	410a      	asrs	r2, r1
 8008e98:	07d6      	lsls	r6, r2, #31
 8008e9a:	d427      	bmi.n	8008eec <__sflush_r+0xb8>
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	6062      	str	r2, [r4, #4]
 8008ea0:	04d9      	lsls	r1, r3, #19
 8008ea2:	6922      	ldr	r2, [r4, #16]
 8008ea4:	6022      	str	r2, [r4, #0]
 8008ea6:	d504      	bpl.n	8008eb2 <__sflush_r+0x7e>
 8008ea8:	1c42      	adds	r2, r0, #1
 8008eaa:	d101      	bne.n	8008eb0 <__sflush_r+0x7c>
 8008eac:	682b      	ldr	r3, [r5, #0]
 8008eae:	b903      	cbnz	r3, 8008eb2 <__sflush_r+0x7e>
 8008eb0:	6560      	str	r0, [r4, #84]	; 0x54
 8008eb2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008eb4:	602f      	str	r7, [r5, #0]
 8008eb6:	2900      	cmp	r1, #0
 8008eb8:	d0c9      	beq.n	8008e4e <__sflush_r+0x1a>
 8008eba:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008ebe:	4299      	cmp	r1, r3
 8008ec0:	d002      	beq.n	8008ec8 <__sflush_r+0x94>
 8008ec2:	4628      	mov	r0, r5
 8008ec4:	f7ff fa96 	bl	80083f4 <_free_r>
 8008ec8:	2000      	movs	r0, #0
 8008eca:	6360      	str	r0, [r4, #52]	; 0x34
 8008ecc:	e7c0      	b.n	8008e50 <__sflush_r+0x1c>
 8008ece:	2301      	movs	r3, #1
 8008ed0:	4628      	mov	r0, r5
 8008ed2:	47b0      	blx	r6
 8008ed4:	1c41      	adds	r1, r0, #1
 8008ed6:	d1c8      	bne.n	8008e6a <__sflush_r+0x36>
 8008ed8:	682b      	ldr	r3, [r5, #0]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d0c5      	beq.n	8008e6a <__sflush_r+0x36>
 8008ede:	2b1d      	cmp	r3, #29
 8008ee0:	d001      	beq.n	8008ee6 <__sflush_r+0xb2>
 8008ee2:	2b16      	cmp	r3, #22
 8008ee4:	d101      	bne.n	8008eea <__sflush_r+0xb6>
 8008ee6:	602f      	str	r7, [r5, #0]
 8008ee8:	e7b1      	b.n	8008e4e <__sflush_r+0x1a>
 8008eea:	89a3      	ldrh	r3, [r4, #12]
 8008eec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008ef0:	81a3      	strh	r3, [r4, #12]
 8008ef2:	e7ad      	b.n	8008e50 <__sflush_r+0x1c>
 8008ef4:	690f      	ldr	r7, [r1, #16]
 8008ef6:	2f00      	cmp	r7, #0
 8008ef8:	d0a9      	beq.n	8008e4e <__sflush_r+0x1a>
 8008efa:	0793      	lsls	r3, r2, #30
 8008efc:	680e      	ldr	r6, [r1, #0]
 8008efe:	bf08      	it	eq
 8008f00:	694b      	ldreq	r3, [r1, #20]
 8008f02:	600f      	str	r7, [r1, #0]
 8008f04:	bf18      	it	ne
 8008f06:	2300      	movne	r3, #0
 8008f08:	eba6 0807 	sub.w	r8, r6, r7
 8008f0c:	608b      	str	r3, [r1, #8]
 8008f0e:	f1b8 0f00 	cmp.w	r8, #0
 8008f12:	dd9c      	ble.n	8008e4e <__sflush_r+0x1a>
 8008f14:	6a21      	ldr	r1, [r4, #32]
 8008f16:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008f18:	4643      	mov	r3, r8
 8008f1a:	463a      	mov	r2, r7
 8008f1c:	4628      	mov	r0, r5
 8008f1e:	47b0      	blx	r6
 8008f20:	2800      	cmp	r0, #0
 8008f22:	dc06      	bgt.n	8008f32 <__sflush_r+0xfe>
 8008f24:	89a3      	ldrh	r3, [r4, #12]
 8008f26:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008f2a:	81a3      	strh	r3, [r4, #12]
 8008f2c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f30:	e78e      	b.n	8008e50 <__sflush_r+0x1c>
 8008f32:	4407      	add	r7, r0
 8008f34:	eba8 0800 	sub.w	r8, r8, r0
 8008f38:	e7e9      	b.n	8008f0e <__sflush_r+0xda>
 8008f3a:	bf00      	nop
 8008f3c:	dfbffffe 	.word	0xdfbffffe

08008f40 <_fflush_r>:
 8008f40:	b538      	push	{r3, r4, r5, lr}
 8008f42:	690b      	ldr	r3, [r1, #16]
 8008f44:	4605      	mov	r5, r0
 8008f46:	460c      	mov	r4, r1
 8008f48:	b913      	cbnz	r3, 8008f50 <_fflush_r+0x10>
 8008f4a:	2500      	movs	r5, #0
 8008f4c:	4628      	mov	r0, r5
 8008f4e:	bd38      	pop	{r3, r4, r5, pc}
 8008f50:	b118      	cbz	r0, 8008f5a <_fflush_r+0x1a>
 8008f52:	6a03      	ldr	r3, [r0, #32]
 8008f54:	b90b      	cbnz	r3, 8008f5a <_fflush_r+0x1a>
 8008f56:	f7fe fa15 	bl	8007384 <__sinit>
 8008f5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008f5e:	2b00      	cmp	r3, #0
 8008f60:	d0f3      	beq.n	8008f4a <_fflush_r+0xa>
 8008f62:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008f64:	07d0      	lsls	r0, r2, #31
 8008f66:	d404      	bmi.n	8008f72 <_fflush_r+0x32>
 8008f68:	0599      	lsls	r1, r3, #22
 8008f6a:	d402      	bmi.n	8008f72 <_fflush_r+0x32>
 8008f6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f6e:	f7fe fb9d 	bl	80076ac <__retarget_lock_acquire_recursive>
 8008f72:	4628      	mov	r0, r5
 8008f74:	4621      	mov	r1, r4
 8008f76:	f7ff ff5d 	bl	8008e34 <__sflush_r>
 8008f7a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008f7c:	07da      	lsls	r2, r3, #31
 8008f7e:	4605      	mov	r5, r0
 8008f80:	d4e4      	bmi.n	8008f4c <_fflush_r+0xc>
 8008f82:	89a3      	ldrh	r3, [r4, #12]
 8008f84:	059b      	lsls	r3, r3, #22
 8008f86:	d4e1      	bmi.n	8008f4c <_fflush_r+0xc>
 8008f88:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008f8a:	f7fe fb90 	bl	80076ae <__retarget_lock_release_recursive>
 8008f8e:	e7dd      	b.n	8008f4c <_fflush_r+0xc>

08008f90 <fiprintf>:
 8008f90:	b40e      	push	{r1, r2, r3}
 8008f92:	b503      	push	{r0, r1, lr}
 8008f94:	4601      	mov	r1, r0
 8008f96:	ab03      	add	r3, sp, #12
 8008f98:	4805      	ldr	r0, [pc, #20]	; (8008fb0 <fiprintf+0x20>)
 8008f9a:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f9e:	6800      	ldr	r0, [r0, #0]
 8008fa0:	9301      	str	r3, [sp, #4]
 8008fa2:	f000 f8c3 	bl	800912c <_vfiprintf_r>
 8008fa6:	b002      	add	sp, #8
 8008fa8:	f85d eb04 	ldr.w	lr, [sp], #4
 8008fac:	b003      	add	sp, #12
 8008fae:	4770      	bx	lr
 8008fb0:	20000074 	.word	0x20000074

08008fb4 <memmove>:
 8008fb4:	4288      	cmp	r0, r1
 8008fb6:	b510      	push	{r4, lr}
 8008fb8:	eb01 0402 	add.w	r4, r1, r2
 8008fbc:	d902      	bls.n	8008fc4 <memmove+0x10>
 8008fbe:	4284      	cmp	r4, r0
 8008fc0:	4623      	mov	r3, r4
 8008fc2:	d807      	bhi.n	8008fd4 <memmove+0x20>
 8008fc4:	1e43      	subs	r3, r0, #1
 8008fc6:	42a1      	cmp	r1, r4
 8008fc8:	d008      	beq.n	8008fdc <memmove+0x28>
 8008fca:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008fce:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008fd2:	e7f8      	b.n	8008fc6 <memmove+0x12>
 8008fd4:	4402      	add	r2, r0
 8008fd6:	4601      	mov	r1, r0
 8008fd8:	428a      	cmp	r2, r1
 8008fda:	d100      	bne.n	8008fde <memmove+0x2a>
 8008fdc:	bd10      	pop	{r4, pc}
 8008fde:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008fe2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008fe6:	e7f7      	b.n	8008fd8 <memmove+0x24>

08008fe8 <memcpy>:
 8008fe8:	440a      	add	r2, r1
 8008fea:	4291      	cmp	r1, r2
 8008fec:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ff0:	d100      	bne.n	8008ff4 <memcpy+0xc>
 8008ff2:	4770      	bx	lr
 8008ff4:	b510      	push	{r4, lr}
 8008ff6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ffa:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ffe:	4291      	cmp	r1, r2
 8009000:	d1f9      	bne.n	8008ff6 <memcpy+0xe>
 8009002:	bd10      	pop	{r4, pc}

08009004 <abort>:
 8009004:	b508      	push	{r3, lr}
 8009006:	2006      	movs	r0, #6
 8009008:	f000 fa68 	bl	80094dc <raise>
 800900c:	2001      	movs	r0, #1
 800900e:	f7f9 fcaf 	bl	8002970 <_exit>

08009012 <_calloc_r>:
 8009012:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8009014:	fba1 2402 	umull	r2, r4, r1, r2
 8009018:	b94c      	cbnz	r4, 800902e <_calloc_r+0x1c>
 800901a:	4611      	mov	r1, r2
 800901c:	9201      	str	r2, [sp, #4]
 800901e:	f7fd fbb9 	bl	8006794 <_malloc_r>
 8009022:	9a01      	ldr	r2, [sp, #4]
 8009024:	4605      	mov	r5, r0
 8009026:	b930      	cbnz	r0, 8009036 <_calloc_r+0x24>
 8009028:	4628      	mov	r0, r5
 800902a:	b003      	add	sp, #12
 800902c:	bd30      	pop	{r4, r5, pc}
 800902e:	220c      	movs	r2, #12
 8009030:	6002      	str	r2, [r0, #0]
 8009032:	2500      	movs	r5, #0
 8009034:	e7f8      	b.n	8009028 <_calloc_r+0x16>
 8009036:	4621      	mov	r1, r4
 8009038:	f7fe fa3d 	bl	80074b6 <memset>
 800903c:	e7f4      	b.n	8009028 <_calloc_r+0x16>

0800903e <__ascii_mbtowc>:
 800903e:	b082      	sub	sp, #8
 8009040:	b901      	cbnz	r1, 8009044 <__ascii_mbtowc+0x6>
 8009042:	a901      	add	r1, sp, #4
 8009044:	b142      	cbz	r2, 8009058 <__ascii_mbtowc+0x1a>
 8009046:	b14b      	cbz	r3, 800905c <__ascii_mbtowc+0x1e>
 8009048:	7813      	ldrb	r3, [r2, #0]
 800904a:	600b      	str	r3, [r1, #0]
 800904c:	7812      	ldrb	r2, [r2, #0]
 800904e:	1e10      	subs	r0, r2, #0
 8009050:	bf18      	it	ne
 8009052:	2001      	movne	r0, #1
 8009054:	b002      	add	sp, #8
 8009056:	4770      	bx	lr
 8009058:	4610      	mov	r0, r2
 800905a:	e7fb      	b.n	8009054 <__ascii_mbtowc+0x16>
 800905c:	f06f 0001 	mvn.w	r0, #1
 8009060:	e7f8      	b.n	8009054 <__ascii_mbtowc+0x16>

08009062 <_realloc_r>:
 8009062:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009066:	4680      	mov	r8, r0
 8009068:	4614      	mov	r4, r2
 800906a:	460e      	mov	r6, r1
 800906c:	b921      	cbnz	r1, 8009078 <_realloc_r+0x16>
 800906e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009072:	4611      	mov	r1, r2
 8009074:	f7fd bb8e 	b.w	8006794 <_malloc_r>
 8009078:	b92a      	cbnz	r2, 8009086 <_realloc_r+0x24>
 800907a:	f7ff f9bb 	bl	80083f4 <_free_r>
 800907e:	4625      	mov	r5, r4
 8009080:	4628      	mov	r0, r5
 8009082:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009086:	f000 fa45 	bl	8009514 <_malloc_usable_size_r>
 800908a:	4284      	cmp	r4, r0
 800908c:	4607      	mov	r7, r0
 800908e:	d802      	bhi.n	8009096 <_realloc_r+0x34>
 8009090:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009094:	d812      	bhi.n	80090bc <_realloc_r+0x5a>
 8009096:	4621      	mov	r1, r4
 8009098:	4640      	mov	r0, r8
 800909a:	f7fd fb7b 	bl	8006794 <_malloc_r>
 800909e:	4605      	mov	r5, r0
 80090a0:	2800      	cmp	r0, #0
 80090a2:	d0ed      	beq.n	8009080 <_realloc_r+0x1e>
 80090a4:	42bc      	cmp	r4, r7
 80090a6:	4622      	mov	r2, r4
 80090a8:	4631      	mov	r1, r6
 80090aa:	bf28      	it	cs
 80090ac:	463a      	movcs	r2, r7
 80090ae:	f7ff ff9b 	bl	8008fe8 <memcpy>
 80090b2:	4631      	mov	r1, r6
 80090b4:	4640      	mov	r0, r8
 80090b6:	f7ff f99d 	bl	80083f4 <_free_r>
 80090ba:	e7e1      	b.n	8009080 <_realloc_r+0x1e>
 80090bc:	4635      	mov	r5, r6
 80090be:	e7df      	b.n	8009080 <_realloc_r+0x1e>

080090c0 <__ascii_wctomb>:
 80090c0:	b149      	cbz	r1, 80090d6 <__ascii_wctomb+0x16>
 80090c2:	2aff      	cmp	r2, #255	; 0xff
 80090c4:	bf85      	ittet	hi
 80090c6:	238a      	movhi	r3, #138	; 0x8a
 80090c8:	6003      	strhi	r3, [r0, #0]
 80090ca:	700a      	strbls	r2, [r1, #0]
 80090cc:	f04f 30ff 	movhi.w	r0, #4294967295
 80090d0:	bf98      	it	ls
 80090d2:	2001      	movls	r0, #1
 80090d4:	4770      	bx	lr
 80090d6:	4608      	mov	r0, r1
 80090d8:	4770      	bx	lr

080090da <__sfputc_r>:
 80090da:	6893      	ldr	r3, [r2, #8]
 80090dc:	3b01      	subs	r3, #1
 80090de:	2b00      	cmp	r3, #0
 80090e0:	b410      	push	{r4}
 80090e2:	6093      	str	r3, [r2, #8]
 80090e4:	da08      	bge.n	80090f8 <__sfputc_r+0x1e>
 80090e6:	6994      	ldr	r4, [r2, #24]
 80090e8:	42a3      	cmp	r3, r4
 80090ea:	db01      	blt.n	80090f0 <__sfputc_r+0x16>
 80090ec:	290a      	cmp	r1, #10
 80090ee:	d103      	bne.n	80090f8 <__sfputc_r+0x1e>
 80090f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80090f4:	f000 b934 	b.w	8009360 <__swbuf_r>
 80090f8:	6813      	ldr	r3, [r2, #0]
 80090fa:	1c58      	adds	r0, r3, #1
 80090fc:	6010      	str	r0, [r2, #0]
 80090fe:	7019      	strb	r1, [r3, #0]
 8009100:	4608      	mov	r0, r1
 8009102:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009106:	4770      	bx	lr

08009108 <__sfputs_r>:
 8009108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800910a:	4606      	mov	r6, r0
 800910c:	460f      	mov	r7, r1
 800910e:	4614      	mov	r4, r2
 8009110:	18d5      	adds	r5, r2, r3
 8009112:	42ac      	cmp	r4, r5
 8009114:	d101      	bne.n	800911a <__sfputs_r+0x12>
 8009116:	2000      	movs	r0, #0
 8009118:	e007      	b.n	800912a <__sfputs_r+0x22>
 800911a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800911e:	463a      	mov	r2, r7
 8009120:	4630      	mov	r0, r6
 8009122:	f7ff ffda 	bl	80090da <__sfputc_r>
 8009126:	1c43      	adds	r3, r0, #1
 8009128:	d1f3      	bne.n	8009112 <__sfputs_r+0xa>
 800912a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800912c <_vfiprintf_r>:
 800912c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009130:	460d      	mov	r5, r1
 8009132:	b09d      	sub	sp, #116	; 0x74
 8009134:	4614      	mov	r4, r2
 8009136:	4698      	mov	r8, r3
 8009138:	4606      	mov	r6, r0
 800913a:	b118      	cbz	r0, 8009144 <_vfiprintf_r+0x18>
 800913c:	6a03      	ldr	r3, [r0, #32]
 800913e:	b90b      	cbnz	r3, 8009144 <_vfiprintf_r+0x18>
 8009140:	f7fe f920 	bl	8007384 <__sinit>
 8009144:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009146:	07d9      	lsls	r1, r3, #31
 8009148:	d405      	bmi.n	8009156 <_vfiprintf_r+0x2a>
 800914a:	89ab      	ldrh	r3, [r5, #12]
 800914c:	059a      	lsls	r2, r3, #22
 800914e:	d402      	bmi.n	8009156 <_vfiprintf_r+0x2a>
 8009150:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009152:	f7fe faab 	bl	80076ac <__retarget_lock_acquire_recursive>
 8009156:	89ab      	ldrh	r3, [r5, #12]
 8009158:	071b      	lsls	r3, r3, #28
 800915a:	d501      	bpl.n	8009160 <_vfiprintf_r+0x34>
 800915c:	692b      	ldr	r3, [r5, #16]
 800915e:	b99b      	cbnz	r3, 8009188 <_vfiprintf_r+0x5c>
 8009160:	4629      	mov	r1, r5
 8009162:	4630      	mov	r0, r6
 8009164:	f000 f93a 	bl	80093dc <__swsetup_r>
 8009168:	b170      	cbz	r0, 8009188 <_vfiprintf_r+0x5c>
 800916a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800916c:	07dc      	lsls	r4, r3, #31
 800916e:	d504      	bpl.n	800917a <_vfiprintf_r+0x4e>
 8009170:	f04f 30ff 	mov.w	r0, #4294967295
 8009174:	b01d      	add	sp, #116	; 0x74
 8009176:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800917a:	89ab      	ldrh	r3, [r5, #12]
 800917c:	0598      	lsls	r0, r3, #22
 800917e:	d4f7      	bmi.n	8009170 <_vfiprintf_r+0x44>
 8009180:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009182:	f7fe fa94 	bl	80076ae <__retarget_lock_release_recursive>
 8009186:	e7f3      	b.n	8009170 <_vfiprintf_r+0x44>
 8009188:	2300      	movs	r3, #0
 800918a:	9309      	str	r3, [sp, #36]	; 0x24
 800918c:	2320      	movs	r3, #32
 800918e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009192:	f8cd 800c 	str.w	r8, [sp, #12]
 8009196:	2330      	movs	r3, #48	; 0x30
 8009198:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800934c <_vfiprintf_r+0x220>
 800919c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80091a0:	f04f 0901 	mov.w	r9, #1
 80091a4:	4623      	mov	r3, r4
 80091a6:	469a      	mov	sl, r3
 80091a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80091ac:	b10a      	cbz	r2, 80091b2 <_vfiprintf_r+0x86>
 80091ae:	2a25      	cmp	r2, #37	; 0x25
 80091b0:	d1f9      	bne.n	80091a6 <_vfiprintf_r+0x7a>
 80091b2:	ebba 0b04 	subs.w	fp, sl, r4
 80091b6:	d00b      	beq.n	80091d0 <_vfiprintf_r+0xa4>
 80091b8:	465b      	mov	r3, fp
 80091ba:	4622      	mov	r2, r4
 80091bc:	4629      	mov	r1, r5
 80091be:	4630      	mov	r0, r6
 80091c0:	f7ff ffa2 	bl	8009108 <__sfputs_r>
 80091c4:	3001      	adds	r0, #1
 80091c6:	f000 80a9 	beq.w	800931c <_vfiprintf_r+0x1f0>
 80091ca:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80091cc:	445a      	add	r2, fp
 80091ce:	9209      	str	r2, [sp, #36]	; 0x24
 80091d0:	f89a 3000 	ldrb.w	r3, [sl]
 80091d4:	2b00      	cmp	r3, #0
 80091d6:	f000 80a1 	beq.w	800931c <_vfiprintf_r+0x1f0>
 80091da:	2300      	movs	r3, #0
 80091dc:	f04f 32ff 	mov.w	r2, #4294967295
 80091e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80091e4:	f10a 0a01 	add.w	sl, sl, #1
 80091e8:	9304      	str	r3, [sp, #16]
 80091ea:	9307      	str	r3, [sp, #28]
 80091ec:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80091f0:	931a      	str	r3, [sp, #104]	; 0x68
 80091f2:	4654      	mov	r4, sl
 80091f4:	2205      	movs	r2, #5
 80091f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091fa:	4854      	ldr	r0, [pc, #336]	; (800934c <_vfiprintf_r+0x220>)
 80091fc:	f7f6 fff0 	bl	80001e0 <memchr>
 8009200:	9a04      	ldr	r2, [sp, #16]
 8009202:	b9d8      	cbnz	r0, 800923c <_vfiprintf_r+0x110>
 8009204:	06d1      	lsls	r1, r2, #27
 8009206:	bf44      	itt	mi
 8009208:	2320      	movmi	r3, #32
 800920a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800920e:	0713      	lsls	r3, r2, #28
 8009210:	bf44      	itt	mi
 8009212:	232b      	movmi	r3, #43	; 0x2b
 8009214:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009218:	f89a 3000 	ldrb.w	r3, [sl]
 800921c:	2b2a      	cmp	r3, #42	; 0x2a
 800921e:	d015      	beq.n	800924c <_vfiprintf_r+0x120>
 8009220:	9a07      	ldr	r2, [sp, #28]
 8009222:	4654      	mov	r4, sl
 8009224:	2000      	movs	r0, #0
 8009226:	f04f 0c0a 	mov.w	ip, #10
 800922a:	4621      	mov	r1, r4
 800922c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009230:	3b30      	subs	r3, #48	; 0x30
 8009232:	2b09      	cmp	r3, #9
 8009234:	d94d      	bls.n	80092d2 <_vfiprintf_r+0x1a6>
 8009236:	b1b0      	cbz	r0, 8009266 <_vfiprintf_r+0x13a>
 8009238:	9207      	str	r2, [sp, #28]
 800923a:	e014      	b.n	8009266 <_vfiprintf_r+0x13a>
 800923c:	eba0 0308 	sub.w	r3, r0, r8
 8009240:	fa09 f303 	lsl.w	r3, r9, r3
 8009244:	4313      	orrs	r3, r2
 8009246:	9304      	str	r3, [sp, #16]
 8009248:	46a2      	mov	sl, r4
 800924a:	e7d2      	b.n	80091f2 <_vfiprintf_r+0xc6>
 800924c:	9b03      	ldr	r3, [sp, #12]
 800924e:	1d19      	adds	r1, r3, #4
 8009250:	681b      	ldr	r3, [r3, #0]
 8009252:	9103      	str	r1, [sp, #12]
 8009254:	2b00      	cmp	r3, #0
 8009256:	bfbb      	ittet	lt
 8009258:	425b      	neglt	r3, r3
 800925a:	f042 0202 	orrlt.w	r2, r2, #2
 800925e:	9307      	strge	r3, [sp, #28]
 8009260:	9307      	strlt	r3, [sp, #28]
 8009262:	bfb8      	it	lt
 8009264:	9204      	strlt	r2, [sp, #16]
 8009266:	7823      	ldrb	r3, [r4, #0]
 8009268:	2b2e      	cmp	r3, #46	; 0x2e
 800926a:	d10c      	bne.n	8009286 <_vfiprintf_r+0x15a>
 800926c:	7863      	ldrb	r3, [r4, #1]
 800926e:	2b2a      	cmp	r3, #42	; 0x2a
 8009270:	d134      	bne.n	80092dc <_vfiprintf_r+0x1b0>
 8009272:	9b03      	ldr	r3, [sp, #12]
 8009274:	1d1a      	adds	r2, r3, #4
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	9203      	str	r2, [sp, #12]
 800927a:	2b00      	cmp	r3, #0
 800927c:	bfb8      	it	lt
 800927e:	f04f 33ff 	movlt.w	r3, #4294967295
 8009282:	3402      	adds	r4, #2
 8009284:	9305      	str	r3, [sp, #20]
 8009286:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800935c <_vfiprintf_r+0x230>
 800928a:	7821      	ldrb	r1, [r4, #0]
 800928c:	2203      	movs	r2, #3
 800928e:	4650      	mov	r0, sl
 8009290:	f7f6 ffa6 	bl	80001e0 <memchr>
 8009294:	b138      	cbz	r0, 80092a6 <_vfiprintf_r+0x17a>
 8009296:	9b04      	ldr	r3, [sp, #16]
 8009298:	eba0 000a 	sub.w	r0, r0, sl
 800929c:	2240      	movs	r2, #64	; 0x40
 800929e:	4082      	lsls	r2, r0
 80092a0:	4313      	orrs	r3, r2
 80092a2:	3401      	adds	r4, #1
 80092a4:	9304      	str	r3, [sp, #16]
 80092a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80092aa:	4829      	ldr	r0, [pc, #164]	; (8009350 <_vfiprintf_r+0x224>)
 80092ac:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80092b0:	2206      	movs	r2, #6
 80092b2:	f7f6 ff95 	bl	80001e0 <memchr>
 80092b6:	2800      	cmp	r0, #0
 80092b8:	d03f      	beq.n	800933a <_vfiprintf_r+0x20e>
 80092ba:	4b26      	ldr	r3, [pc, #152]	; (8009354 <_vfiprintf_r+0x228>)
 80092bc:	bb1b      	cbnz	r3, 8009306 <_vfiprintf_r+0x1da>
 80092be:	9b03      	ldr	r3, [sp, #12]
 80092c0:	3307      	adds	r3, #7
 80092c2:	f023 0307 	bic.w	r3, r3, #7
 80092c6:	3308      	adds	r3, #8
 80092c8:	9303      	str	r3, [sp, #12]
 80092ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092cc:	443b      	add	r3, r7
 80092ce:	9309      	str	r3, [sp, #36]	; 0x24
 80092d0:	e768      	b.n	80091a4 <_vfiprintf_r+0x78>
 80092d2:	fb0c 3202 	mla	r2, ip, r2, r3
 80092d6:	460c      	mov	r4, r1
 80092d8:	2001      	movs	r0, #1
 80092da:	e7a6      	b.n	800922a <_vfiprintf_r+0xfe>
 80092dc:	2300      	movs	r3, #0
 80092de:	3401      	adds	r4, #1
 80092e0:	9305      	str	r3, [sp, #20]
 80092e2:	4619      	mov	r1, r3
 80092e4:	f04f 0c0a 	mov.w	ip, #10
 80092e8:	4620      	mov	r0, r4
 80092ea:	f810 2b01 	ldrb.w	r2, [r0], #1
 80092ee:	3a30      	subs	r2, #48	; 0x30
 80092f0:	2a09      	cmp	r2, #9
 80092f2:	d903      	bls.n	80092fc <_vfiprintf_r+0x1d0>
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d0c6      	beq.n	8009286 <_vfiprintf_r+0x15a>
 80092f8:	9105      	str	r1, [sp, #20]
 80092fa:	e7c4      	b.n	8009286 <_vfiprintf_r+0x15a>
 80092fc:	fb0c 2101 	mla	r1, ip, r1, r2
 8009300:	4604      	mov	r4, r0
 8009302:	2301      	movs	r3, #1
 8009304:	e7f0      	b.n	80092e8 <_vfiprintf_r+0x1bc>
 8009306:	ab03      	add	r3, sp, #12
 8009308:	9300      	str	r3, [sp, #0]
 800930a:	462a      	mov	r2, r5
 800930c:	4b12      	ldr	r3, [pc, #72]	; (8009358 <_vfiprintf_r+0x22c>)
 800930e:	a904      	add	r1, sp, #16
 8009310:	4630      	mov	r0, r6
 8009312:	f7fd fbf7 	bl	8006b04 <_printf_float>
 8009316:	4607      	mov	r7, r0
 8009318:	1c78      	adds	r0, r7, #1
 800931a:	d1d6      	bne.n	80092ca <_vfiprintf_r+0x19e>
 800931c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800931e:	07d9      	lsls	r1, r3, #31
 8009320:	d405      	bmi.n	800932e <_vfiprintf_r+0x202>
 8009322:	89ab      	ldrh	r3, [r5, #12]
 8009324:	059a      	lsls	r2, r3, #22
 8009326:	d402      	bmi.n	800932e <_vfiprintf_r+0x202>
 8009328:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800932a:	f7fe f9c0 	bl	80076ae <__retarget_lock_release_recursive>
 800932e:	89ab      	ldrh	r3, [r5, #12]
 8009330:	065b      	lsls	r3, r3, #25
 8009332:	f53f af1d 	bmi.w	8009170 <_vfiprintf_r+0x44>
 8009336:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009338:	e71c      	b.n	8009174 <_vfiprintf_r+0x48>
 800933a:	ab03      	add	r3, sp, #12
 800933c:	9300      	str	r3, [sp, #0]
 800933e:	462a      	mov	r2, r5
 8009340:	4b05      	ldr	r3, [pc, #20]	; (8009358 <_vfiprintf_r+0x22c>)
 8009342:	a904      	add	r1, sp, #16
 8009344:	4630      	mov	r0, r6
 8009346:	f7fd fe81 	bl	800704c <_printf_i>
 800934a:	e7e4      	b.n	8009316 <_vfiprintf_r+0x1ea>
 800934c:	0800ade4 	.word	0x0800ade4
 8009350:	0800adee 	.word	0x0800adee
 8009354:	08006b05 	.word	0x08006b05
 8009358:	08009109 	.word	0x08009109
 800935c:	0800adea 	.word	0x0800adea

08009360 <__swbuf_r>:
 8009360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009362:	460e      	mov	r6, r1
 8009364:	4614      	mov	r4, r2
 8009366:	4605      	mov	r5, r0
 8009368:	b118      	cbz	r0, 8009372 <__swbuf_r+0x12>
 800936a:	6a03      	ldr	r3, [r0, #32]
 800936c:	b90b      	cbnz	r3, 8009372 <__swbuf_r+0x12>
 800936e:	f7fe f809 	bl	8007384 <__sinit>
 8009372:	69a3      	ldr	r3, [r4, #24]
 8009374:	60a3      	str	r3, [r4, #8]
 8009376:	89a3      	ldrh	r3, [r4, #12]
 8009378:	071a      	lsls	r2, r3, #28
 800937a:	d525      	bpl.n	80093c8 <__swbuf_r+0x68>
 800937c:	6923      	ldr	r3, [r4, #16]
 800937e:	b31b      	cbz	r3, 80093c8 <__swbuf_r+0x68>
 8009380:	6823      	ldr	r3, [r4, #0]
 8009382:	6922      	ldr	r2, [r4, #16]
 8009384:	1a98      	subs	r0, r3, r2
 8009386:	6963      	ldr	r3, [r4, #20]
 8009388:	b2f6      	uxtb	r6, r6
 800938a:	4283      	cmp	r3, r0
 800938c:	4637      	mov	r7, r6
 800938e:	dc04      	bgt.n	800939a <__swbuf_r+0x3a>
 8009390:	4621      	mov	r1, r4
 8009392:	4628      	mov	r0, r5
 8009394:	f7ff fdd4 	bl	8008f40 <_fflush_r>
 8009398:	b9e0      	cbnz	r0, 80093d4 <__swbuf_r+0x74>
 800939a:	68a3      	ldr	r3, [r4, #8]
 800939c:	3b01      	subs	r3, #1
 800939e:	60a3      	str	r3, [r4, #8]
 80093a0:	6823      	ldr	r3, [r4, #0]
 80093a2:	1c5a      	adds	r2, r3, #1
 80093a4:	6022      	str	r2, [r4, #0]
 80093a6:	701e      	strb	r6, [r3, #0]
 80093a8:	6962      	ldr	r2, [r4, #20]
 80093aa:	1c43      	adds	r3, r0, #1
 80093ac:	429a      	cmp	r2, r3
 80093ae:	d004      	beq.n	80093ba <__swbuf_r+0x5a>
 80093b0:	89a3      	ldrh	r3, [r4, #12]
 80093b2:	07db      	lsls	r3, r3, #31
 80093b4:	d506      	bpl.n	80093c4 <__swbuf_r+0x64>
 80093b6:	2e0a      	cmp	r6, #10
 80093b8:	d104      	bne.n	80093c4 <__swbuf_r+0x64>
 80093ba:	4621      	mov	r1, r4
 80093bc:	4628      	mov	r0, r5
 80093be:	f7ff fdbf 	bl	8008f40 <_fflush_r>
 80093c2:	b938      	cbnz	r0, 80093d4 <__swbuf_r+0x74>
 80093c4:	4638      	mov	r0, r7
 80093c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093c8:	4621      	mov	r1, r4
 80093ca:	4628      	mov	r0, r5
 80093cc:	f000 f806 	bl	80093dc <__swsetup_r>
 80093d0:	2800      	cmp	r0, #0
 80093d2:	d0d5      	beq.n	8009380 <__swbuf_r+0x20>
 80093d4:	f04f 37ff 	mov.w	r7, #4294967295
 80093d8:	e7f4      	b.n	80093c4 <__swbuf_r+0x64>
	...

080093dc <__swsetup_r>:
 80093dc:	b538      	push	{r3, r4, r5, lr}
 80093de:	4b2a      	ldr	r3, [pc, #168]	; (8009488 <__swsetup_r+0xac>)
 80093e0:	4605      	mov	r5, r0
 80093e2:	6818      	ldr	r0, [r3, #0]
 80093e4:	460c      	mov	r4, r1
 80093e6:	b118      	cbz	r0, 80093f0 <__swsetup_r+0x14>
 80093e8:	6a03      	ldr	r3, [r0, #32]
 80093ea:	b90b      	cbnz	r3, 80093f0 <__swsetup_r+0x14>
 80093ec:	f7fd ffca 	bl	8007384 <__sinit>
 80093f0:	89a3      	ldrh	r3, [r4, #12]
 80093f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80093f6:	0718      	lsls	r0, r3, #28
 80093f8:	d422      	bmi.n	8009440 <__swsetup_r+0x64>
 80093fa:	06d9      	lsls	r1, r3, #27
 80093fc:	d407      	bmi.n	800940e <__swsetup_r+0x32>
 80093fe:	2309      	movs	r3, #9
 8009400:	602b      	str	r3, [r5, #0]
 8009402:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009406:	81a3      	strh	r3, [r4, #12]
 8009408:	f04f 30ff 	mov.w	r0, #4294967295
 800940c:	e034      	b.n	8009478 <__swsetup_r+0x9c>
 800940e:	0758      	lsls	r0, r3, #29
 8009410:	d512      	bpl.n	8009438 <__swsetup_r+0x5c>
 8009412:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009414:	b141      	cbz	r1, 8009428 <__swsetup_r+0x4c>
 8009416:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800941a:	4299      	cmp	r1, r3
 800941c:	d002      	beq.n	8009424 <__swsetup_r+0x48>
 800941e:	4628      	mov	r0, r5
 8009420:	f7fe ffe8 	bl	80083f4 <_free_r>
 8009424:	2300      	movs	r3, #0
 8009426:	6363      	str	r3, [r4, #52]	; 0x34
 8009428:	89a3      	ldrh	r3, [r4, #12]
 800942a:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800942e:	81a3      	strh	r3, [r4, #12]
 8009430:	2300      	movs	r3, #0
 8009432:	6063      	str	r3, [r4, #4]
 8009434:	6923      	ldr	r3, [r4, #16]
 8009436:	6023      	str	r3, [r4, #0]
 8009438:	89a3      	ldrh	r3, [r4, #12]
 800943a:	f043 0308 	orr.w	r3, r3, #8
 800943e:	81a3      	strh	r3, [r4, #12]
 8009440:	6923      	ldr	r3, [r4, #16]
 8009442:	b94b      	cbnz	r3, 8009458 <__swsetup_r+0x7c>
 8009444:	89a3      	ldrh	r3, [r4, #12]
 8009446:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800944a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800944e:	d003      	beq.n	8009458 <__swsetup_r+0x7c>
 8009450:	4621      	mov	r1, r4
 8009452:	4628      	mov	r0, r5
 8009454:	f000 f88c 	bl	8009570 <__smakebuf_r>
 8009458:	89a0      	ldrh	r0, [r4, #12]
 800945a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800945e:	f010 0301 	ands.w	r3, r0, #1
 8009462:	d00a      	beq.n	800947a <__swsetup_r+0x9e>
 8009464:	2300      	movs	r3, #0
 8009466:	60a3      	str	r3, [r4, #8]
 8009468:	6963      	ldr	r3, [r4, #20]
 800946a:	425b      	negs	r3, r3
 800946c:	61a3      	str	r3, [r4, #24]
 800946e:	6923      	ldr	r3, [r4, #16]
 8009470:	b943      	cbnz	r3, 8009484 <__swsetup_r+0xa8>
 8009472:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009476:	d1c4      	bne.n	8009402 <__swsetup_r+0x26>
 8009478:	bd38      	pop	{r3, r4, r5, pc}
 800947a:	0781      	lsls	r1, r0, #30
 800947c:	bf58      	it	pl
 800947e:	6963      	ldrpl	r3, [r4, #20]
 8009480:	60a3      	str	r3, [r4, #8]
 8009482:	e7f4      	b.n	800946e <__swsetup_r+0x92>
 8009484:	2000      	movs	r0, #0
 8009486:	e7f7      	b.n	8009478 <__swsetup_r+0x9c>
 8009488:	20000074 	.word	0x20000074

0800948c <_raise_r>:
 800948c:	291f      	cmp	r1, #31
 800948e:	b538      	push	{r3, r4, r5, lr}
 8009490:	4604      	mov	r4, r0
 8009492:	460d      	mov	r5, r1
 8009494:	d904      	bls.n	80094a0 <_raise_r+0x14>
 8009496:	2316      	movs	r3, #22
 8009498:	6003      	str	r3, [r0, #0]
 800949a:	f04f 30ff 	mov.w	r0, #4294967295
 800949e:	bd38      	pop	{r3, r4, r5, pc}
 80094a0:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 80094a2:	b112      	cbz	r2, 80094aa <_raise_r+0x1e>
 80094a4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80094a8:	b94b      	cbnz	r3, 80094be <_raise_r+0x32>
 80094aa:	4620      	mov	r0, r4
 80094ac:	f000 f830 	bl	8009510 <_getpid_r>
 80094b0:	462a      	mov	r2, r5
 80094b2:	4601      	mov	r1, r0
 80094b4:	4620      	mov	r0, r4
 80094b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80094ba:	f000 b817 	b.w	80094ec <_kill_r>
 80094be:	2b01      	cmp	r3, #1
 80094c0:	d00a      	beq.n	80094d8 <_raise_r+0x4c>
 80094c2:	1c59      	adds	r1, r3, #1
 80094c4:	d103      	bne.n	80094ce <_raise_r+0x42>
 80094c6:	2316      	movs	r3, #22
 80094c8:	6003      	str	r3, [r0, #0]
 80094ca:	2001      	movs	r0, #1
 80094cc:	e7e7      	b.n	800949e <_raise_r+0x12>
 80094ce:	2400      	movs	r4, #0
 80094d0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80094d4:	4628      	mov	r0, r5
 80094d6:	4798      	blx	r3
 80094d8:	2000      	movs	r0, #0
 80094da:	e7e0      	b.n	800949e <_raise_r+0x12>

080094dc <raise>:
 80094dc:	4b02      	ldr	r3, [pc, #8]	; (80094e8 <raise+0xc>)
 80094de:	4601      	mov	r1, r0
 80094e0:	6818      	ldr	r0, [r3, #0]
 80094e2:	f7ff bfd3 	b.w	800948c <_raise_r>
 80094e6:	bf00      	nop
 80094e8:	20000074 	.word	0x20000074

080094ec <_kill_r>:
 80094ec:	b538      	push	{r3, r4, r5, lr}
 80094ee:	4d07      	ldr	r5, [pc, #28]	; (800950c <_kill_r+0x20>)
 80094f0:	2300      	movs	r3, #0
 80094f2:	4604      	mov	r4, r0
 80094f4:	4608      	mov	r0, r1
 80094f6:	4611      	mov	r1, r2
 80094f8:	602b      	str	r3, [r5, #0]
 80094fa:	f7f9 fa29 	bl	8002950 <_kill>
 80094fe:	1c43      	adds	r3, r0, #1
 8009500:	d102      	bne.n	8009508 <_kill_r+0x1c>
 8009502:	682b      	ldr	r3, [r5, #0]
 8009504:	b103      	cbz	r3, 8009508 <_kill_r+0x1c>
 8009506:	6023      	str	r3, [r4, #0]
 8009508:	bd38      	pop	{r3, r4, r5, pc}
 800950a:	bf00      	nop
 800950c:	200004dc 	.word	0x200004dc

08009510 <_getpid_r>:
 8009510:	f7f9 ba16 	b.w	8002940 <_getpid>

08009514 <_malloc_usable_size_r>:
 8009514:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009518:	1f18      	subs	r0, r3, #4
 800951a:	2b00      	cmp	r3, #0
 800951c:	bfbc      	itt	lt
 800951e:	580b      	ldrlt	r3, [r1, r0]
 8009520:	18c0      	addlt	r0, r0, r3
 8009522:	4770      	bx	lr

08009524 <__swhatbuf_r>:
 8009524:	b570      	push	{r4, r5, r6, lr}
 8009526:	460c      	mov	r4, r1
 8009528:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800952c:	2900      	cmp	r1, #0
 800952e:	b096      	sub	sp, #88	; 0x58
 8009530:	4615      	mov	r5, r2
 8009532:	461e      	mov	r6, r3
 8009534:	da0d      	bge.n	8009552 <__swhatbuf_r+0x2e>
 8009536:	89a3      	ldrh	r3, [r4, #12]
 8009538:	f013 0f80 	tst.w	r3, #128	; 0x80
 800953c:	f04f 0100 	mov.w	r1, #0
 8009540:	bf0c      	ite	eq
 8009542:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009546:	2340      	movne	r3, #64	; 0x40
 8009548:	2000      	movs	r0, #0
 800954a:	6031      	str	r1, [r6, #0]
 800954c:	602b      	str	r3, [r5, #0]
 800954e:	b016      	add	sp, #88	; 0x58
 8009550:	bd70      	pop	{r4, r5, r6, pc}
 8009552:	466a      	mov	r2, sp
 8009554:	f000 f848 	bl	80095e8 <_fstat_r>
 8009558:	2800      	cmp	r0, #0
 800955a:	dbec      	blt.n	8009536 <__swhatbuf_r+0x12>
 800955c:	9901      	ldr	r1, [sp, #4]
 800955e:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009562:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009566:	4259      	negs	r1, r3
 8009568:	4159      	adcs	r1, r3
 800956a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800956e:	e7eb      	b.n	8009548 <__swhatbuf_r+0x24>

08009570 <__smakebuf_r>:
 8009570:	898b      	ldrh	r3, [r1, #12]
 8009572:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009574:	079d      	lsls	r5, r3, #30
 8009576:	4606      	mov	r6, r0
 8009578:	460c      	mov	r4, r1
 800957a:	d507      	bpl.n	800958c <__smakebuf_r+0x1c>
 800957c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009580:	6023      	str	r3, [r4, #0]
 8009582:	6123      	str	r3, [r4, #16]
 8009584:	2301      	movs	r3, #1
 8009586:	6163      	str	r3, [r4, #20]
 8009588:	b002      	add	sp, #8
 800958a:	bd70      	pop	{r4, r5, r6, pc}
 800958c:	ab01      	add	r3, sp, #4
 800958e:	466a      	mov	r2, sp
 8009590:	f7ff ffc8 	bl	8009524 <__swhatbuf_r>
 8009594:	9900      	ldr	r1, [sp, #0]
 8009596:	4605      	mov	r5, r0
 8009598:	4630      	mov	r0, r6
 800959a:	f7fd f8fb 	bl	8006794 <_malloc_r>
 800959e:	b948      	cbnz	r0, 80095b4 <__smakebuf_r+0x44>
 80095a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80095a4:	059a      	lsls	r2, r3, #22
 80095a6:	d4ef      	bmi.n	8009588 <__smakebuf_r+0x18>
 80095a8:	f023 0303 	bic.w	r3, r3, #3
 80095ac:	f043 0302 	orr.w	r3, r3, #2
 80095b0:	81a3      	strh	r3, [r4, #12]
 80095b2:	e7e3      	b.n	800957c <__smakebuf_r+0xc>
 80095b4:	89a3      	ldrh	r3, [r4, #12]
 80095b6:	6020      	str	r0, [r4, #0]
 80095b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80095bc:	81a3      	strh	r3, [r4, #12]
 80095be:	9b00      	ldr	r3, [sp, #0]
 80095c0:	6163      	str	r3, [r4, #20]
 80095c2:	9b01      	ldr	r3, [sp, #4]
 80095c4:	6120      	str	r0, [r4, #16]
 80095c6:	b15b      	cbz	r3, 80095e0 <__smakebuf_r+0x70>
 80095c8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80095cc:	4630      	mov	r0, r6
 80095ce:	f000 f81d 	bl	800960c <_isatty_r>
 80095d2:	b128      	cbz	r0, 80095e0 <__smakebuf_r+0x70>
 80095d4:	89a3      	ldrh	r3, [r4, #12]
 80095d6:	f023 0303 	bic.w	r3, r3, #3
 80095da:	f043 0301 	orr.w	r3, r3, #1
 80095de:	81a3      	strh	r3, [r4, #12]
 80095e0:	89a3      	ldrh	r3, [r4, #12]
 80095e2:	431d      	orrs	r5, r3
 80095e4:	81a5      	strh	r5, [r4, #12]
 80095e6:	e7cf      	b.n	8009588 <__smakebuf_r+0x18>

080095e8 <_fstat_r>:
 80095e8:	b538      	push	{r3, r4, r5, lr}
 80095ea:	4d07      	ldr	r5, [pc, #28]	; (8009608 <_fstat_r+0x20>)
 80095ec:	2300      	movs	r3, #0
 80095ee:	4604      	mov	r4, r0
 80095f0:	4608      	mov	r0, r1
 80095f2:	4611      	mov	r1, r2
 80095f4:	602b      	str	r3, [r5, #0]
 80095f6:	f7f9 fa0a 	bl	8002a0e <_fstat>
 80095fa:	1c43      	adds	r3, r0, #1
 80095fc:	d102      	bne.n	8009604 <_fstat_r+0x1c>
 80095fe:	682b      	ldr	r3, [r5, #0]
 8009600:	b103      	cbz	r3, 8009604 <_fstat_r+0x1c>
 8009602:	6023      	str	r3, [r4, #0]
 8009604:	bd38      	pop	{r3, r4, r5, pc}
 8009606:	bf00      	nop
 8009608:	200004dc 	.word	0x200004dc

0800960c <_isatty_r>:
 800960c:	b538      	push	{r3, r4, r5, lr}
 800960e:	4d06      	ldr	r5, [pc, #24]	; (8009628 <_isatty_r+0x1c>)
 8009610:	2300      	movs	r3, #0
 8009612:	4604      	mov	r4, r0
 8009614:	4608      	mov	r0, r1
 8009616:	602b      	str	r3, [r5, #0]
 8009618:	f7f9 fa09 	bl	8002a2e <_isatty>
 800961c:	1c43      	adds	r3, r0, #1
 800961e:	d102      	bne.n	8009626 <_isatty_r+0x1a>
 8009620:	682b      	ldr	r3, [r5, #0]
 8009622:	b103      	cbz	r3, 8009626 <_isatty_r+0x1a>
 8009624:	6023      	str	r3, [r4, #0]
 8009626:	bd38      	pop	{r3, r4, r5, pc}
 8009628:	200004dc 	.word	0x200004dc

0800962c <atan2>:
 800962c:	f000 ba24 	b.w	8009a78 <__ieee754_atan2>

08009630 <pow>:
 8009630:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009632:	ed2d 8b02 	vpush	{d8}
 8009636:	eeb0 8a40 	vmov.f32	s16, s0
 800963a:	eef0 8a60 	vmov.f32	s17, s1
 800963e:	ec55 4b11 	vmov	r4, r5, d1
 8009642:	f000 fae1 	bl	8009c08 <__ieee754_pow>
 8009646:	4622      	mov	r2, r4
 8009648:	462b      	mov	r3, r5
 800964a:	4620      	mov	r0, r4
 800964c:	4629      	mov	r1, r5
 800964e:	ec57 6b10 	vmov	r6, r7, d0
 8009652:	f7f7 fa73 	bl	8000b3c <__aeabi_dcmpun>
 8009656:	2800      	cmp	r0, #0
 8009658:	d13b      	bne.n	80096d2 <pow+0xa2>
 800965a:	ec51 0b18 	vmov	r0, r1, d8
 800965e:	2200      	movs	r2, #0
 8009660:	2300      	movs	r3, #0
 8009662:	f7f7 fa39 	bl	8000ad8 <__aeabi_dcmpeq>
 8009666:	b1b8      	cbz	r0, 8009698 <pow+0x68>
 8009668:	2200      	movs	r2, #0
 800966a:	2300      	movs	r3, #0
 800966c:	4620      	mov	r0, r4
 800966e:	4629      	mov	r1, r5
 8009670:	f7f7 fa32 	bl	8000ad8 <__aeabi_dcmpeq>
 8009674:	2800      	cmp	r0, #0
 8009676:	d146      	bne.n	8009706 <pow+0xd6>
 8009678:	ec45 4b10 	vmov	d0, r4, r5
 800967c:	f000 f9f1 	bl	8009a62 <finite>
 8009680:	b338      	cbz	r0, 80096d2 <pow+0xa2>
 8009682:	2200      	movs	r2, #0
 8009684:	2300      	movs	r3, #0
 8009686:	4620      	mov	r0, r4
 8009688:	4629      	mov	r1, r5
 800968a:	f7f7 fa2f 	bl	8000aec <__aeabi_dcmplt>
 800968e:	b300      	cbz	r0, 80096d2 <pow+0xa2>
 8009690:	f7fd ffe2 	bl	8007658 <__errno>
 8009694:	2322      	movs	r3, #34	; 0x22
 8009696:	e01b      	b.n	80096d0 <pow+0xa0>
 8009698:	ec47 6b10 	vmov	d0, r6, r7
 800969c:	f000 f9e1 	bl	8009a62 <finite>
 80096a0:	b9e0      	cbnz	r0, 80096dc <pow+0xac>
 80096a2:	eeb0 0a48 	vmov.f32	s0, s16
 80096a6:	eef0 0a68 	vmov.f32	s1, s17
 80096aa:	f000 f9da 	bl	8009a62 <finite>
 80096ae:	b1a8      	cbz	r0, 80096dc <pow+0xac>
 80096b0:	ec45 4b10 	vmov	d0, r4, r5
 80096b4:	f000 f9d5 	bl	8009a62 <finite>
 80096b8:	b180      	cbz	r0, 80096dc <pow+0xac>
 80096ba:	4632      	mov	r2, r6
 80096bc:	463b      	mov	r3, r7
 80096be:	4630      	mov	r0, r6
 80096c0:	4639      	mov	r1, r7
 80096c2:	f7f7 fa3b 	bl	8000b3c <__aeabi_dcmpun>
 80096c6:	2800      	cmp	r0, #0
 80096c8:	d0e2      	beq.n	8009690 <pow+0x60>
 80096ca:	f7fd ffc5 	bl	8007658 <__errno>
 80096ce:	2321      	movs	r3, #33	; 0x21
 80096d0:	6003      	str	r3, [r0, #0]
 80096d2:	ecbd 8b02 	vpop	{d8}
 80096d6:	ec47 6b10 	vmov	d0, r6, r7
 80096da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80096dc:	2200      	movs	r2, #0
 80096de:	2300      	movs	r3, #0
 80096e0:	4630      	mov	r0, r6
 80096e2:	4639      	mov	r1, r7
 80096e4:	f7f7 f9f8 	bl	8000ad8 <__aeabi_dcmpeq>
 80096e8:	2800      	cmp	r0, #0
 80096ea:	d0f2      	beq.n	80096d2 <pow+0xa2>
 80096ec:	eeb0 0a48 	vmov.f32	s0, s16
 80096f0:	eef0 0a68 	vmov.f32	s1, s17
 80096f4:	f000 f9b5 	bl	8009a62 <finite>
 80096f8:	2800      	cmp	r0, #0
 80096fa:	d0ea      	beq.n	80096d2 <pow+0xa2>
 80096fc:	ec45 4b10 	vmov	d0, r4, r5
 8009700:	f000 f9af 	bl	8009a62 <finite>
 8009704:	e7c3      	b.n	800968e <pow+0x5e>
 8009706:	4f01      	ldr	r7, [pc, #4]	; (800970c <pow+0xdc>)
 8009708:	2600      	movs	r6, #0
 800970a:	e7e2      	b.n	80096d2 <pow+0xa2>
 800970c:	3ff00000 	.word	0x3ff00000

08009710 <atan>:
 8009710:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009714:	ec55 4b10 	vmov	r4, r5, d0
 8009718:	4bc3      	ldr	r3, [pc, #780]	; (8009a28 <atan+0x318>)
 800971a:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800971e:	429e      	cmp	r6, r3
 8009720:	46ab      	mov	fp, r5
 8009722:	dd18      	ble.n	8009756 <atan+0x46>
 8009724:	4bc1      	ldr	r3, [pc, #772]	; (8009a2c <atan+0x31c>)
 8009726:	429e      	cmp	r6, r3
 8009728:	dc01      	bgt.n	800972e <atan+0x1e>
 800972a:	d109      	bne.n	8009740 <atan+0x30>
 800972c:	b144      	cbz	r4, 8009740 <atan+0x30>
 800972e:	4622      	mov	r2, r4
 8009730:	462b      	mov	r3, r5
 8009732:	4620      	mov	r0, r4
 8009734:	4629      	mov	r1, r5
 8009736:	f7f6 fdb1 	bl	800029c <__adddf3>
 800973a:	4604      	mov	r4, r0
 800973c:	460d      	mov	r5, r1
 800973e:	e006      	b.n	800974e <atan+0x3e>
 8009740:	f1bb 0f00 	cmp.w	fp, #0
 8009744:	f300 8131 	bgt.w	80099aa <atan+0x29a>
 8009748:	a59b      	add	r5, pc, #620	; (adr r5, 80099b8 <atan+0x2a8>)
 800974a:	e9d5 4500 	ldrd	r4, r5, [r5]
 800974e:	ec45 4b10 	vmov	d0, r4, r5
 8009752:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009756:	4bb6      	ldr	r3, [pc, #728]	; (8009a30 <atan+0x320>)
 8009758:	429e      	cmp	r6, r3
 800975a:	dc14      	bgt.n	8009786 <atan+0x76>
 800975c:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 8009760:	429e      	cmp	r6, r3
 8009762:	dc0d      	bgt.n	8009780 <atan+0x70>
 8009764:	a396      	add	r3, pc, #600	; (adr r3, 80099c0 <atan+0x2b0>)
 8009766:	e9d3 2300 	ldrd	r2, r3, [r3]
 800976a:	ee10 0a10 	vmov	r0, s0
 800976e:	4629      	mov	r1, r5
 8009770:	f7f6 fd94 	bl	800029c <__adddf3>
 8009774:	4baf      	ldr	r3, [pc, #700]	; (8009a34 <atan+0x324>)
 8009776:	2200      	movs	r2, #0
 8009778:	f7f7 f9d6 	bl	8000b28 <__aeabi_dcmpgt>
 800977c:	2800      	cmp	r0, #0
 800977e:	d1e6      	bne.n	800974e <atan+0x3e>
 8009780:	f04f 3aff 	mov.w	sl, #4294967295
 8009784:	e02b      	b.n	80097de <atan+0xce>
 8009786:	f000 f963 	bl	8009a50 <fabs>
 800978a:	4bab      	ldr	r3, [pc, #684]	; (8009a38 <atan+0x328>)
 800978c:	429e      	cmp	r6, r3
 800978e:	ec55 4b10 	vmov	r4, r5, d0
 8009792:	f300 80bf 	bgt.w	8009914 <atan+0x204>
 8009796:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800979a:	429e      	cmp	r6, r3
 800979c:	f300 80a0 	bgt.w	80098e0 <atan+0x1d0>
 80097a0:	ee10 2a10 	vmov	r2, s0
 80097a4:	ee10 0a10 	vmov	r0, s0
 80097a8:	462b      	mov	r3, r5
 80097aa:	4629      	mov	r1, r5
 80097ac:	f7f6 fd76 	bl	800029c <__adddf3>
 80097b0:	4ba0      	ldr	r3, [pc, #640]	; (8009a34 <atan+0x324>)
 80097b2:	2200      	movs	r2, #0
 80097b4:	f7f6 fd70 	bl	8000298 <__aeabi_dsub>
 80097b8:	2200      	movs	r2, #0
 80097ba:	4606      	mov	r6, r0
 80097bc:	460f      	mov	r7, r1
 80097be:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80097c2:	4620      	mov	r0, r4
 80097c4:	4629      	mov	r1, r5
 80097c6:	f7f6 fd69 	bl	800029c <__adddf3>
 80097ca:	4602      	mov	r2, r0
 80097cc:	460b      	mov	r3, r1
 80097ce:	4630      	mov	r0, r6
 80097d0:	4639      	mov	r1, r7
 80097d2:	f7f7 f843 	bl	800085c <__aeabi_ddiv>
 80097d6:	f04f 0a00 	mov.w	sl, #0
 80097da:	4604      	mov	r4, r0
 80097dc:	460d      	mov	r5, r1
 80097de:	4622      	mov	r2, r4
 80097e0:	462b      	mov	r3, r5
 80097e2:	4620      	mov	r0, r4
 80097e4:	4629      	mov	r1, r5
 80097e6:	f7f6 ff0f 	bl	8000608 <__aeabi_dmul>
 80097ea:	4602      	mov	r2, r0
 80097ec:	460b      	mov	r3, r1
 80097ee:	4680      	mov	r8, r0
 80097f0:	4689      	mov	r9, r1
 80097f2:	f7f6 ff09 	bl	8000608 <__aeabi_dmul>
 80097f6:	a374      	add	r3, pc, #464	; (adr r3, 80099c8 <atan+0x2b8>)
 80097f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80097fc:	4606      	mov	r6, r0
 80097fe:	460f      	mov	r7, r1
 8009800:	f7f6 ff02 	bl	8000608 <__aeabi_dmul>
 8009804:	a372      	add	r3, pc, #456	; (adr r3, 80099d0 <atan+0x2c0>)
 8009806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800980a:	f7f6 fd47 	bl	800029c <__adddf3>
 800980e:	4632      	mov	r2, r6
 8009810:	463b      	mov	r3, r7
 8009812:	f7f6 fef9 	bl	8000608 <__aeabi_dmul>
 8009816:	a370      	add	r3, pc, #448	; (adr r3, 80099d8 <atan+0x2c8>)
 8009818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800981c:	f7f6 fd3e 	bl	800029c <__adddf3>
 8009820:	4632      	mov	r2, r6
 8009822:	463b      	mov	r3, r7
 8009824:	f7f6 fef0 	bl	8000608 <__aeabi_dmul>
 8009828:	a36d      	add	r3, pc, #436	; (adr r3, 80099e0 <atan+0x2d0>)
 800982a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800982e:	f7f6 fd35 	bl	800029c <__adddf3>
 8009832:	4632      	mov	r2, r6
 8009834:	463b      	mov	r3, r7
 8009836:	f7f6 fee7 	bl	8000608 <__aeabi_dmul>
 800983a:	a36b      	add	r3, pc, #428	; (adr r3, 80099e8 <atan+0x2d8>)
 800983c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009840:	f7f6 fd2c 	bl	800029c <__adddf3>
 8009844:	4632      	mov	r2, r6
 8009846:	463b      	mov	r3, r7
 8009848:	f7f6 fede 	bl	8000608 <__aeabi_dmul>
 800984c:	a368      	add	r3, pc, #416	; (adr r3, 80099f0 <atan+0x2e0>)
 800984e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009852:	f7f6 fd23 	bl	800029c <__adddf3>
 8009856:	4642      	mov	r2, r8
 8009858:	464b      	mov	r3, r9
 800985a:	f7f6 fed5 	bl	8000608 <__aeabi_dmul>
 800985e:	a366      	add	r3, pc, #408	; (adr r3, 80099f8 <atan+0x2e8>)
 8009860:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009864:	4680      	mov	r8, r0
 8009866:	4689      	mov	r9, r1
 8009868:	4630      	mov	r0, r6
 800986a:	4639      	mov	r1, r7
 800986c:	f7f6 fecc 	bl	8000608 <__aeabi_dmul>
 8009870:	a363      	add	r3, pc, #396	; (adr r3, 8009a00 <atan+0x2f0>)
 8009872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009876:	f7f6 fd0f 	bl	8000298 <__aeabi_dsub>
 800987a:	4632      	mov	r2, r6
 800987c:	463b      	mov	r3, r7
 800987e:	f7f6 fec3 	bl	8000608 <__aeabi_dmul>
 8009882:	a361      	add	r3, pc, #388	; (adr r3, 8009a08 <atan+0x2f8>)
 8009884:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009888:	f7f6 fd06 	bl	8000298 <__aeabi_dsub>
 800988c:	4632      	mov	r2, r6
 800988e:	463b      	mov	r3, r7
 8009890:	f7f6 feba 	bl	8000608 <__aeabi_dmul>
 8009894:	a35e      	add	r3, pc, #376	; (adr r3, 8009a10 <atan+0x300>)
 8009896:	e9d3 2300 	ldrd	r2, r3, [r3]
 800989a:	f7f6 fcfd 	bl	8000298 <__aeabi_dsub>
 800989e:	4632      	mov	r2, r6
 80098a0:	463b      	mov	r3, r7
 80098a2:	f7f6 feb1 	bl	8000608 <__aeabi_dmul>
 80098a6:	a35c      	add	r3, pc, #368	; (adr r3, 8009a18 <atan+0x308>)
 80098a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80098ac:	f7f6 fcf4 	bl	8000298 <__aeabi_dsub>
 80098b0:	4632      	mov	r2, r6
 80098b2:	463b      	mov	r3, r7
 80098b4:	f7f6 fea8 	bl	8000608 <__aeabi_dmul>
 80098b8:	4602      	mov	r2, r0
 80098ba:	460b      	mov	r3, r1
 80098bc:	4640      	mov	r0, r8
 80098be:	4649      	mov	r1, r9
 80098c0:	f7f6 fcec 	bl	800029c <__adddf3>
 80098c4:	4622      	mov	r2, r4
 80098c6:	462b      	mov	r3, r5
 80098c8:	f7f6 fe9e 	bl	8000608 <__aeabi_dmul>
 80098cc:	f1ba 3fff 	cmp.w	sl, #4294967295
 80098d0:	4602      	mov	r2, r0
 80098d2:	460b      	mov	r3, r1
 80098d4:	d14b      	bne.n	800996e <atan+0x25e>
 80098d6:	4620      	mov	r0, r4
 80098d8:	4629      	mov	r1, r5
 80098da:	f7f6 fcdd 	bl	8000298 <__aeabi_dsub>
 80098de:	e72c      	b.n	800973a <atan+0x2a>
 80098e0:	ee10 0a10 	vmov	r0, s0
 80098e4:	4b53      	ldr	r3, [pc, #332]	; (8009a34 <atan+0x324>)
 80098e6:	2200      	movs	r2, #0
 80098e8:	4629      	mov	r1, r5
 80098ea:	f7f6 fcd5 	bl	8000298 <__aeabi_dsub>
 80098ee:	4b51      	ldr	r3, [pc, #324]	; (8009a34 <atan+0x324>)
 80098f0:	4606      	mov	r6, r0
 80098f2:	460f      	mov	r7, r1
 80098f4:	2200      	movs	r2, #0
 80098f6:	4620      	mov	r0, r4
 80098f8:	4629      	mov	r1, r5
 80098fa:	f7f6 fccf 	bl	800029c <__adddf3>
 80098fe:	4602      	mov	r2, r0
 8009900:	460b      	mov	r3, r1
 8009902:	4630      	mov	r0, r6
 8009904:	4639      	mov	r1, r7
 8009906:	f7f6 ffa9 	bl	800085c <__aeabi_ddiv>
 800990a:	f04f 0a01 	mov.w	sl, #1
 800990e:	4604      	mov	r4, r0
 8009910:	460d      	mov	r5, r1
 8009912:	e764      	b.n	80097de <atan+0xce>
 8009914:	4b49      	ldr	r3, [pc, #292]	; (8009a3c <atan+0x32c>)
 8009916:	429e      	cmp	r6, r3
 8009918:	da1d      	bge.n	8009956 <atan+0x246>
 800991a:	ee10 0a10 	vmov	r0, s0
 800991e:	4b48      	ldr	r3, [pc, #288]	; (8009a40 <atan+0x330>)
 8009920:	2200      	movs	r2, #0
 8009922:	4629      	mov	r1, r5
 8009924:	f7f6 fcb8 	bl	8000298 <__aeabi_dsub>
 8009928:	4b45      	ldr	r3, [pc, #276]	; (8009a40 <atan+0x330>)
 800992a:	4606      	mov	r6, r0
 800992c:	460f      	mov	r7, r1
 800992e:	2200      	movs	r2, #0
 8009930:	4620      	mov	r0, r4
 8009932:	4629      	mov	r1, r5
 8009934:	f7f6 fe68 	bl	8000608 <__aeabi_dmul>
 8009938:	4b3e      	ldr	r3, [pc, #248]	; (8009a34 <atan+0x324>)
 800993a:	2200      	movs	r2, #0
 800993c:	f7f6 fcae 	bl	800029c <__adddf3>
 8009940:	4602      	mov	r2, r0
 8009942:	460b      	mov	r3, r1
 8009944:	4630      	mov	r0, r6
 8009946:	4639      	mov	r1, r7
 8009948:	f7f6 ff88 	bl	800085c <__aeabi_ddiv>
 800994c:	f04f 0a02 	mov.w	sl, #2
 8009950:	4604      	mov	r4, r0
 8009952:	460d      	mov	r5, r1
 8009954:	e743      	b.n	80097de <atan+0xce>
 8009956:	462b      	mov	r3, r5
 8009958:	ee10 2a10 	vmov	r2, s0
 800995c:	4939      	ldr	r1, [pc, #228]	; (8009a44 <atan+0x334>)
 800995e:	2000      	movs	r0, #0
 8009960:	f7f6 ff7c 	bl	800085c <__aeabi_ddiv>
 8009964:	f04f 0a03 	mov.w	sl, #3
 8009968:	4604      	mov	r4, r0
 800996a:	460d      	mov	r5, r1
 800996c:	e737      	b.n	80097de <atan+0xce>
 800996e:	4b36      	ldr	r3, [pc, #216]	; (8009a48 <atan+0x338>)
 8009970:	4e36      	ldr	r6, [pc, #216]	; (8009a4c <atan+0x33c>)
 8009972:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800997a:	f7f6 fc8d 	bl	8000298 <__aeabi_dsub>
 800997e:	4622      	mov	r2, r4
 8009980:	462b      	mov	r3, r5
 8009982:	f7f6 fc89 	bl	8000298 <__aeabi_dsub>
 8009986:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800998a:	4602      	mov	r2, r0
 800998c:	460b      	mov	r3, r1
 800998e:	e9d6 0100 	ldrd	r0, r1, [r6]
 8009992:	f7f6 fc81 	bl	8000298 <__aeabi_dsub>
 8009996:	f1bb 0f00 	cmp.w	fp, #0
 800999a:	4604      	mov	r4, r0
 800999c:	460d      	mov	r5, r1
 800999e:	f6bf aed6 	bge.w	800974e <atan+0x3e>
 80099a2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80099a6:	461d      	mov	r5, r3
 80099a8:	e6d1      	b.n	800974e <atan+0x3e>
 80099aa:	a51d      	add	r5, pc, #116	; (adr r5, 8009a20 <atan+0x310>)
 80099ac:	e9d5 4500 	ldrd	r4, r5, [r5]
 80099b0:	e6cd      	b.n	800974e <atan+0x3e>
 80099b2:	bf00      	nop
 80099b4:	f3af 8000 	nop.w
 80099b8:	54442d18 	.word	0x54442d18
 80099bc:	bff921fb 	.word	0xbff921fb
 80099c0:	8800759c 	.word	0x8800759c
 80099c4:	7e37e43c 	.word	0x7e37e43c
 80099c8:	e322da11 	.word	0xe322da11
 80099cc:	3f90ad3a 	.word	0x3f90ad3a
 80099d0:	24760deb 	.word	0x24760deb
 80099d4:	3fa97b4b 	.word	0x3fa97b4b
 80099d8:	a0d03d51 	.word	0xa0d03d51
 80099dc:	3fb10d66 	.word	0x3fb10d66
 80099e0:	c54c206e 	.word	0xc54c206e
 80099e4:	3fb745cd 	.word	0x3fb745cd
 80099e8:	920083ff 	.word	0x920083ff
 80099ec:	3fc24924 	.word	0x3fc24924
 80099f0:	5555550d 	.word	0x5555550d
 80099f4:	3fd55555 	.word	0x3fd55555
 80099f8:	2c6a6c2f 	.word	0x2c6a6c2f
 80099fc:	bfa2b444 	.word	0xbfa2b444
 8009a00:	52defd9a 	.word	0x52defd9a
 8009a04:	3fadde2d 	.word	0x3fadde2d
 8009a08:	af749a6d 	.word	0xaf749a6d
 8009a0c:	3fb3b0f2 	.word	0x3fb3b0f2
 8009a10:	fe231671 	.word	0xfe231671
 8009a14:	3fbc71c6 	.word	0x3fbc71c6
 8009a18:	9998ebc4 	.word	0x9998ebc4
 8009a1c:	3fc99999 	.word	0x3fc99999
 8009a20:	54442d18 	.word	0x54442d18
 8009a24:	3ff921fb 	.word	0x3ff921fb
 8009a28:	440fffff 	.word	0x440fffff
 8009a2c:	7ff00000 	.word	0x7ff00000
 8009a30:	3fdbffff 	.word	0x3fdbffff
 8009a34:	3ff00000 	.word	0x3ff00000
 8009a38:	3ff2ffff 	.word	0x3ff2ffff
 8009a3c:	40038000 	.word	0x40038000
 8009a40:	3ff80000 	.word	0x3ff80000
 8009a44:	bff00000 	.word	0xbff00000
 8009a48:	0800ae20 	.word	0x0800ae20
 8009a4c:	0800ae00 	.word	0x0800ae00

08009a50 <fabs>:
 8009a50:	ec51 0b10 	vmov	r0, r1, d0
 8009a54:	ee10 2a10 	vmov	r2, s0
 8009a58:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009a5c:	ec43 2b10 	vmov	d0, r2, r3
 8009a60:	4770      	bx	lr

08009a62 <finite>:
 8009a62:	b082      	sub	sp, #8
 8009a64:	ed8d 0b00 	vstr	d0, [sp]
 8009a68:	9801      	ldr	r0, [sp, #4]
 8009a6a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8009a6e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8009a72:	0fc0      	lsrs	r0, r0, #31
 8009a74:	b002      	add	sp, #8
 8009a76:	4770      	bx	lr

08009a78 <__ieee754_atan2>:
 8009a78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009a7c:	ec57 6b11 	vmov	r6, r7, d1
 8009a80:	4273      	negs	r3, r6
 8009a82:	f8df 817c 	ldr.w	r8, [pc, #380]	; 8009c00 <__ieee754_atan2+0x188>
 8009a86:	f027 4200 	bic.w	r2, r7, #2147483648	; 0x80000000
 8009a8a:	4333      	orrs	r3, r6
 8009a8c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 8009a90:	4543      	cmp	r3, r8
 8009a92:	ec51 0b10 	vmov	r0, r1, d0
 8009a96:	ee11 5a10 	vmov	r5, s2
 8009a9a:	d80a      	bhi.n	8009ab2 <__ieee754_atan2+0x3a>
 8009a9c:	4244      	negs	r4, r0
 8009a9e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009aa2:	4304      	orrs	r4, r0
 8009aa4:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 8009aa8:	4544      	cmp	r4, r8
 8009aaa:	ee10 9a10 	vmov	r9, s0
 8009aae:	468e      	mov	lr, r1
 8009ab0:	d907      	bls.n	8009ac2 <__ieee754_atan2+0x4a>
 8009ab2:	4632      	mov	r2, r6
 8009ab4:	463b      	mov	r3, r7
 8009ab6:	f7f6 fbf1 	bl	800029c <__adddf3>
 8009aba:	ec41 0b10 	vmov	d0, r0, r1
 8009abe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009ac2:	f107 4440 	add.w	r4, r7, #3221225472	; 0xc0000000
 8009ac6:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009aca:	4334      	orrs	r4, r6
 8009acc:	d103      	bne.n	8009ad6 <__ieee754_atan2+0x5e>
 8009ace:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009ad2:	f7ff be1d 	b.w	8009710 <atan>
 8009ad6:	17bc      	asrs	r4, r7, #30
 8009ad8:	f004 0402 	and.w	r4, r4, #2
 8009adc:	ea53 0909 	orrs.w	r9, r3, r9
 8009ae0:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 8009ae4:	d107      	bne.n	8009af6 <__ieee754_atan2+0x7e>
 8009ae6:	2c02      	cmp	r4, #2
 8009ae8:	d05f      	beq.n	8009baa <__ieee754_atan2+0x132>
 8009aea:	2c03      	cmp	r4, #3
 8009aec:	d1e5      	bne.n	8009aba <__ieee754_atan2+0x42>
 8009aee:	a140      	add	r1, pc, #256	; (adr r1, 8009bf0 <__ieee754_atan2+0x178>)
 8009af0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009af4:	e7e1      	b.n	8009aba <__ieee754_atan2+0x42>
 8009af6:	4315      	orrs	r5, r2
 8009af8:	d106      	bne.n	8009b08 <__ieee754_atan2+0x90>
 8009afa:	f1be 0f00 	cmp.w	lr, #0
 8009afe:	da5f      	bge.n	8009bc0 <__ieee754_atan2+0x148>
 8009b00:	a13d      	add	r1, pc, #244	; (adr r1, 8009bf8 <__ieee754_atan2+0x180>)
 8009b02:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b06:	e7d8      	b.n	8009aba <__ieee754_atan2+0x42>
 8009b08:	4542      	cmp	r2, r8
 8009b0a:	d10f      	bne.n	8009b2c <__ieee754_atan2+0xb4>
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	f104 34ff 	add.w	r4, r4, #4294967295
 8009b12:	d107      	bne.n	8009b24 <__ieee754_atan2+0xac>
 8009b14:	2c02      	cmp	r4, #2
 8009b16:	d84c      	bhi.n	8009bb2 <__ieee754_atan2+0x13a>
 8009b18:	4b33      	ldr	r3, [pc, #204]	; (8009be8 <__ieee754_atan2+0x170>)
 8009b1a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009b1e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8009b22:	e7ca      	b.n	8009aba <__ieee754_atan2+0x42>
 8009b24:	2c02      	cmp	r4, #2
 8009b26:	d848      	bhi.n	8009bba <__ieee754_atan2+0x142>
 8009b28:	4b30      	ldr	r3, [pc, #192]	; (8009bec <__ieee754_atan2+0x174>)
 8009b2a:	e7f6      	b.n	8009b1a <__ieee754_atan2+0xa2>
 8009b2c:	4543      	cmp	r3, r8
 8009b2e:	d0e4      	beq.n	8009afa <__ieee754_atan2+0x82>
 8009b30:	1a9b      	subs	r3, r3, r2
 8009b32:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 8009b36:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009b3a:	da1e      	bge.n	8009b7a <__ieee754_atan2+0x102>
 8009b3c:	2f00      	cmp	r7, #0
 8009b3e:	da01      	bge.n	8009b44 <__ieee754_atan2+0xcc>
 8009b40:	323c      	adds	r2, #60	; 0x3c
 8009b42:	db1e      	blt.n	8009b82 <__ieee754_atan2+0x10a>
 8009b44:	4632      	mov	r2, r6
 8009b46:	463b      	mov	r3, r7
 8009b48:	f7f6 fe88 	bl	800085c <__aeabi_ddiv>
 8009b4c:	ec41 0b10 	vmov	d0, r0, r1
 8009b50:	f7ff ff7e 	bl	8009a50 <fabs>
 8009b54:	f7ff fddc 	bl	8009710 <atan>
 8009b58:	ec51 0b10 	vmov	r0, r1, d0
 8009b5c:	2c01      	cmp	r4, #1
 8009b5e:	d013      	beq.n	8009b88 <__ieee754_atan2+0x110>
 8009b60:	2c02      	cmp	r4, #2
 8009b62:	d015      	beq.n	8009b90 <__ieee754_atan2+0x118>
 8009b64:	2c00      	cmp	r4, #0
 8009b66:	d0a8      	beq.n	8009aba <__ieee754_atan2+0x42>
 8009b68:	a317      	add	r3, pc, #92	; (adr r3, 8009bc8 <__ieee754_atan2+0x150>)
 8009b6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b6e:	f7f6 fb93 	bl	8000298 <__aeabi_dsub>
 8009b72:	a317      	add	r3, pc, #92	; (adr r3, 8009bd0 <__ieee754_atan2+0x158>)
 8009b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b78:	e014      	b.n	8009ba4 <__ieee754_atan2+0x12c>
 8009b7a:	a117      	add	r1, pc, #92	; (adr r1, 8009bd8 <__ieee754_atan2+0x160>)
 8009b7c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009b80:	e7ec      	b.n	8009b5c <__ieee754_atan2+0xe4>
 8009b82:	2000      	movs	r0, #0
 8009b84:	2100      	movs	r1, #0
 8009b86:	e7e9      	b.n	8009b5c <__ieee754_atan2+0xe4>
 8009b88:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009b8c:	4619      	mov	r1, r3
 8009b8e:	e794      	b.n	8009aba <__ieee754_atan2+0x42>
 8009b90:	a30d      	add	r3, pc, #52	; (adr r3, 8009bc8 <__ieee754_atan2+0x150>)
 8009b92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b96:	f7f6 fb7f 	bl	8000298 <__aeabi_dsub>
 8009b9a:	4602      	mov	r2, r0
 8009b9c:	460b      	mov	r3, r1
 8009b9e:	a10c      	add	r1, pc, #48	; (adr r1, 8009bd0 <__ieee754_atan2+0x158>)
 8009ba0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009ba4:	f7f6 fb78 	bl	8000298 <__aeabi_dsub>
 8009ba8:	e787      	b.n	8009aba <__ieee754_atan2+0x42>
 8009baa:	a109      	add	r1, pc, #36	; (adr r1, 8009bd0 <__ieee754_atan2+0x158>)
 8009bac:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009bb0:	e783      	b.n	8009aba <__ieee754_atan2+0x42>
 8009bb2:	a10b      	add	r1, pc, #44	; (adr r1, 8009be0 <__ieee754_atan2+0x168>)
 8009bb4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009bb8:	e77f      	b.n	8009aba <__ieee754_atan2+0x42>
 8009bba:	2000      	movs	r0, #0
 8009bbc:	2100      	movs	r1, #0
 8009bbe:	e77c      	b.n	8009aba <__ieee754_atan2+0x42>
 8009bc0:	a105      	add	r1, pc, #20	; (adr r1, 8009bd8 <__ieee754_atan2+0x160>)
 8009bc2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009bc6:	e778      	b.n	8009aba <__ieee754_atan2+0x42>
 8009bc8:	33145c07 	.word	0x33145c07
 8009bcc:	3ca1a626 	.word	0x3ca1a626
 8009bd0:	54442d18 	.word	0x54442d18
 8009bd4:	400921fb 	.word	0x400921fb
 8009bd8:	54442d18 	.word	0x54442d18
 8009bdc:	3ff921fb 	.word	0x3ff921fb
 8009be0:	54442d18 	.word	0x54442d18
 8009be4:	3fe921fb 	.word	0x3fe921fb
 8009be8:	0800ae40 	.word	0x0800ae40
 8009bec:	0800ae58 	.word	0x0800ae58
 8009bf0:	54442d18 	.word	0x54442d18
 8009bf4:	c00921fb 	.word	0xc00921fb
 8009bf8:	54442d18 	.word	0x54442d18
 8009bfc:	bff921fb 	.word	0xbff921fb
 8009c00:	7ff00000 	.word	0x7ff00000
 8009c04:	00000000 	.word	0x00000000

08009c08 <__ieee754_pow>:
 8009c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c0c:	ed2d 8b06 	vpush	{d8-d10}
 8009c10:	b089      	sub	sp, #36	; 0x24
 8009c12:	ed8d 1b00 	vstr	d1, [sp]
 8009c16:	e9dd 2900 	ldrd	r2, r9, [sp]
 8009c1a:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8009c1e:	ea58 0102 	orrs.w	r1, r8, r2
 8009c22:	ec57 6b10 	vmov	r6, r7, d0
 8009c26:	d115      	bne.n	8009c54 <__ieee754_pow+0x4c>
 8009c28:	19b3      	adds	r3, r6, r6
 8009c2a:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8009c2e:	4152      	adcs	r2, r2
 8009c30:	4299      	cmp	r1, r3
 8009c32:	4b89      	ldr	r3, [pc, #548]	; (8009e58 <__ieee754_pow+0x250>)
 8009c34:	4193      	sbcs	r3, r2
 8009c36:	f080 84d1 	bcs.w	800a5dc <__ieee754_pow+0x9d4>
 8009c3a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009c3e:	4630      	mov	r0, r6
 8009c40:	4639      	mov	r1, r7
 8009c42:	f7f6 fb2b 	bl	800029c <__adddf3>
 8009c46:	ec41 0b10 	vmov	d0, r0, r1
 8009c4a:	b009      	add	sp, #36	; 0x24
 8009c4c:	ecbd 8b06 	vpop	{d8-d10}
 8009c50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c54:	4b81      	ldr	r3, [pc, #516]	; (8009e5c <__ieee754_pow+0x254>)
 8009c56:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8009c5a:	429c      	cmp	r4, r3
 8009c5c:	ee10 aa10 	vmov	sl, s0
 8009c60:	463d      	mov	r5, r7
 8009c62:	dc06      	bgt.n	8009c72 <__ieee754_pow+0x6a>
 8009c64:	d101      	bne.n	8009c6a <__ieee754_pow+0x62>
 8009c66:	2e00      	cmp	r6, #0
 8009c68:	d1e7      	bne.n	8009c3a <__ieee754_pow+0x32>
 8009c6a:	4598      	cmp	r8, r3
 8009c6c:	dc01      	bgt.n	8009c72 <__ieee754_pow+0x6a>
 8009c6e:	d10f      	bne.n	8009c90 <__ieee754_pow+0x88>
 8009c70:	b172      	cbz	r2, 8009c90 <__ieee754_pow+0x88>
 8009c72:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 8009c76:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 8009c7a:	ea55 050a 	orrs.w	r5, r5, sl
 8009c7e:	d1dc      	bne.n	8009c3a <__ieee754_pow+0x32>
 8009c80:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009c84:	18db      	adds	r3, r3, r3
 8009c86:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 8009c8a:	4152      	adcs	r2, r2
 8009c8c:	429d      	cmp	r5, r3
 8009c8e:	e7d0      	b.n	8009c32 <__ieee754_pow+0x2a>
 8009c90:	2d00      	cmp	r5, #0
 8009c92:	da3b      	bge.n	8009d0c <__ieee754_pow+0x104>
 8009c94:	4b72      	ldr	r3, [pc, #456]	; (8009e60 <__ieee754_pow+0x258>)
 8009c96:	4598      	cmp	r8, r3
 8009c98:	dc51      	bgt.n	8009d3e <__ieee754_pow+0x136>
 8009c9a:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 8009c9e:	4598      	cmp	r8, r3
 8009ca0:	f340 84ab 	ble.w	800a5fa <__ieee754_pow+0x9f2>
 8009ca4:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009ca8:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009cac:	2b14      	cmp	r3, #20
 8009cae:	dd0f      	ble.n	8009cd0 <__ieee754_pow+0xc8>
 8009cb0:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009cb4:	fa22 f103 	lsr.w	r1, r2, r3
 8009cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8009cbc:	4293      	cmp	r3, r2
 8009cbe:	f040 849c 	bne.w	800a5fa <__ieee754_pow+0x9f2>
 8009cc2:	f001 0101 	and.w	r1, r1, #1
 8009cc6:	f1c1 0302 	rsb	r3, r1, #2
 8009cca:	9304      	str	r3, [sp, #16]
 8009ccc:	b182      	cbz	r2, 8009cf0 <__ieee754_pow+0xe8>
 8009cce:	e05f      	b.n	8009d90 <__ieee754_pow+0x188>
 8009cd0:	2a00      	cmp	r2, #0
 8009cd2:	d15b      	bne.n	8009d8c <__ieee754_pow+0x184>
 8009cd4:	f1c3 0314 	rsb	r3, r3, #20
 8009cd8:	fa48 f103 	asr.w	r1, r8, r3
 8009cdc:	fa01 f303 	lsl.w	r3, r1, r3
 8009ce0:	4543      	cmp	r3, r8
 8009ce2:	f040 8487 	bne.w	800a5f4 <__ieee754_pow+0x9ec>
 8009ce6:	f001 0101 	and.w	r1, r1, #1
 8009cea:	f1c1 0302 	rsb	r3, r1, #2
 8009cee:	9304      	str	r3, [sp, #16]
 8009cf0:	4b5c      	ldr	r3, [pc, #368]	; (8009e64 <__ieee754_pow+0x25c>)
 8009cf2:	4598      	cmp	r8, r3
 8009cf4:	d132      	bne.n	8009d5c <__ieee754_pow+0x154>
 8009cf6:	f1b9 0f00 	cmp.w	r9, #0
 8009cfa:	f280 8477 	bge.w	800a5ec <__ieee754_pow+0x9e4>
 8009cfe:	4959      	ldr	r1, [pc, #356]	; (8009e64 <__ieee754_pow+0x25c>)
 8009d00:	4632      	mov	r2, r6
 8009d02:	463b      	mov	r3, r7
 8009d04:	2000      	movs	r0, #0
 8009d06:	f7f6 fda9 	bl	800085c <__aeabi_ddiv>
 8009d0a:	e79c      	b.n	8009c46 <__ieee754_pow+0x3e>
 8009d0c:	2300      	movs	r3, #0
 8009d0e:	9304      	str	r3, [sp, #16]
 8009d10:	2a00      	cmp	r2, #0
 8009d12:	d13d      	bne.n	8009d90 <__ieee754_pow+0x188>
 8009d14:	4b51      	ldr	r3, [pc, #324]	; (8009e5c <__ieee754_pow+0x254>)
 8009d16:	4598      	cmp	r8, r3
 8009d18:	d1ea      	bne.n	8009cf0 <__ieee754_pow+0xe8>
 8009d1a:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8009d1e:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8009d22:	ea53 030a 	orrs.w	r3, r3, sl
 8009d26:	f000 8459 	beq.w	800a5dc <__ieee754_pow+0x9d4>
 8009d2a:	4b4f      	ldr	r3, [pc, #316]	; (8009e68 <__ieee754_pow+0x260>)
 8009d2c:	429c      	cmp	r4, r3
 8009d2e:	dd08      	ble.n	8009d42 <__ieee754_pow+0x13a>
 8009d30:	f1b9 0f00 	cmp.w	r9, #0
 8009d34:	f2c0 8456 	blt.w	800a5e4 <__ieee754_pow+0x9dc>
 8009d38:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009d3c:	e783      	b.n	8009c46 <__ieee754_pow+0x3e>
 8009d3e:	2302      	movs	r3, #2
 8009d40:	e7e5      	b.n	8009d0e <__ieee754_pow+0x106>
 8009d42:	f1b9 0f00 	cmp.w	r9, #0
 8009d46:	f04f 0000 	mov.w	r0, #0
 8009d4a:	f04f 0100 	mov.w	r1, #0
 8009d4e:	f6bf af7a 	bge.w	8009c46 <__ieee754_pow+0x3e>
 8009d52:	e9dd 0300 	ldrd	r0, r3, [sp]
 8009d56:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8009d5a:	e774      	b.n	8009c46 <__ieee754_pow+0x3e>
 8009d5c:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8009d60:	d106      	bne.n	8009d70 <__ieee754_pow+0x168>
 8009d62:	4632      	mov	r2, r6
 8009d64:	463b      	mov	r3, r7
 8009d66:	4630      	mov	r0, r6
 8009d68:	4639      	mov	r1, r7
 8009d6a:	f7f6 fc4d 	bl	8000608 <__aeabi_dmul>
 8009d6e:	e76a      	b.n	8009c46 <__ieee754_pow+0x3e>
 8009d70:	4b3e      	ldr	r3, [pc, #248]	; (8009e6c <__ieee754_pow+0x264>)
 8009d72:	4599      	cmp	r9, r3
 8009d74:	d10c      	bne.n	8009d90 <__ieee754_pow+0x188>
 8009d76:	2d00      	cmp	r5, #0
 8009d78:	db0a      	blt.n	8009d90 <__ieee754_pow+0x188>
 8009d7a:	ec47 6b10 	vmov	d0, r6, r7
 8009d7e:	b009      	add	sp, #36	; 0x24
 8009d80:	ecbd 8b06 	vpop	{d8-d10}
 8009d84:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d88:	f000 bd18 	b.w	800a7bc <__ieee754_sqrt>
 8009d8c:	2300      	movs	r3, #0
 8009d8e:	9304      	str	r3, [sp, #16]
 8009d90:	ec47 6b10 	vmov	d0, r6, r7
 8009d94:	f7ff fe5c 	bl	8009a50 <fabs>
 8009d98:	ec51 0b10 	vmov	r0, r1, d0
 8009d9c:	f1ba 0f00 	cmp.w	sl, #0
 8009da0:	d129      	bne.n	8009df6 <__ieee754_pow+0x1ee>
 8009da2:	b124      	cbz	r4, 8009dae <__ieee754_pow+0x1a6>
 8009da4:	4b2f      	ldr	r3, [pc, #188]	; (8009e64 <__ieee754_pow+0x25c>)
 8009da6:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 8009daa:	429a      	cmp	r2, r3
 8009dac:	d123      	bne.n	8009df6 <__ieee754_pow+0x1ee>
 8009dae:	f1b9 0f00 	cmp.w	r9, #0
 8009db2:	da05      	bge.n	8009dc0 <__ieee754_pow+0x1b8>
 8009db4:	4602      	mov	r2, r0
 8009db6:	460b      	mov	r3, r1
 8009db8:	2000      	movs	r0, #0
 8009dba:	492a      	ldr	r1, [pc, #168]	; (8009e64 <__ieee754_pow+0x25c>)
 8009dbc:	f7f6 fd4e 	bl	800085c <__aeabi_ddiv>
 8009dc0:	2d00      	cmp	r5, #0
 8009dc2:	f6bf af40 	bge.w	8009c46 <__ieee754_pow+0x3e>
 8009dc6:	9b04      	ldr	r3, [sp, #16]
 8009dc8:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009dcc:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8009dd0:	431c      	orrs	r4, r3
 8009dd2:	d108      	bne.n	8009de6 <__ieee754_pow+0x1de>
 8009dd4:	4602      	mov	r2, r0
 8009dd6:	460b      	mov	r3, r1
 8009dd8:	4610      	mov	r0, r2
 8009dda:	4619      	mov	r1, r3
 8009ddc:	f7f6 fa5c 	bl	8000298 <__aeabi_dsub>
 8009de0:	4602      	mov	r2, r0
 8009de2:	460b      	mov	r3, r1
 8009de4:	e78f      	b.n	8009d06 <__ieee754_pow+0xfe>
 8009de6:	9b04      	ldr	r3, [sp, #16]
 8009de8:	2b01      	cmp	r3, #1
 8009dea:	f47f af2c 	bne.w	8009c46 <__ieee754_pow+0x3e>
 8009dee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8009df2:	4619      	mov	r1, r3
 8009df4:	e727      	b.n	8009c46 <__ieee754_pow+0x3e>
 8009df6:	0feb      	lsrs	r3, r5, #31
 8009df8:	3b01      	subs	r3, #1
 8009dfa:	9306      	str	r3, [sp, #24]
 8009dfc:	9a06      	ldr	r2, [sp, #24]
 8009dfe:	9b04      	ldr	r3, [sp, #16]
 8009e00:	4313      	orrs	r3, r2
 8009e02:	d102      	bne.n	8009e0a <__ieee754_pow+0x202>
 8009e04:	4632      	mov	r2, r6
 8009e06:	463b      	mov	r3, r7
 8009e08:	e7e6      	b.n	8009dd8 <__ieee754_pow+0x1d0>
 8009e0a:	4b19      	ldr	r3, [pc, #100]	; (8009e70 <__ieee754_pow+0x268>)
 8009e0c:	4598      	cmp	r8, r3
 8009e0e:	f340 80fb 	ble.w	800a008 <__ieee754_pow+0x400>
 8009e12:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8009e16:	4598      	cmp	r8, r3
 8009e18:	4b13      	ldr	r3, [pc, #76]	; (8009e68 <__ieee754_pow+0x260>)
 8009e1a:	dd0c      	ble.n	8009e36 <__ieee754_pow+0x22e>
 8009e1c:	429c      	cmp	r4, r3
 8009e1e:	dc0f      	bgt.n	8009e40 <__ieee754_pow+0x238>
 8009e20:	f1b9 0f00 	cmp.w	r9, #0
 8009e24:	da0f      	bge.n	8009e46 <__ieee754_pow+0x23e>
 8009e26:	2000      	movs	r0, #0
 8009e28:	b009      	add	sp, #36	; 0x24
 8009e2a:	ecbd 8b06 	vpop	{d8-d10}
 8009e2e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e32:	f000 bcba 	b.w	800a7aa <__math_oflow>
 8009e36:	429c      	cmp	r4, r3
 8009e38:	dbf2      	blt.n	8009e20 <__ieee754_pow+0x218>
 8009e3a:	4b0a      	ldr	r3, [pc, #40]	; (8009e64 <__ieee754_pow+0x25c>)
 8009e3c:	429c      	cmp	r4, r3
 8009e3e:	dd19      	ble.n	8009e74 <__ieee754_pow+0x26c>
 8009e40:	f1b9 0f00 	cmp.w	r9, #0
 8009e44:	dcef      	bgt.n	8009e26 <__ieee754_pow+0x21e>
 8009e46:	2000      	movs	r0, #0
 8009e48:	b009      	add	sp, #36	; 0x24
 8009e4a:	ecbd 8b06 	vpop	{d8-d10}
 8009e4e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e52:	f000 bca1 	b.w	800a798 <__math_uflow>
 8009e56:	bf00      	nop
 8009e58:	fff00000 	.word	0xfff00000
 8009e5c:	7ff00000 	.word	0x7ff00000
 8009e60:	433fffff 	.word	0x433fffff
 8009e64:	3ff00000 	.word	0x3ff00000
 8009e68:	3fefffff 	.word	0x3fefffff
 8009e6c:	3fe00000 	.word	0x3fe00000
 8009e70:	41e00000 	.word	0x41e00000
 8009e74:	4b60      	ldr	r3, [pc, #384]	; (8009ff8 <__ieee754_pow+0x3f0>)
 8009e76:	2200      	movs	r2, #0
 8009e78:	f7f6 fa0e 	bl	8000298 <__aeabi_dsub>
 8009e7c:	a354      	add	r3, pc, #336	; (adr r3, 8009fd0 <__ieee754_pow+0x3c8>)
 8009e7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e82:	4604      	mov	r4, r0
 8009e84:	460d      	mov	r5, r1
 8009e86:	f7f6 fbbf 	bl	8000608 <__aeabi_dmul>
 8009e8a:	a353      	add	r3, pc, #332	; (adr r3, 8009fd8 <__ieee754_pow+0x3d0>)
 8009e8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e90:	4606      	mov	r6, r0
 8009e92:	460f      	mov	r7, r1
 8009e94:	4620      	mov	r0, r4
 8009e96:	4629      	mov	r1, r5
 8009e98:	f7f6 fbb6 	bl	8000608 <__aeabi_dmul>
 8009e9c:	4b57      	ldr	r3, [pc, #348]	; (8009ffc <__ieee754_pow+0x3f4>)
 8009e9e:	4682      	mov	sl, r0
 8009ea0:	468b      	mov	fp, r1
 8009ea2:	2200      	movs	r2, #0
 8009ea4:	4620      	mov	r0, r4
 8009ea6:	4629      	mov	r1, r5
 8009ea8:	f7f6 fbae 	bl	8000608 <__aeabi_dmul>
 8009eac:	4602      	mov	r2, r0
 8009eae:	460b      	mov	r3, r1
 8009eb0:	a14b      	add	r1, pc, #300	; (adr r1, 8009fe0 <__ieee754_pow+0x3d8>)
 8009eb2:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009eb6:	f7f6 f9ef 	bl	8000298 <__aeabi_dsub>
 8009eba:	4622      	mov	r2, r4
 8009ebc:	462b      	mov	r3, r5
 8009ebe:	f7f6 fba3 	bl	8000608 <__aeabi_dmul>
 8009ec2:	4602      	mov	r2, r0
 8009ec4:	460b      	mov	r3, r1
 8009ec6:	2000      	movs	r0, #0
 8009ec8:	494d      	ldr	r1, [pc, #308]	; (800a000 <__ieee754_pow+0x3f8>)
 8009eca:	f7f6 f9e5 	bl	8000298 <__aeabi_dsub>
 8009ece:	4622      	mov	r2, r4
 8009ed0:	4680      	mov	r8, r0
 8009ed2:	4689      	mov	r9, r1
 8009ed4:	462b      	mov	r3, r5
 8009ed6:	4620      	mov	r0, r4
 8009ed8:	4629      	mov	r1, r5
 8009eda:	f7f6 fb95 	bl	8000608 <__aeabi_dmul>
 8009ede:	4602      	mov	r2, r0
 8009ee0:	460b      	mov	r3, r1
 8009ee2:	4640      	mov	r0, r8
 8009ee4:	4649      	mov	r1, r9
 8009ee6:	f7f6 fb8f 	bl	8000608 <__aeabi_dmul>
 8009eea:	a33f      	add	r3, pc, #252	; (adr r3, 8009fe8 <__ieee754_pow+0x3e0>)
 8009eec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ef0:	f7f6 fb8a 	bl	8000608 <__aeabi_dmul>
 8009ef4:	4602      	mov	r2, r0
 8009ef6:	460b      	mov	r3, r1
 8009ef8:	4650      	mov	r0, sl
 8009efa:	4659      	mov	r1, fp
 8009efc:	f7f6 f9cc 	bl	8000298 <__aeabi_dsub>
 8009f00:	4602      	mov	r2, r0
 8009f02:	460b      	mov	r3, r1
 8009f04:	4680      	mov	r8, r0
 8009f06:	4689      	mov	r9, r1
 8009f08:	4630      	mov	r0, r6
 8009f0a:	4639      	mov	r1, r7
 8009f0c:	f7f6 f9c6 	bl	800029c <__adddf3>
 8009f10:	2000      	movs	r0, #0
 8009f12:	4632      	mov	r2, r6
 8009f14:	463b      	mov	r3, r7
 8009f16:	4604      	mov	r4, r0
 8009f18:	460d      	mov	r5, r1
 8009f1a:	f7f6 f9bd 	bl	8000298 <__aeabi_dsub>
 8009f1e:	4602      	mov	r2, r0
 8009f20:	460b      	mov	r3, r1
 8009f22:	4640      	mov	r0, r8
 8009f24:	4649      	mov	r1, r9
 8009f26:	f7f6 f9b7 	bl	8000298 <__aeabi_dsub>
 8009f2a:	9b04      	ldr	r3, [sp, #16]
 8009f2c:	9a06      	ldr	r2, [sp, #24]
 8009f2e:	3b01      	subs	r3, #1
 8009f30:	4313      	orrs	r3, r2
 8009f32:	4682      	mov	sl, r0
 8009f34:	468b      	mov	fp, r1
 8009f36:	f040 81e7 	bne.w	800a308 <__ieee754_pow+0x700>
 8009f3a:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8009ff0 <__ieee754_pow+0x3e8>
 8009f3e:	eeb0 8a47 	vmov.f32	s16, s14
 8009f42:	eef0 8a67 	vmov.f32	s17, s15
 8009f46:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009f4a:	2600      	movs	r6, #0
 8009f4c:	4632      	mov	r2, r6
 8009f4e:	463b      	mov	r3, r7
 8009f50:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f54:	f7f6 f9a0 	bl	8000298 <__aeabi_dsub>
 8009f58:	4622      	mov	r2, r4
 8009f5a:	462b      	mov	r3, r5
 8009f5c:	f7f6 fb54 	bl	8000608 <__aeabi_dmul>
 8009f60:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f64:	4680      	mov	r8, r0
 8009f66:	4689      	mov	r9, r1
 8009f68:	4650      	mov	r0, sl
 8009f6a:	4659      	mov	r1, fp
 8009f6c:	f7f6 fb4c 	bl	8000608 <__aeabi_dmul>
 8009f70:	4602      	mov	r2, r0
 8009f72:	460b      	mov	r3, r1
 8009f74:	4640      	mov	r0, r8
 8009f76:	4649      	mov	r1, r9
 8009f78:	f7f6 f990 	bl	800029c <__adddf3>
 8009f7c:	4632      	mov	r2, r6
 8009f7e:	463b      	mov	r3, r7
 8009f80:	4680      	mov	r8, r0
 8009f82:	4689      	mov	r9, r1
 8009f84:	4620      	mov	r0, r4
 8009f86:	4629      	mov	r1, r5
 8009f88:	f7f6 fb3e 	bl	8000608 <__aeabi_dmul>
 8009f8c:	460b      	mov	r3, r1
 8009f8e:	4604      	mov	r4, r0
 8009f90:	460d      	mov	r5, r1
 8009f92:	4602      	mov	r2, r0
 8009f94:	4649      	mov	r1, r9
 8009f96:	4640      	mov	r0, r8
 8009f98:	f7f6 f980 	bl	800029c <__adddf3>
 8009f9c:	4b19      	ldr	r3, [pc, #100]	; (800a004 <__ieee754_pow+0x3fc>)
 8009f9e:	4299      	cmp	r1, r3
 8009fa0:	ec45 4b19 	vmov	d9, r4, r5
 8009fa4:	4606      	mov	r6, r0
 8009fa6:	460f      	mov	r7, r1
 8009fa8:	468b      	mov	fp, r1
 8009faa:	f340 82f0 	ble.w	800a58e <__ieee754_pow+0x986>
 8009fae:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8009fb2:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8009fb6:	4303      	orrs	r3, r0
 8009fb8:	f000 81e4 	beq.w	800a384 <__ieee754_pow+0x77c>
 8009fbc:	ec51 0b18 	vmov	r0, r1, d8
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	2300      	movs	r3, #0
 8009fc4:	f7f6 fd92 	bl	8000aec <__aeabi_dcmplt>
 8009fc8:	3800      	subs	r0, #0
 8009fca:	bf18      	it	ne
 8009fcc:	2001      	movne	r0, #1
 8009fce:	e72b      	b.n	8009e28 <__ieee754_pow+0x220>
 8009fd0:	60000000 	.word	0x60000000
 8009fd4:	3ff71547 	.word	0x3ff71547
 8009fd8:	f85ddf44 	.word	0xf85ddf44
 8009fdc:	3e54ae0b 	.word	0x3e54ae0b
 8009fe0:	55555555 	.word	0x55555555
 8009fe4:	3fd55555 	.word	0x3fd55555
 8009fe8:	652b82fe 	.word	0x652b82fe
 8009fec:	3ff71547 	.word	0x3ff71547
 8009ff0:	00000000 	.word	0x00000000
 8009ff4:	bff00000 	.word	0xbff00000
 8009ff8:	3ff00000 	.word	0x3ff00000
 8009ffc:	3fd00000 	.word	0x3fd00000
 800a000:	3fe00000 	.word	0x3fe00000
 800a004:	408fffff 	.word	0x408fffff
 800a008:	4bd5      	ldr	r3, [pc, #852]	; (800a360 <__ieee754_pow+0x758>)
 800a00a:	402b      	ands	r3, r5
 800a00c:	2200      	movs	r2, #0
 800a00e:	b92b      	cbnz	r3, 800a01c <__ieee754_pow+0x414>
 800a010:	4bd4      	ldr	r3, [pc, #848]	; (800a364 <__ieee754_pow+0x75c>)
 800a012:	f7f6 faf9 	bl	8000608 <__aeabi_dmul>
 800a016:	f06f 0234 	mvn.w	r2, #52	; 0x34
 800a01a:	460c      	mov	r4, r1
 800a01c:	1523      	asrs	r3, r4, #20
 800a01e:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800a022:	4413      	add	r3, r2
 800a024:	9305      	str	r3, [sp, #20]
 800a026:	4bd0      	ldr	r3, [pc, #832]	; (800a368 <__ieee754_pow+0x760>)
 800a028:	f3c4 0413 	ubfx	r4, r4, #0, #20
 800a02c:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 800a030:	429c      	cmp	r4, r3
 800a032:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800a036:	dd08      	ble.n	800a04a <__ieee754_pow+0x442>
 800a038:	4bcc      	ldr	r3, [pc, #816]	; (800a36c <__ieee754_pow+0x764>)
 800a03a:	429c      	cmp	r4, r3
 800a03c:	f340 8162 	ble.w	800a304 <__ieee754_pow+0x6fc>
 800a040:	9b05      	ldr	r3, [sp, #20]
 800a042:	3301      	adds	r3, #1
 800a044:	9305      	str	r3, [sp, #20]
 800a046:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 800a04a:	2400      	movs	r4, #0
 800a04c:	00e3      	lsls	r3, r4, #3
 800a04e:	9307      	str	r3, [sp, #28]
 800a050:	4bc7      	ldr	r3, [pc, #796]	; (800a370 <__ieee754_pow+0x768>)
 800a052:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800a056:	ed93 7b00 	vldr	d7, [r3]
 800a05a:	4629      	mov	r1, r5
 800a05c:	ec53 2b17 	vmov	r2, r3, d7
 800a060:	eeb0 9a47 	vmov.f32	s18, s14
 800a064:	eef0 9a67 	vmov.f32	s19, s15
 800a068:	4682      	mov	sl, r0
 800a06a:	f7f6 f915 	bl	8000298 <__aeabi_dsub>
 800a06e:	4652      	mov	r2, sl
 800a070:	4606      	mov	r6, r0
 800a072:	460f      	mov	r7, r1
 800a074:	462b      	mov	r3, r5
 800a076:	ec51 0b19 	vmov	r0, r1, d9
 800a07a:	f7f6 f90f 	bl	800029c <__adddf3>
 800a07e:	4602      	mov	r2, r0
 800a080:	460b      	mov	r3, r1
 800a082:	2000      	movs	r0, #0
 800a084:	49bb      	ldr	r1, [pc, #748]	; (800a374 <__ieee754_pow+0x76c>)
 800a086:	f7f6 fbe9 	bl	800085c <__aeabi_ddiv>
 800a08a:	ec41 0b1a 	vmov	d10, r0, r1
 800a08e:	4602      	mov	r2, r0
 800a090:	460b      	mov	r3, r1
 800a092:	4630      	mov	r0, r6
 800a094:	4639      	mov	r1, r7
 800a096:	f7f6 fab7 	bl	8000608 <__aeabi_dmul>
 800a09a:	2300      	movs	r3, #0
 800a09c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a0a0:	9302      	str	r3, [sp, #8]
 800a0a2:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 800a0a6:	46ab      	mov	fp, r5
 800a0a8:	106d      	asrs	r5, r5, #1
 800a0aa:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 800a0ae:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800a0b2:	ec41 0b18 	vmov	d8, r0, r1
 800a0b6:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 800a0ba:	2200      	movs	r2, #0
 800a0bc:	4640      	mov	r0, r8
 800a0be:	4649      	mov	r1, r9
 800a0c0:	4614      	mov	r4, r2
 800a0c2:	461d      	mov	r5, r3
 800a0c4:	f7f6 faa0 	bl	8000608 <__aeabi_dmul>
 800a0c8:	4602      	mov	r2, r0
 800a0ca:	460b      	mov	r3, r1
 800a0cc:	4630      	mov	r0, r6
 800a0ce:	4639      	mov	r1, r7
 800a0d0:	f7f6 f8e2 	bl	8000298 <__aeabi_dsub>
 800a0d4:	ec53 2b19 	vmov	r2, r3, d9
 800a0d8:	4606      	mov	r6, r0
 800a0da:	460f      	mov	r7, r1
 800a0dc:	4620      	mov	r0, r4
 800a0de:	4629      	mov	r1, r5
 800a0e0:	f7f6 f8da 	bl	8000298 <__aeabi_dsub>
 800a0e4:	4602      	mov	r2, r0
 800a0e6:	460b      	mov	r3, r1
 800a0e8:	4650      	mov	r0, sl
 800a0ea:	4659      	mov	r1, fp
 800a0ec:	f7f6 f8d4 	bl	8000298 <__aeabi_dsub>
 800a0f0:	4642      	mov	r2, r8
 800a0f2:	464b      	mov	r3, r9
 800a0f4:	f7f6 fa88 	bl	8000608 <__aeabi_dmul>
 800a0f8:	4602      	mov	r2, r0
 800a0fa:	460b      	mov	r3, r1
 800a0fc:	4630      	mov	r0, r6
 800a0fe:	4639      	mov	r1, r7
 800a100:	f7f6 f8ca 	bl	8000298 <__aeabi_dsub>
 800a104:	ec53 2b1a 	vmov	r2, r3, d10
 800a108:	f7f6 fa7e 	bl	8000608 <__aeabi_dmul>
 800a10c:	ec53 2b18 	vmov	r2, r3, d8
 800a110:	ec41 0b19 	vmov	d9, r0, r1
 800a114:	ec51 0b18 	vmov	r0, r1, d8
 800a118:	f7f6 fa76 	bl	8000608 <__aeabi_dmul>
 800a11c:	a37c      	add	r3, pc, #496	; (adr r3, 800a310 <__ieee754_pow+0x708>)
 800a11e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a122:	4604      	mov	r4, r0
 800a124:	460d      	mov	r5, r1
 800a126:	f7f6 fa6f 	bl	8000608 <__aeabi_dmul>
 800a12a:	a37b      	add	r3, pc, #492	; (adr r3, 800a318 <__ieee754_pow+0x710>)
 800a12c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a130:	f7f6 f8b4 	bl	800029c <__adddf3>
 800a134:	4622      	mov	r2, r4
 800a136:	462b      	mov	r3, r5
 800a138:	f7f6 fa66 	bl	8000608 <__aeabi_dmul>
 800a13c:	a378      	add	r3, pc, #480	; (adr r3, 800a320 <__ieee754_pow+0x718>)
 800a13e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a142:	f7f6 f8ab 	bl	800029c <__adddf3>
 800a146:	4622      	mov	r2, r4
 800a148:	462b      	mov	r3, r5
 800a14a:	f7f6 fa5d 	bl	8000608 <__aeabi_dmul>
 800a14e:	a376      	add	r3, pc, #472	; (adr r3, 800a328 <__ieee754_pow+0x720>)
 800a150:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a154:	f7f6 f8a2 	bl	800029c <__adddf3>
 800a158:	4622      	mov	r2, r4
 800a15a:	462b      	mov	r3, r5
 800a15c:	f7f6 fa54 	bl	8000608 <__aeabi_dmul>
 800a160:	a373      	add	r3, pc, #460	; (adr r3, 800a330 <__ieee754_pow+0x728>)
 800a162:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a166:	f7f6 f899 	bl	800029c <__adddf3>
 800a16a:	4622      	mov	r2, r4
 800a16c:	462b      	mov	r3, r5
 800a16e:	f7f6 fa4b 	bl	8000608 <__aeabi_dmul>
 800a172:	a371      	add	r3, pc, #452	; (adr r3, 800a338 <__ieee754_pow+0x730>)
 800a174:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a178:	f7f6 f890 	bl	800029c <__adddf3>
 800a17c:	4622      	mov	r2, r4
 800a17e:	4606      	mov	r6, r0
 800a180:	460f      	mov	r7, r1
 800a182:	462b      	mov	r3, r5
 800a184:	4620      	mov	r0, r4
 800a186:	4629      	mov	r1, r5
 800a188:	f7f6 fa3e 	bl	8000608 <__aeabi_dmul>
 800a18c:	4602      	mov	r2, r0
 800a18e:	460b      	mov	r3, r1
 800a190:	4630      	mov	r0, r6
 800a192:	4639      	mov	r1, r7
 800a194:	f7f6 fa38 	bl	8000608 <__aeabi_dmul>
 800a198:	4642      	mov	r2, r8
 800a19a:	4604      	mov	r4, r0
 800a19c:	460d      	mov	r5, r1
 800a19e:	464b      	mov	r3, r9
 800a1a0:	ec51 0b18 	vmov	r0, r1, d8
 800a1a4:	f7f6 f87a 	bl	800029c <__adddf3>
 800a1a8:	ec53 2b19 	vmov	r2, r3, d9
 800a1ac:	f7f6 fa2c 	bl	8000608 <__aeabi_dmul>
 800a1b0:	4622      	mov	r2, r4
 800a1b2:	462b      	mov	r3, r5
 800a1b4:	f7f6 f872 	bl	800029c <__adddf3>
 800a1b8:	4642      	mov	r2, r8
 800a1ba:	4682      	mov	sl, r0
 800a1bc:	468b      	mov	fp, r1
 800a1be:	464b      	mov	r3, r9
 800a1c0:	4640      	mov	r0, r8
 800a1c2:	4649      	mov	r1, r9
 800a1c4:	f7f6 fa20 	bl	8000608 <__aeabi_dmul>
 800a1c8:	4b6b      	ldr	r3, [pc, #428]	; (800a378 <__ieee754_pow+0x770>)
 800a1ca:	2200      	movs	r2, #0
 800a1cc:	4606      	mov	r6, r0
 800a1ce:	460f      	mov	r7, r1
 800a1d0:	f7f6 f864 	bl	800029c <__adddf3>
 800a1d4:	4652      	mov	r2, sl
 800a1d6:	465b      	mov	r3, fp
 800a1d8:	f7f6 f860 	bl	800029c <__adddf3>
 800a1dc:	2000      	movs	r0, #0
 800a1de:	4604      	mov	r4, r0
 800a1e0:	460d      	mov	r5, r1
 800a1e2:	4602      	mov	r2, r0
 800a1e4:	460b      	mov	r3, r1
 800a1e6:	4640      	mov	r0, r8
 800a1e8:	4649      	mov	r1, r9
 800a1ea:	f7f6 fa0d 	bl	8000608 <__aeabi_dmul>
 800a1ee:	4b62      	ldr	r3, [pc, #392]	; (800a378 <__ieee754_pow+0x770>)
 800a1f0:	4680      	mov	r8, r0
 800a1f2:	4689      	mov	r9, r1
 800a1f4:	2200      	movs	r2, #0
 800a1f6:	4620      	mov	r0, r4
 800a1f8:	4629      	mov	r1, r5
 800a1fa:	f7f6 f84d 	bl	8000298 <__aeabi_dsub>
 800a1fe:	4632      	mov	r2, r6
 800a200:	463b      	mov	r3, r7
 800a202:	f7f6 f849 	bl	8000298 <__aeabi_dsub>
 800a206:	4602      	mov	r2, r0
 800a208:	460b      	mov	r3, r1
 800a20a:	4650      	mov	r0, sl
 800a20c:	4659      	mov	r1, fp
 800a20e:	f7f6 f843 	bl	8000298 <__aeabi_dsub>
 800a212:	ec53 2b18 	vmov	r2, r3, d8
 800a216:	f7f6 f9f7 	bl	8000608 <__aeabi_dmul>
 800a21a:	4622      	mov	r2, r4
 800a21c:	4606      	mov	r6, r0
 800a21e:	460f      	mov	r7, r1
 800a220:	462b      	mov	r3, r5
 800a222:	ec51 0b19 	vmov	r0, r1, d9
 800a226:	f7f6 f9ef 	bl	8000608 <__aeabi_dmul>
 800a22a:	4602      	mov	r2, r0
 800a22c:	460b      	mov	r3, r1
 800a22e:	4630      	mov	r0, r6
 800a230:	4639      	mov	r1, r7
 800a232:	f7f6 f833 	bl	800029c <__adddf3>
 800a236:	4606      	mov	r6, r0
 800a238:	460f      	mov	r7, r1
 800a23a:	4602      	mov	r2, r0
 800a23c:	460b      	mov	r3, r1
 800a23e:	4640      	mov	r0, r8
 800a240:	4649      	mov	r1, r9
 800a242:	f7f6 f82b 	bl	800029c <__adddf3>
 800a246:	a33e      	add	r3, pc, #248	; (adr r3, 800a340 <__ieee754_pow+0x738>)
 800a248:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a24c:	2000      	movs	r0, #0
 800a24e:	4604      	mov	r4, r0
 800a250:	460d      	mov	r5, r1
 800a252:	f7f6 f9d9 	bl	8000608 <__aeabi_dmul>
 800a256:	4642      	mov	r2, r8
 800a258:	ec41 0b18 	vmov	d8, r0, r1
 800a25c:	464b      	mov	r3, r9
 800a25e:	4620      	mov	r0, r4
 800a260:	4629      	mov	r1, r5
 800a262:	f7f6 f819 	bl	8000298 <__aeabi_dsub>
 800a266:	4602      	mov	r2, r0
 800a268:	460b      	mov	r3, r1
 800a26a:	4630      	mov	r0, r6
 800a26c:	4639      	mov	r1, r7
 800a26e:	f7f6 f813 	bl	8000298 <__aeabi_dsub>
 800a272:	a335      	add	r3, pc, #212	; (adr r3, 800a348 <__ieee754_pow+0x740>)
 800a274:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a278:	f7f6 f9c6 	bl	8000608 <__aeabi_dmul>
 800a27c:	a334      	add	r3, pc, #208	; (adr r3, 800a350 <__ieee754_pow+0x748>)
 800a27e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a282:	4606      	mov	r6, r0
 800a284:	460f      	mov	r7, r1
 800a286:	4620      	mov	r0, r4
 800a288:	4629      	mov	r1, r5
 800a28a:	f7f6 f9bd 	bl	8000608 <__aeabi_dmul>
 800a28e:	4602      	mov	r2, r0
 800a290:	460b      	mov	r3, r1
 800a292:	4630      	mov	r0, r6
 800a294:	4639      	mov	r1, r7
 800a296:	f7f6 f801 	bl	800029c <__adddf3>
 800a29a:	9a07      	ldr	r2, [sp, #28]
 800a29c:	4b37      	ldr	r3, [pc, #220]	; (800a37c <__ieee754_pow+0x774>)
 800a29e:	4413      	add	r3, r2
 800a2a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a2a4:	f7f5 fffa 	bl	800029c <__adddf3>
 800a2a8:	4682      	mov	sl, r0
 800a2aa:	9805      	ldr	r0, [sp, #20]
 800a2ac:	468b      	mov	fp, r1
 800a2ae:	f7f6 f941 	bl	8000534 <__aeabi_i2d>
 800a2b2:	9a07      	ldr	r2, [sp, #28]
 800a2b4:	4b32      	ldr	r3, [pc, #200]	; (800a380 <__ieee754_pow+0x778>)
 800a2b6:	4413      	add	r3, r2
 800a2b8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800a2bc:	4606      	mov	r6, r0
 800a2be:	460f      	mov	r7, r1
 800a2c0:	4652      	mov	r2, sl
 800a2c2:	465b      	mov	r3, fp
 800a2c4:	ec51 0b18 	vmov	r0, r1, d8
 800a2c8:	f7f5 ffe8 	bl	800029c <__adddf3>
 800a2cc:	4642      	mov	r2, r8
 800a2ce:	464b      	mov	r3, r9
 800a2d0:	f7f5 ffe4 	bl	800029c <__adddf3>
 800a2d4:	4632      	mov	r2, r6
 800a2d6:	463b      	mov	r3, r7
 800a2d8:	f7f5 ffe0 	bl	800029c <__adddf3>
 800a2dc:	2000      	movs	r0, #0
 800a2de:	4632      	mov	r2, r6
 800a2e0:	463b      	mov	r3, r7
 800a2e2:	4604      	mov	r4, r0
 800a2e4:	460d      	mov	r5, r1
 800a2e6:	f7f5 ffd7 	bl	8000298 <__aeabi_dsub>
 800a2ea:	4642      	mov	r2, r8
 800a2ec:	464b      	mov	r3, r9
 800a2ee:	f7f5 ffd3 	bl	8000298 <__aeabi_dsub>
 800a2f2:	ec53 2b18 	vmov	r2, r3, d8
 800a2f6:	f7f5 ffcf 	bl	8000298 <__aeabi_dsub>
 800a2fa:	4602      	mov	r2, r0
 800a2fc:	460b      	mov	r3, r1
 800a2fe:	4650      	mov	r0, sl
 800a300:	4659      	mov	r1, fp
 800a302:	e610      	b.n	8009f26 <__ieee754_pow+0x31e>
 800a304:	2401      	movs	r4, #1
 800a306:	e6a1      	b.n	800a04c <__ieee754_pow+0x444>
 800a308:	ed9f 7b13 	vldr	d7, [pc, #76]	; 800a358 <__ieee754_pow+0x750>
 800a30c:	e617      	b.n	8009f3e <__ieee754_pow+0x336>
 800a30e:	bf00      	nop
 800a310:	4a454eef 	.word	0x4a454eef
 800a314:	3fca7e28 	.word	0x3fca7e28
 800a318:	93c9db65 	.word	0x93c9db65
 800a31c:	3fcd864a 	.word	0x3fcd864a
 800a320:	a91d4101 	.word	0xa91d4101
 800a324:	3fd17460 	.word	0x3fd17460
 800a328:	518f264d 	.word	0x518f264d
 800a32c:	3fd55555 	.word	0x3fd55555
 800a330:	db6fabff 	.word	0xdb6fabff
 800a334:	3fdb6db6 	.word	0x3fdb6db6
 800a338:	33333303 	.word	0x33333303
 800a33c:	3fe33333 	.word	0x3fe33333
 800a340:	e0000000 	.word	0xe0000000
 800a344:	3feec709 	.word	0x3feec709
 800a348:	dc3a03fd 	.word	0xdc3a03fd
 800a34c:	3feec709 	.word	0x3feec709
 800a350:	145b01f5 	.word	0x145b01f5
 800a354:	be3e2fe0 	.word	0xbe3e2fe0
 800a358:	00000000 	.word	0x00000000
 800a35c:	3ff00000 	.word	0x3ff00000
 800a360:	7ff00000 	.word	0x7ff00000
 800a364:	43400000 	.word	0x43400000
 800a368:	0003988e 	.word	0x0003988e
 800a36c:	000bb679 	.word	0x000bb679
 800a370:	0800ae70 	.word	0x0800ae70
 800a374:	3ff00000 	.word	0x3ff00000
 800a378:	40080000 	.word	0x40080000
 800a37c:	0800ae90 	.word	0x0800ae90
 800a380:	0800ae80 	.word	0x0800ae80
 800a384:	a3b3      	add	r3, pc, #716	; (adr r3, 800a654 <__ieee754_pow+0xa4c>)
 800a386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a38a:	4640      	mov	r0, r8
 800a38c:	4649      	mov	r1, r9
 800a38e:	f7f5 ff85 	bl	800029c <__adddf3>
 800a392:	4622      	mov	r2, r4
 800a394:	ec41 0b1a 	vmov	d10, r0, r1
 800a398:	462b      	mov	r3, r5
 800a39a:	4630      	mov	r0, r6
 800a39c:	4639      	mov	r1, r7
 800a39e:	f7f5 ff7b 	bl	8000298 <__aeabi_dsub>
 800a3a2:	4602      	mov	r2, r0
 800a3a4:	460b      	mov	r3, r1
 800a3a6:	ec51 0b1a 	vmov	r0, r1, d10
 800a3aa:	f7f6 fbbd 	bl	8000b28 <__aeabi_dcmpgt>
 800a3ae:	2800      	cmp	r0, #0
 800a3b0:	f47f ae04 	bne.w	8009fbc <__ieee754_pow+0x3b4>
 800a3b4:	4aa2      	ldr	r2, [pc, #648]	; (800a640 <__ieee754_pow+0xa38>)
 800a3b6:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800a3ba:	4293      	cmp	r3, r2
 800a3bc:	f340 8107 	ble.w	800a5ce <__ieee754_pow+0x9c6>
 800a3c0:	151b      	asrs	r3, r3, #20
 800a3c2:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800a3c6:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 800a3ca:	fa4a fa03 	asr.w	sl, sl, r3
 800a3ce:	44da      	add	sl, fp
 800a3d0:	f3ca 510a 	ubfx	r1, sl, #20, #11
 800a3d4:	489b      	ldr	r0, [pc, #620]	; (800a644 <__ieee754_pow+0xa3c>)
 800a3d6:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 800a3da:	4108      	asrs	r0, r1
 800a3dc:	ea00 030a 	and.w	r3, r0, sl
 800a3e0:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800a3e4:	f1c1 0114 	rsb	r1, r1, #20
 800a3e8:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800a3ec:	fa4a fa01 	asr.w	sl, sl, r1
 800a3f0:	f1bb 0f00 	cmp.w	fp, #0
 800a3f4:	f04f 0200 	mov.w	r2, #0
 800a3f8:	4620      	mov	r0, r4
 800a3fa:	4629      	mov	r1, r5
 800a3fc:	bfb8      	it	lt
 800a3fe:	f1ca 0a00 	rsblt	sl, sl, #0
 800a402:	f7f5 ff49 	bl	8000298 <__aeabi_dsub>
 800a406:	ec41 0b19 	vmov	d9, r0, r1
 800a40a:	4642      	mov	r2, r8
 800a40c:	464b      	mov	r3, r9
 800a40e:	ec51 0b19 	vmov	r0, r1, d9
 800a412:	f7f5 ff43 	bl	800029c <__adddf3>
 800a416:	a37a      	add	r3, pc, #488	; (adr r3, 800a600 <__ieee754_pow+0x9f8>)
 800a418:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a41c:	2000      	movs	r0, #0
 800a41e:	4604      	mov	r4, r0
 800a420:	460d      	mov	r5, r1
 800a422:	f7f6 f8f1 	bl	8000608 <__aeabi_dmul>
 800a426:	ec53 2b19 	vmov	r2, r3, d9
 800a42a:	4606      	mov	r6, r0
 800a42c:	460f      	mov	r7, r1
 800a42e:	4620      	mov	r0, r4
 800a430:	4629      	mov	r1, r5
 800a432:	f7f5 ff31 	bl	8000298 <__aeabi_dsub>
 800a436:	4602      	mov	r2, r0
 800a438:	460b      	mov	r3, r1
 800a43a:	4640      	mov	r0, r8
 800a43c:	4649      	mov	r1, r9
 800a43e:	f7f5 ff2b 	bl	8000298 <__aeabi_dsub>
 800a442:	a371      	add	r3, pc, #452	; (adr r3, 800a608 <__ieee754_pow+0xa00>)
 800a444:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a448:	f7f6 f8de 	bl	8000608 <__aeabi_dmul>
 800a44c:	a370      	add	r3, pc, #448	; (adr r3, 800a610 <__ieee754_pow+0xa08>)
 800a44e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a452:	4680      	mov	r8, r0
 800a454:	4689      	mov	r9, r1
 800a456:	4620      	mov	r0, r4
 800a458:	4629      	mov	r1, r5
 800a45a:	f7f6 f8d5 	bl	8000608 <__aeabi_dmul>
 800a45e:	4602      	mov	r2, r0
 800a460:	460b      	mov	r3, r1
 800a462:	4640      	mov	r0, r8
 800a464:	4649      	mov	r1, r9
 800a466:	f7f5 ff19 	bl	800029c <__adddf3>
 800a46a:	4604      	mov	r4, r0
 800a46c:	460d      	mov	r5, r1
 800a46e:	4602      	mov	r2, r0
 800a470:	460b      	mov	r3, r1
 800a472:	4630      	mov	r0, r6
 800a474:	4639      	mov	r1, r7
 800a476:	f7f5 ff11 	bl	800029c <__adddf3>
 800a47a:	4632      	mov	r2, r6
 800a47c:	463b      	mov	r3, r7
 800a47e:	4680      	mov	r8, r0
 800a480:	4689      	mov	r9, r1
 800a482:	f7f5 ff09 	bl	8000298 <__aeabi_dsub>
 800a486:	4602      	mov	r2, r0
 800a488:	460b      	mov	r3, r1
 800a48a:	4620      	mov	r0, r4
 800a48c:	4629      	mov	r1, r5
 800a48e:	f7f5 ff03 	bl	8000298 <__aeabi_dsub>
 800a492:	4642      	mov	r2, r8
 800a494:	4606      	mov	r6, r0
 800a496:	460f      	mov	r7, r1
 800a498:	464b      	mov	r3, r9
 800a49a:	4640      	mov	r0, r8
 800a49c:	4649      	mov	r1, r9
 800a49e:	f7f6 f8b3 	bl	8000608 <__aeabi_dmul>
 800a4a2:	a35d      	add	r3, pc, #372	; (adr r3, 800a618 <__ieee754_pow+0xa10>)
 800a4a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4a8:	4604      	mov	r4, r0
 800a4aa:	460d      	mov	r5, r1
 800a4ac:	f7f6 f8ac 	bl	8000608 <__aeabi_dmul>
 800a4b0:	a35b      	add	r3, pc, #364	; (adr r3, 800a620 <__ieee754_pow+0xa18>)
 800a4b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4b6:	f7f5 feef 	bl	8000298 <__aeabi_dsub>
 800a4ba:	4622      	mov	r2, r4
 800a4bc:	462b      	mov	r3, r5
 800a4be:	f7f6 f8a3 	bl	8000608 <__aeabi_dmul>
 800a4c2:	a359      	add	r3, pc, #356	; (adr r3, 800a628 <__ieee754_pow+0xa20>)
 800a4c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4c8:	f7f5 fee8 	bl	800029c <__adddf3>
 800a4cc:	4622      	mov	r2, r4
 800a4ce:	462b      	mov	r3, r5
 800a4d0:	f7f6 f89a 	bl	8000608 <__aeabi_dmul>
 800a4d4:	a356      	add	r3, pc, #344	; (adr r3, 800a630 <__ieee754_pow+0xa28>)
 800a4d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4da:	f7f5 fedd 	bl	8000298 <__aeabi_dsub>
 800a4de:	4622      	mov	r2, r4
 800a4e0:	462b      	mov	r3, r5
 800a4e2:	f7f6 f891 	bl	8000608 <__aeabi_dmul>
 800a4e6:	a354      	add	r3, pc, #336	; (adr r3, 800a638 <__ieee754_pow+0xa30>)
 800a4e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a4ec:	f7f5 fed6 	bl	800029c <__adddf3>
 800a4f0:	4622      	mov	r2, r4
 800a4f2:	462b      	mov	r3, r5
 800a4f4:	f7f6 f888 	bl	8000608 <__aeabi_dmul>
 800a4f8:	4602      	mov	r2, r0
 800a4fa:	460b      	mov	r3, r1
 800a4fc:	4640      	mov	r0, r8
 800a4fe:	4649      	mov	r1, r9
 800a500:	f7f5 feca 	bl	8000298 <__aeabi_dsub>
 800a504:	4604      	mov	r4, r0
 800a506:	460d      	mov	r5, r1
 800a508:	4602      	mov	r2, r0
 800a50a:	460b      	mov	r3, r1
 800a50c:	4640      	mov	r0, r8
 800a50e:	4649      	mov	r1, r9
 800a510:	f7f6 f87a 	bl	8000608 <__aeabi_dmul>
 800a514:	2200      	movs	r2, #0
 800a516:	ec41 0b19 	vmov	d9, r0, r1
 800a51a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800a51e:	4620      	mov	r0, r4
 800a520:	4629      	mov	r1, r5
 800a522:	f7f5 feb9 	bl	8000298 <__aeabi_dsub>
 800a526:	4602      	mov	r2, r0
 800a528:	460b      	mov	r3, r1
 800a52a:	ec51 0b19 	vmov	r0, r1, d9
 800a52e:	f7f6 f995 	bl	800085c <__aeabi_ddiv>
 800a532:	4632      	mov	r2, r6
 800a534:	4604      	mov	r4, r0
 800a536:	460d      	mov	r5, r1
 800a538:	463b      	mov	r3, r7
 800a53a:	4640      	mov	r0, r8
 800a53c:	4649      	mov	r1, r9
 800a53e:	f7f6 f863 	bl	8000608 <__aeabi_dmul>
 800a542:	4632      	mov	r2, r6
 800a544:	463b      	mov	r3, r7
 800a546:	f7f5 fea9 	bl	800029c <__adddf3>
 800a54a:	4602      	mov	r2, r0
 800a54c:	460b      	mov	r3, r1
 800a54e:	4620      	mov	r0, r4
 800a550:	4629      	mov	r1, r5
 800a552:	f7f5 fea1 	bl	8000298 <__aeabi_dsub>
 800a556:	4642      	mov	r2, r8
 800a558:	464b      	mov	r3, r9
 800a55a:	f7f5 fe9d 	bl	8000298 <__aeabi_dsub>
 800a55e:	460b      	mov	r3, r1
 800a560:	4602      	mov	r2, r0
 800a562:	4939      	ldr	r1, [pc, #228]	; (800a648 <__ieee754_pow+0xa40>)
 800a564:	2000      	movs	r0, #0
 800a566:	f7f5 fe97 	bl	8000298 <__aeabi_dsub>
 800a56a:	ec41 0b10 	vmov	d0, r0, r1
 800a56e:	ee10 3a90 	vmov	r3, s1
 800a572:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 800a576:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800a57a:	da2b      	bge.n	800a5d4 <__ieee754_pow+0x9cc>
 800a57c:	4650      	mov	r0, sl
 800a57e:	f000 f86f 	bl	800a660 <scalbn>
 800a582:	ec51 0b10 	vmov	r0, r1, d0
 800a586:	ec53 2b18 	vmov	r2, r3, d8
 800a58a:	f7ff bbee 	b.w	8009d6a <__ieee754_pow+0x162>
 800a58e:	4b2f      	ldr	r3, [pc, #188]	; (800a64c <__ieee754_pow+0xa44>)
 800a590:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800a594:	429e      	cmp	r6, r3
 800a596:	f77f af0d 	ble.w	800a3b4 <__ieee754_pow+0x7ac>
 800a59a:	4b2d      	ldr	r3, [pc, #180]	; (800a650 <__ieee754_pow+0xa48>)
 800a59c:	440b      	add	r3, r1
 800a59e:	4303      	orrs	r3, r0
 800a5a0:	d009      	beq.n	800a5b6 <__ieee754_pow+0x9ae>
 800a5a2:	ec51 0b18 	vmov	r0, r1, d8
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	2300      	movs	r3, #0
 800a5aa:	f7f6 fa9f 	bl	8000aec <__aeabi_dcmplt>
 800a5ae:	3800      	subs	r0, #0
 800a5b0:	bf18      	it	ne
 800a5b2:	2001      	movne	r0, #1
 800a5b4:	e448      	b.n	8009e48 <__ieee754_pow+0x240>
 800a5b6:	4622      	mov	r2, r4
 800a5b8:	462b      	mov	r3, r5
 800a5ba:	f7f5 fe6d 	bl	8000298 <__aeabi_dsub>
 800a5be:	4642      	mov	r2, r8
 800a5c0:	464b      	mov	r3, r9
 800a5c2:	f7f6 faa7 	bl	8000b14 <__aeabi_dcmpge>
 800a5c6:	2800      	cmp	r0, #0
 800a5c8:	f43f aef4 	beq.w	800a3b4 <__ieee754_pow+0x7ac>
 800a5cc:	e7e9      	b.n	800a5a2 <__ieee754_pow+0x99a>
 800a5ce:	f04f 0a00 	mov.w	sl, #0
 800a5d2:	e71a      	b.n	800a40a <__ieee754_pow+0x802>
 800a5d4:	ec51 0b10 	vmov	r0, r1, d0
 800a5d8:	4619      	mov	r1, r3
 800a5da:	e7d4      	b.n	800a586 <__ieee754_pow+0x97e>
 800a5dc:	491a      	ldr	r1, [pc, #104]	; (800a648 <__ieee754_pow+0xa40>)
 800a5de:	2000      	movs	r0, #0
 800a5e0:	f7ff bb31 	b.w	8009c46 <__ieee754_pow+0x3e>
 800a5e4:	2000      	movs	r0, #0
 800a5e6:	2100      	movs	r1, #0
 800a5e8:	f7ff bb2d 	b.w	8009c46 <__ieee754_pow+0x3e>
 800a5ec:	4630      	mov	r0, r6
 800a5ee:	4639      	mov	r1, r7
 800a5f0:	f7ff bb29 	b.w	8009c46 <__ieee754_pow+0x3e>
 800a5f4:	9204      	str	r2, [sp, #16]
 800a5f6:	f7ff bb7b 	b.w	8009cf0 <__ieee754_pow+0xe8>
 800a5fa:	2300      	movs	r3, #0
 800a5fc:	f7ff bb65 	b.w	8009cca <__ieee754_pow+0xc2>
 800a600:	00000000 	.word	0x00000000
 800a604:	3fe62e43 	.word	0x3fe62e43
 800a608:	fefa39ef 	.word	0xfefa39ef
 800a60c:	3fe62e42 	.word	0x3fe62e42
 800a610:	0ca86c39 	.word	0x0ca86c39
 800a614:	be205c61 	.word	0xbe205c61
 800a618:	72bea4d0 	.word	0x72bea4d0
 800a61c:	3e663769 	.word	0x3e663769
 800a620:	c5d26bf1 	.word	0xc5d26bf1
 800a624:	3ebbbd41 	.word	0x3ebbbd41
 800a628:	af25de2c 	.word	0xaf25de2c
 800a62c:	3f11566a 	.word	0x3f11566a
 800a630:	16bebd93 	.word	0x16bebd93
 800a634:	3f66c16c 	.word	0x3f66c16c
 800a638:	5555553e 	.word	0x5555553e
 800a63c:	3fc55555 	.word	0x3fc55555
 800a640:	3fe00000 	.word	0x3fe00000
 800a644:	fff00000 	.word	0xfff00000
 800a648:	3ff00000 	.word	0x3ff00000
 800a64c:	4090cbff 	.word	0x4090cbff
 800a650:	3f6f3400 	.word	0x3f6f3400
 800a654:	652b82fe 	.word	0x652b82fe
 800a658:	3c971547 	.word	0x3c971547
 800a65c:	00000000 	.word	0x00000000

0800a660 <scalbn>:
 800a660:	b570      	push	{r4, r5, r6, lr}
 800a662:	ec55 4b10 	vmov	r4, r5, d0
 800a666:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800a66a:	4606      	mov	r6, r0
 800a66c:	462b      	mov	r3, r5
 800a66e:	b999      	cbnz	r1, 800a698 <scalbn+0x38>
 800a670:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800a674:	4323      	orrs	r3, r4
 800a676:	d03f      	beq.n	800a6f8 <scalbn+0x98>
 800a678:	4b35      	ldr	r3, [pc, #212]	; (800a750 <scalbn+0xf0>)
 800a67a:	4629      	mov	r1, r5
 800a67c:	ee10 0a10 	vmov	r0, s0
 800a680:	2200      	movs	r2, #0
 800a682:	f7f5 ffc1 	bl	8000608 <__aeabi_dmul>
 800a686:	4b33      	ldr	r3, [pc, #204]	; (800a754 <scalbn+0xf4>)
 800a688:	429e      	cmp	r6, r3
 800a68a:	4604      	mov	r4, r0
 800a68c:	460d      	mov	r5, r1
 800a68e:	da10      	bge.n	800a6b2 <scalbn+0x52>
 800a690:	a327      	add	r3, pc, #156	; (adr r3, 800a730 <scalbn+0xd0>)
 800a692:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a696:	e01f      	b.n	800a6d8 <scalbn+0x78>
 800a698:	f240 72ff 	movw	r2, #2047	; 0x7ff
 800a69c:	4291      	cmp	r1, r2
 800a69e:	d10c      	bne.n	800a6ba <scalbn+0x5a>
 800a6a0:	ee10 2a10 	vmov	r2, s0
 800a6a4:	4620      	mov	r0, r4
 800a6a6:	4629      	mov	r1, r5
 800a6a8:	f7f5 fdf8 	bl	800029c <__adddf3>
 800a6ac:	4604      	mov	r4, r0
 800a6ae:	460d      	mov	r5, r1
 800a6b0:	e022      	b.n	800a6f8 <scalbn+0x98>
 800a6b2:	460b      	mov	r3, r1
 800a6b4:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800a6b8:	3936      	subs	r1, #54	; 0x36
 800a6ba:	f24c 3250 	movw	r2, #50000	; 0xc350
 800a6be:	4296      	cmp	r6, r2
 800a6c0:	dd0d      	ble.n	800a6de <scalbn+0x7e>
 800a6c2:	2d00      	cmp	r5, #0
 800a6c4:	a11c      	add	r1, pc, #112	; (adr r1, 800a738 <scalbn+0xd8>)
 800a6c6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a6ca:	da02      	bge.n	800a6d2 <scalbn+0x72>
 800a6cc:	a11c      	add	r1, pc, #112	; (adr r1, 800a740 <scalbn+0xe0>)
 800a6ce:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a6d2:	a319      	add	r3, pc, #100	; (adr r3, 800a738 <scalbn+0xd8>)
 800a6d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a6d8:	f7f5 ff96 	bl	8000608 <__aeabi_dmul>
 800a6dc:	e7e6      	b.n	800a6ac <scalbn+0x4c>
 800a6de:	1872      	adds	r2, r6, r1
 800a6e0:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800a6e4:	428a      	cmp	r2, r1
 800a6e6:	dcec      	bgt.n	800a6c2 <scalbn+0x62>
 800a6e8:	2a00      	cmp	r2, #0
 800a6ea:	dd08      	ble.n	800a6fe <scalbn+0x9e>
 800a6ec:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a6f0:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a6f4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800a6f8:	ec45 4b10 	vmov	d0, r4, r5
 800a6fc:	bd70      	pop	{r4, r5, r6, pc}
 800a6fe:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800a702:	da08      	bge.n	800a716 <scalbn+0xb6>
 800a704:	2d00      	cmp	r5, #0
 800a706:	a10a      	add	r1, pc, #40	; (adr r1, 800a730 <scalbn+0xd0>)
 800a708:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a70c:	dac0      	bge.n	800a690 <scalbn+0x30>
 800a70e:	a10e      	add	r1, pc, #56	; (adr r1, 800a748 <scalbn+0xe8>)
 800a710:	e9d1 0100 	ldrd	r0, r1, [r1]
 800a714:	e7bc      	b.n	800a690 <scalbn+0x30>
 800a716:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800a71a:	3236      	adds	r2, #54	; 0x36
 800a71c:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a720:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 800a724:	4620      	mov	r0, r4
 800a726:	4b0c      	ldr	r3, [pc, #48]	; (800a758 <scalbn+0xf8>)
 800a728:	2200      	movs	r2, #0
 800a72a:	e7d5      	b.n	800a6d8 <scalbn+0x78>
 800a72c:	f3af 8000 	nop.w
 800a730:	c2f8f359 	.word	0xc2f8f359
 800a734:	01a56e1f 	.word	0x01a56e1f
 800a738:	8800759c 	.word	0x8800759c
 800a73c:	7e37e43c 	.word	0x7e37e43c
 800a740:	8800759c 	.word	0x8800759c
 800a744:	fe37e43c 	.word	0xfe37e43c
 800a748:	c2f8f359 	.word	0xc2f8f359
 800a74c:	81a56e1f 	.word	0x81a56e1f
 800a750:	43500000 	.word	0x43500000
 800a754:	ffff3cb0 	.word	0xffff3cb0
 800a758:	3c900000 	.word	0x3c900000

0800a75c <with_errno>:
 800a75c:	b570      	push	{r4, r5, r6, lr}
 800a75e:	4604      	mov	r4, r0
 800a760:	460d      	mov	r5, r1
 800a762:	4616      	mov	r6, r2
 800a764:	f7fc ff78 	bl	8007658 <__errno>
 800a768:	4629      	mov	r1, r5
 800a76a:	6006      	str	r6, [r0, #0]
 800a76c:	4620      	mov	r0, r4
 800a76e:	bd70      	pop	{r4, r5, r6, pc}

0800a770 <xflow>:
 800a770:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a772:	4614      	mov	r4, r2
 800a774:	461d      	mov	r5, r3
 800a776:	b108      	cbz	r0, 800a77c <xflow+0xc>
 800a778:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800a77c:	e9cd 2300 	strd	r2, r3, [sp]
 800a780:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a784:	4620      	mov	r0, r4
 800a786:	4629      	mov	r1, r5
 800a788:	f7f5 ff3e 	bl	8000608 <__aeabi_dmul>
 800a78c:	2222      	movs	r2, #34	; 0x22
 800a78e:	b003      	add	sp, #12
 800a790:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a794:	f7ff bfe2 	b.w	800a75c <with_errno>

0800a798 <__math_uflow>:
 800a798:	b508      	push	{r3, lr}
 800a79a:	2200      	movs	r2, #0
 800a79c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 800a7a0:	f7ff ffe6 	bl	800a770 <xflow>
 800a7a4:	ec41 0b10 	vmov	d0, r0, r1
 800a7a8:	bd08      	pop	{r3, pc}

0800a7aa <__math_oflow>:
 800a7aa:	b508      	push	{r3, lr}
 800a7ac:	2200      	movs	r2, #0
 800a7ae:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 800a7b2:	f7ff ffdd 	bl	800a770 <xflow>
 800a7b6:	ec41 0b10 	vmov	d0, r0, r1
 800a7ba:	bd08      	pop	{r3, pc}

0800a7bc <__ieee754_sqrt>:
 800a7bc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7c0:	ec55 4b10 	vmov	r4, r5, d0
 800a7c4:	4e67      	ldr	r6, [pc, #412]	; (800a964 <__ieee754_sqrt+0x1a8>)
 800a7c6:	43ae      	bics	r6, r5
 800a7c8:	ee10 0a10 	vmov	r0, s0
 800a7cc:	ee10 2a10 	vmov	r2, s0
 800a7d0:	4629      	mov	r1, r5
 800a7d2:	462b      	mov	r3, r5
 800a7d4:	d10d      	bne.n	800a7f2 <__ieee754_sqrt+0x36>
 800a7d6:	f7f5 ff17 	bl	8000608 <__aeabi_dmul>
 800a7da:	4602      	mov	r2, r0
 800a7dc:	460b      	mov	r3, r1
 800a7de:	4620      	mov	r0, r4
 800a7e0:	4629      	mov	r1, r5
 800a7e2:	f7f5 fd5b 	bl	800029c <__adddf3>
 800a7e6:	4604      	mov	r4, r0
 800a7e8:	460d      	mov	r5, r1
 800a7ea:	ec45 4b10 	vmov	d0, r4, r5
 800a7ee:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7f2:	2d00      	cmp	r5, #0
 800a7f4:	dc0b      	bgt.n	800a80e <__ieee754_sqrt+0x52>
 800a7f6:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 800a7fa:	4326      	orrs	r6, r4
 800a7fc:	d0f5      	beq.n	800a7ea <__ieee754_sqrt+0x2e>
 800a7fe:	b135      	cbz	r5, 800a80e <__ieee754_sqrt+0x52>
 800a800:	f7f5 fd4a 	bl	8000298 <__aeabi_dsub>
 800a804:	4602      	mov	r2, r0
 800a806:	460b      	mov	r3, r1
 800a808:	f7f6 f828 	bl	800085c <__aeabi_ddiv>
 800a80c:	e7eb      	b.n	800a7e6 <__ieee754_sqrt+0x2a>
 800a80e:	1509      	asrs	r1, r1, #20
 800a810:	f000 808d 	beq.w	800a92e <__ieee754_sqrt+0x172>
 800a814:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a818:	f2a1 36ff 	subw	r6, r1, #1023	; 0x3ff
 800a81c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a820:	07c9      	lsls	r1, r1, #31
 800a822:	bf5c      	itt	pl
 800a824:	005b      	lslpl	r3, r3, #1
 800a826:	eb03 73d2 	addpl.w	r3, r3, r2, lsr #31
 800a82a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800a82e:	bf58      	it	pl
 800a830:	0052      	lslpl	r2, r2, #1
 800a832:	2500      	movs	r5, #0
 800a834:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800a838:	1076      	asrs	r6, r6, #1
 800a83a:	0052      	lsls	r2, r2, #1
 800a83c:	f04f 0e16 	mov.w	lr, #22
 800a840:	46ac      	mov	ip, r5
 800a842:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800a846:	eb0c 0001 	add.w	r0, ip, r1
 800a84a:	4298      	cmp	r0, r3
 800a84c:	bfde      	ittt	le
 800a84e:	1a1b      	suble	r3, r3, r0
 800a850:	eb00 0c01 	addle.w	ip, r0, r1
 800a854:	186d      	addle	r5, r5, r1
 800a856:	005b      	lsls	r3, r3, #1
 800a858:	f1be 0e01 	subs.w	lr, lr, #1
 800a85c:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800a860:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800a864:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800a868:	d1ed      	bne.n	800a846 <__ieee754_sqrt+0x8a>
 800a86a:	4674      	mov	r4, lr
 800a86c:	2720      	movs	r7, #32
 800a86e:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 800a872:	4563      	cmp	r3, ip
 800a874:	eb01 000e 	add.w	r0, r1, lr
 800a878:	dc02      	bgt.n	800a880 <__ieee754_sqrt+0xc4>
 800a87a:	d113      	bne.n	800a8a4 <__ieee754_sqrt+0xe8>
 800a87c:	4290      	cmp	r0, r2
 800a87e:	d811      	bhi.n	800a8a4 <__ieee754_sqrt+0xe8>
 800a880:	2800      	cmp	r0, #0
 800a882:	eb00 0e01 	add.w	lr, r0, r1
 800a886:	da57      	bge.n	800a938 <__ieee754_sqrt+0x17c>
 800a888:	f1be 0f00 	cmp.w	lr, #0
 800a88c:	db54      	blt.n	800a938 <__ieee754_sqrt+0x17c>
 800a88e:	f10c 0801 	add.w	r8, ip, #1
 800a892:	eba3 030c 	sub.w	r3, r3, ip
 800a896:	4290      	cmp	r0, r2
 800a898:	bf88      	it	hi
 800a89a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800a89e:	1a12      	subs	r2, r2, r0
 800a8a0:	440c      	add	r4, r1
 800a8a2:	46c4      	mov	ip, r8
 800a8a4:	005b      	lsls	r3, r3, #1
 800a8a6:	3f01      	subs	r7, #1
 800a8a8:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800a8ac:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800a8b0:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800a8b4:	d1dd      	bne.n	800a872 <__ieee754_sqrt+0xb6>
 800a8b6:	4313      	orrs	r3, r2
 800a8b8:	d01b      	beq.n	800a8f2 <__ieee754_sqrt+0x136>
 800a8ba:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800a968 <__ieee754_sqrt+0x1ac>
 800a8be:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800a96c <__ieee754_sqrt+0x1b0>
 800a8c2:	e9da 0100 	ldrd	r0, r1, [sl]
 800a8c6:	e9db 2300 	ldrd	r2, r3, [fp]
 800a8ca:	f7f5 fce5 	bl	8000298 <__aeabi_dsub>
 800a8ce:	e9da 8900 	ldrd	r8, r9, [sl]
 800a8d2:	4602      	mov	r2, r0
 800a8d4:	460b      	mov	r3, r1
 800a8d6:	4640      	mov	r0, r8
 800a8d8:	4649      	mov	r1, r9
 800a8da:	f7f6 f911 	bl	8000b00 <__aeabi_dcmple>
 800a8de:	b140      	cbz	r0, 800a8f2 <__ieee754_sqrt+0x136>
 800a8e0:	f1b4 3fff 	cmp.w	r4, #4294967295
 800a8e4:	e9da 0100 	ldrd	r0, r1, [sl]
 800a8e8:	e9db 2300 	ldrd	r2, r3, [fp]
 800a8ec:	d126      	bne.n	800a93c <__ieee754_sqrt+0x180>
 800a8ee:	3501      	adds	r5, #1
 800a8f0:	463c      	mov	r4, r7
 800a8f2:	106a      	asrs	r2, r5, #1
 800a8f4:	0863      	lsrs	r3, r4, #1
 800a8f6:	07e9      	lsls	r1, r5, #31
 800a8f8:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 800a8fc:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 800a900:	bf48      	it	mi
 800a902:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 800a906:	eb02 5506 	add.w	r5, r2, r6, lsl #20
 800a90a:	461c      	mov	r4, r3
 800a90c:	e76d      	b.n	800a7ea <__ieee754_sqrt+0x2e>
 800a90e:	0ad3      	lsrs	r3, r2, #11
 800a910:	3815      	subs	r0, #21
 800a912:	0552      	lsls	r2, r2, #21
 800a914:	2b00      	cmp	r3, #0
 800a916:	d0fa      	beq.n	800a90e <__ieee754_sqrt+0x152>
 800a918:	02dc      	lsls	r4, r3, #11
 800a91a:	d50a      	bpl.n	800a932 <__ieee754_sqrt+0x176>
 800a91c:	f1c1 0420 	rsb	r4, r1, #32
 800a920:	fa22 f404 	lsr.w	r4, r2, r4
 800a924:	1e4d      	subs	r5, r1, #1
 800a926:	408a      	lsls	r2, r1
 800a928:	4323      	orrs	r3, r4
 800a92a:	1b41      	subs	r1, r0, r5
 800a92c:	e772      	b.n	800a814 <__ieee754_sqrt+0x58>
 800a92e:	4608      	mov	r0, r1
 800a930:	e7f0      	b.n	800a914 <__ieee754_sqrt+0x158>
 800a932:	005b      	lsls	r3, r3, #1
 800a934:	3101      	adds	r1, #1
 800a936:	e7ef      	b.n	800a918 <__ieee754_sqrt+0x15c>
 800a938:	46e0      	mov	r8, ip
 800a93a:	e7aa      	b.n	800a892 <__ieee754_sqrt+0xd6>
 800a93c:	f7f5 fcae 	bl	800029c <__adddf3>
 800a940:	e9da 8900 	ldrd	r8, r9, [sl]
 800a944:	4602      	mov	r2, r0
 800a946:	460b      	mov	r3, r1
 800a948:	4640      	mov	r0, r8
 800a94a:	4649      	mov	r1, r9
 800a94c:	f7f6 f8ce 	bl	8000aec <__aeabi_dcmplt>
 800a950:	b120      	cbz	r0, 800a95c <__ieee754_sqrt+0x1a0>
 800a952:	1ca0      	adds	r0, r4, #2
 800a954:	bf08      	it	eq
 800a956:	3501      	addeq	r5, #1
 800a958:	3402      	adds	r4, #2
 800a95a:	e7ca      	b.n	800a8f2 <__ieee754_sqrt+0x136>
 800a95c:	3401      	adds	r4, #1
 800a95e:	f024 0401 	bic.w	r4, r4, #1
 800a962:	e7c6      	b.n	800a8f2 <__ieee754_sqrt+0x136>
 800a964:	7ff00000 	.word	0x7ff00000
 800a968:	200001e8 	.word	0x200001e8
 800a96c:	200001f0 	.word	0x200001f0

0800a970 <_init>:
 800a970:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a972:	bf00      	nop
 800a974:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a976:	bc08      	pop	{r3}
 800a978:	469e      	mov	lr, r3
 800a97a:	4770      	bx	lr

0800a97c <_fini>:
 800a97c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a97e:	bf00      	nop
 800a980:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a982:	bc08      	pop	{r3}
 800a984:	469e      	mov	lr, r3
 800a986:	4770      	bx	lr
