Analysis & Synthesis report for MIPS
Wed Dec 12 01:56:21 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for memData:MEMORIADADOS|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated
 14. Parameter Settings for User Entity Instance: PC:ProgramCounter
 15. Parameter Settings for User Entity Instance: mux_2x1:MuxEntradaPC
 16. Parameter Settings for User Entity Instance: adderAB:PCSoma4
 17. Parameter Settings for User Entity Instance: memInst2:memInstrucao
 18. Parameter Settings for User Entity Instance: flipflop:PIPE1
 19. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:0:RegBankx
 20. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:1:RegBankx
 21. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:2:RegBankx
 22. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:3:RegBankx
 23. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:4:RegBankx
 24. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:5:RegBankx
 25. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:6:RegBankx
 26. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:7:RegBankx
 27. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:8:RegBankx
 28. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:9:RegBankx
 29. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:10:RegBankx
 30. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:11:RegBankx
 31. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:12:RegBankx
 32. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:13:RegBankx
 33. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:14:RegBankx
 34. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:15:RegBankx
 35. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:16:RegBankx
 36. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:17:RegBankx
 37. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:18:RegBankx
 38. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:19:RegBankx
 39. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:20:RegBankx
 40. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:21:RegBankx
 41. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:22:RegBankx
 42. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:23:RegBankx
 43. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:24:RegBankx
 44. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:25:RegBankx
 45. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:26:RegBankx
 46. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:27:RegBankx
 47. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:28:RegBankx
 48. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:29:RegBankx
 49. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:30:RegBankx
 50. Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:31:RegBankx
 51. Parameter Settings for User Entity Instance: flipflop:PIPE2
 52. Parameter Settings for User Entity Instance: adderAB:ENTRADAPC
 53. Parameter Settings for User Entity Instance: mux_2x1:mux
 54. Parameter Settings for User Entity Instance: mux_2x1:mux2
 55. Parameter Settings for User Entity Instance: flipflop:PIPE3
 56. Parameter Settings for User Entity Instance: memData:MEMORIADADOS|altsyncram:altsyncram_component
 57. Parameter Settings for User Entity Instance: flipflop:PIPE4
 58. Parameter Settings for User Entity Instance: mux_2x1:mux3
 59. Parameter Settings for Inferred Entity Instance: ULA:ULA1|lpm_mult:Mult0
 60. altsyncram Parameter Settings by Entity Instance
 61. lpm_mult Parameter Settings by Entity Instance
 62. Port Connectivity Checks: "flipflop:PIPE3"
 63. Port Connectivity Checks: "adderAB:ENTRADAPC"
 64. Port Connectivity Checks: "flipflop:PIPE1"
 65. Port Connectivity Checks: "memInst2:memInstrucao"
 66. Port Connectivity Checks: "adderAB:PCSoma4"
 67. Elapsed Time Per Partition
 68. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Dec 12 01:56:21 2018           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; MIPS                                            ;
; Top-level Entity Name              ; MIPS                                            ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 3,712                                           ;
;     Total combinational functions  ; 2,593                                           ;
;     Dedicated logic registers      ; 1,259                                           ;
; Total registers                    ; 1259                                            ;
; Total pins                         ; 66                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 32,768                                          ;
; Embedded Multiplier 9-bit elements ; 6                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; MIPS               ; MIPS               ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+
; RegN.vhd                         ; yes             ; User VHDL File               ; C:/Users/Lerssek/Desktop/so/ophaha/RegN.vhd                             ;         ;
; ULA.vhd                          ; yes             ; User VHDL File               ; C:/Users/Lerssek/Desktop/so/ophaha/ULA.vhd                              ;         ;
; RegBank.vhd                      ; yes             ; User VHDL File               ; C:/Users/Lerssek/Desktop/so/ophaha/RegBank.vhd                          ;         ;
; PC.vhd                           ; yes             ; User VHDL File               ; C:/Users/Lerssek/Desktop/so/ophaha/PC.vhd                               ;         ;
; opULA.vhd                        ; yes             ; User VHDL File               ; C:/Users/Lerssek/Desktop/so/ophaha/opULA.vhd                            ;         ;
; mux_32x1.vhd                     ; yes             ; User VHDL File               ; C:/Users/Lerssek/Desktop/so/ophaha/mux_32x1.vhd                         ;         ;
; mux_2x1.vhd                      ; yes             ; User VHDL File               ; C:/Users/Lerssek/Desktop/so/ophaha/mux_2x1.vhd                          ;         ;
; MIPS.vhd                         ; yes             ; User VHDL File               ; C:/Users/Lerssek/Desktop/so/ophaha/MIPS.vhd                             ;         ;
; memInst2.vhd                     ; yes             ; User VHDL File               ; C:/Users/Lerssek/Desktop/so/ophaha/memInst2.vhd                         ;         ;
; memData.vhd                      ; yes             ; User VHDL File               ; C:/Users/Lerssek/Desktop/so/ophaha/memData.vhd                          ;         ;
; matrix32x32.vhd                  ; yes             ; User VHDL File               ; C:/Users/Lerssek/Desktop/so/ophaha/matrix32x32.vhd                      ;         ;
; flipflop.vhd                     ; yes             ; User VHDL File               ; C:/Users/Lerssek/Desktop/so/ophaha/flipflop.vhd                         ;         ;
; extend_16_to_32.vhd              ; yes             ; User VHDL File               ; C:/Users/Lerssek/Desktop/so/ophaha/extend_16_to_32.vhd                  ;         ;
; dec_5x1.vhd                      ; yes             ; User VHDL File               ; C:/Users/Lerssek/Desktop/so/ophaha/dec_5x1.vhd                          ;         ;
; controle.vhd                     ; yes             ; User VHDL File               ; C:/Users/Lerssek/Desktop/so/ophaha/controle.vhd                         ;         ;
; adderAB.vhd                      ; yes             ; User VHDL File               ; C:/Users/Lerssek/Desktop/so/ophaha/adderAB.vhd                          ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/aglobal130.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_74d1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lerssek/Desktop/so/ophaha/db/altsyncram_74d1.tdf               ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mult.tdf          ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/multcore.inc          ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/bypassff.inc          ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/altera/13.0sp1/quartus/libraries/megafunctions/altshift.inc          ;         ;
; db/mult_l8t.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Lerssek/Desktop/so/ophaha/db/mult_l8t.tdf                      ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimated Total logic elements              ; 3,712 ;
;                                             ;       ;
; Total combinational functions               ; 2593  ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 1880  ;
;     -- 3 input functions                    ; 656   ;
;     -- <=2 input functions                  ; 57    ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 2442  ;
;     -- arithmetic mode                      ; 151   ;
;                                             ;       ;
; Total registers                             ; 1259  ;
;     -- Dedicated logic registers            ; 1259  ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 66    ;
; Total memory bits                           ; 32768 ;
; Embedded Multiplier 9-bit elements          ; 6     ;
; Maximum fan-out node                        ; clock ;
; Maximum fan-out                             ; 1291  ;
; Total fan-out                               ; 14997 ;
; Average fan-out                             ; 3.79  ;
+---------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                              ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                       ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
; |MIPS                                     ; 2593 (1)          ; 1259 (0)     ; 32768       ; 6            ; 0       ; 3         ; 66   ; 0            ; |MIPS                                                                                     ; work         ;
;    |RegBank:REGISSTRADORES|               ; 1384 (0)          ; 1024 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES                                                              ; work         ;
;       |RegN:\Bank:0:RegBankx|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:0:RegBankx                                        ; work         ;
;       |RegN:\Bank:10:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:10:RegBankx                                       ; work         ;
;       |RegN:\Bank:11:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:11:RegBankx                                       ; work         ;
;       |RegN:\Bank:12:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:12:RegBankx                                       ; work         ;
;       |RegN:\Bank:13:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:13:RegBankx                                       ; work         ;
;       |RegN:\Bank:14:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:14:RegBankx                                       ; work         ;
;       |RegN:\Bank:15:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:15:RegBankx                                       ; work         ;
;       |RegN:\Bank:16:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:16:RegBankx                                       ; work         ;
;       |RegN:\Bank:17:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:17:RegBankx                                       ; work         ;
;       |RegN:\Bank:18:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:18:RegBankx                                       ; work         ;
;       |RegN:\Bank:19:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:19:RegBankx                                       ; work         ;
;       |RegN:\Bank:1:RegBankx|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:1:RegBankx                                        ; work         ;
;       |RegN:\Bank:20:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:20:RegBankx                                       ; work         ;
;       |RegN:\Bank:21:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:21:RegBankx                                       ; work         ;
;       |RegN:\Bank:22:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:22:RegBankx                                       ; work         ;
;       |RegN:\Bank:23:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:23:RegBankx                                       ; work         ;
;       |RegN:\Bank:24:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:24:RegBankx                                       ; work         ;
;       |RegN:\Bank:25:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:25:RegBankx                                       ; work         ;
;       |RegN:\Bank:26:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:26:RegBankx                                       ; work         ;
;       |RegN:\Bank:27:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:27:RegBankx                                       ; work         ;
;       |RegN:\Bank:28:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:28:RegBankx                                       ; work         ;
;       |RegN:\Bank:29:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:29:RegBankx                                       ; work         ;
;       |RegN:\Bank:2:RegBankx|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:2:RegBankx                                        ; work         ;
;       |RegN:\Bank:30:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:30:RegBankx                                       ; work         ;
;       |RegN:\Bank:31:RegBankx|            ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:31:RegBankx                                       ; work         ;
;       |RegN:\Bank:3:RegBankx|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:3:RegBankx                                        ; work         ;
;       |RegN:\Bank:4:RegBankx|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:4:RegBankx                                        ; work         ;
;       |RegN:\Bank:5:RegBankx|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:5:RegBankx                                        ; work         ;
;       |RegN:\Bank:6:RegBankx|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:6:RegBankx                                        ; work         ;
;       |RegN:\Bank:7:RegBankx|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:7:RegBankx                                        ; work         ;
;       |RegN:\Bank:8:RegBankx|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:8:RegBankx                                        ; work         ;
;       |RegN:\Bank:9:RegBankx|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|RegN:\Bank:9:RegBankx                                        ; work         ;
;       |dec_5x1:Dec_Out|                   ; 40 (40)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|dec_5x1:Dec_Out                                              ; work         ;
;       |mux_32x1:Mux_Out1|                 ; 672 (672)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|mux_32x1:Mux_Out1                                            ; work         ;
;       |mux_32x1:Mux_Out2|                 ; 672 (672)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|RegBank:REGISSTRADORES|mux_32x1:Mux_Out2                                            ; work         ;
;    |ULA:ULA1|                             ; 1031 (1003)       ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |MIPS|ULA:ULA1                                                                            ; work         ;
;       |lpm_mult:Mult0|                    ; 28 (0)            ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |MIPS|ULA:ULA1|lpm_mult:Mult0                                                             ; work         ;
;          |mult_l8t:auto_generated|        ; 28 (28)           ; 0 (0)        ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |MIPS|ULA:ULA1|lpm_mult:Mult0|mult_l8t:auto_generated                                     ; work         ;
;    |controle:CONTROLADOR|                 ; 12 (12)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|controle:CONTROLADOR                                                                ; work         ;
;    |flipflop:PIPE2|                       ; 0 (0)             ; 92 (92)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|flipflop:PIPE2                                                                      ; work         ;
;    |flipflop:PIPE3|                       ; 81 (81)           ; 72 (72)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|flipflop:PIPE3                                                                      ; work         ;
;    |flipflop:PIPE4|                       ; 0 (0)             ; 71 (71)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|flipflop:PIPE4                                                                      ; work         ;
;    |memData:MEMORIADADOS|                 ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|memData:MEMORIADADOS                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|memData:MEMORIADADOS|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_74d1:auto_generated| ; 0 (0)             ; 0 (0)        ; 32768       ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|memData:MEMORIADADOS|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated ; work         ;
;    |mux_2x1:mux2|                         ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|mux_2x1:mux2                                                                        ; work         ;
;    |mux_2x1:mux3|                         ; 32 (32)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|mux_2x1:mux3                                                                        ; work         ;
;    |mux_2x1:mux|                          ; 31 (31)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|mux_2x1:mux                                                                         ; work         ;
;    |opULA:OPERACAOULA|                    ; 16 (16)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |MIPS|opULA:OPERACAOULA                                                                   ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                           ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+
; memData:MEMORIADADOS|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 1024         ; 32           ; --           ; --           ; 32768 ; None ;
+------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; flipflop:PIPE2|Temp[26..41]            ; Stuck at GND due to stuck port data_in ;
; flipflop:PIPE2|Temp[4]                 ; Merged with flipflop:PIPE2|Temp[25]    ;
; flipflop:PIPE2|Temp[3]                 ; Merged with flipflop:PIPE2|Temp[24]    ;
; flipflop:PIPE2|Temp[2]                 ; Merged with flipflop:PIPE2|Temp[23]    ;
; flipflop:PIPE2|Temp[1]                 ; Merged with flipflop:PIPE2|Temp[22]    ;
; flipflop:PIPE2|Temp[0]                 ; Merged with flipflop:PIPE2|Temp[21]    ;
; Total Number of Removed Registers = 21 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1259  ;
; Number of registers using Synchronous Clear  ; 14    ;
; Number of registers using Synchronous Load   ; 14    ;
; Number of registers using Asynchronous Clear ; 1259  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1024  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS|flipflop:PIPE2|Temp[62]  ;
; 29:1               ; 7 bits    ; 133 LEs       ; 84 LEs               ; 49 LEs                 ; Yes        ; |MIPS|flipflop:PIPE3|Temp[47]  ;
; 30:1               ; 7 bits    ; 140 LEs       ; 84 LEs               ; 56 LEs                 ; Yes        ; |MIPS|flipflop:PIPE3|Temp[54]  ;
; 31:1               ; 4 bits    ; 80 LEs        ; 56 LEs               ; 24 LEs                 ; Yes        ; |MIPS|flipflop:PIPE3|Temp[41]  ;
; 32:1               ; 4 bits    ; 84 LEs        ; 56 LEs               ; 28 LEs                 ; Yes        ; |MIPS|flipflop:PIPE3|Temp[61]  ;
; 33:1               ; 2 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |MIPS|flipflop:PIPE3|Temp[39]  ;
; 34:1               ; 2 bits    ; 44 LEs        ; 32 LEs               ; 12 LEs                 ; Yes        ; |MIPS|flipflop:PIPE3|Temp[65]  ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; Yes        ; |MIPS|flipflop:PIPE2|Temp[104] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for memData:MEMORIADADOS|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PC:ProgramCounter ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; data_width     ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2x1:MuxEntradaPC ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; n              ; 32    ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adderAB:PCSoma4 ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; n              ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memInst2:memInstrucao ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; wlength        ; 32    ; Signed Integer                            ;
; words          ; 10    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flipflop:PIPE1 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; data_width     ; 64    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:0:RegBankx ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:1:RegBankx ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:2:RegBankx ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:3:RegBankx ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:4:RegBankx ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:5:RegBankx ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:6:RegBankx ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:7:RegBankx ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:8:RegBankx ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:9:RegBankx ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                   ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:10:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:11:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:12:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:13:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:14:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:15:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:16:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:17:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:18:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:19:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:20:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:21:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:22:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:23:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:24:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:25:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:26:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:27:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:28:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:29:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:30:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegBank:REGISSTRADORES|RegN:\Bank:31:RegBankx ;
+----------------+-------+-------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                              ;
+----------------+-------+-------------------------------------------------------------------+
; n              ; 32    ; Signed Integer                                                    ;
+----------------+-------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flipflop:PIPE2 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; data_width     ; 147   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: adderAB:ENTRADAPC ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; n              ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2x1:mux ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; n              ; 32    ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2x1:mux2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 5     ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flipflop:PIPE3 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; data_width     ; 107   ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memData:MEMORIADADOS|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 32                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 10                   ; Signed Integer                        ;
; NUMWORDS_A                         ; 1024                 ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; memData.mif          ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_74d1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: flipflop:PIPE4 ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; data_width     ; 71    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux_2x1:mux3 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; n              ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: ULA:ULA1|lpm_mult:Mult0          ;
+------------------------------------------------+------------+---------------------+
; Parameter Name                                 ; Value      ; Type                ;
+------------------------------------------------+------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON         ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF        ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON         ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF        ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32         ; Untyped             ;
; LPM_WIDTHB                                     ; 32         ; Untyped             ;
; LPM_WIDTHP                                     ; 64         ; Untyped             ;
; LPM_WIDTHR                                     ; 64         ; Untyped             ;
; LPM_WIDTHS                                     ; 1          ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0          ; Untyped             ;
; LATENCY                                        ; 0          ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO         ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO         ; Untyped             ;
; USE_EAB                                        ; OFF        ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5          ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone II ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL     ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT        ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0          ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0          ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_l8t   ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx         ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx         ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF        ; Untyped             ;
+------------------------------------------------+------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                 ;
+-------------------------------------------+------------------------------------------------------+
; Name                                      ; Value                                                ;
+-------------------------------------------+------------------------------------------------------+
; Number of entity instances                ; 1                                                    ;
; Entity Instance                           ; memData:MEMORIADADOS|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                          ;
;     -- WIDTH_A                            ; 32                                                   ;
;     -- NUMWORDS_A                         ; 1024                                                 ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                         ;
;     -- WIDTH_B                            ; 1                                                    ;
;     -- NUMWORDS_B                         ; 1                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                               ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                         ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                 ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                            ;
+-------------------------------------------+------------------------------------------------------+


+-----------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                  ;
+---------------------------------------+-------------------------+
; Name                                  ; Value                   ;
+---------------------------------------+-------------------------+
; Number of entity instances            ; 1                       ;
; Entity Instance                       ; ULA:ULA1|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                      ;
;     -- LPM_WIDTHB                     ; 32                      ;
;     -- LPM_WIDTHP                     ; 64                      ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                ;
;     -- INPUT_A_IS_CONSTANT            ; NO                      ;
;     -- INPUT_B_IS_CONSTANT            ; NO                      ;
;     -- USE_EAB                        ; OFF                     ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                    ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                      ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                      ;
+---------------------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flipflop:PIPE3"                                                                           ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; q[101..70] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; q[105]     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "adderAB:ENTRADAPC" ;
+---------+-------+----------+------------------+
; Port    ; Type  ; Severity ; Details          ;
+---------+-------+----------+------------------+
; b[1..0] ; Input ; Info     ; Stuck at GND     ;
+---------+-------+----------+------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "flipflop:PIPE1"                                                                         ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; q[31..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "memInst2:memInstrucao" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; data ; Input ; Info     ; Stuck at GND            ;
; wren ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "adderAB:PCSoma4" ;
+----------+-------+----------+---------------+
; Port     ; Type  ; Severity ; Details       ;
+----------+-------+----------+---------------+
; b[31..3] ; Input ; Info     ; Stuck at GND  ;
; b[1..0]  ; Input ; Info     ; Stuck at GND  ;
; b[2]     ; Input ; Info     ; Stuck at VCC  ;
+----------+-------+----------+---------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Dec 12 01:56:11 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS -c MIPS
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 2 design units, including 1 entities, in source file regn.vhd
    Info (12022): Found design unit 1: RegN-behavioral
    Info (12023): Found entity 1: RegN
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ULA-ULA_ARQ
    Info (12023): Found entity 1: ULA
Info (12021): Found 2 design units, including 1 entities, in source file shift_left_2.vhd
    Info (12022): Found design unit 1: shift_left_2-behavioral
    Info (12023): Found entity 1: shift_left_2
Info (12021): Found 2 design units, including 1 entities, in source file regbank.vhd
    Info (12022): Found design unit 1: RegBank-behavioral
    Info (12023): Found entity 1: RegBank
Info (12021): Found 2 design units, including 1 entities, in source file pc.vhd
    Info (12022): Found design unit 1: PC-rtl
    Info (12023): Found entity 1: PC
Info (12021): Found 2 design units, including 1 entities, in source file opula.vhd
    Info (12022): Found design unit 1: opULA-rtl
    Info (12023): Found entity 1: opULA
Info (12021): Found 2 design units, including 1 entities, in source file mux_32x1.vhd
    Info (12022): Found design unit 1: mux_32x1-behavioral
    Info (12023): Found entity 1: mux_32x1
Info (12021): Found 2 design units, including 1 entities, in source file mux_2x1.vhd
    Info (12022): Found design unit 1: mux_2x1-behavioral
    Info (12023): Found entity 1: mux_2x1
Info (12021): Found 2 design units, including 1 entities, in source file mips.vhd
    Info (12022): Found design unit 1: MIPS-MIPS_ARC
    Info (12023): Found entity 1: MIPS
Info (12021): Found 2 design units, including 1 entities, in source file meminst2.vhd
    Info (12022): Found design unit 1: memInst2-rlt
    Info (12023): Found entity 1: memInst2
Info (12021): Found 2 design units, including 1 entities, in source file meminst.vhd
    Info (12022): Found design unit 1: meminst-SYN
    Info (12023): Found entity 1: memInst
Info (12021): Found 2 design units, including 1 entities, in source file memdata.vhd
    Info (12022): Found design unit 1: memdata-SYN
    Info (12023): Found entity 1: memData
Info (12021): Found 2 design units, including 0 entities, in source file matrix32x32.vhd
    Info (12022): Found design unit 1: matrix32x32
    Info (12022): Found design unit 2: matrix32x32-body
Info (12021): Found 2 design units, including 1 entities, in source file flipflop.vhd
    Info (12022): Found design unit 1: flipflop-rtl
    Info (12023): Found entity 1: flipflop
Info (12021): Found 2 design units, including 1 entities, in source file extend_16_to_32.vhd
    Info (12022): Found design unit 1: extend_16_to_32-behavioral
    Info (12023): Found entity 1: extend_16_to_32
Info (12021): Found 2 design units, including 1 entities, in source file dec_5x1.vhd
    Info (12022): Found design unit 1: dec_5x1-behavioral
    Info (12023): Found entity 1: dec_5x1
Warning (12019): Can't analyze file -- file DataMem.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file controle.vhd
    Info (12022): Found design unit 1: controle-comportamento
    Info (12023): Found entity 1: controle
Info (12021): Found 2 design units, including 1 entities, in source file adderab.vhd
    Info (12022): Found design unit 1: adderAB-behavioral
    Info (12023): Found entity 1: adderAB
Info (12021): Found 2 design units, including 1 entities, in source file adder4.vhd
    Info (12022): Found design unit 1: adder-behavioral
    Info (12023): Found entity 1: adder
Info (12127): Elaborating entity "MIPS" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at MIPS.vhd(19): object "sinalMemRead3" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at MIPS.vhd(37): used implicit default value for signal "sinalSaidaJump1" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at MIPS.vhd(38): object "sinalSaidaJump2" assigned a value but never read
Info (12128): Elaborating entity "PC" for hierarchy "PC:ProgramCounter"
Info (12128): Elaborating entity "mux_2x1" for hierarchy "mux_2x1:MuxEntradaPC"
Info (12128): Elaborating entity "adderAB" for hierarchy "adderAB:PCSoma4"
Info (12128): Elaborating entity "memInst2" for hierarchy "memInst2:memInstrucao"
Info (12128): Elaborating entity "flipflop" for hierarchy "flipflop:PIPE1"
Info (12128): Elaborating entity "controle" for hierarchy "controle:CONTROLADOR"
Info (12128): Elaborating entity "RegBank" for hierarchy "RegBank:REGISSTRADORES"
Info (12128): Elaborating entity "RegN" for hierarchy "RegBank:REGISSTRADORES|RegN:\Bank:0:RegBankx"
Warning (10492): VHDL Process Statement warning at RegN.vhd(23): signal "enable" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "dec_5x1" for hierarchy "RegBank:REGISSTRADORES|dec_5x1:Dec_Out"
Info (12128): Elaborating entity "mux_32x1" for hierarchy "RegBank:REGISSTRADORES|mux_32x1:Mux_Out1"
Info (12128): Elaborating entity "extend_16_to_32" for hierarchy "extend_16_to_32:EXTENSORDESINAL"
Info (12128): Elaborating entity "flipflop" for hierarchy "flipflop:PIPE2"
Info (12128): Elaborating entity "opULA" for hierarchy "opULA:OPERACAOULA"
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:ULA1"
Info (12128): Elaborating entity "mux_2x1" for hierarchy "mux_2x1:mux2"
Info (12128): Elaborating entity "flipflop" for hierarchy "flipflop:PIPE3"
Info (12128): Elaborating entity "memData" for hierarchy "memData:MEMORIADADOS"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memData:MEMORIADADOS|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memData:MEMORIADADOS|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memData:MEMORIADADOS|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "memData.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "1024"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "10"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_74d1.tdf
    Info (12023): Found entity 1: altsyncram_74d1
Info (12128): Elaborating entity "altsyncram_74d1" for hierarchy "memData:MEMORIADADOS|altsyncram:altsyncram_component|altsyncram_74d1:auto_generated"
Info (12128): Elaborating entity "flipflop" for hierarchy "flipflop:PIPE4"
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "ULA:ULA1|Mult0"
Info (12130): Elaborated megafunction instantiation "ULA:ULA1|lpm_mult:Mult0"
Info (12133): Instantiated megafunction "ULA:ULA1|lpm_mult:Mult0" with the following parameter:
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf
    Info (12023): Found entity 1: mult_l8t
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "ULA:ULA1|lpm_mult:Mult0|mult_l8t:auto_generated|mac_mult7"
        Warning (14320): Synthesized away node "ULA:ULA1|lpm_mult:Mult0|mult_l8t:auto_generated|mac_out8"
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3848 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 3744 logic cells
    Info (21064): Implemented 32 RAM segments
    Info (21062): Implemented 6 DSP elements
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4684 megabytes
    Info: Processing ended: Wed Dec 12 01:56:21 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:10


