vtr_designs/verilog/mkDelayWorker32B.v.out
     dual_port_ram                   9

vtr_designs/verilog/LU64PEEng.v.out
     dual_port_ram                   9

vtr_designs/verilog/mkPktMerge.v.out
     dual_port_ram                   3

vtr_designs/verilog/spree.v.out
     dual_port_ram                   1

vtr_designs/verilog/spree.v.out
     single_port_ram                 3

vtr_designs/verilog/mkSMAdapter4B.v.out
     dual_port_ram                   3

vtr_designs/verilog/LU8PEEng.v.out
     dual_port_ram                   9

vtr_designs/verilog/mcml.v.out
     dual_port_ram                   7

vtr_designs/verilog/mcml.v.out
     single_port_ram                 3

vtr_designs/verilog/ch_intrinsics.v.out
     single_port_ram                 1

vtr_designs/verilog/LU32PEEng.v.out
     dual_port_ram                   9

vtr_designs/verilog/raygentop.v.out
     single_port_ram                 1

vtr_designs/verilog/boundtop.v.out
     single_port_ram                 1

vtr_designs/verilog/or1200.v.out
     dual_port_ram                   2

vtr_designs/verilog/koios/clstm_like.medium.v.out
     dual_port_ram                   4

vtr_designs/verilog/koios/clstm_like.medium.v.out
     single_port_ram                34

vtr_designs/verilog/koios/clstm_like.large.v.out
     dual_port_ram                   5

vtr_designs/verilog/koios/clstm_like.large.v.out
     single_port_ram                51

vtr_designs/verilog/koios/lstm.v.out
     single_port_ram                13

vtr_designs/verilog/koios/dla_like.medium.v.out
     dual_port_ram                 336

vtr_designs/verilog/koios/conv_layer.v.out
     dual_port_ram                  14

vtr_designs/verilog/koios/conv_layer_hls.v.out
     dual_port_ram                  21

vtr_designs/verilog/koios/tpu_like.medium.v.out
     dual_port_ram                   2

vtr_designs/verilog/koios/spmv.v.out
     dual_port_ram                 224

vtr_designs/verilog/koios/spmv.v.out
     single_port_ram                 5

vtr_designs/verilog/koios/eltwise_layer.v.out
     dual_port_ram                  18

vtr_designs/verilog/koios/clstm_like.small.v.out
     dual_port_ram                   3

vtr_designs/verilog/koios/clstm_like.small.v.out
     single_port_ram                17

vtr_designs/verilog/koios/dla_like.small.v.out
     dual_port_ram                  96

vtr_designs/verilog/koios/reduction_layer.v.out
     single_port_ram                 1

vtr_designs/verilog/koios/tpu_like.small.v.out
     dual_port_ram                   2

vtr_designs/fpu/hardlogic/bgm.v.out
     fpu_add                         9

vtr_designs/fpu/hardlogic/bgm.v.out
     fpu_mul                        11

effecitive data points: 805
