xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
xst -intstyle ise -ifn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.xst" -ofn "/home/dgideas/VHDL/THU-FPGA-makecomputer/src/cpu/cpu_top.syr" 
