<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="../../ssee_convol_p1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="BCD_A_Bin.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="BCD_A_Bin.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Bin_A_BCD.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Bin_A_BCD.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Comp_Num_Letra.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Comp_Num_Letra.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Conversor_BCD_Bin.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Conversor_BCD_Bin.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Conversor_Bin_BCD_3cifras.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Conversor_Bin_BCD_3cifras.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Mux_Ent_Sal_7seg_4cifras.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="Mux_Ent_Sal_7seg_4cifras.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bCalcConv.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="bCalcConv.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bCalcSignoMag.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="bCalcSignoMag.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bCalcX_i.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="bCalcX_i.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bloque_convol.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="bloque_convol.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="bloque_convol_bloque_convol_sch_tb.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="codif_tecla.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="cont_anillo_ce.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="control_bcd_bin.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="control_bin_bcd.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="convol_top_rl_2022.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="convol_top_rl_2022.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="convol_top_rl_2022.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="convol_top_rl_2022.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="convol_top_rl_2022.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="convol_top_rl_2022.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="convol_top_rl_2022.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="convol_top_rl_2022.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="convol_top_rl_2022.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="convol_top_rl_2022.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="convol_top_rl_2022_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="convol_top_rl_2022_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="convol_top_rl_2022_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="convol_top_rl_2022_xst.xrpt"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="dcm_100m_5m.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="detector.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="displays_7seg_nexys3_RemLab.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="fsm_convol.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/cont_16bits.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/cont_16bits.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/cont_16bits.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/cont_3b.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/cont_3b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/cont_3b.vho" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_ASY" xil_pn:name="ipcore_dir/dcm_100m_5m.asy" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHO" xil_pn:name="ipcore_dir/dcm_100m_5m.vho" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="nivel_a_pulso.vhf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="reg_desp_4_cifras.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="reg_desp_4_cifras.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="regdesp8b.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VHDL" xil_pn:name="regdesp8b.vhf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="sinc_entrada.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="sincroniza.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="teclado_4x4.vhf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VHDL" xil_pn:name="teclado_hexa_completo.vhf"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1731580870" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1731580870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731580870" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1731580870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Remote_Lab.vhd"/>
      <outfile xil_pn:name="bcd_7seg_neg.vhd"/>
      <outfile xil_pn:name="bloque_convol_tb.vhd"/>
      <outfile xil_pn:name="bloque_convol_tb_4vent.vhd"/>
      <outfile xil_pn:name="control_bcd_bin.vhd"/>
      <outfile xil_pn:name="control_bin_bcd.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1731580870" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:start_ts="1731580870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731580872" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:start_ts="1731580870">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD_A_Bin.vhf"/>
      <outfile xil_pn:name="Bin_A_BCD.vhf"/>
      <outfile xil_pn:name="Comp_Num_Letra.vhf"/>
      <outfile xil_pn:name="Conversor_BCD_Bin.vhf"/>
      <outfile xil_pn:name="Conversor_Bin_BCD_3cifras.vhf"/>
      <outfile xil_pn:name="Mux_Ent_Sal_7seg_4cifras.vhf"/>
      <outfile xil_pn:name="bCalcConv.vhf"/>
      <outfile xil_pn:name="bCalcSignoMag.vhf"/>
      <outfile xil_pn:name="bCalcX_i.vhf"/>
      <outfile xil_pn:name="bloque_convol.vhf"/>
      <outfile xil_pn:name="reg_desp_4_cifras.vhf"/>
      <outfile xil_pn:name="regdesp8b.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1731580873" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:start_ts="1731580872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/bIpMemory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bIpMemory.vhd"/>
      <outfile xil_pn:name="ipcore_dir/bIpMultiplier.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bIpMultiplier.vhd"/>
      <outfile xil_pn:name="ipcore_dir/bIpSumador.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bIpSumador.vhd"/>
      <outfile xil_pn:name="ipcore_dir/biPAccumlator.ngc"/>
      <outfile xil_pn:name="ipcore_dir/biPAccumlator.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cont_16bits.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cont_16bits.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cont_3b.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cont_3b.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm_100m_5m.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1731580873" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1731580873">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD_A_Bin.vhf"/>
      <outfile xil_pn:name="Bin_A_BCD.vhf"/>
      <outfile xil_pn:name="Comp_Num_Letra.vhf"/>
      <outfile xil_pn:name="Conversor_BCD_Bin.vhf"/>
      <outfile xil_pn:name="Conversor_Bin_BCD_3cifras.vhf"/>
      <outfile xil_pn:name="Mux_Ent_Sal_7seg_4cifras.vhf"/>
      <outfile xil_pn:name="Remote_Lab.vhd"/>
      <outfile xil_pn:name="bCalcConv.vhf"/>
      <outfile xil_pn:name="bCalcSignoMag.vhf"/>
      <outfile xil_pn:name="bCalcX_i.vhf"/>
      <outfile xil_pn:name="bcd_7seg_neg.vhd"/>
      <outfile xil_pn:name="bloque_convol.vhf"/>
      <outfile xil_pn:name="bloque_convol_tb.vhd"/>
      <outfile xil_pn:name="bloque_convol_tb_4vent.vhd"/>
      <outfile xil_pn:name="control_bcd_bin.vhd"/>
      <outfile xil_pn:name="control_bin_bcd.vhd"/>
      <outfile xil_pn:name="ipcore_dir/bIpMemory.vhd"/>
      <outfile xil_pn:name="ipcore_dir/bIpMultiplier.vhd"/>
      <outfile xil_pn:name="ipcore_dir/bIpSumador.vhd"/>
      <outfile xil_pn:name="ipcore_dir/biPAccumlator.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cont_16bits.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cont_3b.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm_100m_5m.vhd"/>
      <outfile xil_pn:name="reg_desp_4_cifras.vhf"/>
      <outfile xil_pn:name="regdesp8b.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1731580875" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:start_ts="1731580873">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731580824" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1731580824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731580825" xil_pn:name="TRAN_schematicsToHdl" xil_pn:start_ts="1731580824">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="BCD_A_Bin.vhf"/>
      <outfile xil_pn:name="Bin_A_BCD.vhf"/>
      <outfile xil_pn:name="Comp_Num_Letra.vhf"/>
      <outfile xil_pn:name="Conversor_BCD_Bin.vhf"/>
      <outfile xil_pn:name="Conversor_Bin_BCD_3cifras.vhf"/>
      <outfile xil_pn:name="Mux_Ent_Sal_7seg_4cifras.vhf"/>
      <outfile xil_pn:name="bCalcConv.vhf"/>
      <outfile xil_pn:name="bCalcSignoMag.vhf"/>
      <outfile xil_pn:name="bCalcX_i.vhf"/>
      <outfile xil_pn:name="bloque_convol.vhf"/>
      <outfile xil_pn:name="codif_tecla.vhf"/>
      <outfile xil_pn:name="cont_anillo_ce.vhf"/>
      <outfile xil_pn:name="convol_top_rl_2022.vhf"/>
      <outfile xil_pn:name="detector.vhf"/>
      <outfile xil_pn:name="displays_7seg_nexys3_RemLab.vhf"/>
      <outfile xil_pn:name="nivel_a_pulso.vhf"/>
      <outfile xil_pn:name="reg_desp_4_cifras.vhf"/>
      <outfile xil_pn:name="regdesp8b.vhf"/>
      <outfile xil_pn:name="sinc_entrada.vhf"/>
      <outfile xil_pn:name="sincroniza.vhf"/>
      <outfile xil_pn:name="teclado_4x4.vhf"/>
      <outfile xil_pn:name="teclado_hexa_completo.vhf"/>
    </transform>
    <transform xil_pn:end_ts="1731580828" xil_pn:name="TRAN_regenerateCores" xil_pn:start_ts="1731580825">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/bIpMemory.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bIpMemory.vhd"/>
      <outfile xil_pn:name="ipcore_dir/bIpMultiplier.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bIpMultiplier.vhd"/>
      <outfile xil_pn:name="ipcore_dir/bIpSumador.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bIpSumador.vhd"/>
      <outfile xil_pn:name="ipcore_dir/biPAccumlator.ngc"/>
      <outfile xil_pn:name="ipcore_dir/biPAccumlator.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cont_16bits.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cont_16bits.vhd"/>
      <outfile xil_pn:name="ipcore_dir/cont_3b.ngc"/>
      <outfile xil_pn:name="ipcore_dir/cont_3b.vhd"/>
      <outfile xil_pn:name="ipcore_dir/dcm_100m_5m.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1731580828" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1731580828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731580828" xil_pn:name="TRAN_xawsTohdl" xil_pn:start_ts="1731580828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731580828" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:start_ts="1731580828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731580828" xil_pn:name="TRAN_platgen" xil_pn:start_ts="1731580828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1731580842" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:start_ts="1731580828">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="convol_top_rl_2022.lso"/>
      <outfile xil_pn:name="convol_top_rl_2022.ngc"/>
      <outfile xil_pn:name="convol_top_rl_2022.ngr"/>
      <outfile xil_pn:name="convol_top_rl_2022.prj"/>
      <outfile xil_pn:name="convol_top_rl_2022.stx"/>
      <outfile xil_pn:name="convol_top_rl_2022.syr"/>
      <outfile xil_pn:name="convol_top_rl_2022.xst"/>
      <outfile xil_pn:name="convol_top_rl_2022_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
