

================================================================
== Vivado HLS Report for 'MixColumns'
================================================================
* Date:           Wed Feb  7 17:52:41 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        cipher
* Solution:       aes_cipher
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      6.67|        0.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   43|   43|   43|   43|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   32|   32|         2|          -|          -|    16|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    746|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        3|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    532|
|Register         |        -|      -|      60|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        3|      0|      60|   1278|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        1|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+
    |    Memory   |        Module       | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+
    |cipher_U     |MixColumns_cipher    |        2|  0|   0|   768|    8|     1|         6144|
    |tmp_state_U  |ShiftRows_tmp_state  |        1|  0|   0|    16|    8|     1|          128|
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+
    |Total        |                     |        3|  0|   0|   784|   16|     2|         6272|
    +-------------+---------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+-------+---+----+------------+------------+
    |   Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+-------+---+----+------------+------------+
    |i_2_fu_1254_p2     |     +    |      0|  0|  15|           5|           1|
    |tmp_16_fu_1248_p2  |   icmp   |      0|  0|  11|           5|           6|
    |tmp10_fu_859_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp11_fu_865_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp12_fu_914_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp13_fu_920_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp14_fu_933_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp15_fu_939_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp16_fu_988_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp17_fu_994_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp18_fu_1007_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp19_fu_1013_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp1_fu_692_p2     |    xor   |      0|  0|  15|           8|           8|
    |tmp20_fu_1062_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp21_fu_1068_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp22_fu_1081_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp23_fu_1087_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp24_fu_1136_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp25_fu_1142_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp26_fu_1155_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp27_fu_1161_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp28_fu_1210_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp29_fu_1216_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp2_fu_698_p2     |    xor   |      0|  0|  15|           8|           8|
    |tmp30_fu_1229_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp31_fu_1235_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp3_fu_711_p2     |    xor   |      0|  0|  15|           8|           8|
    |tmp4_fu_717_p2     |    xor   |      0|  0|  15|           8|           8|
    |tmp5_fu_766_p2     |    xor   |      0|  0|  15|           8|           8|
    |tmp6_fu_772_p2     |    xor   |      0|  0|  15|           8|           8|
    |tmp7_fu_785_p2     |    xor   |      0|  0|  15|           8|           8|
    |tmp8_fu_791_p2     |    xor   |      0|  0|  15|           8|           8|
    |tmp9_fu_840_p2     |    xor   |      0|  0|  15|           8|           8|
    |tmp_10_fu_1074_p2  |    xor   |      0|  0|  15|           8|           8|
    |tmp_11_fu_1093_p2  |    xor   |      0|  0|  15|           8|           8|
    |tmp_12_fu_1148_p2  |    xor   |      0|  0|  15|           8|           8|
    |tmp_13_fu_1167_p2  |    xor   |      0|  0|  15|           8|           8|
    |tmp_14_fu_1222_p2  |    xor   |      0|  0|  15|           8|           8|
    |tmp_15_fu_1241_p2  |    xor   |      0|  0|  15|           8|           8|
    |tmp_1_fu_778_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp_2_fu_797_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp_3_fu_723_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp_4_fu_926_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp_5_fu_945_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp_6_fu_1000_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp_7_fu_1019_p2   |    xor   |      0|  0|  15|           8|           8|
    |tmp_8_fu_852_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp_9_fu_704_p2    |    xor   |      0|  0|  15|           8|           8|
    |tmp_fu_846_p2      |    xor   |      0|  0|  15|           8|           8|
    |tmp_s_fu_871_p2    |    xor   |      0|  0|  15|           8|           8|
    +-------------------+----------+-------+---+----+------------+------------+
    |Total              |          |      0|  0| 746|         394|         391|
    +-------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------+----+-----------+-----+-----------+
    |        Name        | LUT| Input Size| Bits| Total Bits|
    +--------------------+----+-----------+-----+-----------+
    |ap_NS_fsm           |  59|         14|    1|         14|
    |cipher_address0     |  44|          9|   10|         90|
    |cipher_address1     |  44|          9|   10|         90|
    |cipher_address2     |  44|          9|   10|         90|
    |cipher_address3     |  44|          9|   10|         90|
    |i_reg_627           |   9|          2|    5|         10|
    |reg_638             |   9|          2|    8|         16|
    |reg_647             |   9|          2|    8|         16|
    |state_address0      |  47|         10|    4|         40|
    |state_address1      |  44|          9|    4|         36|
    |tmp_state_address0  |  47|         10|    4|         40|
    |tmp_state_address1  |  44|          9|    4|         36|
    |tmp_state_d0        |  44|          9|    8|         72|
    |tmp_state_d1        |  44|          9|    8|         72|
    +--------------------+----+-----------+-----+-----------+
    |Total               | 532|        112|   94|        712|
    +--------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------+----+----+-----+-----------+
    |       Name      | FF | LUT| Bits| Const Bits|
    +-----------------+----+----+-----+-----------+
    |ap_CS_fsm        |  13|   0|   13|          0|
    |i_2_reg_1508     |   5|   0|    5|          0|
    |i_reg_627        |   5|   0|    5|          0|
    |reg_638          |   8|   0|    8|          0|
    |reg_643          |   8|   0|    8|          0|
    |reg_647          |   8|   0|    8|          0|
    |reg_652          |   8|   0|    8|          0|
    |tmp_17_reg_1513  |   5|   0|   64|         59|
    +-----------------+----+----+-----+-----------+
    |Total            |  60|   0|  119|         59|
    +-----------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  MixColumns  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  MixColumns  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  MixColumns  | return value |
|ap_done         | out |    1| ap_ctrl_hs |  MixColumns  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  MixColumns  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  MixColumns  | return value |
|state_address0  | out |    4|  ap_memory |     state    |     array    |
|state_ce0       | out |    1|  ap_memory |     state    |     array    |
|state_we0       | out |    1|  ap_memory |     state    |     array    |
|state_d0        | out |    8|  ap_memory |     state    |     array    |
|state_q0        |  in |    8|  ap_memory |     state    |     array    |
|state_address1  | out |    4|  ap_memory |     state    |     array    |
|state_ce1       | out |    1|  ap_memory |     state    |     array    |
|state_q1        |  in |    8|  ap_memory |     state    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

