# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build -DCOCOTB_SIM=1 --top-module adder --vpi --public-flat-rw --prefix Vtop -o adder -LDFLAGS -Wl,-rpath,/usr/local/lib64/python3.7/site-packages/cocotb/libs -L/usr/local/lib64/python3.7/site-packages/cocotb/libs -lcocotbvpi_verilator -lgpi -lcocotb -lgpilog -lcocotbutils /projects/hydra/t_arehman/my_cocotb/tests/../hdl/controller.sv /projects/hydra/t_arehman/my_cocotb/tests/../hdl/adder.sv /usr/local/lib64/python3.7/site-packages/cocotb/share/lib/verilator/verilator.cpp"
S      1206 209715908  1716618952   999737857  1716618952   999737857 "/projects/hydra/t_arehman/my_cocotb/tests/../hdl/adder.sv"
S      1122 210795662  1716594714   756244623  1716594714   756244623 "/projects/hydra/t_arehman/my_cocotb/tests/../hdl/controller.sv"
S   7244320 1896522738887256144  1638894295   984000000  1638839033   839000000 "/tools/verilator/v4.034/bin/verilator_bin"
T     13707 1778621760  1716618960    99841989  1716618960    99841989 "sim_build/Vtop.cpp"
T      3907 1779347223  1716618960    99841989  1716618960    99841989 "sim_build/Vtop.h"
T      2163 1778621762  1716618960    99841989  1716618960    99841989 "sim_build/Vtop.mk"
T       669 1779347222  1716618960    95841930  1716618960    95841930 "sim_build/Vtop__Dpi.cpp"
T       437 1779347221  1716618960    95841930  1716618960    95841930 "sim_build/Vtop__Dpi.h"
T      4825 1778852521  1716618960    95841930  1716618960    95841930 "sim_build/Vtop__Syms.cpp"
T      1020 1778997596  1716618960    95841930  1716618960    95841930 "sim_build/Vtop__Syms.h"
T       405 1778621763  1716618960    99841989  1716618960    99841989 "sim_build/Vtop__ver.d"
T         0        0  1716618960    99841989  1716618960    99841989 "sim_build/Vtop__verFiles.dat"
T      1571 1778621761  1716618960    99841989  1716618960    99841989 "sim_build/Vtop_classes.mk"
