{"vcs1":{"timestamp_begin":1745885154.253602422, "rt":0.75, "ut":0.16, "st":0.05}}
{"vcselab":{"timestamp_begin":1745885155.052022197, "rt":0.48, "ut":0.18, "st":0.04}}
{"link":{"timestamp_begin":1745885155.624155892, "rt":0.51, "ut":0.15, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1745885154.016646843}
{"VCS_COMP_START_TIME": 1745885154.016646843}
{"VCS_COMP_END_TIME": 1745885156.255075183}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 262340}}
{"vcselab": {"peak_mem": 140052}}
