{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1529008701163 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1529008701163 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 14 17:38:21 2018 " "Processing started: Thu Jun 14 17:38:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1529008701163 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008701163 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pipeproc -c pipeproc " "Command: quartus_map --read_settings_files=on --write_settings_files=off pipeproc -c pipeproc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008701163 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1529008701538 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1529008701538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/ma_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/ma_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MA_WB " "Found entity 1: MA_WB" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 IF_ID " "Found entity 1: IF_ID" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 ID_EX " "Found entity 1: ID_EX" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffers/ex_ma.v 1 1 " "Found 1 design units, including 1 entities, in source file buffers/ex_ma.v" { { "Info" "ISGN_ENTITY_NAME" "1 EX_MA " "Found entity 1: EX_MA" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbs/writeback_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tbs/writeback_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Writeback_tb " "Found entity 1: Writeback_tb" {  } { { "tbs/Writeback_tb.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/tbs/Writeback_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbs/memacc_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tbs/memacc_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemAcc_tb " "Found entity 1: MemAcc_tb" {  } { { "tbs/MemAcc_tb.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/tbs/MemAcc_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbs/instfetch_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tbs/instfetch_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstFetch_tb " "Found entity 1: InstFetch_tb" {  } { { "tbs/InstFetch_tb.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/tbs/InstFetch_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbs/instdecode_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tbs/instdecode_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstDecode_tb " "Found entity 1: InstDecode_tb" {  } { { "tbs/InstDecode_tb.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/tbs/InstDecode_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbs/exec_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tbs/exec_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exec_tb " "Found entity 1: Exec_tb" {  } { { "tbs/Exec_tb.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/tbs/Exec_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exec.v 1 1 " "Found 1 design units, including 1 entities, in source file exec.v" { { "Info" "ISGN_ENTITY_NAME" "1 Exec " "Found entity 1: Exec" {  } { { "Exec.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/Exec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instfetch.v 1 1 " "Found 1 design units, including 1 entities, in source file instfetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstFetch " "Found entity 1: InstFetch" {  } { { "InstFetch.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstFetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeproc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipeproc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pipeproc " "Found entity 1: pipeproc" {  } { { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710603 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "InstDecode.v(72) " "Verilog HDL information at InstDecode.v(72): always construct contains both blocking and non-blocking assignments" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 72 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1529008710603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instdecode.v 1 1 " "Found 1 design units, including 1 entities, in source file instdecode.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstDecode " "Found entity 1: InstDecode" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memacc.v 1 1 " "Found 1 design units, including 1 entities, in source file memacc.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemAcc " "Found entity 1: MemAcc" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "writeback.v 1 1 " "Found 1 design units, including 1 entities, in source file writeback.v" { { "Info" "ISGN_ENTITY_NAME" "1 WriteBack " "Found entity 1: WriteBack" {  } { { "WriteBack.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_buffers.v 1 1 " "Found 1 design units, including 1 entities, in source file pll_buffers.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_buffers " "Found entity 1: pll_buffers" {  } { { "pll_buffers.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/pll_buffers.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_dados.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_dados.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dados " "Found entity 1: seg_dados" {  } { { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg_programa.v 1 1 " "Found 1 design units, including 1 entities, in source file seg_programa.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_programa " "Found entity 1: seg_programa" {  } { { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710618 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pipeproc " "Elaborating entity \"pipeproc\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1529008710681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_buffers pll_buffers:inst " "Elaborating entity \"pll_buffers\" for hierarchy \"pll_buffers:inst\"" {  } { { "pipeproc.bdf" "inst" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { 648 120 360 800 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008710697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_buffers:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_buffers:inst\|altpll:altpll_component\"" {  } { { "pll_buffers.v" "altpll_component" { Text "C:/Users/loic/Documents/GitHub/lab4/src/pll_buffers.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008710743 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_buffers:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_buffers:inst\|altpll:altpll_component\"" {  } { { "pll_buffers.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/pll_buffers.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008710743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_buffers:inst\|altpll:altpll_component " "Instantiated megafunction \"pll_buffers:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_buffers " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_buffers\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710743 ""}  } { { "pll_buffers.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/pll_buffers.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529008710743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_buffers_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_buffers_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_buffers_altpll " "Found entity 1: pll_buffers_altpll" {  } { { "db/pll_buffers_altpll.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/pll_buffers_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710806 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_buffers_altpll pll_buffers:inst\|altpll:altpll_component\|pll_buffers_altpll:auto_generated " "Elaborating entity \"pll_buffers_altpll\" for hierarchy \"pll_buffers:inst\|altpll:altpll_component\|pll_buffers_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008710806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dados seg_dados:inst1 " "Elaborating entity \"seg_dados\" for hierarchy \"seg_dados:inst1\"" {  } { { "pipeproc.bdf" "inst1" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008710806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram seg_dados:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"seg_dados:inst1\|altsyncram:altsyncram_component\"" {  } { { "seg_dados.v" "altsyncram_component" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008710853 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_dados:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"seg_dados:inst1\|altsyncram:altsyncram_component\"" {  } { { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008710853 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_dados:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"seg_dados:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1000 " "Parameter \"numwords_a\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710853 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008710853 ""}  } { { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529008710853 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cif1 " "Found entity 1: altsyncram_cif1" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008710915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cif1 seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated " "Elaborating entity \"altsyncram_cif1\" for hierarchy \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008710915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstFetch InstFetch:inst3 " "Elaborating entity \"InstFetch\" for hierarchy \"InstFetch:inst3\"" {  } { { "pipeproc.bdf" "inst3" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -344 856 1112 -200 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008710931 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST InstFetch.v(29) " "Verilog HDL Always Construct warning at InstFetch.v(29): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "InstFetch.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstFetch.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710931 "|pipeproc|InstFetch:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 InstFetch.v(58) " "Verilog HDL assignment warning at InstFetch.v(58): truncated value with size 32 to match size of target (16)" {  } { { "InstFetch.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstFetch.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710931 "|pipeproc|InstFetch:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST InstFetch.v(67) " "Verilog HDL Always Construct warning at InstFetch.v(67): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "InstFetch.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstFetch.v" 67 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710931 "|pipeproc|InstFetch:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC InstFetch.v(72) " "Verilog HDL Always Construct warning at InstFetch.v(72): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "InstFetch.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstFetch.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710931 "|pipeproc|InstFetch:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC InstFetch.v(78) " "Verilog HDL Always Construct warning at InstFetch.v(78): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "InstFetch.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstFetch.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710931 "|pipeproc|InstFetch:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "PC InstFetch.v(83) " "Verilog HDL Always Construct warning at InstFetch.v(83): variable \"PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "InstFetch.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstFetch.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710931 "|pipeproc|InstFetch:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MEM_OUT InstFetch.v(85) " "Verilog HDL Always Construct warning at InstFetch.v(85): variable \"MEM_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "InstFetch.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstFetch.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710931 "|pipeproc|InstFetch:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Exec Exec:inst5 " "Elaborating entity \"Exec\" for hierarchy \"Exec:inst5\"" {  } { { "pipeproc.bdf" "inst5" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -456 2560 2864 -248 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008710931 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST Exec.v(68) " "Verilog HDL Always Construct warning at Exec.v(68): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Exec.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/Exec.v" 68 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710947 "|pipeproc|Exec:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST Exec.v(116) " "Verilog HDL Always Construct warning at Exec.v(116): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Exec.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/Exec.v" 116 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710947 "|pipeproc|Exec:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN Exec.v(143) " "Verilog HDL Always Construct warning at Exec.v(143): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Exec.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/Exec.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710947 "|pipeproc|Exec:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADDR_REG_IN Exec.v(144) " "Verilog HDL Always Construct warning at Exec.v(144): variable \"ADDR_REG_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Exec.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/Exec.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710947 "|pipeproc|Exec:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPT_BIT_IN Exec.v(145) " "Verilog HDL Always Construct warning at Exec.v(145): variable \"OPT_BIT_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Exec.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/Exec.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710947 "|pipeproc|Exec:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN Exec.v(149) " "Verilog HDL Always Construct warning at Exec.v(149): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Exec.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/Exec.v" 149 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710947 "|pipeproc|Exec:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPT_BIT_IN Exec.v(151) " "Verilog HDL Always Construct warning at Exec.v(151): variable \"OPT_BIT_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Exec.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/Exec.v" 151 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710947 "|pipeproc|Exec:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN Exec.v(152) " "Verilog HDL Always Construct warning at Exec.v(152): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Exec.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/Exec.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710947 "|pipeproc|Exec:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN Exec.v(153) " "Verilog HDL Always Construct warning at Exec.v(153): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Exec.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/Exec.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710947 "|pipeproc|Exec:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN Exec.v(155) " "Verilog HDL Always Construct warning at Exec.v(155): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Exec.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/Exec.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710947 "|pipeproc|Exec:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RFLAGS Exec.v(155) " "Verilog HDL Always Construct warning at Exec.v(155): variable \"RFLAGS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Exec.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/Exec.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710947 "|pipeproc|Exec:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_B Exec.v(155) " "Verilog HDL Always Construct warning at Exec.v(155): variable \"REG_B\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Exec.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/Exec.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710947 "|pipeproc|Exec:inst5"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPT_BIT_IN Exec.v(155) " "Verilog HDL Always Construct warning at Exec.v(155): variable \"OPT_BIT_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Exec.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/Exec.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710947 "|pipeproc|Exec:inst5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID_EX ID_EX:inst17 " "Elaborating entity \"ID_EX\" for hierarchy \"ID_EX:inst17\"" {  } { { "pipeproc.bdf" "inst17" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -416 2088 2392 -240 "inst17" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST ID_EX.v(36) " "Verilog HDL Always Construct warning at ID_EX.v(36): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 36 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST ID_EX.v(78) " "Verilog HDL Always Construct warning at ID_EX.v(78): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_A_OUT ID_EX.v(79) " "Verilog HDL Always Construct warning at ID_EX.v(79): variable \"REG_A_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_B_OUT ID_EX.v(80) " "Verilog HDL Always Construct warning at ID_EX.v(80): variable \"REG_B_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMM_OUT ID_EX.v(81) " "Verilog HDL Always Construct warning at ID_EX.v(81): variable \"IMM_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NPC_OUT_OUT ID_EX.v(82) " "Verilog HDL Always Construct warning at ID_EX.v(82): variable \"NPC_OUT_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_OUT ID_EX.v(83) " "Verilog HDL Always Construct warning at ID_EX.v(83): variable \"OPCD_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPT_BIT ID_EX.v(84) " "Verilog HDL Always Construct warning at ID_EX.v(84): variable \"OPT_BIT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADDR_REG_OUT ID_EX.v(85) " "Verilog HDL Always Construct warning at ID_EX.v(85): variable \"ADDR_REG_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_A_IN ID_EX.v(87) " "Verilog HDL Always Construct warning at ID_EX.v(87): variable \"REG_A_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "REG_B_IN ID_EX.v(88) " "Verilog HDL Always Construct warning at ID_EX.v(88): variable \"REG_B_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IMM_IN ID_EX.v(89) " "Verilog HDL Always Construct warning at ID_EX.v(89): variable \"IMM_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NPC_OUT_IN ID_EX.v(90) " "Verilog HDL Always Construct warning at ID_EX.v(90): variable \"NPC_OUT_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 90 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN ID_EX.v(91) " "Verilog HDL Always Construct warning at ID_EX.v(91): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 91 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN ID_EX.v(92) " "Verilog HDL Always Construct warning at ID_EX.v(92): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 92 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADDR_REG_IN ID_EX.v(93) " "Verilog HDL Always Construct warning at ID_EX.v(93): variable \"ADDR_REG_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 93 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "REG_A_OUT ID_EX.v(76) " "Verilog HDL Always Construct warning at ID_EX.v(76): inferring latch(es) for variable \"REG_A_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "REG_B_OUT ID_EX.v(76) " "Verilog HDL Always Construct warning at ID_EX.v(76): inferring latch(es) for variable \"REG_B_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IMM_OUT ID_EX.v(76) " "Verilog HDL Always Construct warning at ID_EX.v(76): inferring latch(es) for variable \"IMM_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NPC_OUT_OUT ID_EX.v(76) " "Verilog HDL Always Construct warning at ID_EX.v(76): inferring latch(es) for variable \"NPC_OUT_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OPCD_OUT ID_EX.v(76) " "Verilog HDL Always Construct warning at ID_EX.v(76): inferring latch(es) for variable \"OPCD_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OPT_BIT ID_EX.v(76) " "Verilog HDL Always Construct warning at ID_EX.v(76): inferring latch(es) for variable \"OPT_BIT\", which holds its previous value in one or more paths through the always construct" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADDR_REG_OUT ID_EX.v(76) " "Verilog HDL Always Construct warning at ID_EX.v(76): inferring latch(es) for variable \"ADDR_REG_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 76 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_REG_OUT\[0\] ID_EX.v(97) " "Inferred latch for \"ADDR_REG_OUT\[0\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_REG_OUT\[1\] ID_EX.v(97) " "Inferred latch for \"ADDR_REG_OUT\[1\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_REG_OUT\[2\] ID_EX.v(97) " "Inferred latch for \"ADDR_REG_OUT\[2\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_REG_OUT\[3\] ID_EX.v(97) " "Inferred latch for \"ADDR_REG_OUT\[3\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_REG_OUT\[4\] ID_EX.v(97) " "Inferred latch for \"ADDR_REG_OUT\[4\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPT_BIT ID_EX.v(97) " "Inferred latch for \"OPT_BIT\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPCD_OUT\[0\] ID_EX.v(97) " "Inferred latch for \"OPCD_OUT\[0\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPCD_OUT\[1\] ID_EX.v(97) " "Inferred latch for \"OPCD_OUT\[1\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPCD_OUT\[2\] ID_EX.v(97) " "Inferred latch for \"OPCD_OUT\[2\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPCD_OUT\[3\] ID_EX.v(97) " "Inferred latch for \"OPCD_OUT\[3\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPCD_OUT\[4\] ID_EX.v(97) " "Inferred latch for \"OPCD_OUT\[4\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT_OUT\[0\] ID_EX.v(97) " "Inferred latch for \"NPC_OUT_OUT\[0\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT_OUT\[1\] ID_EX.v(97) " "Inferred latch for \"NPC_OUT_OUT\[1\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT_OUT\[2\] ID_EX.v(97) " "Inferred latch for \"NPC_OUT_OUT\[2\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT_OUT\[3\] ID_EX.v(97) " "Inferred latch for \"NPC_OUT_OUT\[3\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT_OUT\[4\] ID_EX.v(97) " "Inferred latch for \"NPC_OUT_OUT\[4\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT_OUT\[5\] ID_EX.v(97) " "Inferred latch for \"NPC_OUT_OUT\[5\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT_OUT\[6\] ID_EX.v(97) " "Inferred latch for \"NPC_OUT_OUT\[6\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT_OUT\[7\] ID_EX.v(97) " "Inferred latch for \"NPC_OUT_OUT\[7\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT_OUT\[8\] ID_EX.v(97) " "Inferred latch for \"NPC_OUT_OUT\[8\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT_OUT\[9\] ID_EX.v(97) " "Inferred latch for \"NPC_OUT_OUT\[9\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT_OUT\[10\] ID_EX.v(97) " "Inferred latch for \"NPC_OUT_OUT\[10\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT_OUT\[11\] ID_EX.v(97) " "Inferred latch for \"NPC_OUT_OUT\[11\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT_OUT\[12\] ID_EX.v(97) " "Inferred latch for \"NPC_OUT_OUT\[12\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT_OUT\[13\] ID_EX.v(97) " "Inferred latch for \"NPC_OUT_OUT\[13\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT_OUT\[14\] ID_EX.v(97) " "Inferred latch for \"NPC_OUT_OUT\[14\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT_OUT\[15\] ID_EX.v(97) " "Inferred latch for \"NPC_OUT_OUT\[15\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OUT\[0\] ID_EX.v(97) " "Inferred latch for \"IMM_OUT\[0\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OUT\[1\] ID_EX.v(97) " "Inferred latch for \"IMM_OUT\[1\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OUT\[2\] ID_EX.v(97) " "Inferred latch for \"IMM_OUT\[2\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OUT\[3\] ID_EX.v(97) " "Inferred latch for \"IMM_OUT\[3\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OUT\[4\] ID_EX.v(97) " "Inferred latch for \"IMM_OUT\[4\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OUT\[5\] ID_EX.v(97) " "Inferred latch for \"IMM_OUT\[5\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OUT\[6\] ID_EX.v(97) " "Inferred latch for \"IMM_OUT\[6\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OUT\[7\] ID_EX.v(97) " "Inferred latch for \"IMM_OUT\[7\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OUT\[8\] ID_EX.v(97) " "Inferred latch for \"IMM_OUT\[8\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OUT\[9\] ID_EX.v(97) " "Inferred latch for \"IMM_OUT\[9\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OUT\[10\] ID_EX.v(97) " "Inferred latch for \"IMM_OUT\[10\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OUT\[11\] ID_EX.v(97) " "Inferred latch for \"IMM_OUT\[11\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OUT\[12\] ID_EX.v(97) " "Inferred latch for \"IMM_OUT\[12\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OUT\[13\] ID_EX.v(97) " "Inferred latch for \"IMM_OUT\[13\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OUT\[14\] ID_EX.v(97) " "Inferred latch for \"IMM_OUT\[14\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IMM_OUT\[15\] ID_EX.v(97) " "Inferred latch for \"IMM_OUT\[15\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B_OUT\[0\] ID_EX.v(97) " "Inferred latch for \"REG_B_OUT\[0\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B_OUT\[1\] ID_EX.v(97) " "Inferred latch for \"REG_B_OUT\[1\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B_OUT\[2\] ID_EX.v(97) " "Inferred latch for \"REG_B_OUT\[2\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B_OUT\[3\] ID_EX.v(97) " "Inferred latch for \"REG_B_OUT\[3\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B_OUT\[4\] ID_EX.v(97) " "Inferred latch for \"REG_B_OUT\[4\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B_OUT\[5\] ID_EX.v(97) " "Inferred latch for \"REG_B_OUT\[5\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B_OUT\[6\] ID_EX.v(97) " "Inferred latch for \"REG_B_OUT\[6\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B_OUT\[7\] ID_EX.v(97) " "Inferred latch for \"REG_B_OUT\[7\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B_OUT\[8\] ID_EX.v(97) " "Inferred latch for \"REG_B_OUT\[8\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B_OUT\[9\] ID_EX.v(97) " "Inferred latch for \"REG_B_OUT\[9\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B_OUT\[10\] ID_EX.v(97) " "Inferred latch for \"REG_B_OUT\[10\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B_OUT\[11\] ID_EX.v(97) " "Inferred latch for \"REG_B_OUT\[11\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B_OUT\[12\] ID_EX.v(97) " "Inferred latch for \"REG_B_OUT\[12\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B_OUT\[13\] ID_EX.v(97) " "Inferred latch for \"REG_B_OUT\[13\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B_OUT\[14\] ID_EX.v(97) " "Inferred latch for \"REG_B_OUT\[14\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_B_OUT\[15\] ID_EX.v(97) " "Inferred latch for \"REG_B_OUT\[15\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A_OUT\[0\] ID_EX.v(97) " "Inferred latch for \"REG_A_OUT\[0\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A_OUT\[1\] ID_EX.v(97) " "Inferred latch for \"REG_A_OUT\[1\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A_OUT\[2\] ID_EX.v(97) " "Inferred latch for \"REG_A_OUT\[2\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A_OUT\[3\] ID_EX.v(97) " "Inferred latch for \"REG_A_OUT\[3\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A_OUT\[4\] ID_EX.v(97) " "Inferred latch for \"REG_A_OUT\[4\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A_OUT\[5\] ID_EX.v(97) " "Inferred latch for \"REG_A_OUT\[5\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A_OUT\[6\] ID_EX.v(97) " "Inferred latch for \"REG_A_OUT\[6\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A_OUT\[7\] ID_EX.v(97) " "Inferred latch for \"REG_A_OUT\[7\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A_OUT\[8\] ID_EX.v(97) " "Inferred latch for \"REG_A_OUT\[8\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A_OUT\[9\] ID_EX.v(97) " "Inferred latch for \"REG_A_OUT\[9\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A_OUT\[10\] ID_EX.v(97) " "Inferred latch for \"REG_A_OUT\[10\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A_OUT\[11\] ID_EX.v(97) " "Inferred latch for \"REG_A_OUT\[11\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A_OUT\[12\] ID_EX.v(97) " "Inferred latch for \"REG_A_OUT\[12\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A_OUT\[13\] ID_EX.v(97) " "Inferred latch for \"REG_A_OUT\[13\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A_OUT\[14\] ID_EX.v(97) " "Inferred latch for \"REG_A_OUT\[14\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "REG_A_OUT\[15\] ID_EX.v(97) " "Inferred latch for \"REG_A_OUT\[15\]\" at ID_EX.v(97)" {  } { { "buffers/ID_EX.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/ID_EX.v" 97 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710962 "|pipeproc|ID_EX:inst17"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IF_ID IF_ID:inst8 " "Elaborating entity \"IF_ID\" for hierarchy \"IF_ID:inst8\"" {  } { { "pipeproc.bdf" "inst8" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -376 1224 1456 -264 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST IF_ID.v(34) " "Verilog HDL Always Construct warning at IF_ID.v(34): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 34 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST IF_ID.v(84) " "Verilog HDL Always Construct warning at IF_ID.v(84): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR_OUT IF_ID.v(85) " "Verilog HDL Always Construct warning at IF_ID.v(85): variable \"IR_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NPC_OUT IF_ID.v(86) " "Verilog HDL Always Construct warning at IF_ID.v(86): variable \"NPC_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "IR IF_ID.v(88) " "Verilog HDL Always Construct warning at IF_ID.v(88): variable \"IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "NPC IF_ID.v(89) " "Verilog HDL Always Construct warning at IF_ID.v(89): variable \"NPC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "IR_OUT IF_ID.v(82) " "Verilog HDL Always Construct warning at IF_ID.v(82): inferring latch(es) for variable \"IR_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NPC_OUT IF_ID.v(82) " "Verilog HDL Always Construct warning at IF_ID.v(82): inferring latch(es) for variable \"NPC_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 82 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT\[0\] IF_ID.v(93) " "Inferred latch for \"NPC_OUT\[0\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT\[1\] IF_ID.v(93) " "Inferred latch for \"NPC_OUT\[1\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT\[2\] IF_ID.v(93) " "Inferred latch for \"NPC_OUT\[2\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT\[3\] IF_ID.v(93) " "Inferred latch for \"NPC_OUT\[3\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT\[4\] IF_ID.v(93) " "Inferred latch for \"NPC_OUT\[4\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT\[5\] IF_ID.v(93) " "Inferred latch for \"NPC_OUT\[5\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT\[6\] IF_ID.v(93) " "Inferred latch for \"NPC_OUT\[6\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT\[7\] IF_ID.v(93) " "Inferred latch for \"NPC_OUT\[7\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT\[8\] IF_ID.v(93) " "Inferred latch for \"NPC_OUT\[8\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT\[9\] IF_ID.v(93) " "Inferred latch for \"NPC_OUT\[9\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT\[10\] IF_ID.v(93) " "Inferred latch for \"NPC_OUT\[10\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT\[11\] IF_ID.v(93) " "Inferred latch for \"NPC_OUT\[11\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT\[12\] IF_ID.v(93) " "Inferred latch for \"NPC_OUT\[12\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT\[13\] IF_ID.v(93) " "Inferred latch for \"NPC_OUT\[13\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT\[14\] IF_ID.v(93) " "Inferred latch for \"NPC_OUT\[14\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC_OUT\[15\] IF_ID.v(93) " "Inferred latch for \"NPC_OUT\[15\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[0\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[0\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[1\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[1\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[2\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[2\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[3\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[3\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[4\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[4\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[5\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[5\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[6\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[6\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[7\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[7\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[8\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[8\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[9\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[9\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[10\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[10\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[11\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[11\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[12\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[12\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[13\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[13\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[14\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[14\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[15\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[15\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[16\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[16\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[17\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[17\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[18\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[18\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[19\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[19\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[20\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[20\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[21\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[21\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[22\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[22\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[23\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[23\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[24\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[24\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[25\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[25\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[26\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[26\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[27\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[27\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[28\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[28\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[29\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[29\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[30\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[30\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "IR_OUT\[31\] IF_ID.v(93) " "Inferred latch for \"IR_OUT\[31\]\" at IF_ID.v(93)" {  } { { "buffers/IF_ID.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/IF_ID.v" 93 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008710978 "|pipeproc|IF_ID:inst8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstDecode InstDecode:inst4 " "Elaborating entity \"InstDecode\" for hierarchy \"InstDecode:inst4\"" {  } { { "pipeproc.bdf" "inst4" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -392 1640 1920 -184 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(245) " "Verilog HDL assignment warning at InstDecode.v(245): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(246) " "Verilog HDL assignment warning at InstDecode.v(246): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(247) " "Verilog HDL assignment warning at InstDecode.v(247): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(248) " "Verilog HDL assignment warning at InstDecode.v(248): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(249) " "Verilog HDL assignment warning at InstDecode.v(249): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(250) " "Verilog HDL assignment warning at InstDecode.v(250): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(251) " "Verilog HDL assignment warning at InstDecode.v(251): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(252) " "Verilog HDL assignment warning at InstDecode.v(252): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(253) " "Verilog HDL assignment warning at InstDecode.v(253): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(254) " "Verilog HDL assignment warning at InstDecode.v(254): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(255) " "Verilog HDL assignment warning at InstDecode.v(255): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(256) " "Verilog HDL assignment warning at InstDecode.v(256): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(257) " "Verilog HDL assignment warning at InstDecode.v(257): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(258) " "Verilog HDL assignment warning at InstDecode.v(258): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(259) " "Verilog HDL assignment warning at InstDecode.v(259): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(260) " "Verilog HDL assignment warning at InstDecode.v(260): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(261) " "Verilog HDL assignment warning at InstDecode.v(261): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(262) " "Verilog HDL assignment warning at InstDecode.v(262): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(263) " "Verilog HDL assignment warning at InstDecode.v(263): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(264) " "Verilog HDL assignment warning at InstDecode.v(264): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(265) " "Verilog HDL assignment warning at InstDecode.v(265): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(266) " "Verilog HDL assignment warning at InstDecode.v(266): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(267) " "Verilog HDL assignment warning at InstDecode.v(267): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(268) " "Verilog HDL assignment warning at InstDecode.v(268): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(269) " "Verilog HDL assignment warning at InstDecode.v(269): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(270) " "Verilog HDL assignment warning at InstDecode.v(270): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(271) " "Verilog HDL assignment warning at InstDecode.v(271): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(272) " "Verilog HDL assignment warning at InstDecode.v(272): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(273) " "Verilog HDL assignment warning at InstDecode.v(273): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008710993 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(274) " "Verilog HDL assignment warning at InstDecode.v(274): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008711009 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(275) " "Verilog HDL assignment warning at InstDecode.v(275): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008711009 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 InstDecode.v(276) " "Verilog HDL assignment warning at InstDecode.v(276): truncated value with size 32 to match size of target (3)" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008711009 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "InstDecode.v(343) " "Verilog HDL Case Statement warning at InstDecode.v(343): incomplete case statement has no default case item" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 343 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1529008711009 "|pipeproc|InstDecode:inst4"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "InstDecode.v(363) " "Verilog HDL Case Statement warning at InstDecode.v(363): incomplete case statement has no default case item" {  } { { "InstDecode.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/InstDecode.v" 363 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1529008711009 "|pipeproc|InstDecode:inst4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WriteBack WriteBack:inst7 " "Elaborating entity \"WriteBack\" for hierarchy \"WriteBack:inst7\"" {  } { { "pipeproc.bdf" "inst7" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -376 4608 4912 -232 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST WriteBack.v(47) " "Verilog HDL Always Construct warning at WriteBack.v(47): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WriteBack.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|WriteBack:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST WriteBack.v(77) " "Verilog HDL Always Construct warning at WriteBack.v(77): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WriteBack.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|WriteBack:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA_IN WriteBack.v(78) " "Verilog HDL Always Construct warning at WriteBack.v(78): variable \"DATA_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WriteBack.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|WriteBack:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADDR_REG_IN WriteBack.v(79) " "Verilog HDL Always Construct warning at WriteBack.v(79): variable \"ADDR_REG_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WriteBack.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|WriteBack:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN WriteBack.v(80) " "Verilog HDL Always Construct warning at WriteBack.v(80): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WriteBack.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|WriteBack:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN WriteBack.v(81) " "Verilog HDL Always Construct warning at WriteBack.v(81): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WriteBack.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|WriteBack:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN WriteBack.v(82) " "Verilog HDL Always Construct warning at WriteBack.v(82): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WriteBack.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v" 82 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|WriteBack:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN WriteBack.v(83) " "Verilog HDL Always Construct warning at WriteBack.v(83): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WriteBack.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v" 83 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|WriteBack:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN WriteBack.v(84) " "Verilog HDL Always Construct warning at WriteBack.v(84): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WriteBack.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|WriteBack:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN WriteBack.v(85) " "Verilog HDL Always Construct warning at WriteBack.v(85): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WriteBack.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|WriteBack:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN WriteBack.v(86) " "Verilog HDL Always Construct warning at WriteBack.v(86): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WriteBack.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v" 86 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|WriteBack:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN WriteBack.v(87) " "Verilog HDL Always Construct warning at WriteBack.v(87): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WriteBack.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v" 87 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|WriteBack:inst7"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN WriteBack.v(88) " "Verilog HDL Always Construct warning at WriteBack.v(88): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "WriteBack.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/WriteBack.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|WriteBack:inst7"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MA_WB MA_WB:inst11 " "Elaborating entity \"MA_WB\" for hierarchy \"MA_WB:inst11\"" {  } { { "pipeproc.bdf" "inst11" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -432 4040 4392 -288 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST MA_WB.v(39) " "Verilog HDL Always Construct warning at MA_WB.v(39): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST MA_WB.v(95) " "Verilog HDL Always Construct warning at MA_WB.v(95): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA_OUT_OUT MA_WB.v(96) " "Verilog HDL Always Construct warning at MA_WB.v(96): variable \"DATA_OUT_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_OUT_OUT MA_WB.v(97) " "Verilog HDL Always Construct warning at MA_WB.v(97): variable \"OPCD_OUT_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADDR_REG_OUT_OUT MA_WB.v(98) " "Verilog HDL Always Construct warning at MA_WB.v(98): variable \"ADDR_REG_OUT_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPT_BIT_OUT_OUT MA_WB.v(99) " "Verilog HDL Always Construct warning at MA_WB.v(99): variable \"OPT_BIT_OUT_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA_OUT MA_WB.v(101) " "Verilog HDL Always Construct warning at MA_WB.v(101): variable \"DATA_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_OUT MA_WB.v(102) " "Verilog HDL Always Construct warning at MA_WB.v(102): variable \"OPCD_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADDR_REG_OUT MA_WB.v(103) " "Verilog HDL Always Construct warning at MA_WB.v(103): variable \"ADDR_REG_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPT_BIT_OUT MA_WB.v(104) " "Verilog HDL Always Construct warning at MA_WB.v(104): variable \"OPT_BIT_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "DATA_OUT_OUT MA_WB.v(93) " "Verilog HDL Always Construct warning at MA_WB.v(93): inferring latch(es) for variable \"DATA_OUT_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OPCD_OUT_OUT MA_WB.v(93) " "Verilog HDL Always Construct warning at MA_WB.v(93): inferring latch(es) for variable \"OPCD_OUT_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADDR_REG_OUT_OUT MA_WB.v(93) " "Verilog HDL Always Construct warning at MA_WB.v(93): inferring latch(es) for variable \"ADDR_REG_OUT_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OPT_BIT_OUT_OUT MA_WB.v(93) " "Verilog HDL Always Construct warning at MA_WB.v(93): inferring latch(es) for variable \"OPT_BIT_OUT_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPT_BIT_OUT_OUT MA_WB.v(108) " "Inferred latch for \"OPT_BIT_OUT_OUT\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_REG_OUT_OUT\[0\] MA_WB.v(108) " "Inferred latch for \"ADDR_REG_OUT_OUT\[0\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_REG_OUT_OUT\[1\] MA_WB.v(108) " "Inferred latch for \"ADDR_REG_OUT_OUT\[1\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_REG_OUT_OUT\[2\] MA_WB.v(108) " "Inferred latch for \"ADDR_REG_OUT_OUT\[2\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_REG_OUT_OUT\[3\] MA_WB.v(108) " "Inferred latch for \"ADDR_REG_OUT_OUT\[3\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_REG_OUT_OUT\[4\] MA_WB.v(108) " "Inferred latch for \"ADDR_REG_OUT_OUT\[4\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPCD_OUT_OUT\[0\] MA_WB.v(108) " "Inferred latch for \"OPCD_OUT_OUT\[0\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPCD_OUT_OUT\[1\] MA_WB.v(108) " "Inferred latch for \"OPCD_OUT_OUT\[1\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPCD_OUT_OUT\[2\] MA_WB.v(108) " "Inferred latch for \"OPCD_OUT_OUT\[2\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPCD_OUT_OUT\[3\] MA_WB.v(108) " "Inferred latch for \"OPCD_OUT_OUT\[3\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPCD_OUT_OUT\[4\] MA_WB.v(108) " "Inferred latch for \"OPCD_OUT_OUT\[4\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT_OUT\[0\] MA_WB.v(108) " "Inferred latch for \"DATA_OUT_OUT\[0\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT_OUT\[1\] MA_WB.v(108) " "Inferred latch for \"DATA_OUT_OUT\[1\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT_OUT\[2\] MA_WB.v(108) " "Inferred latch for \"DATA_OUT_OUT\[2\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT_OUT\[3\] MA_WB.v(108) " "Inferred latch for \"DATA_OUT_OUT\[3\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT_OUT\[4\] MA_WB.v(108) " "Inferred latch for \"DATA_OUT_OUT\[4\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT_OUT\[5\] MA_WB.v(108) " "Inferred latch for \"DATA_OUT_OUT\[5\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711134 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT_OUT\[6\] MA_WB.v(108) " "Inferred latch for \"DATA_OUT_OUT\[6\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT_OUT\[7\] MA_WB.v(108) " "Inferred latch for \"DATA_OUT_OUT\[7\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT_OUT\[8\] MA_WB.v(108) " "Inferred latch for \"DATA_OUT_OUT\[8\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT_OUT\[9\] MA_WB.v(108) " "Inferred latch for \"DATA_OUT_OUT\[9\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT_OUT\[10\] MA_WB.v(108) " "Inferred latch for \"DATA_OUT_OUT\[10\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT_OUT\[11\] MA_WB.v(108) " "Inferred latch for \"DATA_OUT_OUT\[11\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT_OUT\[12\] MA_WB.v(108) " "Inferred latch for \"DATA_OUT_OUT\[12\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT_OUT\[13\] MA_WB.v(108) " "Inferred latch for \"DATA_OUT_OUT\[13\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT_OUT\[14\] MA_WB.v(108) " "Inferred latch for \"DATA_OUT_OUT\[14\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MA_WB:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "DATA_OUT_OUT\[15\] MA_WB.v(108) " "Inferred latch for \"DATA_OUT_OUT\[15\]\" at MA_WB.v(108)" {  } { { "buffers/MA_WB.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/MA_WB.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MA_WB:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemAcc MemAcc:inst16 " "Elaborating entity \"MemAcc\" for hierarchy \"MemAcc:inst16\"" {  } { { "pipeproc.bdf" "inst16" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -504 3576 3888 -328 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST MemAcc.v(51) " "Verilog HDL Always Construct warning at MemAcc.v(51): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 51 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST MemAcc.v(89) " "Verilog HDL Always Construct warning at MemAcc.v(89): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 89 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA MemAcc.v(101) " "Verilog HDL Always Construct warning at MemAcc.v(101): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_OUT MemAcc.v(102) " "Verilog HDL Always Construct warning at MemAcc.v(102): variable \"ALU_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 MemAcc.v(102) " "Verilog HDL assignment warning at MemAcc.v(102): truncated value with size 16 to match size of target (10)" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN MemAcc.v(103) " "Verilog HDL Always Construct warning at MemAcc.v(103): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADDR_REG_IN MemAcc.v(104) " "Verilog HDL Always Construct warning at MemAcc.v(104): variable \"ADDR_REG_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPT_BIT_IN MemAcc.v(105) " "Verilog HDL Always Construct warning at MemAcc.v(105): variable \"OPT_BIT_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA MemAcc.v(110) " "Verilog HDL Always Construct warning at MemAcc.v(110): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_OUT MemAcc.v(111) " "Verilog HDL Always Construct warning at MemAcc.v(111): variable \"ALU_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 MemAcc.v(111) " "Verilog HDL assignment warning at MemAcc.v(111): truncated value with size 16 to match size of target (10)" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN MemAcc.v(112) " "Verilog HDL Always Construct warning at MemAcc.v(112): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADDR_REG_IN MemAcc.v(113) " "Verilog HDL Always Construct warning at MemAcc.v(113): variable \"ADDR_REG_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 113 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPT_BIT_IN MemAcc.v(114) " "Verilog HDL Always Construct warning at MemAcc.v(114): variable \"OPT_BIT_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 114 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN MemAcc.v(117) " "Verilog HDL Always Construct warning at MemAcc.v(117): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPT_BIT_IN MemAcc.v(117) " "Verilog HDL Always Construct warning at MemAcc.v(117): variable \"OPT_BIT_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 117 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA MemAcc.v(121) " "Verilog HDL Always Construct warning at MemAcc.v(121): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 121 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_OUT MemAcc.v(122) " "Verilog HDL Always Construct warning at MemAcc.v(122): variable \"ALU_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 122 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 MemAcc.v(122) " "Verilog HDL assignment warning at MemAcc.v(122): truncated value with size 16 to match size of target (10)" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN MemAcc.v(123) " "Verilog HDL Always Construct warning at MemAcc.v(123): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 123 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADDR_REG_IN MemAcc.v(124) " "Verilog HDL Always Construct warning at MemAcc.v(124): variable \"ADDR_REG_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 124 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPT_BIT_IN MemAcc.v(125) " "Verilog HDL Always Construct warning at MemAcc.v(125): variable \"OPT_BIT_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 125 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA MemAcc.v(130) " "Verilog HDL Always Construct warning at MemAcc.v(130): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 130 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_OUT MemAcc.v(131) " "Verilog HDL Always Construct warning at MemAcc.v(131): variable \"ALU_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 131 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 MemAcc.v(131) " "Verilog HDL assignment warning at MemAcc.v(131): truncated value with size 16 to match size of target (10)" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN MemAcc.v(132) " "Verilog HDL Always Construct warning at MemAcc.v(132): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 132 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADDR_REG_IN MemAcc.v(133) " "Verilog HDL Always Construct warning at MemAcc.v(133): variable \"ADDR_REG_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 133 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPT_BIT_IN MemAcc.v(134) " "Verilog HDL Always Construct warning at MemAcc.v(134): variable \"OPT_BIT_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 134 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN MemAcc.v(137) " "Verilog HDL Always Construct warning at MemAcc.v(137): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 137 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA MemAcc.v(141) " "Verilog HDL Always Construct warning at MemAcc.v(141): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 141 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_OUT MemAcc.v(142) " "Verilog HDL Always Construct warning at MemAcc.v(142): variable \"ALU_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 142 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 MemAcc.v(142) " "Verilog HDL assignment warning at MemAcc.v(142): truncated value with size 16 to match size of target (10)" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN MemAcc.v(143) " "Verilog HDL Always Construct warning at MemAcc.v(143): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 143 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADDR_REG_IN MemAcc.v(144) " "Verilog HDL Always Construct warning at MemAcc.v(144): variable \"ADDR_REG_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 144 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPT_BIT_IN MemAcc.v(145) " "Verilog HDL Always Construct warning at MemAcc.v(145): variable \"OPT_BIT_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 145 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "WRITE_ENABLE MemAcc.v(146) " "Verilog HDL Always Construct warning at MemAcc.v(146): variable \"WRITE_ENABLE\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 146 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN MemAcc.v(148) " "Verilog HDL Always Construct warning at MemAcc.v(148): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 148 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA MemAcc.v(152) " "Verilog HDL Always Construct warning at MemAcc.v(152): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 152 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_OUT MemAcc.v(153) " "Verilog HDL Always Construct warning at MemAcc.v(153): variable \"ALU_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 153 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 MemAcc.v(153) " "Verilog HDL assignment warning at MemAcc.v(153): truncated value with size 16 to match size of target (10)" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN MemAcc.v(154) " "Verilog HDL Always Construct warning at MemAcc.v(154): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 154 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADDR_REG_IN MemAcc.v(155) " "Verilog HDL Always Construct warning at MemAcc.v(155): variable \"ADDR_REG_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 155 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPT_BIT_IN MemAcc.v(156) " "Verilog HDL Always Construct warning at MemAcc.v(156): variable \"OPT_BIT_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 156 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DATA MemAcc.v(161) " "Verilog HDL Always Construct warning at MemAcc.v(161): variable \"DATA\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 161 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_OUT MemAcc.v(162) " "Verilog HDL Always Construct warning at MemAcc.v(162): variable \"ALU_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 162 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 10 MemAcc.v(162) " "Verilog HDL assignment warning at MemAcc.v(162): truncated value with size 16 to match size of target (10)" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_IN MemAcc.v(163) " "Verilog HDL Always Construct warning at MemAcc.v(163): variable \"OPCD_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 163 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADDR_REG_IN MemAcc.v(164) " "Verilog HDL Always Construct warning at MemAcc.v(164): variable \"ADDR_REG_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 164 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPT_BIT_IN MemAcc.v(165) " "Verilog HDL Always Construct warning at MemAcc.v(165): variable \"OPT_BIT_IN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 165 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "WRITE_ENABLE MemAcc.v(87) " "Verilog HDL Always Construct warning at MemAcc.v(87): inferring latch(es) for variable \"WRITE_ENABLE\", which holds its previous value in one or more paths through the always construct" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "WRITE_ENABLE MemAcc.v(172) " "Inferred latch for \"WRITE_ENABLE\" at MemAcc.v(172)" {  } { { "MemAcc.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/MemAcc.v" 172 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711150 "|pipeproc|MemAcc:inst16"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX_MA EX_MA:inst10 " "Elaborating entity \"EX_MA\" for hierarchy \"EX_MA:inst10\"" {  } { { "pipeproc.bdf" "inst10" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -416 3064 3416 -272 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST EX_MA.v(39) " "Verilog HDL Always Construct warning at EX_MA.v(39): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 39 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RST EX_MA.v(95) " "Verilog HDL Always Construct warning at EX_MA.v(95): variable \"RST\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 95 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_OUT_OUT EX_MA.v(96) " "Verilog HDL Always Construct warning at EX_MA.v(96): variable \"ALU_OUT_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 96 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_OUT_OUT EX_MA.v(97) " "Verilog HDL Always Construct warning at EX_MA.v(97): variable \"OPCD_OUT_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 97 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADDR_REG_OUT_OUT EX_MA.v(98) " "Verilog HDL Always Construct warning at EX_MA.v(98): variable \"ADDR_REG_OUT_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPT_BIT_OUT_OUT EX_MA.v(99) " "Verilog HDL Always Construct warning at EX_MA.v(99): variable \"OPT_BIT_OUT_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 99 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ALU_OUT EX_MA.v(101) " "Verilog HDL Always Construct warning at EX_MA.v(101): variable \"ALU_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 101 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPCD_OUT EX_MA.v(102) " "Verilog HDL Always Construct warning at EX_MA.v(102): variable \"OPCD_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 102 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADDR_REG_OUT EX_MA.v(103) " "Verilog HDL Always Construct warning at EX_MA.v(103): variable \"ADDR_REG_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OPT_BIT_OUT EX_MA.v(104) " "Verilog HDL Always Construct warning at EX_MA.v(104): variable \"OPT_BIT_OUT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_OUT_OUT EX_MA.v(93) " "Verilog HDL Always Construct warning at EX_MA.v(93): inferring latch(es) for variable \"ALU_OUT_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OPCD_OUT_OUT EX_MA.v(93) " "Verilog HDL Always Construct warning at EX_MA.v(93): inferring latch(es) for variable \"OPCD_OUT_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ADDR_REG_OUT_OUT EX_MA.v(93) " "Verilog HDL Always Construct warning at EX_MA.v(93): inferring latch(es) for variable \"ADDR_REG_OUT_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "OPT_BIT_OUT_OUT EX_MA.v(93) " "Verilog HDL Always Construct warning at EX_MA.v(93): inferring latch(es) for variable \"OPT_BIT_OUT_OUT\", which holds its previous value in one or more paths through the always construct" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 93 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPT_BIT_OUT_OUT EX_MA.v(108) " "Inferred latch for \"OPT_BIT_OUT_OUT\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_REG_OUT_OUT\[0\] EX_MA.v(108) " "Inferred latch for \"ADDR_REG_OUT_OUT\[0\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_REG_OUT_OUT\[1\] EX_MA.v(108) " "Inferred latch for \"ADDR_REG_OUT_OUT\[1\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_REG_OUT_OUT\[2\] EX_MA.v(108) " "Inferred latch for \"ADDR_REG_OUT_OUT\[2\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_REG_OUT_OUT\[3\] EX_MA.v(108) " "Inferred latch for \"ADDR_REG_OUT_OUT\[3\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ADDR_REG_OUT_OUT\[4\] EX_MA.v(108) " "Inferred latch for \"ADDR_REG_OUT_OUT\[4\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPCD_OUT_OUT\[0\] EX_MA.v(108) " "Inferred latch for \"OPCD_OUT_OUT\[0\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPCD_OUT_OUT\[1\] EX_MA.v(108) " "Inferred latch for \"OPCD_OUT_OUT\[1\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPCD_OUT_OUT\[2\] EX_MA.v(108) " "Inferred latch for \"OPCD_OUT_OUT\[2\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPCD_OUT_OUT\[3\] EX_MA.v(108) " "Inferred latch for \"OPCD_OUT_OUT\[3\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OPCD_OUT_OUT\[4\] EX_MA.v(108) " "Inferred latch for \"OPCD_OUT_OUT\[4\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT_OUT\[0\] EX_MA.v(108) " "Inferred latch for \"ALU_OUT_OUT\[0\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT_OUT\[1\] EX_MA.v(108) " "Inferred latch for \"ALU_OUT_OUT\[1\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT_OUT\[2\] EX_MA.v(108) " "Inferred latch for \"ALU_OUT_OUT\[2\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT_OUT\[3\] EX_MA.v(108) " "Inferred latch for \"ALU_OUT_OUT\[3\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT_OUT\[4\] EX_MA.v(108) " "Inferred latch for \"ALU_OUT_OUT\[4\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT_OUT\[5\] EX_MA.v(108) " "Inferred latch for \"ALU_OUT_OUT\[5\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT_OUT\[6\] EX_MA.v(108) " "Inferred latch for \"ALU_OUT_OUT\[6\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT_OUT\[7\] EX_MA.v(108) " "Inferred latch for \"ALU_OUT_OUT\[7\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT_OUT\[8\] EX_MA.v(108) " "Inferred latch for \"ALU_OUT_OUT\[8\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT_OUT\[9\] EX_MA.v(108) " "Inferred latch for \"ALU_OUT_OUT\[9\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT_OUT\[10\] EX_MA.v(108) " "Inferred latch for \"ALU_OUT_OUT\[10\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT_OUT\[11\] EX_MA.v(108) " "Inferred latch for \"ALU_OUT_OUT\[11\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT_OUT\[12\] EX_MA.v(108) " "Inferred latch for \"ALU_OUT_OUT\[12\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT_OUT\[13\] EX_MA.v(108) " "Inferred latch for \"ALU_OUT_OUT\[13\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT_OUT\[14\] EX_MA.v(108) " "Inferred latch for \"ALU_OUT_OUT\[14\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_OUT_OUT\[15\] EX_MA.v(108) " "Inferred latch for \"ALU_OUT_OUT\[15\]\" at EX_MA.v(108)" {  } { { "buffers/EX_MA.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/buffers/EX_MA.v" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711165 "|pipeproc|EX_MA:inst10"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_programa seg_programa:inst2 " "Elaborating entity \"seg_programa\" for hierarchy \"seg_programa:inst2\"" {  } { { "pipeproc.bdf" "inst2" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -288 3648 3864 -160 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008711181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram seg_programa:inst2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"seg_programa:inst2\|altsyncram:altsyncram_component\"" {  } { { "seg_programa.v" "altsyncram_component" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008711197 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_programa:inst2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"seg_programa:inst2\|altsyncram:altsyncram_component\"" {  } { { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008711197 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_programa:inst2\|altsyncram:altsyncram_component " "Instantiated megafunction \"seg_programa:inst2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008711197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008711197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008711197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008711197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008711197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1000 " "Parameter \"numwords_a\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008711197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008711197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008711197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008711197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008711197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008711197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008711197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008711197 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1529008711197 ""}  } { { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1529008711197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_eif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_eif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_eif1 " "Found entity 1: altsyncram_eif1" {  } { { "db/altsyncram_eif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1529008711243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_eif1 seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated " "Elaborating entity \"altsyncram_eif1\" for hierarchy \"seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008711243 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[0\] " "Synthesized away node \"seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_eif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -288 3648 3864 -160 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[1\] " "Synthesized away node \"seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_eif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -288 3648 3864 -160 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[2\] " "Synthesized away node \"seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_eif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -288 3648 3864 -160 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[3\] " "Synthesized away node \"seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_eif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -288 3648 3864 -160 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[4\] " "Synthesized away node \"seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_eif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -288 3648 3864 -160 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[5\] " "Synthesized away node \"seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_eif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -288 3648 3864 -160 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[6\] " "Synthesized away node \"seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_eif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -288 3648 3864 -160 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[7\] " "Synthesized away node \"seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_eif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -288 3648 3864 -160 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[8\] " "Synthesized away node \"seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_eif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -288 3648 3864 -160 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[9\] " "Synthesized away node \"seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_eif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -288 3648 3864 -160 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[10\] " "Synthesized away node \"seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_eif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -288 3648 3864 -160 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[11\] " "Synthesized away node \"seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_eif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -288 3648 3864 -160 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[12\] " "Synthesized away node \"seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_eif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -288 3648 3864 -160 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[13\] " "Synthesized away node \"seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_eif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -288 3648 3864 -160 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[14\] " "Synthesized away node \"seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_eif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -288 3648 3864 -160 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[15\] " "Synthesized away node \"seg_programa:inst2\|altsyncram:altsyncram_component\|altsyncram_eif1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_eif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_eif1.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_programa.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_programa.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -288 3648 3864 -160 "inst2" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_programa:inst2|altsyncram:altsyncram_component|altsyncram_eif1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[0\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[1\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 59 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[2\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 82 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[3\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 105 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[4\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 128 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[5\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 151 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[6\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[7\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 197 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[8\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 220 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[9\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 243 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[10\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 266 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[11\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 289 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[12\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 312 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[13\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 335 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[14\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 358 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[15\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 381 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[16\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 404 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[17\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 427 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[18\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 450 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[19\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[20\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[21\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 519 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[22\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 542 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[23\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[24\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 588 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[25\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[26\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 634 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[27\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 657 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[28\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 680 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[29\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 703 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[30\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 726 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[31\] " "Synthesized away node \"seg_dados:inst1\|altsyncram:altsyncram_component\|altsyncram_cif1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_cif1.tdf" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/altsyncram_cif1.tdf" 749 2 0 } } { "altsyncram.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "seg_dados.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/seg_dados.v" 85 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { -128 864 1080 0 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711431 "|pipeproc|seg_dados:inst1|altsyncram:altsyncram_component|altsyncram_cif1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1529008711431 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1529008711431 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll_buffers:inst\|altpll:altpll_component\|pll_buffers_altpll:auto_generated\|wire_pll1_clk\[0\] " "Synthesized away node \"pll_buffers:inst\|altpll:altpll_component\|pll_buffers_altpll:auto_generated\|wire_pll1_clk\[0\]\"" {  } { { "db/pll_buffers_altpll.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/db/pll_buffers_altpll.v" 77 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } } { "pll_buffers.v" "" { Text "C:/Users/loic/Documents/GitHub/lab4/src/pll_buffers.v" 90 0 0 } } { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { 648 120 360 800 "inst" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711587 "|pipeproc|pll_buffers:inst|altpll:altpll_component|pll_buffers_altpll:auto_generated|pll1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1529008711587 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1529008711587 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "851 " "851 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1529008711712 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/loic/Documents/GitHub/lab4/src/output_files/pipeproc.map.smsg " "Generated suppressed messages file C:/Users/loic/Documents/GitHub/lab4/src/output_files/pipeproc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711806 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1529008711884 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1529008711884 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RST " "No output dependent on input pin \"RST\"" {  } { { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { 824 -96 80 840 "RST" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711931 "|pipeproc|RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLK " "No output dependent on input pin \"CLK\"" {  } { { "pipeproc.bdf" "" { Schematic "C:/Users/loic/Documents/GitHub/lab4/src/pipeproc.bdf" { { 608 -88 88 624 "CLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1529008711931 "|pipeproc|CLK"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1529008711931 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1529008711931 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1529008711931 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1529008711931 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 233 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 233 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1529008711978 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 14 17:38:31 2018 " "Processing ended: Thu Jun 14 17:38:31 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1529008711978 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1529008711978 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1529008711978 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1529008711978 ""}
