0.7
2020.2
Oct 19 2021
02:56:52
/home/agustin/Escritorio/Verification/Part 1/Section 7/interface/interface.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
/home/agustin/Escritorio/Verification/Part 1/Section 7/interface/interface.srcs/sim_1/new/tb10.sv,1690557335,systemVerilog,,,,$unit_tb10_sv;add_if;tb10,,uvm,,,,,,
/home/agustin/Escritorio/Verification/Part 1/Section 7/interface/interface.srcs/sim_1/new/tb11.sv,1690558878,systemVerilog,,,,tb11;top_if,,uvm,,,,,,
/home/agustin/Escritorio/Verification/Part 1/Section 7/interface/interface.srcs/sources_1/new/add.sv,1690479054,systemVerilog,/home/agustin/Escritorio/Verification/Part 1/Section 7/interface/interface.srcs/sim_1/new/tb8.sv,/home/agustin/Escritorio/Verification/Part 1/Section 7/interface/interface.srcs/sim_1/new/tb9.sv,,$unit_add_sv;add,,uvm,,,,,,
/home/agustin/Escritorio/Verification/Part 1/Section 7/interface/interface.srcs/sources_1/new/top_mul.sv,1690557588,systemVerilog,/home/agustin/Escritorio/Verification/Part 1/Section 7/interface/interface.srcs/sim_1/new/tb11.sv,/home/agustin/Escritorio/Verification/Part 1/Section 7/interface/interface.srcs/sim_1/new/tb11.sv,,$unit_top_mul_sv;top_mul,,uvm,,,,,,
