/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.24
Hash     : a533563
Date     : Jul  9 2024
Type     : Engineering
Log Time   : Tue Jul  9 07:52:15 2024 GMT
#Timing report of worst 2 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 6

#Path 1
Startpoint: en.inpad[0] (.input at (51,44) clocked by clk)
Endpoint  : out:data_o.outpad[0] (.output at (49,44) clocked by clk)
Path Type : setup

Point                                                                      Incr      Path
-----------------------------------------------------------------------------------------
clock clk (rise edge)                      0.000     0.000
clock source latency                                                      0.000     0.000
input external delay                                                      1.000     1.000
en.inpad[0] (.input at (51,44))                                 0.000     1.000
| (intra 'io' routing)                                                    0.894     1.894
| (inter-block routing)                                                   0.399     2.294
| (intra 'clb' routing)                                                   0.085     2.379
data_o.in[0] (.names at (50,41))                                0.000     2.379
| (primitive '.names' combinational delay)                                0.218     2.597
data_o.out[0] (.names at (50,41))                               0.000     2.597
| (intra 'clb' routing)                                                   0.000     2.597
| (inter-block routing)                                                   0.399     2.997
| (intra 'io' routing)                                                    0.733     3.729
out:data_o.outpad[0] (.output at (49,44))                       0.000     3.729
data arrival time                                                                   3.729

clock clk (rise edge)                     10.000    10.000
clock source latency                                                      0.000    10.000
clock uncertainty                                                         0.000    10.000
output external delay                                                    -2.000     8.000
data required time                                                                  8.000
-----------------------------------------------------------------------------------------
data required time                                                                  8.000
data arrival time                                                                  -3.729
-----------------------------------------------------------------------------------------
slack (MET)                                                                         4.271


#Path 2
Startpoint: $iopadmap$clk.inpad[0] (.input at (52,44) clocked by clk)
Endpoint  : $abc$186$lo0.R[0] (dffnre at (50,41) clocked by clk)
Path Type : setup

Point                                                                                                                                                                                                                                                         Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                                                                                                                         0.000     0.000
clock source latency                                                                                                                                                                                                                                         0.000     0.000
input external delay                                                                                                                                                                                                                                         1.000     1.000
$iopadmap$clk.inpad[0] (.input at (52,44))                                                                                                                                                                                                                   0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                      0.399     2.294
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.379
$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y.in[0] (.names at (50,41))                        0.000     2.379
| (primitive '.names' combinational delay)                                                                                                                                                                                                                   0.148     2.527
$abc$433$techmap$techmap354$abc$191$auto$blifparse.cc:377:parse_blif$192.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/07_09_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:342$312_Y.out[0] (.names at (50,41))                       0.000     2.527
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000     2.527
| (inter-block routing)                                                                                                                                                                                                                                      0.162     2.688
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.085     2.774
$abc$186$lo0.R[0] (dffnre at (50,41))                                                                                                                                                                                                                        0.000     2.774
data arrival time                                                                                                                                                                                                                                                      2.774

clock clk (rise edge)                                                                                                                                                                                                        10.000    10.000
clock source latency                                                                                                                                                                                                                                         0.000    10.000
clk.inpad[0] (.input at (51,44))                                                                                                                                                                                              0.000    10.000
| (intra 'io' routing)                                                                                                                                                                                                                                       0.894    10.894
| (inter-block routing)                                                                                                                                                                                                                                      0.000    10.894
| (intra 'clb' routing)                                                                                                                                                                                                                                      0.000    10.894
$abc$186$lo0.C[0] (dffnre at (50,41))                                                                                                                                                                                                                        0.000    10.894
clock uncertainty                                                                                                                                                                                                                                            0.000    10.894
cell setup time                                                                                                                                                                                                                                             -0.032    10.863
data required time                                                                                                                                                                                                                                                    10.863
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                    10.863
data arrival time                                                                                                                                                                                                                                                     -2.774
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                            8.089


#End of timing report
