Timing Analyzer report for wavplayer
Wed Jan 11 10:47:59 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 14. Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'sdrclk_out_clock'
 16. Slow 1200mV 85C Model Setup: 'sdram_clock'
 17. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 20. Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 21. Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 22. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 23. Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 24. Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 25. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 26. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 27. Slow 1200mV 85C Model Hold: 'sdrclk_out_clock'
 28. Slow 1200mV 85C Model Hold: 'sdram_clock'
 29. Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 30. Slow 1200mV 85C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 31. Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 32. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 33. Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 34. Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 36. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 37. Slow 1200mV 85C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 38. Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 39. Slow 1200mV 85C Model Metastability Summary
 40. Slow 1200mV 0C Model Fmax Summary
 41. Slow 1200mV 0C Model Setup Summary
 42. Slow 1200mV 0C Model Hold Summary
 43. Slow 1200mV 0C Model Recovery Summary
 44. Slow 1200mV 0C Model Removal Summary
 45. Slow 1200mV 0C Model Minimum Pulse Width Summary
 46. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 47. Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 48. Slow 1200mV 0C Model Setup: 'sdrclk_out_clock'
 49. Slow 1200mV 0C Model Setup: 'sdram_clock'
 50. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 51. Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 52. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 53. Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 54. Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 55. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 56. Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 57. Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 58. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 59. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 60. Slow 1200mV 0C Model Hold: 'sdrclk_out_clock'
 61. Slow 1200mV 0C Model Hold: 'sdram_clock'
 62. Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 63. Slow 1200mV 0C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 64. Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 65. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 66. Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 67. Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 68. Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 69. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 70. Slow 1200mV 0C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 71. Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 72. Slow 1200mV 0C Model Metastability Summary
 73. Fast 1200mV 0C Model Setup Summary
 74. Fast 1200mV 0C Model Hold Summary
 75. Fast 1200mV 0C Model Recovery Summary
 76. Fast 1200mV 0C Model Removal Summary
 77. Fast 1200mV 0C Model Minimum Pulse Width Summary
 78. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 79. Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 80. Fast 1200mV 0C Model Setup: 'sdrclk_out_clock'
 81. Fast 1200mV 0C Model Setup: 'sdram_clock'
 82. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 83. Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 84. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
 85. Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 86. Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 87. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 88. Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 89. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
 90. Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 91. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'
 92. Fast 1200mV 0C Model Hold: 'sdrclk_out_clock'
 93. Fast 1200mV 0C Model Hold: 'sdram_clock'
 94. Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'
 95. Fast 1200mV 0C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 96. Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'
 97. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
 98. Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[3]'
 99. Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'
100. Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[3]'
101. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
102. Fast 1200mV 0C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'
103. Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'
104. Fast 1200mV 0C Model Metastability Summary
105. Multicorner Timing Analysis Summary
106. Board Trace Model Assignments
107. Input Transition Times
108. Signal Integrity Metrics (Slow 1200mv 0c Model)
109. Signal Integrity Metrics (Slow 1200mv 85c Model)
110. Signal Integrity Metrics (Fast 1200mv 0c Model)
111. Setup Transfers
112. Hold Transfers
113. Recovery Transfers
114. Removal Transfers
115. Report TCCS
116. Report RSKM
117. Unconstrained Paths Summary
118. Clock Status Summary
119. Unconstrained Input Ports
120. Unconstrained Output Ports
121. Unconstrained Input Ports
122. Unconstrained Output Ports
123. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; wavplayer                                           ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C8                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.34        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.6%      ;
;     Processor 3            ;  10.0%      ;
;     Processor 4            ;   7.2%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                          ;
+------------------------------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                                      ; Status ; Read at                  ;
+------------------------------------------------------------------------------------+--------+--------------------------+
; c4e_pcmplay_core/synthesis/submodules/altera_reset_controller.sdc                  ; OK     ; Wed Jan 11 10:47:53 2023 ;
; c4e_pcmplay_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc ; OK     ; Wed Jan 11 10:47:53 2023 ;
; c4e_pcmplay_core/synthesis/submodules/c4e_pcmplay_core_nios2_tiny_cpu.sdc          ; OK     ; Wed Jan 11 10:47:53 2023 ;
; peridot_air.sdc                                                                    ; OK     ; Wed Jan 11 10:47:53 2023 ;
+------------------------------------------------------------------------------------+--------+--------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------+-------------------+---------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+------------------------------------------------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type              ; Period  ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase  ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                         ; Source                                           ; Targets                                            ;
+------------------------------------------------+-------------------+---------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+------------------------------------------------+--------------------------------------------------+----------------------------------------------------+
; altera_reserved_tck                            ; Base              ; 100.000 ; 10.0 MHz   ; 0.000  ; 50.000 ;            ;           ;             ;        ;        ;           ;            ;          ;                                                ;                                                  ; { altera_reserved_tck }                            ;
; CLOCK_50                                       ; Base              ; 20.000  ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;        ;        ;           ;            ;          ;                                                ;                                                  ; { CLOCK_50 }                                       ;
; DVP_PCLK                                       ; Base              ; 10.416  ; 96.0 MHz   ; 0.000  ; 5.208  ;            ;           ;             ;        ;        ;           ;            ;          ;                                                ;                                                  ; { DVP_PCLK }                                       ;
; sdram_clock                                    ; Virtual Generated ; 10.000  ; 100.0 MHz  ; 9.940  ; 14.940 ;            ; 1         ; 1           ;        ; 3.154  ;           ;            ; false    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0]   ; { }                                                ;
; sdrclk_out_clock                               ; Virtual Generated ; 10.000  ; 100.0 MHz  ; 6.786  ; 11.786 ;            ; 1         ; 1           ;        ;        ;           ;            ; false    ; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0]   ; { }                                                ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; Generated         ; 10.000  ; 100.0 MHz  ; -3.214 ; 1.786  ; 50.00      ; 1         ; 2           ; -115.7 ;        ;           ;            ; false    ; CLOCK_50                                       ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[0] } ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; Generated         ; 10.000  ; 100.0 MHz  ; 0.000  ; 5.000  ; 50.00      ; 1         ; 2           ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[1] } ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; Generated         ; 40.000  ; 25.0 MHz   ; 0.000  ; 20.000 ; 50.00      ; 2         ; 1           ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[2] } ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; Generated         ; 177.142 ; 5.65 MHz   ; 0.000  ; 88.571 ; 50.00      ; 62        ; 7           ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u0|altpll_component|auto_generated|pll1|inclk[0] ; { u0|altpll_component|auto_generated|pll1|clk[3] } ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; Generated         ; 13.461  ; 74.29 MHz  ; 0.000  ; 6.730  ; 50.00      ; 35        ; 52          ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[0] } ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; Generated         ; 2.692   ; 371.43 MHz ; 0.000  ; 1.346  ; 50.00      ; 7         ; 52          ;        ;        ;           ;            ; false    ; CLOCK_50                                       ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[1] } ;
+------------------------------------------------+-------------------+---------+------------+--------+--------+------------+-----------+-------------+--------+--------+-----------+------------+----------+------------------------------------------------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                             ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                           ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; 95.72 MHz  ; 95.72 MHz       ; u0|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 109.54 MHz ; 109.54 MHz      ; u1|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 115.61 MHz ; 115.61 MHz      ; u0|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 125.22 MHz ; 125.22 MHz      ; altera_reserved_tck                            ;                                                ;
; 155.33 MHz ; 155.33 MHz      ; u0|altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 414.77 MHz ; 402.09 MHz      ; u1|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.281   ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.350   ; 0.000         ;
; sdrclk_out_clock                               ; 2.044   ; 0.000         ;
; sdram_clock                                    ; 3.244   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.332   ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 29.553  ; 0.000         ;
; altera_reserved_tck                            ; 46.007  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 170.704 ; 0.000         ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.432 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.433 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.436 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.452 ; 0.000         ;
; altera_reserved_tck                            ; 0.453 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.464 ; 0.000         ;
; sdrclk_out_clock                               ; 2.635 ; 0.000         ;
; sdram_clock                                    ; 4.503 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                   ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 4.867   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 10.359  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 34.524  ; 0.000         ;
; altera_reserved_tck                            ; 97.556  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 173.705 ; 0.000         ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                  ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.142 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 1.334 ; 0.000         ;
; altera_reserved_tck                            ; 1.419 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 1.647 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 3.869 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.205  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 4.531  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 6.311  ; 0.000         ;
; DVP_PCLK                                       ; 6.416  ; 0.000         ;
; CLOCK_50                                       ; 9.832  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 19.689 ; 0.000         ;
; altera_reserved_tck                            ; 49.610 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 88.259 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                 ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.281 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.845      ;
; 0.471 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.138      ;
; 0.473 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.136      ;
; 0.520 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.119     ; 1.468      ;
; 0.528 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 2.081      ;
; 0.571 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.110     ; 1.879      ;
; 0.633 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.107     ; 1.495      ;
; 0.635 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.107     ; 1.493      ;
; 0.659 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.951      ;
; 0.660 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.949      ;
; 0.664 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.946      ;
; 0.667 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.943      ;
; 0.667 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.943      ;
; 0.670 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.940      ;
; 0.671 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.456      ;
; 0.676 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.933      ;
; 0.679 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.930      ;
; 0.700 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.910      ;
; 0.702 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.908      ;
; 0.704 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.906      ;
; 0.705 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.904      ;
; 0.729 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.880      ;
; 0.759 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.368      ;
; 0.768 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.120     ; 1.219      ;
; 0.775 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.120     ; 1.212      ;
; 0.815 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.636      ;
; 0.884 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.567      ;
; 0.884 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.119     ; 1.560      ;
; 0.897 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.087     ; 1.709      ;
; 0.912 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.698      ;
; 0.930 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.109     ; 1.521      ;
; 0.985 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.110     ; 1.465      ;
; 1.010 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.599      ;
; 1.011 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.598      ;
; 1.014 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.595      ;
; 1.044 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.467      ;
; 1.045 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.567      ;
; 1.048 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.564      ;
; 1.050 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.461      ;
; 1.055 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.084     ; 1.554      ;
; 1.061 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.549      ;
; 1.061 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.549      ;
; 1.061 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.549      ;
; 1.061 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.083     ; 1.549      ;
; 1.072 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.439      ;
; 1.073 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.438      ;
; 1.077 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.434      ;
; 1.079 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.432      ;
; 1.079 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.432      ;
; 1.079 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.432      ;
; 1.086 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.425      ;
; 1.088 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.423      ;
; 1.089 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.422      ;
; 1.090 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.181     ; 1.422      ;
; 1.100 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.411      ;
; 1.102 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.409      ;
; 1.103 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.181     ; 1.409      ;
; 1.104 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.407      ;
; 1.105 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.406      ;
; 1.115 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.496      ;
; 1.116 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.495      ;
; 1.119 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.492      ;
; 1.120 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.491      ;
; 1.121 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.490      ;
; 1.123 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.488      ;
; 1.124 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.487      ;
; 1.124 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.487      ;
; 1.136 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.120     ; 1.307      ;
; 1.149 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.362      ;
; 1.168 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.445      ;
; 1.170 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.443      ;
; 1.171 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.120     ; 1.272      ;
; 1.172 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.180     ; 1.341      ;
; 1.173 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.440      ;
; 1.174 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.181     ; 1.338      ;
; 1.177 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.080     ; 1.436      ;
; 1.179 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.181     ; 1.333      ;
; 1.181 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.330      ;
; 1.206 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.180     ; 1.307      ;
; 1.209 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.180     ; 1.304      ;
; 1.210 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 1.397      ;
; 1.214 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.180     ; 1.299      ;
; 1.245 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.266      ;
; 1.250 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.181     ; 1.262      ;
; 1.288 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.323      ;
; 1.289 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.322      ;
; 1.339 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.272      ;
; 1.347 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.264      ;
; 1.349 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.262      ;
; 1.390 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.221      ;
; 1.417 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.194      ;
; 1.417 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.194      ;
; 1.424 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.187      ;
; 1.424 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.187      ;
; 1.446 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.065      ;
; 1.457 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.054      ;
; 1.460 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.182     ; 1.051      ;
; 1.516 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.082     ; 1.095      ;
; 1.522 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.090      ;
; 1.523 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.081     ; 1.089      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.350 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 8.413      ;
; 1.353 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 8.408      ;
; 1.397 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 8.383      ;
; 1.407 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.397      ; 8.991      ;
; 1.413 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.397      ; 8.985      ;
; 1.414 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.362      ;
; 1.457 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[1]  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.462      ;
; 1.481 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 8.300      ;
; 1.493 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.286      ;
; 1.502 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.386      ; 8.885      ;
; 1.507 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[7]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.410      ;
; 1.508 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.386      ; 8.879      ;
; 1.512 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.386      ; 8.875      ;
; 1.518 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.386      ; 8.869      ;
; 1.568 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[5]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 8.349      ;
; 1.602 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[7]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.304      ;
; 1.612 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[7]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.294      ;
; 1.636 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 8.146      ;
; 1.644 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.139      ;
; 1.645 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 8.108      ;
; 1.648 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[3]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 8.275      ;
; 1.655 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 8.127      ;
; 1.663 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[5]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.243      ;
; 1.665 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[0]  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.254      ;
; 1.673 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[5]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.233      ;
; 1.688 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 8.232      ;
; 1.690 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[0]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 8.230      ;
; 1.691 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[2]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 8.229      ;
; 1.693 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[7]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 8.227      ;
; 1.695 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 8.068      ;
; 1.695 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte1_data[2]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 8.225      ;
; 1.697 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.079      ;
; 1.704 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 8.079      ;
; 1.711 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 8.069      ;
; 1.713 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 8.229      ;
; 1.713 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 8.229      ;
; 1.714 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.386      ; 8.673      ;
; 1.720 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.386      ; 8.667      ;
; 1.738 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 8.047      ;
; 1.741 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[23]                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 8.182      ;
; 1.742 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[4]                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[23]                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 8.179      ;
; 1.743 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[3]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.169      ;
; 1.753 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[3]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 8.159      ;
; 1.764 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[6]                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.390      ; 8.627      ;
; 1.765 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|end_begintransfer         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[23]                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 8.155      ;
; 1.766 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_alu_sub                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|F_pc[23]                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 8.157      ;
; 1.769 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[6]                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.390      ; 8.622      ;
; 1.770 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 7.991      ;
; 1.771 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[24]                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 8.152      ;
; 1.772 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[4]                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[24]                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 8.149      ;
; 1.783 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.126      ;
; 1.785 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[0]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.124      ;
; 1.786 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[2]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.123      ;
; 1.788 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[7]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.121      ;
; 1.790 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte1_data[2]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.119      ;
; 1.793 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.116      ;
; 1.795 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|end_begintransfer         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[24]                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 8.125      ;
; 1.795 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[0]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.114      ;
; 1.796 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[2]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.113      ;
; 1.798 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[7]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.111      ;
; 1.799 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[20]                                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.383      ; 8.585      ;
; 1.800 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte1_data[2]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 8.109      ;
; 1.800 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_alu_sub                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[31]                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 8.114      ;
; 1.802 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte1_data[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 8.119      ;
; 1.804 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[5]                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|R_wr_dst_reg                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 8.110      ;
; 1.804 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[20]                                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.383      ; 8.580      ;
; 1.808 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 8.123      ;
; 1.808 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 8.123      ;
; 1.812 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[0]                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|R_wr_dst_reg                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 8.108      ;
; 1.814 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[7]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.092      ;
; 1.814 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[6]                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_write                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.400      ; 8.587      ;
; 1.818 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 8.113      ;
; 1.818 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 8.113      ;
; 1.821 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[6]                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|write_accepted                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.400      ; 8.580      ;
; 1.825 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[38] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 7.939      ;
; 1.827 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[7]                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.390      ; 8.564      ;
; 1.828 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[38] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 7.934      ;
; 1.832 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[7]                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.390      ; 8.559      ;
; 1.846 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.386      ; 8.541      ;
; 1.850 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[2]                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|R_wr_dst_reg                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 8.071      ;
; 1.852 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.386      ; 8.535      ;
; 1.853 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[17]                                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.382      ; 8.530      ;
; 1.858 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[17]                                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.382      ; 8.525      ;
; 1.866 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[7]                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_write                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.400      ; 8.535      ;
; 1.869 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[1]  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_WR_SUBBURST ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 8.050      ;
; 1.871 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[6]                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[23]                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 8.050      ;
; 1.872 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[38] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 7.909      ;
; 1.873 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.090     ; 7.905      ;
; 1.873 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[7]                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|write_accepted                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.400      ; 8.528      ;
; 1.874 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[40] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 7.888      ;
; 1.875 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[5]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 8.031      ;
; 1.877 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[40] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 7.883      ;
; 1.877 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_alu_sub                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[30]                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 8.037      ;
; 1.885 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[20]                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_write                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.393      ; 8.509      ;
; 1.886 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 7.899      ;
; 1.887 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[21]                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 8.036      ;
; 1.888 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[4]                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[21]                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 8.033      ;
; 1.889 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[0]                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.893      ;
; 1.889 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[38] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.091     ; 7.888      ;
; 1.892 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[20]                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|write_accepted                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.393      ; 8.502      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdrclk_out_clock'                                                                                                                                  ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 2.044 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 5.000        ; 3.631      ; 6.587      ;
; 6.867 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 10.000       ; 3.631      ; 6.764      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdram_clock'                                                                                                                                                     ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 3.244 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.284     ; 4.812      ;
; 3.249 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.279     ; 4.812      ;
; 3.249 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.279     ; 4.812      ;
; 3.251 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.277     ; 4.812      ;
; 3.554 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.277     ; 4.509      ;
; 3.556 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.275     ; 4.509      ;
; 3.558 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.305     ; 4.477      ;
; 3.558 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.305     ; 4.477      ;
; 3.558 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.305     ; 4.477      ;
; 3.558 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.305     ; 4.477      ;
; 3.559 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.272     ; 4.509      ;
; 3.561 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.302     ; 4.477      ;
; 3.561 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.302     ; 4.477      ;
; 3.561 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.302     ; 4.477      ;
; 3.561 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.302     ; 4.477      ;
; 3.563 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.300     ; 4.477      ;
; 3.563 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.300     ; 4.477      ;
; 3.563 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.300     ; 4.477      ;
; 3.564 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.299     ; 4.477      ;
; 3.564 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.299     ; 4.477      ;
; 3.566 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.297     ; 4.477      ;
; 3.566 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.297     ; 4.477      ;
; 3.566 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.297     ; 4.477      ;
; 3.566 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.297     ; 4.477      ;
; 3.567 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.296     ; 4.477      ;
; 3.567 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.296     ; 4.477      ;
; 3.567 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.296     ; 4.477      ;
; 3.569 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.262     ; 4.509      ;
; 3.569 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.262     ; 4.509      ;
; 3.569 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.294     ; 4.477      ;
; 3.569 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.294     ; 4.477      ;
; 3.570 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.293     ; 4.477      ;
; 3.570 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.293     ; 4.477      ;
; 3.570 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.293     ; 4.477      ;
; 3.571 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.292     ; 4.477      ;
; 3.572 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.291     ; 4.477      ;
; 3.572 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.291     ; 4.477      ;
; 3.877 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.310     ; 4.153      ;
; 3.877 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.310     ; 4.153      ;
; 3.879 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.308     ; 4.153      ;
; 3.879 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.308     ; 4.153      ;
; 3.879 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.308     ; 4.153      ;
; 3.880 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.307     ; 4.153      ;
; 3.883 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.304     ; 4.153      ;
; 3.883 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.304     ; 4.153      ;
; 3.885 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.302     ; 4.153      ;
; 3.885 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.302     ; 4.153      ;
; 3.886 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.301     ; 4.153      ;
; 3.886 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.301     ; 4.153      ;
; 3.886 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.301     ; 4.153      ;
; 3.887 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.300     ; 4.153      ;
; 3.888 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.299     ; 4.153      ;
; 3.888 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.299     ; 4.153      ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 4.332 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 9.053      ;
; 4.348 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 9.037      ;
; 4.358 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 9.027      ;
; 4.374 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 9.011      ;
; 4.402 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.983      ;
; 4.418 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.967      ;
; 4.429 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[54]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.465     ; 8.568      ;
; 4.476 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[111] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.462     ; 8.524      ;
; 4.516 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.869      ;
; 4.529 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[167] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.467     ; 8.466      ;
; 4.532 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.853      ;
; 4.545 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.046      ; 8.714      ;
; 4.579 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.465     ; 8.418      ;
; 4.581 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[55]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.465     ; 8.416      ;
; 4.587 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[178] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.461     ; 8.414      ;
; 4.606 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.779      ;
; 4.627 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[10]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.462     ; 8.373      ;
; 4.628 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[106] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.462     ; 8.372      ;
; 4.631 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[110] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.462     ; 8.369      ;
; 4.632 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.753      ;
; 4.634 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[202] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.461     ; 8.367      ;
; 4.635 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[194] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.461     ; 8.366      ;
; 4.636 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.046      ; 8.623      ;
; 4.655 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.046      ; 8.604      ;
; 4.676 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.709      ;
; 4.717 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.668      ;
; 4.721 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[30]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.464     ; 8.277      ;
; 4.727 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[162] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.467     ; 8.268      ;
; 4.733 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.652      ;
; 4.738 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.649      ;
; 4.746 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.046      ; 8.513      ;
; 4.754 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.633      ;
; 4.770 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.046      ; 8.489      ;
; 4.790 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.595      ;
; 4.803 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.468     ; 8.191      ;
; 4.809 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.576      ;
; 4.816 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[101] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.462     ; 8.184      ;
; 4.831 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[93]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.460     ; 8.171      ;
; 4.831 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[173] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.460     ; 8.171      ;
; 4.835 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.550      ;
; 4.843 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[176] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.461     ; 8.158      ;
; 4.845 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[184] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.461     ; 8.156      ;
; 4.848 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[201] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.461     ; 8.153      ;
; 4.861 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.046      ; 8.398      ;
; 4.871 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.046      ; 8.388      ;
; 4.879 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[177] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.461     ; 8.122      ;
; 4.879 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.506      ;
; 4.880 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[185] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.461     ; 8.121      ;
; 4.882 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[45]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.466     ; 8.114      ;
; 4.895 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.046      ; 8.364      ;
; 4.905 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[192] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.461     ; 8.096      ;
; 4.916 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.046      ; 8.343      ;
; 4.919 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.468     ; 8.075      ;
; 4.929 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[122] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.463     ; 8.070      ;
; 4.932 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[170] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.460     ; 8.070      ;
; 4.932 ; audiobar:u_bar|pixcount_reg[6]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.046      ; 8.327      ;
; 4.934 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[90]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.460     ; 8.068      ;
; 4.940 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[82]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.463     ; 8.059      ;
; 4.940 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[74]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.463     ; 8.059      ;
; 4.942 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[186] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.461     ; 8.059      ;
; 4.955 ; audiobar:u_bar|pcm_r_reg[0]                                                                                                                                             ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.047      ; 8.305      ;
; 4.960 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[130] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.462     ; 8.040      ;
; 4.960 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[138] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.462     ; 8.040      ;
; 4.963 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[94]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.460     ; 8.039      ;
; 4.964 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[174] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.460     ; 8.038      ;
; 4.981 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.046      ; 8.278      ;
; 4.986 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.046      ; 8.273      ;
; 4.990 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[205] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.461     ; 8.011      ;
; 4.991 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[197] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.461     ; 8.010      ;
; 4.991 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.394      ;
; 4.993 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.077     ; 8.392      ;
; 4.995 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.058      ; 8.276      ;
; 4.995 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.058      ; 8.276      ;
; 4.996 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[154] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.461     ; 8.005      ;
; 4.997 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[146] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.461     ; 8.004      ;
; 5.001 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[39]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.466     ; 7.995      ;
; 5.003 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[166] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.467     ; 7.992      ;
; 5.006 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[33]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.466     ; 7.990      ;
; 5.006 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[41]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.466     ; 7.990      ;
; 5.007 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.046      ; 8.252      ;
; 5.012 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 8.375      ;
; 5.013 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.046      ; 8.246      ;
; 5.014 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[126] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.463     ; 7.985      ;
; 5.023 ; audiobar:u_bar|pixcount_reg[6]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.046      ; 8.236      ;
; 5.040 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[212] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.467     ; 7.955      ;
; 5.042 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[18]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.465     ; 7.955      ;
; 5.046 ; audiobar:u_bar|pcm_r_reg[0]                                                                                                                                             ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.047      ; 8.214      ;
; 5.051 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[213] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.467     ; 7.944      ;
; 5.053 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[221] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.467     ; 7.942      ;
; 5.058 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[44]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.466     ; 7.938      ;
; 5.058 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[36]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.466     ; 7.938      ;
; 5.059 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[161] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.467     ; 7.936      ;
; 5.061 ; audiobar:u_bar|pixcount_reg[5]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.046      ; 8.198      ;
; 5.070 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[128] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.462     ; 7.930      ;
; 5.073 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[164] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.467     ; 7.922      ;
; 5.076 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[136] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.462     ; 7.924      ;
; 5.076 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[13]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.462     ; 7.924      ;
; 5.076 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[109] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.462     ; 7.924      ;
; 5.077 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[42]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.466     ; 7.919      ;
; 5.078 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[34]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.466     ; 7.918      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                            ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 29.553 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 10.353     ;
; 29.553 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 10.353     ;
; 29.553 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.095     ; 10.353     ;
; 29.583 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 10.325     ;
; 29.583 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 10.325     ;
; 29.583 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 10.325     ;
; 29.587 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 10.307     ;
; 29.587 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 10.307     ;
; 29.587 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 10.307     ;
; 29.587 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 10.307     ;
; 29.587 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 10.307     ;
; 29.587 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 10.307     ;
; 29.587 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 10.307     ;
; 29.587 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 10.307     ;
; 29.587 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 10.307     ;
; 29.587 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 10.307     ;
; 29.587 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.107     ; 10.307     ;
; 29.599 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 10.314     ;
; 29.599 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 10.314     ;
; 29.599 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 10.314     ;
; 29.617 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.105     ; 10.279     ;
; 29.617 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.105     ; 10.279     ;
; 29.617 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.105     ; 10.279     ;
; 29.617 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.105     ; 10.279     ;
; 29.617 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.105     ; 10.279     ;
; 29.617 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.105     ; 10.279     ;
; 29.617 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.105     ; 10.279     ;
; 29.617 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.105     ; 10.279     ;
; 29.617 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.105     ; 10.279     ;
; 29.617 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.105     ; 10.279     ;
; 29.617 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.105     ; 10.279     ;
; 29.621 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.268     ;
; 29.621 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.268     ;
; 29.621 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.268     ;
; 29.621 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.268     ;
; 29.621 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.268     ;
; 29.621 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.268     ;
; 29.621 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.268     ;
; 29.621 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.268     ;
; 29.621 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.268     ;
; 29.621 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.268     ;
; 29.621 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.268     ;
; 29.775 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 10.138     ;
; 29.775 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 10.138     ;
; 29.775 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 10.138     ;
; 29.797 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.092     ;
; 29.797 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.092     ;
; 29.797 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.092     ;
; 29.797 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.092     ;
; 29.797 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.092     ;
; 29.797 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.092     ;
; 29.797 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.092     ;
; 29.797 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.092     ;
; 29.797 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.092     ;
; 29.797 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.092     ;
; 29.797 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.112     ; 10.092     ;
; 29.833 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_read          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.094     ; 10.074     ;
; 29.833 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_write         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.094     ; 10.074     ;
; 29.844 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 10.068     ;
; 29.844 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 10.068     ;
; 29.844 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[0]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 10.068     ;
; 29.844 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 10.068     ;
; 29.844 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 10.068     ;
; 29.844 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 10.068     ;
; 29.844 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 10.068     ;
; 29.844 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 10.068     ;
; 29.844 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 10.068     ;
; 29.844 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 10.068     ;
; 29.844 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 10.068     ;
; 29.863 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_read          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 10.046     ;
; 29.863 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_write         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.092     ; 10.046     ;
; 29.867 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_write         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.099     ; 10.035     ;
; 29.867 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_read          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.099     ; 10.035     ;
; 29.874 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 10.040     ;
; 29.874 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 10.040     ;
; 29.874 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[0]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 10.040     ;
; 29.874 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 10.040     ;
; 29.874 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 10.040     ;
; 29.874 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 10.040     ;
; 29.874 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 10.040     ;
; 29.874 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 10.040     ;
; 29.874 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 10.040     ;
; 29.874 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 10.040     ;
; 29.874 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 10.040     ;
; 29.876 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.090     ; 10.035     ;
; 29.876 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.090     ; 10.035     ;
; 29.876 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.090     ; 10.035     ;
; 29.890 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 10.029     ;
; 29.890 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 10.029     ;
; 29.890 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 10.029     ;
; 29.890 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 10.029     ;
; 29.890 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 10.029     ;
; 29.890 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 10.029     ;
; 29.890 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 10.029     ;
; 29.890 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 10.029     ;
; 29.890 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[0]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 10.029     ;
; 29.890 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 10.029     ;
; 29.890 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 10.029     ;
; 29.906 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 10.007     ;
; 29.906 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.088     ; 10.007     ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 4.092      ;
; 46.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 3.740      ;
; 46.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 3.337      ;
; 47.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.099      ; 3.093      ;
; 47.073 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 3.031      ;
; 47.160 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.103      ; 2.944      ;
; 47.227 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.097      ; 2.871      ;
; 47.248 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 2.851      ;
; 47.341 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 2.758      ;
; 47.358 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.744      ;
; 47.540 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.098      ; 2.559      ;
; 47.706 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.101      ; 2.396      ;
; 47.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.102      ; 2.326      ;
; 94.581 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 5.341      ;
; 94.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.026      ;
; 94.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.026      ;
; 94.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.026      ;
; 94.891 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 5.026      ;
; 94.925 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 5.002      ;
; 95.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.860      ;
; 95.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.835      ;
; 95.091 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.829      ;
; 95.110 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.812      ;
; 95.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.794      ;
; 95.127 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.792      ;
; 95.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.790      ;
; 95.156 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.764      ;
; 95.177 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.745      ;
; 95.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.711      ;
; 95.261 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.654      ;
; 95.277 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.645      ;
; 95.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.627      ;
; 95.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.627      ;
; 95.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.627      ;
; 95.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.627      ;
; 95.293 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 4.627      ;
; 95.314 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.601      ;
; 95.316 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.606      ;
; 95.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.595      ;
; 95.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.595      ;
; 95.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.595      ;
; 95.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.595      ;
; 95.332 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.584      ;
; 95.375 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.540      ;
; 95.380 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.542      ;
; 95.383 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.544      ;
; 95.393 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.529      ;
; 95.396 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.528      ;
; 95.409 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.513      ;
; 95.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.460      ;
; 95.468 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.448      ;
; 95.498 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.421      ;
; 95.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.413      ;
; 95.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.421      ;
; 95.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.394      ;
; 95.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.394      ;
; 95.523 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.394      ;
; 95.524 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.402      ;
; 95.531 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.391      ;
; 95.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.379      ;
; 95.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.379      ;
; 95.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.379      ;
; 95.543 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.379      ;
; 95.545 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.374      ;
; 95.552 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 4.363      ;
; 95.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.353      ;
; 95.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.353      ;
; 95.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.353      ;
; 95.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.353      ;
; 95.564 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.084     ; 4.353      ;
; 95.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.352      ;
; 95.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.349      ;
; 95.572 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.350      ;
; 95.583 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.333      ;
; 95.594 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.327      ;
; 95.629 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.298      ;
; 95.641 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.281      ;
; 95.651 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 4.265      ;
; 95.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.269      ;
; 95.664 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.255      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.242      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.242      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.242      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.242      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.242      ;
; 95.679 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.242      ;
; 95.681 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.243      ;
; 95.688 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.234      ;
; 95.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.235      ;
; 95.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.235      ;
; 95.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.229      ;
; 95.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 4.234      ;
; 95.718 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.201      ;
; 95.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.208      ;
; 95.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.191      ;
; 95.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 4.183      ;
; 95.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.166      ;
; 95.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.174      ;
; 95.753 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.166      ;
; 95.755 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 4.164      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                         ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 170.704 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.353      ; 6.792      ;
; 170.705 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.353      ; 6.791      ;
; 170.713 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.353      ; 6.783      ;
; 170.907 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.353      ; 6.589      ;
; 170.908 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.353      ; 6.588      ;
; 170.916 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.353      ; 6.580      ;
; 170.944 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.353      ; 6.552      ;
; 170.945 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.353      ; 6.551      ;
; 170.953 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.353      ; 6.543      ;
; 170.959 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.079     ; 6.105      ;
; 170.959 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.079     ; 6.105      ;
; 170.959 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.079     ; 6.105      ;
; 171.041 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 6.021      ;
; 171.041 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 6.021      ;
; 171.041 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 6.021      ;
; 171.041 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 6.021      ;
; 171.080 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.339      ; 6.402      ;
; 171.081 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.339      ; 6.401      ;
; 171.089 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.339      ; 6.393      ;
; 171.127 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.353      ; 6.369      ;
; 171.128 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.353      ; 6.368      ;
; 171.152 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.353      ; 6.344      ;
; 171.162 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.079     ; 5.902      ;
; 171.162 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.079     ; 5.902      ;
; 171.162 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.079     ; 5.902      ;
; 171.199 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.079     ; 5.865      ;
; 171.199 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.079     ; 5.865      ;
; 171.199 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.079     ; 5.865      ;
; 171.243 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.339      ; 6.239      ;
; 171.244 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.339      ; 6.238      ;
; 171.244 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.818      ;
; 171.244 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.818      ;
; 171.244 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.818      ;
; 171.244 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.818      ;
; 171.252 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.339      ; 6.230      ;
; 171.281 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.781      ;
; 171.281 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.781      ;
; 171.281 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.781      ;
; 171.281 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.781      ;
; 171.313 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.750      ;
; 171.313 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.750      ;
; 171.313 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.750      ;
; 171.313 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.750      ;
; 171.313 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.750      ;
; 171.313 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.750      ;
; 171.313 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.750      ;
; 171.313 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.750      ;
; 171.313 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.750      ;
; 171.324 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.339      ; 6.158      ;
; 171.325 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.339      ; 6.157      ;
; 171.330 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.353      ; 6.166      ;
; 171.331 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.353      ; 6.165      ;
; 171.333 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.339      ; 6.149      ;
; 171.347 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.715      ;
; 171.347 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.715      ;
; 171.347 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.715      ;
; 171.355 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.353      ; 6.141      ;
; 171.367 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.353      ; 6.129      ;
; 171.368 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.353      ; 6.128      ;
; 171.379 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.684      ;
; 171.380 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.683      ;
; 171.384 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.239      ; 6.045      ;
; 171.387 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.236      ; 6.039      ;
; 171.392 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.353      ; 6.104      ;
; 171.409 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.241      ; 6.022      ;
; 171.413 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.650      ;
; 171.417 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.095     ; 5.631      ;
; 171.417 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.095     ; 5.631      ;
; 171.417 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.095     ; 5.631      ;
; 171.417 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.095     ; 5.631      ;
; 171.461 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.112     ; 5.570      ;
; 171.462 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.112     ; 5.569      ;
; 171.470 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.112     ; 5.561      ;
; 171.503 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.339      ; 5.979      ;
; 171.504 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.339      ; 5.978      ;
; 171.510 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.552      ;
; 171.510 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.552      ;
; 171.510 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.081     ; 5.552      ;
; 171.516 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.547      ;
; 171.516 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.547      ;
; 171.516 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.547      ;
; 171.516 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.547      ;
; 171.516 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.547      ;
; 171.516 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.547      ;
; 171.516 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.547      ;
; 171.516 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.547      ;
; 171.516 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.547      ;
; 171.528 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.339      ; 5.954      ;
; 171.528 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.112     ; 5.503      ;
; 171.529 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.112     ; 5.502      ;
; 171.537 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.112     ; 5.494      ;
; 171.553 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.510      ;
; 171.553 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.510      ;
; 171.553 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.510      ;
; 171.553 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.510      ;
; 171.553 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.510      ;
; 171.553 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.510      ;
; 171.553 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.510      ;
; 171.553 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.510      ;
; 171.553 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.080     ; 5.510      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                         ; To Node                                                                                                                                                                                                                                                                                                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.432 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[6]                                                                                                                                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[6]                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[5]                                                                                                                                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[5]                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[4]                                                                                                                                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[4]                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[3]                                                                                                                                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[3]                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[2]                                                                                                                                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[2]                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[1]                                                                                                                                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[1]                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.432 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[0]                                                                                                                                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[0]                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.102      ; 0.746      ;
; 0.433 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|write_accepted                                                                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|write_accepted                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|read_accepted                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|read_accepted                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_write                                                                                                                                                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_write                                                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_read                                                                                                                                                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_read                                                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.746      ;
; 0.434 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                               ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.434 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.100      ; 0.746      ;
; 0.435 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|end_begintransfer                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|end_begintransfer                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.099      ; 0.746      ;
; 0.445 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.101      ; 0.758      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|linecounter[1]                                                                                                                                                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|linecounter[1]                                                                                                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|linecounter[2]                                                                                                                                                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|linecounter[2]                                                                                                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|linecounter[3]                                                                                                                                                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|linecounter[3]                                                                                                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|linecounter[4]                                                                                                                                                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|linecounter[4]                                                                                                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|linecounter[5]                                                                                                                                                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|linecounter[5]                                                                                                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|sdo_reg                                                                                                                                                                                                                                                           ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|sdo_reg                                                                                                                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[7]                                                                                                                                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[7]                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|sck_reg                                                                                                                                                                                                                                                           ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|sck_reg                                                                                                                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peridot_sdif_0_s1_translator|wait_latency_counter[1]                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peridot_sdif_0_s1_translator|wait_latency_counter[1]                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|bitcount[1]                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|bitcount[1]                                                                                                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|bitcount[2]                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|bitcount[2]                                                                                                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|bitcount[0]                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|bitcount[0]                                                                                                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|state.IDLE                                                                                                                                                                                                                                                        ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|state.IDLE                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|state.SDO                                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|state.SDO                                                                                                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|ready_reg                                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|ready_reg                                                                                                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peridot_sdif_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peridot_sdif_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peridot_sdif_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peridot_sdif_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[4]                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boot_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boot_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boot_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:boot_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|hbreak_pending                                                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|hbreak_pending                                                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_avalon_reg:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_avalon_reg|oci_single_step_mode ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_avalon_reg:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_avalon_reg|oci_single_step_mode ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|monitor_ready          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|monitor_ready          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|monitor_error          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|monitor_error          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem|jtag_ram_rd                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem|jtag_ram_rd                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|break_on_reset         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|break_on_reset         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|resetlatch             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|resetlatch             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|state.SDI                                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|state.SDI                                                                                                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem|jtag_ram_wr                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem|jtag_ram_wr                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem|jtag_rd                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem|jtag_rd                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|monitor_go             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|monitor_go             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]~_Duplicate_1                                                                                                                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]~_Duplicate_1                                                                                                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[4]                                                                                                                                                                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[4]                                                                                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[2]                                                                                                                                                                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[2]                                                                                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_data[10]                                                                                                                                                                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_data[10]                                                                                                                                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_data[4]                                                                                                                                                                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_data[4]                                                                                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[15]                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[14]                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[13]                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[12]                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[10]                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[8]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[3]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|data_reg[0]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|transcounter[0]                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|transcounter[0]                                                                                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|transcounter[4]                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|transcounter[4]                                                                                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|transcounter[3]                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|transcounter[3]                                                                                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.433 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                        ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.746      ;
; 0.435 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                  ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.439 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[2]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.167      ;
; 0.450 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.177      ;
; 0.450 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.178      ;
; 0.452 ; audiobar:u_bar|linecount_reg[1]                                                                                                                                              ; audiobar:u_bar|linecount_reg[1]                                                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; audiobar:u_bar|linecount_reg[0]                                                                                                                                              ; audiobar:u_bar|linecount_reg[0]                                                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; hdmi_tx:u_tx|request_reg                                                                                                                                                     ; hdmi_tx:u_tx|request_reg                                                                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; audiobar:u_bar|avgcount_reg[1]                                                                                                                                               ; audiobar:u_bar|avgcount_reg[1]                                                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; audiobar:u_bar|avgcount_reg[0]                                                                                                                                               ; audiobar:u_bar|avgcount_reg[0]                                                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                           ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                           ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                                  ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                                  ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                                  ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                         ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[4]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.182      ;
; 0.464 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                       ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.471 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[6]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.199      ;
; 0.479 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][21]                                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 1.243      ;
; 0.483 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[9] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[9] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.794      ;
; 0.484 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.777      ;
; 0.484 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pcm_fs_reg[0]                                                                                                  ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pcm_fs_reg[1]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 0.797      ;
; 0.485 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                  ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.488 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[3]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.216      ;
; 0.490 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][23]                                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 1.254      ;
; 0.490 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[9]                                                                                                         ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18]                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.784      ;
; 0.492 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[7]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.220      ;
; 0.493 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][22]                                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 1.257      ;
; 0.499 ; hdmi_tx:u_tx|active_reg[10]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[9]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.499 ; hdmi_tx:u_tx|active_reg[33]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[32]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.793      ;
; 0.500 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[7] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[7] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[3] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[44]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[43]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[45]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[44]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[18]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[17]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[21]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[20]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[30]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[29]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[31]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[30]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.500 ; hdmi_tx:u_tx|active_reg[40]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[39]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.794      ;
; 0.501 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[46]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[45]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[5]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[4]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[9]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[8]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[13]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[12]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[17]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[16]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[19]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[18]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[20]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[19]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[22]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[21]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[23]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[22]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[28]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[27]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[29]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[28]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[49]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[48]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[51]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[50]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[56]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[55]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[58]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[57]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.501 ; hdmi_tx:u_tx|active_reg[59]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[58]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.795      ;
; 0.502 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[5] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[1]                                                                                                          ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[1]                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; hdmi_tx:u_tx|active_reg[8]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[7]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; hdmi_tx:u_tx|active_reg[27]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[26]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; hdmi_tx:u_tx|active_reg[38]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[37]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.796      ;
; 0.502 ; hdmi_tx:u_tx|active_reg[61]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[60]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; hdmi_tx:u_tx|active_reg[43]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[42]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.797      ;
; 0.503 ; hdmi_tx:u_tx|active_reg[11]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[10]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.797      ;
; 0.503 ; hdmi_tx:u_tx|active_reg[54]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[53]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; hdmi_tx:u_tx|active_reg[55]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[54]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.505 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.232      ;
; 0.508 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][20]                                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 1.272      ;
; 0.509 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][17]                                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.510      ; 1.273      ;
; 0.511 ; audiobar:u_bar|linecount_reg[0]                                                                                                                                              ; audiobar:u_bar|linecount_reg[1]                                                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.805      ;
; 0.512 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[5]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.240      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.436 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.746      ;
; 0.436 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.758      ;
; 0.481 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 0.793      ;
; 0.483 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.794      ;
; 0.483 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 0.795      ;
; 0.484 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.795      ;
; 0.484 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.795      ;
; 0.488 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.780      ;
; 0.502 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.795      ;
; 0.506 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.798      ;
; 0.537 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.394      ; 1.185      ;
; 0.543 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.835      ;
; 0.550 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.842      ;
; 0.564 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.394      ; 1.212      ;
; 0.625 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.917      ;
; 0.631 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.394      ; 1.279      ;
; 0.680 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.991      ;
; 0.680 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[2]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 0.992      ;
; 0.680 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[1]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 0.992      ;
; 0.681 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 0.992      ;
; 0.681 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[0]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.100      ; 0.993      ;
; 0.685 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.977      ;
; 0.685 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 0.977      ;
; 0.695 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.394      ; 1.343      ;
; 0.699 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.992      ;
; 0.725 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.017      ;
; 0.727 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.019      ;
; 0.738 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.030      ;
; 0.747 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.041      ;
; 0.748 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.041      ;
; 0.764 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.074      ;
; 0.765 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.075      ;
; 0.766 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.059      ;
; 0.767 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.060      ;
; 0.773 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[6]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[6]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.066      ;
; 0.775 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.085      ;
; 0.784 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.076      ;
; 0.789 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.081      ;
; 0.792 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.102      ;
; 0.792 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.084      ;
; 0.793 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.085      ;
; 0.796 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.088      ;
; 0.803 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.095      ;
; 0.820 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.112      ;
; 0.877 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.408      ; 1.539      ;
; 0.886 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.392      ; 1.532      ;
; 0.911 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.408      ; 1.573      ;
; 0.912 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.392      ; 1.558      ;
; 0.920 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.408      ; 1.582      ;
; 0.921 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.394      ; 1.569      ;
; 0.921 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.408      ; 1.583      ;
; 0.924 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.392      ; 1.570      ;
; 0.933 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.392      ; 1.579      ;
; 0.933 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.226      ;
; 0.948 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.353     ; 0.807      ;
; 0.953 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.353     ; 0.812      ;
; 0.962 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.394      ; 1.610      ;
; 0.976 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.286      ;
; 1.031 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.039     ; 1.246      ;
; 1.063 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.355      ;
; 1.082 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.374      ;
; 1.100 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.531      ; 1.843      ;
; 1.101 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.394      ;
; 1.108 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.401      ;
; 1.109 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.402      ;
; 1.109 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[6]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.402      ;
; 1.110 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.403      ;
; 1.111 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.403      ;
; 1.112 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.404      ;
; 1.117 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.410      ;
; 1.118 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.411      ;
; 1.118 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.411      ;
; 1.119 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.412      ;
; 1.122 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.531      ; 1.865      ;
; 1.122 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.531      ; 1.865      ;
; 1.165 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.475      ;
; 1.168 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.394      ; 1.816      ;
; 1.184 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.494      ;
; 1.185 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.495      ;
; 1.188 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.498      ;
; 1.189 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.499      ;
; 1.190 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.098      ; 1.500      ;
; 1.195 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.487      ;
; 1.202 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.394      ; 1.850      ;
; 1.203 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.495      ;
; 1.203 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.495      ;
; 1.216 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.353     ; 1.075      ;
; 1.225 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.353     ; 1.084      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|wait_latency_counter[1]                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|wait_latency_counter[1]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|timeout_occurred                                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|timeout_occurred                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_overrun                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_overrun                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|framing_error                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|framing_error                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|break_detect                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|break_detect                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_overrun                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_overrun                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_ready                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_ready                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                        ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[7]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[7]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[5]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[5]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[0]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[0]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[2]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[2]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[4]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[4]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[6]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[6]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                      ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[0]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[0]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[1]                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[1]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][84]                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][84]                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][116]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][116]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][116]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][116]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|end_begintransfer                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|end_begintransfer                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[1]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[1]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[3]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[3]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[1]                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[1]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[0]                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[0]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[0]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[0]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[1]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[1]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[1]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[1]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[0][84]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[0][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[1][84]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[1][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[0][84]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[0][84]                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[1][84]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[1][84]                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[0][84]                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[0][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[1][84]                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[1][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.464 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|wait_latency_counter[0]                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|wait_latency_counter[0]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[0]                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[0]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[0]                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.464 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.758      ;
; 0.465 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[0]                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[0]                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                       ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.758      ;
; 0.490 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.784      ;
; 0.495 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.789      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.758      ;
; 0.481 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 0.794      ;
; 0.484 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.777      ;
; 0.492 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.785      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.785      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.793      ;
; 0.500 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.792      ;
; 0.501 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.794      ;
; 0.503 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.795      ;
; 0.505 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.797      ;
; 0.508 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.801      ;
; 0.510 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.803      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.510 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.802      ;
; 0.511 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.803      ;
; 0.512 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.804      ;
; 0.516 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.809      ;
; 0.517 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.809      ;
; 0.529 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.821      ;
; 0.534 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.827      ;
; 0.537 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.830      ;
; 0.642 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.935      ;
; 0.679 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.101      ; 0.992      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.979      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.993      ;
; 0.707 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.999      ;
; 0.713 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[12]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.005      ;
; 0.716 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[13]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.008      ;
; 0.717 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.010      ;
; 0.723 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[5]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.016      ;
; 0.724 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[31]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.017      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.018      ;
; 0.726 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[8]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.018      ;
; 0.726 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.019      ;
; 0.731 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[2]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.024      ;
; 0.732 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[4]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.025      ;
; 0.733 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[14]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.025      ;
; 0.733 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[6]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.026      ;
; 0.734 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[9]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.026      ;
; 0.739 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.032      ;
; 0.739 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.032      ;
; 0.740 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.033      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.034      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.036      ;
; 0.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.043      ;
; 0.754 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.047      ;
; 0.761 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|DRsize.010                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.054      ;
; 0.767 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.060      ;
; 0.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.067      ;
; 0.776 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.069      ;
; 0.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.072      ;
; 0.788 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.080      ;
; 0.789 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.081      ;
; 0.789 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[37]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.082      ;
; 0.793 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.085      ;
; 0.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.087      ;
; 0.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.090      ;
; 0.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.090      ;
; 0.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.095      ;
; 0.808 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.101      ;
; 0.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.103      ;
; 0.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.103      ;
; 0.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.114      ;
; 0.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.114      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.118      ;
; 0.826 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.119      ;
; 0.837 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.130      ;
; 0.851 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.143      ;
; 0.902 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.194      ;
; 0.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.199      ;
; 0.917 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.210      ;
; 0.917 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[34]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.210      ;
; 0.922 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.215      ;
; 0.923 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.216      ;
; 0.927 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.219      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.464 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.758      ;
; 0.527 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.821      ;
; 0.548 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.842      ;
; 0.549 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.843      ;
; 0.550 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.844      ;
; 0.578 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 0.991      ;
; 0.581 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 0.994      ;
; 0.589 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.002      ;
; 0.622 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.181      ; 1.034      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.934      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.641 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.935      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.936      ;
; 0.643 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.937      ;
; 0.668 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.962      ;
; 0.687 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.981      ;
; 0.688 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.982      ;
; 0.704 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.999      ;
; 0.704 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 0.999      ;
; 0.704 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 0.998      ;
; 0.723 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.017      ;
; 0.733 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.028      ;
; 0.734 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 1.029      ;
; 0.739 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.033      ;
; 0.739 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.033      ;
; 0.740 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.034      ;
; 0.742 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.036      ;
; 0.742 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.036      ;
; 0.772 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.185      ;
; 0.774 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 1.188      ;
; 0.783 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 1.197      ;
; 0.784 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 1.198      ;
; 0.792 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.205      ;
; 0.807 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.220      ;
; 0.810 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 1.224      ;
; 0.810 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 1.224      ;
; 0.822 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.235      ;
; 0.822 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.235      ;
; 0.832 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.126      ;
; 0.833 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.246      ;
; 0.834 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.247      ;
; 0.836 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.249      ;
; 0.838 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.251      ;
; 0.848 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.261      ;
; 0.863 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.276      ;
; 0.864 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.277      ;
; 0.864 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.277      ;
; 0.867 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.280      ;
; 0.869 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.282      ;
; 0.870 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.283      ;
; 0.870 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.283      ;
; 0.872 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.285      ;
; 0.887 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.183      ; 1.301      ;
; 0.889 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.183      ;
; 0.890 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.184      ;
; 0.913 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.326      ;
; 0.919 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.213      ;
; 0.919 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.213      ;
; 0.922 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.182      ; 1.335      ;
; 0.970 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 1.260      ;
; 0.981 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.126      ;
; 0.992 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.137      ;
; 1.033 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.178      ;
; 1.035 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.331      ;
; 1.038 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.334      ;
; 1.053 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.349      ;
; 1.055 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.351      ;
; 1.071 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.216      ;
; 1.082 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.376      ;
; 1.085 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.379      ;
; 1.086 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.380      ;
; 1.107 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.401      ;
; 1.108 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.402      ;
; 1.109 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.403      ;
; 1.110 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.404      ;
; 1.111 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.405      ;
; 1.157 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 1.449      ;
; 1.161 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.454      ;
; 1.161 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.454      ;
; 1.162 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.455      ;
; 1.162 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.455      ;
; 1.165 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 1.318      ;
; 1.179 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.020      ; 1.325      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdrclk_out_clock'                                                                                                                                   ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 2.635 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 0.000        ; 3.877      ; 6.512      ;
; 7.460 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; -5.000       ; 3.877      ; 6.337      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdram_clock'                                                                                                                                                      ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 4.503 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.104      ; 3.617      ;
; 4.503 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.104      ; 3.617      ;
; 4.504 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.103      ; 3.617      ;
; 4.505 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.102      ; 3.617      ;
; 4.505 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.102      ; 3.617      ;
; 4.505 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.102      ; 3.617      ;
; 4.505 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.102      ; 3.617      ;
; 4.505 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.102      ; 3.617      ;
; 4.507 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.100      ; 3.617      ;
; 4.507 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.100      ; 3.617      ;
; 4.510 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.097      ; 3.617      ;
; 4.511 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.096      ; 3.617      ;
; 4.511 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.096      ; 3.617      ;
; 4.512 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.095      ; 3.617      ;
; 4.513 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.094      ; 3.617      ;
; 4.513 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.094      ; 3.617      ;
; 4.902 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.112      ; 4.024      ;
; 4.902 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.112      ; 4.024      ;
; 4.903 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.111      ; 4.024      ;
; 4.904 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.110      ; 4.024      ;
; 4.904 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.110      ; 4.024      ;
; 4.904 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.110      ; 4.024      ;
; 4.904 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.110      ; 4.024      ;
; 4.904 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.110      ; 4.024      ;
; 4.906 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.108      ; 4.024      ;
; 4.906 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.108      ; 4.024      ;
; 4.907 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.107      ; 4.024      ;
; 4.907 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.107      ; 4.024      ;
; 4.907 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.107      ; 4.024      ;
; 4.907 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.107      ; 4.024      ;
; 4.907 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.107      ; 4.024      ;
; 4.909 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.105      ; 4.024      ;
; 4.909 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.105      ; 4.024      ;
; 4.910 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.104      ; 4.024      ;
; 4.910 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.104      ; 4.024      ;
; 4.911 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.103      ; 4.024      ;
; 4.912 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.102      ; 4.024      ;
; 4.912 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.102      ; 4.024      ;
; 4.912 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.102      ; 4.024      ;
; 4.912 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.102      ; 4.024      ;
; 4.915 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.099      ; 4.024      ;
; 4.915 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.099      ; 4.024      ;
; 4.915 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.099      ; 4.024      ;
; 4.915 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.099      ; 4.024      ;
; 4.926 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.140      ; 4.076      ;
; 4.926 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.140      ; 4.076      ;
; 4.935 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.131      ; 4.076      ;
; 4.938 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.128      ; 4.076      ;
; 4.940 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.126      ; 4.076      ;
; 5.167 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.126      ; 4.303      ;
; 5.169 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.124      ; 4.303      ;
; 5.169 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.124      ; 4.303      ;
; 5.174 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.119      ; 4.303      ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 4.867 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[2]                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 4.946      ;
; 4.867 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 4.946      ;
; 4.867 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 4.946      ;
; 4.867 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_SETUP                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 4.946      ;
; 4.867 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START_OTERM25                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 4.946      ;
; 4.868 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[1]                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.187     ; 4.946      ;
; 4.868 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[1]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.944      ;
; 4.868 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[2]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.944      ;
; 4.868 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[0]                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.944      ;
; 4.868 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[1]                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.944      ;
; 4.868 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[2]                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.944      ;
; 4.868 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[3]                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.944      ;
; 4.868 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[4]                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.944      ;
; 4.868 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|fiforeset_reg                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.189     ; 4.944      ;
; 4.868 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START_OTERM23                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.187     ; 4.946      ;
; 4.868 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE_OTERM27                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.187     ; 4.946      ;
; 4.868 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE_OTERM29                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.187     ; 4.946      ;
; 4.870 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 4.950      ;
; 4.870 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_LOOP                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.181     ; 4.950      ;
; 4.886 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.185     ; 4.930      ;
; 4.888 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START_OTERM21                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.184     ; 4.929      ;
; 5.278 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[14]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.211     ; 4.372      ;
; 5.278 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[15]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.211     ; 4.372      ;
; 5.278 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[13]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.211     ; 4.372      ;
; 5.278 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[12]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.213     ; 4.370      ;
; 5.278 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[11]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.213     ; 4.370      ;
; 5.278 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[10]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.212     ; 4.371      ;
; 5.278 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[9]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.211     ; 4.372      ;
; 5.278 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[8]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.211     ; 4.372      ;
; 5.283 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[7]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.200     ; 4.378      ;
; 5.284 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[6]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.203     ; 4.374      ;
; 5.284 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[5]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.203     ; 4.374      ;
; 5.284 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[4]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 4.378      ;
; 5.284 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[3]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 4.378      ;
; 5.284 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[2]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.198     ; 4.379      ;
; 5.284 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[1]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 4.380      ;
; 5.284 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[0]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.197     ; 4.380      ;
; 5.359 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[8]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 4.398      ;
; 5.359 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[9]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 4.398      ;
; 5.359 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[10]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.112     ; 4.397      ;
; 5.359 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 4.396      ;
; 5.359 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.113     ; 4.396      ;
; 5.359 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 4.398      ;
; 5.359 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 4.398      ;
; 5.359 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.111     ; 4.398      ;
; 5.359 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.401      ;
; 5.359 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[9]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.401      ;
; 5.359 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[11]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.401      ;
; 5.359 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[12]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.401      ;
; 5.359 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.401      ;
; 5.364 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[7]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 4.404      ;
; 5.364 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 4.410      ;
; 5.364 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 4.410      ;
; 5.364 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.100     ; 4.404      ;
; 5.365 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 4.406      ;
; 5.365 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 4.406      ;
; 5.365 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.405      ;
; 5.365 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 4.404      ;
; 5.365 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 4.404      ;
; 5.365 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 4.400      ;
; 5.365 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 4.400      ;
; 5.407 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.109     ; 4.485      ;
; 5.424 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.141     ; 4.306      ;
; 5.424 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.141     ; 4.306      ;
; 5.435 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.132     ; 4.304      ;
; 5.437 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.129     ; 4.305      ;
; 5.444 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.119     ; 4.308      ;
; 5.444 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.121     ; 4.306      ;
; 5.444 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.119     ; 4.308      ;
; 5.444 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.121     ; 4.306      ;
; 5.446 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[10]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.114     ; 4.311      ;
; 5.471 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[14]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 4.017      ;
; 5.471 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[13]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 4.017      ;
; 5.471 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[12]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 4.017      ;
; 5.471 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[11]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 4.017      ;
; 5.471 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[10]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 4.017      ;
; 5.471 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[9]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 4.017      ;
; 5.471 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[8]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 4.017      ;
; 5.471 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[7]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 4.017      ;
; 5.471 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[6]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 4.017      ;
; 5.471 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[5]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 4.017      ;
; 5.471 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[4]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 4.017      ;
; 5.471 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[3]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 4.017      ;
; 5.471 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[2]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 4.017      ;
; 5.471 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[1]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 4.017      ;
; 5.471 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[0]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.264     ; 4.017      ;
; 5.474 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[14]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 4.017      ;
; 5.474 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[13]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 4.017      ;
; 5.474 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[12]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 4.017      ;
; 5.474 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[11]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 4.017      ;
; 5.474 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[10]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 4.017      ;
; 5.474 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[9]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 4.017      ;
; 5.474 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[8]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 4.017      ;
; 5.474 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[7]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 4.017      ;
; 5.474 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[6]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 4.017      ;
; 5.474 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[5]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 4.017      ;
; 5.474 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[4]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 4.017      ;
; 5.474 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[3]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 4.017      ;
; 5.474 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[2]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 4.017      ;
; 5.474 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[1]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.261     ; 4.017      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 10.359 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 3.021      ;
; 10.359 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 3.021      ;
; 10.359 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 3.021      ;
; 10.359 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 3.021      ;
; 10.359 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 3.021      ;
; 10.359 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 3.021      ;
; 10.359 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 3.021      ;
; 10.359 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 3.021      ;
; 10.396 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.984      ;
; 10.396 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.984      ;
; 10.396 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.984      ;
; 10.396 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.984      ;
; 10.396 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.984      ;
; 10.396 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.984      ;
; 10.396 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.984      ;
; 10.396 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.082     ; 2.984      ;
; 10.514 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 2.864      ;
; 10.514 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 2.864      ;
; 10.514 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 2.864      ;
; 10.514 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 2.864      ;
; 10.545 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.834      ;
; 10.545 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.834      ;
; 10.545 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.834      ;
; 10.545 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.834      ;
; 10.545 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.834      ;
; 10.545 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.834      ;
; 10.551 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 2.827      ;
; 10.551 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 2.827      ;
; 10.551 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 2.827      ;
; 10.551 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 2.827      ;
; 10.582 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 2.796      ;
; 10.582 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 2.796      ;
; 10.582 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 2.796      ;
; 10.582 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.797      ;
; 10.582 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.797      ;
; 10.582 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.797      ;
; 10.582 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.797      ;
; 10.582 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.797      ;
; 10.582 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.797      ;
; 10.619 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 2.759      ;
; 10.619 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 2.759      ;
; 10.619 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.084     ; 2.759      ;
; 10.623 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.756      ;
; 10.623 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.756      ;
; 10.623 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.756      ;
; 10.623 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.756      ;
; 10.623 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.756      ;
; 10.623 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.756      ;
; 10.623 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.756      ;
; 10.641 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[8]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.747      ;
; 10.641 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[10]                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.747      ;
; 10.641 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[7]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.747      ;
; 10.641 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[6]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.074     ; 2.747      ;
; 10.648 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[4]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.739      ;
; 10.648 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[5]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.739      ;
; 10.648 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[2]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.739      ;
; 10.648 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[9]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.739      ;
; 10.648 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.739      ;
; 10.648 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.739      ;
; 10.648 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.739      ;
; 10.648 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[7] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.739      ;
; 10.648 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.739      ;
; 10.648 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.739      ;
; 10.648 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.739      ;
; 10.648 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[7] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.075     ; 2.739      ;
; 10.660 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.719      ;
; 10.660 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.719      ;
; 10.660 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.719      ;
; 10.660 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.719      ;
; 10.660 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.719      ;
; 10.660 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.719      ;
; 10.660 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.083     ; 2.719      ;
; 10.661 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.240      ; 2.956      ;
; 10.661 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.240      ; 2.956      ;
; 10.661 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.240      ; 2.956      ;
; 10.661 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.240      ; 2.956      ;
; 10.689 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.253      ; 2.941      ;
; 10.689 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.253      ; 2.941      ;
; 10.689 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.253      ; 2.941      ;
; 10.689 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.253      ; 2.941      ;
; 10.725 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.239      ; 2.891      ;
; 10.725 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.239      ; 2.891      ;
; 10.725 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.239      ; 2.891      ;
; 10.725 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.239      ; 2.891      ;
; 10.798 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a11~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.247      ; 2.958      ;
; 10.826 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a0~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.260      ; 2.943      ;
; 10.862 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a6~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.246      ; 2.893      ;
; 10.988 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.402      ;
; 10.988 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.402      ;
; 10.988 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.402      ;
; 10.988 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.402      ;
; 10.988 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.402      ;
; 10.988 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.402      ;
; 10.988 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.402      ;
; 10.988 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.402      ;
; 11.077 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.362      ; 2.747      ;
; 11.077 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.362      ; 2.747      ;
; 11.077 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.362      ; 2.747      ;
; 11.077 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[6] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.362      ; 2.747      ;
; 11.077 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[9] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.362      ; 2.747      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 34.524 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 5.391      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|pre_txd                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[1]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|readdata[1]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.975      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[2]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[3]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[4]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[5]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[5]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[6]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[6]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_overrun                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.978      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_shift_empty                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_ready                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.978      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|do_load_shifter                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[1]           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[3]           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[2]           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[5]           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[7]           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[8]           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[6]           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[4]           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[14]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.978      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[7]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[15]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.978      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[1]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.975      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|scanena_reg                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirqena_reg                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.977      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[6]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.978      ;
; 34.953 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[0]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.978      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][29]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.975      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][28]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.975      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][27]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.975      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][26]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.975      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][13]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][12]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][11]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][6]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.975      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[0]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 4.979      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[0]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 4.979      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|readdata[0]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.068     ; 4.979      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[0]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.978      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[1]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[1]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|av_readdata_pre[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|irq                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[2]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.978      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[2]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.978      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[2]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.978      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[3]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.978      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[3]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.978      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[3]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[4]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.976      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[4]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.978      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[4]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.978      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[4]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.978      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[5]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[5]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[6]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[6]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[6]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.978      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[6]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[8]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.976      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[8]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.976      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[8]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[8]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.976      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[8]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.978      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[9]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.976      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[9]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.978      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[9]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.976      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[9]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.976      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[10]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.976      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[10]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.976      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[10]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.071     ; 4.976      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[10]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.978      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[11]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[11]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[11]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.978      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[11]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[12]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[12]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.978      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[12]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.978      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[13]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[13]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[13]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.977      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[14]                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.069     ; 4.978      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.975      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[26]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.975      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[26]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.975      ;
; 34.954 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.072     ; 4.975      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.365      ;
; 97.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.365      ;
; 97.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.365      ;
; 97.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.365      ;
; 97.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.365      ;
; 97.736 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.077     ; 2.188      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.039      ;
; 97.883 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 2.039      ;
; 97.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.993      ;
; 97.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.993      ;
; 97.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 1.993      ;
; 98.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.826      ;
; 98.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.826      ;
; 98.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.826      ;
; 98.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.826      ;
; 98.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.826      ;
; 98.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.826      ;
; 98.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.826      ;
; 98.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.826      ;
; 98.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.826      ;
; 98.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.826      ;
; 98.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.826      ;
; 98.094 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 1.826      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 173.705 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.229     ; 3.256      ;
; 173.718 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.226     ; 3.246      ;
; 173.757 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.532     ; 2.854      ;
; 173.757 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.532     ; 2.854      ;
; 173.757 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.532     ; 2.854      ;
; 173.763 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.226     ; 3.201      ;
; 174.046 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.545     ; 2.552      ;
; 174.046 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.545     ; 2.552      ;
; 174.046 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.545     ; 2.552      ;
; 174.046 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.545     ; 2.552      ;
; 174.046 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.545     ; 2.552      ;
; 174.046 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.545     ; 2.552      ;
; 174.046 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.545     ; 2.552      ;
; 174.046 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.545     ; 2.552      ;
; 174.046 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.545     ; 2.552      ;
; 174.046 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.545     ; 2.552      ;
; 174.046 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.545     ; 2.552      ;
; 174.046 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.545     ; 2.552      ;
; 174.046 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.545     ; 2.552      ;
; 174.109 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.546     ; 2.488      ;
; 174.109 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.546     ; 2.488      ;
; 174.109 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.546     ; 2.488      ;
; 174.109 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.546     ; 2.488      ;
; 174.155 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.212     ; 2.823      ;
; 174.471 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.071     ; 2.601      ;
; 174.471 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.071     ; 2.601      ;
; 174.471 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.071     ; 2.601      ;
; 174.471 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.071     ; 2.601      ;
; 174.471 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.071     ; 2.601      ;
; 174.471 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.071     ; 2.601      ;
; 174.471 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.071     ; 2.601      ;
; 174.471 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.071     ; 2.601      ;
; 174.471 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.071     ; 2.601      ;
; 174.471 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.071     ; 2.601      ;
; 174.500 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.531     ; 2.112      ;
; 174.500 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.531     ; 2.112      ;
; 174.500 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.531     ; 2.112      ;
; 174.500 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.531     ; 2.112      ;
; 174.543 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.112     ; 2.488      ;
; 174.543 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.112     ; 2.488      ;
; 174.543 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.112     ; 2.488      ;
; 174.543 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.112     ; 2.488      ;
; 174.543 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.112     ; 2.488      ;
; 174.543 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.112     ; 2.488      ;
; 175.276 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.099     ; 1.768      ;
; 175.276 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.099     ; 1.768      ;
; 175.276 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.099     ; 1.768      ;
; 175.276 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.099     ; 1.768      ;
; 175.276 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.099     ; 1.768      ;
; 175.276 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.099     ; 1.768      ;
; 175.276 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.099     ; 1.768      ;
; 175.276 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.099     ; 1.768      ;
+---------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                                                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.142 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[6]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.436      ;
; 1.142 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[9]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.436      ;
; 1.142 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[1]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.436      ;
; 1.142 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[0]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.436      ;
; 1.142 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[3]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.436      ;
; 1.142 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[1]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.436      ;
; 1.142 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[0]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.436      ;
; 1.142 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[3]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.436      ;
; 1.142 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[7]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.436      ;
; 1.142 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[9]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.436      ;
; 1.142 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[6]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.436      ;
; 1.142 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[8]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.082      ; 1.436      ;
; 1.230 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|write_accepted                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.574      ; 2.016      ;
; 1.230 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.574      ; 2.016      ;
; 1.230 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_write                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.574      ; 2.016      ;
; 1.230 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.574      ; 2.016      ;
; 1.230 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.574      ; 2.016      ;
; 1.230 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.574      ; 2.016      ;
; 1.308 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[4]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.552      ; 2.072      ;
; 1.308 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[2]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.552      ; 2.072      ;
; 1.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|end_begintransfer                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.529      ; 2.054      ;
; 1.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.529      ; 2.054      ;
; 1.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.529      ; 2.054      ;
; 1.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.529      ; 2.054      ;
; 1.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[0]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.529      ; 2.054      ;
; 1.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.529      ; 2.054      ;
; 1.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.529      ; 2.054      ;
; 1.313 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[19]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.529      ; 2.054      ;
; 1.335 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[5]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.631      ;
; 1.335 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[3]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.631      ;
; 1.335 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[1]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.631      ;
; 1.335 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[16]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.631      ;
; 1.335 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[12]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.631      ;
; 1.335 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[21]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.631      ;
; 1.335 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[12]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.631      ;
; 1.335 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[3]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.631      ;
; 1.335 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[5]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.631      ;
; 1.335 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[16]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.631      ;
; 1.335 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[21]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 1.631      ;
; 1.718 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.532      ; 2.462      ;
; 1.718 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.532      ; 2.462      ;
; 1.732 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|F_pc[9]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.023      ;
; 1.732 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src1[4]                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.023      ;
; 1.732 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src1[16]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.023      ;
; 1.732 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src1[19]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.023      ;
; 1.732 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src1[20]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.023      ;
; 1.754 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|hbreak_enabled                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.045      ;
; 1.754 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[5]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.045      ;
; 1.754 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[3]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.045      ;
; 1.754 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[2]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.045      ;
; 1.763 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[0][97]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.054      ;
; 1.763 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 2.054      ;
; 1.792 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[10]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.087      ;
; 1.792 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.087      ;
; 1.792 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.087      ;
; 1.792 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.087      ;
; 1.792 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.087      ;
; 1.792 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.087      ;
; 1.792 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.087      ;
; 1.792 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.087      ;
; 1.792 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.087      ;
; 1.792 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.087      ;
; 1.792 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.087      ;
; 1.792 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.087      ;
; 1.792 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[7]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.087      ;
; 1.792 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[9]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.083      ; 2.087      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[0]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.086      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[6]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.086      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[10]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.086      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[9]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.086      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[20]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.086      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[27]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.086      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[27]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.086      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[6]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.086      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[9]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.086      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[20]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.086      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[10]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.078      ; 2.086      ;
; 1.805 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~18_OTERM1                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.072      ;
; 1.805 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~16_OTERM3                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.072      ;
; 1.805 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~0_OTERM19                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.072      ;
; 1.805 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~2_OTERM17                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.072      ;
; 1.805 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~4_OTERM15                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.072      ;
; 1.805 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~6_OTERM13                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.072      ;
; 1.805 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~8_OTERM11                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.072      ;
; 1.805 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~10_OTERM9                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.072      ;
; 1.805 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~12_OTERM7                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.072      ;
; 1.805 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~14_OTERM5                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.072      ;
; 1.805 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[5]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.072      ;
; 1.805 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[4]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.072      ;
; 1.805 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[7]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 2.072      ;
; 1.932 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.575      ; 2.719      ;
; 1.932 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.575      ; 2.719      ;
; 1.932 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.575      ; 2.719      ;
; 1.932 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.575      ; 2.719      ;
; 1.948 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[10]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.250      ;
; 1.948 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[2]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 2.250      ;
; 1.991 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|R_dst_regnum[4]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 2.306      ;
; 1.991 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|R_dst_regnum[3]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 2.306      ;
; 1.991 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|R_dst_regnum[2]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 2.306      ;
; 1.991 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|R_dst_regnum[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.103      ; 2.306      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                         ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.334 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 1.645      ;
; 1.334 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 1.645      ;
; 1.334 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 1.645      ;
; 1.334 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 1.645      ;
; 1.334 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 1.645      ;
; 1.334 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 1.645      ;
; 1.334 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 1.645      ;
; 1.334 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.099      ; 1.645      ;
; 1.983 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 2.292      ;
; 1.983 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 2.292      ;
; 1.983 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 2.292      ;
; 1.983 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 2.292      ;
; 1.983 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 2.292      ;
; 1.983 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.097      ; 2.292      ;
; 2.061 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.140      ; 2.413      ;
; 2.061 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.140      ; 2.413      ;
; 2.061 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.140      ; 2.413      ;
; 2.061 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.140      ; 2.413      ;
; 2.061 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.140      ; 2.413      ;
; 2.061 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.140      ; 2.413      ;
; 2.061 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.140      ; 2.413      ;
; 2.061 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.140      ; 2.413      ;
; 2.061 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.140      ; 2.413      ;
; 2.061 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.140      ; 2.413      ;
; 2.069 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.351     ; 1.930      ;
; 2.069 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.351     ; 1.930      ;
; 2.069 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.351     ; 1.930      ;
; 2.069 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.351     ; 1.930      ;
; 2.332 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.038     ; 2.548      ;
; 2.434 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.354     ; 2.292      ;
; 2.434 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.354     ; 2.292      ;
; 2.434 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.354     ; 2.292      ;
; 2.434 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.354     ; 2.292      ;
; 2.487 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.354     ; 2.345      ;
; 2.487 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.354     ; 2.345      ;
; 2.487 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.354     ; 2.345      ;
; 2.487 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.354     ; 2.345      ;
; 2.487 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.354     ; 2.345      ;
; 2.487 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.354     ; 2.345      ;
; 2.487 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.354     ; 2.345      ;
; 2.487 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.354     ; 2.345      ;
; 2.487 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.354     ; 2.345      ;
; 2.487 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.354     ; 2.345      ;
; 2.487 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.354     ; 2.345      ;
; 2.487 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.354     ; 2.345      ;
; 2.487 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.354     ; 2.345      ;
; 2.687 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.040     ; 2.901      ;
; 2.722 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.040     ; 2.936      ;
; 2.727 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.352     ; 2.587      ;
; 2.727 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.352     ; 2.587      ;
; 2.727 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.352     ; 2.587      ;
; 2.734 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.042     ; 2.946      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.711      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.711      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.711      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.711      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.711      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.711      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.711      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.711      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.711      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.711      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.711      ;
; 1.419 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 1.711      ;
; 1.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.903      ;
; 1.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.903      ;
; 1.609 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.903      ;
; 1.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.943      ;
; 1.649 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.943      ;
; 1.735 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.084      ; 2.031      ;
; 1.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.207      ;
; 1.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.207      ;
; 1.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.207      ;
; 1.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.207      ;
; 1.913 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 2.207      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.647 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.255      ;
; 1.647 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.255      ;
; 1.647 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.255      ;
; 1.647 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.397      ; 2.255      ;
; 1.661 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.317      ;
; 1.734 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[0]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.035      ;
; 1.734 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.035      ;
; 1.734 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.035      ;
; 1.734 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.035      ;
; 1.734 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.035      ;
; 1.734 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.035      ;
; 1.734 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[3]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.035      ;
; 1.734 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[1]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.035      ;
; 1.734 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.035      ;
; 1.734 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.035      ;
; 1.734 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.035      ;
; 1.734 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.035      ;
; 1.734 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.035      ;
; 1.734 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 2.035      ;
; 1.742 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 2.496      ;
; 1.742 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 2.496      ;
; 1.742 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 2.496      ;
; 1.742 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 2.496      ;
; 1.742 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 2.496      ;
; 1.742 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 2.496      ;
; 1.742 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 2.496      ;
; 1.742 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 2.496      ;
; 1.742 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 2.496      ;
; 1.742 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 2.496      ;
; 1.742 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.542      ; 2.496      ;
; 1.897 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.199      ;
; 1.897 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.199      ;
; 1.897 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.199      ;
; 1.897 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.199      ;
; 1.897 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.199      ;
; 1.897 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.199      ;
; 1.897 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.199      ;
; 1.897 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 2.199      ;
; 1.975 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 2.584      ;
; 1.975 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 2.584      ;
; 1.975 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 2.584      ;
; 1.975 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 2.584      ;
; 1.989 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a6~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 2.646      ;
; 2.002 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 2.625      ;
; 2.002 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 2.625      ;
; 2.002 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 2.625      ;
; 2.002 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.412      ; 2.625      ;
; 2.016 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a0~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.417      ; 2.687      ;
; 2.022 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.632      ;
; 2.022 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.632      ;
; 2.022 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.632      ;
; 2.022 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.632      ;
; 2.036 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a11~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.404      ; 2.694      ;
; 2.196 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[8]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.496      ;
; 2.196 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[10]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.496      ;
; 2.196 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[7]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.496      ;
; 2.196 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[6]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.496      ;
; 2.199 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[4]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.499      ;
; 2.199 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[5]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.499      ;
; 2.199 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[2]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.499      ;
; 2.199 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[9]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.499      ;
; 2.199 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.499      ;
; 2.199 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.499      ;
; 2.199 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.499      ;
; 2.199 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.499      ;
; 2.199 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.499      ;
; 2.199 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.499      ;
; 2.199 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.499      ;
; 2.199 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.088      ; 2.499      ;
; 2.212 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.504      ;
; 2.212 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.504      ;
; 2.212 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.504      ;
; 2.212 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.504      ;
; 2.212 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.504      ;
; 2.212 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.504      ;
; 2.212 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.504      ;
; 2.222 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.513      ;
; 2.222 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.513      ;
; 2.222 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.513      ;
; 2.279 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.571      ;
; 2.279 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.571      ;
; 2.279 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.571      ;
; 2.279 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.571      ;
; 2.279 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.571      ;
; 2.279 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.571      ;
; 2.290 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.581      ;
; 2.290 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.581      ;
; 2.290 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.581      ;
; 2.290 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.581      ;
; 2.320 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.612      ;
; 2.320 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.612      ;
; 2.320 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.612      ;
; 2.320 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.612      ;
; 2.320 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.612      ;
; 2.320 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.612      ;
; 2.320 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.612      ;
; 2.330 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.621      ;
; 2.330 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.621      ;
; 2.330 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.621      ;
; 2.387 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.679      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 3.869 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.640      ; 4.721      ;
; 3.869 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.640      ; 4.721      ;
; 3.869 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.640      ; 4.721      ;
; 3.869 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.640      ; 4.721      ;
; 3.869 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.640      ; 4.721      ;
; 3.869 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.640      ; 4.721      ;
; 3.869 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.640      ; 4.721      ;
; 3.869 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.640      ; 4.721      ;
; 3.869 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.640      ; 4.721      ;
; 3.907 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.602      ; 4.721      ;
; 3.907 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.596      ; 4.715      ;
; 3.907 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.596      ; 4.715      ;
; 3.907 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.602      ; 4.721      ;
; 3.907 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.596      ; 4.715      ;
; 3.907 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.596      ; 4.715      ;
; 3.907 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.596      ; 4.715      ;
; 3.907 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.602      ; 4.721      ;
; 3.907 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.596      ; 4.715      ;
; 3.907 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.602      ; 4.721      ;
; 3.907 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.602      ; 4.721      ;
; 3.907 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.602      ; 4.721      ;
; 3.907 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.596      ; 4.715      ;
; 3.907 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.596      ; 4.715      ;
; 3.907 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.602      ; 4.721      ;
; 3.907 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[116] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.602      ; 4.721      ;
; 3.923 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.579      ; 4.714      ;
; 3.923 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.579      ; 4.714      ;
; 3.923 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.579      ; 4.714      ;
; 3.923 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.579      ; 4.714      ;
; 3.923 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.579      ; 4.714      ;
; 3.944 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.543      ; 4.699      ;
; 3.951 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.546      ; 4.709      ;
; 3.967 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[7]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.543      ; 4.722      ;
; 3.967 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[5]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.543      ; 4.722      ;
; 3.967 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[4]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.543      ; 4.722      ;
; 3.967 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[3]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.543      ; 4.722      ;
; 3.967 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[2]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.543      ; 4.722      ;
; 3.967 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[1]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.543      ; 4.722      ;
; 4.394 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 4.713      ;
; 4.394 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 4.713      ;
; 4.394 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 4.713      ;
; 4.394 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 4.713      ;
; 4.394 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 4.715      ;
; 4.394 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|read_latency_shift_reg[0]                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 4.715      ;
; 4.394 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 4.715      ;
; 4.394 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 4.715      ;
; 4.394 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 4.715      ;
; 4.394 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[2]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 4.715      ;
; 4.394 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 4.715      ;
; 4.394 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 4.715      ;
; 4.394 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 4.715      ;
; 4.394 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.109      ; 4.715      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|txd                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 4.710      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_overrun                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.713      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|framing_error                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.713      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|break_detect                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.713      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.713      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|do_start_rx                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.713      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|delayed_unxrx_in_processxx3                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.713      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.713      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_clk_en                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.713      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.713      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.713      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.713      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|delayed_unxsync_rxdxx1                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.713      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.106      ; 4.713      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|read_latency_shift_reg[0]                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 4.715      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[0]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 4.715      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 4.714      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 4.714      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 4.714      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 4.714      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 4.714      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[4]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 4.715      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[1]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 4.715      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[2]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 4.715      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.108      ; 4.715      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 4.714      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 4.714      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|data_dir[1]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 4.714      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|data_dir[0]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 4.714      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|data_out[0]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 4.714      ;
; 4.395 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|data_out[1]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.107      ; 4.714      ;
; 4.396 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][5]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 4.713      ;
; 4.396 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][3]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 4.713      ;
; 4.396 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[1]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 4.713      ;
; 4.396 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 4.713      ;
; 4.396 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 4.713      ;
; 4.396 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[5]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 4.713      ;
; 4.396 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[5]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 4.713      ;
; 4.396 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[9]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 4.713      ;
; 4.396 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[9]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 4.713      ;
; 4.396 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 4.713      ;
; 4.397 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][31]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.705      ;
; 4.397 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.705      ;
; 4.397 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[31]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.705      ;
; 4.397 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][23]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.713      ;
; 4.397 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][19]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.705      ;
; 4.397 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][16]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.705      ;
; 4.397 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][2]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.713      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 77
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.260
Worst Case Available Settling Time: 11.935 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                              ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                           ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
; 102.15 MHz ; 102.15 MHz      ; u0|altpll_component|auto_generated|pll1|clk[2] ;                                                ;
; 115.87 MHz ; 115.87 MHz      ; u1|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 121.01 MHz ; 121.01 MHz      ; u0|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
; 138.7 MHz  ; 138.7 MHz       ; altera_reserved_tck                            ;                                                ;
; 162.58 MHz ; 162.58 MHz      ; u0|altpll_component|auto_generated|pll1|clk[3] ;                                                ;
; 444.64 MHz ; 402.09 MHz      ; u1|altpll_component|auto_generated|pll1|clk[1] ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.443   ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.736   ; 0.000         ;
; sdrclk_out_clock                               ; 2.245   ; 0.000         ;
; sdram_clock                                    ; 3.780   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 4.831   ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 30.210  ; 0.000         ;
; altera_reserved_tck                            ; 46.395  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 170.991 ; 0.000         ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.382 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.382 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.385 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.400 ; 0.000         ;
; altera_reserved_tck                            ; 0.402 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.415 ; 0.000         ;
; sdrclk_out_clock                               ; 2.503 ; 0.000         ;
; sdram_clock                                    ; 4.216 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                    ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 5.267   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 10.536  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 34.931  ; 0.000         ;
; altera_reserved_tck                            ; 97.711  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 173.919 ; 0.000         ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 1.046 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 1.195 ; 0.000         ;
; altera_reserved_tck                            ; 1.275 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 1.507 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 3.476 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.205  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 4.553  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 6.340  ; 0.000         ;
; DVP_PCLK                                       ; 6.416  ; 0.000         ;
; CLOCK_50                                       ; 9.835  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 19.666 ; 0.000         ;
; altera_reserved_tck                            ; 49.519 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 88.239 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.443 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.106     ; 1.728      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 2.019      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 2.018      ;
; 0.640 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.977      ;
; 0.643 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.408      ;
; 0.703 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.107     ; 1.757      ;
; 0.763 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.102     ; 1.412      ;
; 0.769 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.102     ; 1.406      ;
; 0.781 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 1.835      ;
; 0.785 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.832      ;
; 0.789 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.828      ;
; 0.800 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.817      ;
; 0.804 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.813      ;
; 0.806 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.811      ;
; 0.809 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.808      ;
; 0.809 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.808      ;
; 0.822 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.102     ; 1.353      ;
; 0.842 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.775      ;
; 0.843 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.774      ;
; 0.846 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.771      ;
; 0.849 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.768      ;
; 0.853 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.764      ;
; 0.887 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.105     ; 1.285      ;
; 0.911 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.140      ;
; 0.919 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.104     ; 1.544      ;
; 0.942 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.109      ;
; 0.968 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.492      ;
; 0.977 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.640      ;
; 0.979 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.106     ; 1.482      ;
; 1.023 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.595      ;
; 1.030 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.106     ; 1.431      ;
; 1.091 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.106     ; 1.370      ;
; 1.104 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.513      ;
; 1.105 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.512      ;
; 1.107 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.077     ; 1.510      ;
; 1.133 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.070     ; 1.491      ;
; 1.135 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.070     ; 1.489      ;
; 1.141 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.078     ; 1.475      ;
; 1.151 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.467      ;
; 1.151 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.467      ;
; 1.152 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.466      ;
; 1.152 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.466      ;
; 1.168 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.366      ;
; 1.177 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.357      ;
; 1.177 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.161     ; 1.356      ;
; 1.179 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.161     ; 1.354      ;
; 1.192 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.158     ; 1.344      ;
; 1.202 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.419      ;
; 1.203 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.418      ;
; 1.207 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.414      ;
; 1.215 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.406      ;
; 1.216 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.405      ;
; 1.217 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.404      ;
; 1.218 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.403      ;
; 1.219 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.402      ;
; 1.224 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.310      ;
; 1.227 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.307      ;
; 1.230 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.161     ; 1.303      ;
; 1.233 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.161     ; 1.300      ;
; 1.234 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.300      ;
; 1.234 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.161     ; 1.299      ;
; 1.234 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.300      ;
; 1.235 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.299      ;
; 1.235 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.299      ;
; 1.235 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.225      ;
; 1.236 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.298      ;
; 1.236 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.298      ;
; 1.236 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.161     ; 1.297      ;
; 1.237 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.297      ;
; 1.243 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.291      ;
; 1.249 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.069     ; 1.376      ;
; 1.250 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.069     ; 1.375      ;
; 1.250 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.069     ; 1.375      ;
; 1.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.283      ;
; 1.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.282      ;
; 1.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.069     ; 1.372      ;
; 1.259 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.275      ;
; 1.280 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.254      ;
; 1.283 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.251      ;
; 1.288 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.246      ;
; 1.288 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.076     ; 1.330      ;
; 1.296 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.108     ; 1.164      ;
; 1.356 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.178      ;
; 1.358 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.263      ;
; 1.359 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.262      ;
; 1.394 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 1.140      ;
; 1.444 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.177      ;
; 1.445 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.176      ;
; 1.470 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.150      ;
; 1.507 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.074     ; 1.113      ;
; 1.520 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.161     ; 1.013      ;
; 1.539 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 0.995      ;
; 1.540 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.160     ; 0.994      ;
; 1.546 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.075      ;
; 1.546 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.075      ;
; 1.552 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.069      ;
; 1.552 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.069      ;
; 1.588 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.033      ;
; 1.589 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.032      ;
; 1.595 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.073     ; 1.026      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.736 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.375      ; 8.641      ;
; 1.750 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.375      ; 8.627      ;
; 1.835 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 7.945      ;
; 1.841 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 7.936      ;
; 1.841 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 8.085      ;
; 1.869 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 7.923      ;
; 1.898 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[5]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.076     ; 8.028      ;
; 1.914 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 7.874      ;
; 1.917 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.365      ; 8.450      ;
; 1.923 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.365      ; 8.444      ;
; 1.931 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.365      ; 8.436      ;
; 1.937 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.365      ; 8.430      ;
; 1.938 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 7.855      ;
; 1.965 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 7.826      ;
; 1.992 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[3]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 7.940      ;
; 2.022 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.894      ;
; 2.026 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 7.905      ;
; 2.028 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.888      ;
; 2.029 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[1]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 7.902      ;
; 2.032 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[2]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 7.899      ;
; 2.032 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[0]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 7.899      ;
; 2.035 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte1_data[2]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 7.896      ;
; 2.043 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 7.905      ;
; 2.043 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 7.905      ;
; 2.079 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[5]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.837      ;
; 2.085 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[5]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.831      ;
; 2.093 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.365      ; 8.274      ;
; 2.104 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 7.665      ;
; 2.107 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.365      ; 8.260      ;
; 2.114 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.680      ;
; 2.118 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.676      ;
; 2.120 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.674      ;
; 2.139 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte1_data[1]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 7.792      ;
; 2.145 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[1]  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 7.787      ;
; 2.160 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.634      ;
; 2.161 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 7.627      ;
; 2.164 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 7.616      ;
; 2.173 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[3]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 7.749      ;
; 2.179 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[3]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 7.743      ;
; 2.181 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 7.610      ;
; 2.198 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.718      ;
; 2.207 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.714      ;
; 2.210 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[1]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.711      ;
; 2.213 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[2]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.708      ;
; 2.213 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[0]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.708      ;
; 2.213 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.708      ;
; 2.216 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte1_data[2]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.705      ;
; 2.216 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[1]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.705      ;
; 2.217 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.365      ; 8.150      ;
; 2.219 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[2]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.702      ;
; 2.219 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[0]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.702      ;
; 2.222 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte1_data[2]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.699      ;
; 2.223 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 7.575      ;
; 2.224 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 7.714      ;
; 2.224 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 7.714      ;
; 2.230 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 7.708      ;
; 2.230 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 7.708      ;
; 2.231 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.365      ; 8.136      ;
; 2.232 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[38] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 7.550      ;
; 2.234 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[0]  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 7.698      ;
; 2.238 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[38] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 7.541      ;
; 2.239 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 7.708      ;
; 2.240 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 7.537      ;
; 2.244 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[6]                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.374      ; 8.132      ;
; 2.245 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][98]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.368      ; 8.125      ;
; 2.249 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[6]                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.374      ; 8.127      ;
; 2.255 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[5]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.661      ;
; 2.258 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[20]                                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.365      ; 8.109      ;
; 2.259 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][98]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.368      ; 8.111      ;
; 2.261 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[6]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 7.670      ;
; 2.263 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[20]                                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.365      ; 8.104      ;
; 2.266 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[38] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.528      ;
; 2.295 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[19]                                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.365      ; 8.072      ;
; 2.296 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[5]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 7.636      ;
; 2.298 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[2]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 7.634      ;
; 2.299 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[17]                                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.364      ; 8.067      ;
; 2.300 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[19]                                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.365      ; 8.067      ;
; 2.301 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[22]                                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.365      ; 8.066      ;
; 2.304 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[7]                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.374      ; 8.072      ;
; 2.304 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[17]                                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.364      ; 8.062      ;
; 2.306 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[22]                                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.365      ; 8.061      ;
; 2.309 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[7]                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.374      ; 8.067      ;
; 2.311 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[38] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 7.479      ;
; 2.320 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte1_data[1]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.601      ;
; 2.322 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 7.594      ;
; 2.325 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 7.463      ;
; 2.326 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte1_data[1]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.081     ; 7.595      ;
; 2.331 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[42] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 7.450      ;
; 2.334 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[0]                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 7.461      ;
; 2.335 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[38] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 7.460      ;
; 2.337 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[42] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 7.441      ;
; 2.339 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte1_data[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.071     ; 7.592      ;
; 2.344 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[5]                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|R_wr_dst_reg                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 7.581      ;
; 2.349 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[3]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 7.573      ;
; 2.350 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][98]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.083     ; 7.569      ;
; 2.350 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[40] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 7.428      ;
; 2.354 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[1]                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.080     ; 7.441      ;
; 2.356 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[40] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.101     ; 7.419      ;
; 2.362 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[38] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 7.431      ;
; 2.365 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[42] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 7.428      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdrclk_out_clock'                                                                                                                                   ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 2.245 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 5.000        ; 3.080      ; 5.835      ;
; 7.037 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 10.000       ; 3.080      ; 6.043      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdram_clock'                                                                                                                                                      ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 3.780 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.379     ; 4.181      ;
; 3.784 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.375     ; 4.181      ;
; 3.784 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.375     ; 4.181      ;
; 3.788 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.371     ; 4.181      ;
; 4.040 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.394     ; 3.906      ;
; 4.040 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.394     ; 3.906      ;
; 4.040 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.394     ; 3.906      ;
; 4.040 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.394     ; 3.906      ;
; 4.043 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.371     ; 3.926      ;
; 4.043 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.391     ; 3.906      ;
; 4.043 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.391     ; 3.906      ;
; 4.044 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.390     ; 3.906      ;
; 4.044 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.390     ; 3.906      ;
; 4.045 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.369     ; 3.926      ;
; 4.045 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.389     ; 3.906      ;
; 4.046 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.368     ; 3.926      ;
; 4.046 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.388     ; 3.906      ;
; 4.046 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.388     ; 3.906      ;
; 4.047 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.387     ; 3.906      ;
; 4.047 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.387     ; 3.906      ;
; 4.049 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.385     ; 3.906      ;
; 4.049 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.385     ; 3.906      ;
; 4.049 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.385     ; 3.906      ;
; 4.049 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.385     ; 3.906      ;
; 4.049 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.385     ; 3.906      ;
; 4.050 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.384     ; 3.906      ;
; 4.050 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.384     ; 3.906      ;
; 4.052 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.382     ; 3.906      ;
; 4.052 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.382     ; 3.906      ;
; 4.053 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.381     ; 3.906      ;
; 4.053 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.381     ; 3.906      ;
; 4.053 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.381     ; 3.906      ;
; 4.053 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.381     ; 3.906      ;
; 4.055 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.379     ; 3.906      ;
; 4.055 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.379     ; 3.906      ;
; 4.056 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.358     ; 3.926      ;
; 4.056 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.358     ; 3.926      ;
; 4.331 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.397     ; 3.612      ;
; 4.331 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.397     ; 3.612      ;
; 4.332 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.396     ; 3.612      ;
; 4.333 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.395     ; 3.612      ;
; 4.333 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.395     ; 3.612      ;
; 4.334 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.394     ; 3.612      ;
; 4.337 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.391     ; 3.612      ;
; 4.337 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.391     ; 3.612      ;
; 4.339 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.389     ; 3.612      ;
; 4.339 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.389     ; 3.612      ;
; 4.340 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.388     ; 3.612      ;
; 4.340 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.388     ; 3.612      ;
; 4.340 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.388     ; 3.612      ;
; 4.340 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.388     ; 3.612      ;
; 4.342 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.386     ; 3.612      ;
; 4.342 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; -0.386     ; 3.612      ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 4.831 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 8.564      ;
; 4.835 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 8.560      ;
; 4.841 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 8.554      ;
; 4.845 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 8.550      ;
; 4.848 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 8.547      ;
; 4.852 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 8.543      ;
; 4.997 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[54]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.406     ; 8.060      ;
; 5.026 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[111] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.405     ; 8.032      ;
; 5.047 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 8.348      ;
; 5.051 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 8.344      ;
; 5.062 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[167] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.409     ; 7.992      ;
; 5.066 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 8.329      ;
; 5.076 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 8.319      ;
; 5.083 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 8.312      ;
; 5.120 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.406     ; 7.937      ;
; 5.122 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[55]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.406     ; 7.935      ;
; 5.153 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[178] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.404     ; 7.906      ;
; 5.178 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[110] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.405     ; 7.880      ;
; 5.184 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 8.211      ;
; 5.188 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 8.207      ;
; 5.194 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[10]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.405     ; 7.864      ;
; 5.195 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[106] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.405     ; 7.863      ;
; 5.197 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[202] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.404     ; 7.862      ;
; 5.198 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[194] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.404     ; 7.861      ;
; 5.226 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.065     ; 8.172      ;
; 5.230 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.065     ; 8.168      ;
; 5.276 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[162] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.409     ; 7.778      ;
; 5.278 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[30]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.405     ; 7.780      ;
; 5.279 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 8.116      ;
; 5.279 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.032      ; 7.983      ;
; 5.282 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 8.113      ;
; 5.289 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 8.106      ;
; 5.296 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 8.099      ;
; 5.352 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[5]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.410     ; 7.701      ;
; 5.359 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[93]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.403     ; 7.701      ;
; 5.359 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[173] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.403     ; 7.701      ;
; 5.369 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[101] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.405     ; 7.689      ;
; 5.371 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.032      ; 7.891      ;
; 5.379 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[176] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.404     ; 7.680      ;
; 5.382 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[184] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.404     ; 7.677      ;
; 5.393 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.032      ; 7.869      ;
; 5.397 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[45]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.408     ; 7.658      ;
; 5.418 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[201] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.404     ; 7.641      ;
; 5.419 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 7.976      ;
; 5.439 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[192] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.404     ; 7.620      ;
; 5.441 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[185] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.404     ; 7.618      ;
; 5.441 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[177] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.404     ; 7.618      ;
; 5.461 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.065     ; 7.937      ;
; 5.466 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.032      ; 7.796      ;
; 5.470 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[170] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.403     ; 7.590      ;
; 5.471 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[90]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.403     ; 7.589      ;
; 5.472 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[2]   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.410     ; 7.581      ;
; 5.483 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[186] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.404     ; 7.576      ;
; 5.485 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.032      ; 7.777      ;
; 5.488 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[122] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.404     ; 7.571      ;
; 5.495 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[82]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.405     ; 7.563      ;
; 5.495 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[74]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.405     ; 7.563      ;
; 5.495 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.068     ; 7.900      ;
; 5.503 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[130] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.404     ; 7.556      ;
; 5.503 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[138] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.404     ; 7.556      ;
; 5.506 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.032      ; 7.756      ;
; 5.511 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[94]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.403     ; 7.549      ;
; 5.512 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[174] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.403     ; 7.548      ;
; 5.525 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[39]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.408     ; 7.530      ;
; 5.527 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[197] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.404     ; 7.532      ;
; 5.527 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[205] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.404     ; 7.532      ;
; 5.539 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.032      ; 7.723      ;
; 5.541 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[41]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.408     ; 7.514      ;
; 5.541 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[154] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.403     ; 7.519      ;
; 5.541 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[166] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.409     ; 7.513      ;
; 5.542 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[33]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.408     ; 7.513      ;
; 5.543 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[146] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.403     ; 7.517      ;
; 5.546 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.032      ; 7.716      ;
; 5.554 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[126] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.404     ; 7.505      ;
; 5.562 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[212] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.409     ; 7.492      ;
; 5.569 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[44]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.408     ; 7.486      ;
; 5.570 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[36]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.408     ; 7.485      ;
; 5.575 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[213] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.409     ; 7.479      ;
; 5.576 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[221] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.409     ; 7.478      ;
; 5.579 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.032      ; 7.683      ;
; 5.590 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[18]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.406     ; 7.467      ;
; 5.590 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.032      ; 7.672      ;
; 5.591 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[161] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.409     ; 7.463      ;
; 5.597 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[164] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.409     ; 7.457      ;
; 5.599 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[128] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.404     ; 7.460      ;
; 5.601 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[109] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.405     ; 7.457      ;
; 5.602 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[13]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.405     ; 7.456      ;
; 5.605 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[136] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.404     ; 7.454      ;
; 5.605 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[34]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.408     ; 7.450      ;
; 5.605 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[42]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.408     ; 7.450      ;
; 5.606 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[89]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.784      ;
; 5.606 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[91]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.784      ;
; 5.606 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[93]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.784      ;
; 5.606 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[95]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.784      ;
; 5.606 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[88]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.784      ;
; 5.606 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[90]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.784      ;
; 5.606 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[92]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.784      ;
; 5.606 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                               ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[94]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 7.784      ;
; 5.608 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[149] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.403     ; 7.452      ;
; 5.609 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[157] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.403     ; 7.451      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 30.210 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 9.703      ;
; 30.210 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 9.703      ;
; 30.210 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 9.703      ;
; 30.242 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.099     ; 9.661      ;
; 30.242 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.099     ; 9.661      ;
; 30.242 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.099     ; 9.661      ;
; 30.242 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.099     ; 9.661      ;
; 30.242 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.099     ; 9.661      ;
; 30.242 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.099     ; 9.661      ;
; 30.242 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.099     ; 9.661      ;
; 30.242 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.099     ; 9.661      ;
; 30.242 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.099     ; 9.661      ;
; 30.242 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.099     ; 9.661      ;
; 30.242 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.099     ; 9.661      ;
; 30.256 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 9.659      ;
; 30.256 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 9.659      ;
; 30.256 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 9.659      ;
; 30.288 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 9.617      ;
; 30.288 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 9.617      ;
; 30.288 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 9.617      ;
; 30.288 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 9.617      ;
; 30.288 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 9.617      ;
; 30.288 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 9.617      ;
; 30.288 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 9.617      ;
; 30.288 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 9.617      ;
; 30.288 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 9.617      ;
; 30.288 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 9.617      ;
; 30.288 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.097     ; 9.617      ;
; 30.352 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 9.568      ;
; 30.352 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 9.568      ;
; 30.352 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 9.568      ;
; 30.374 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.526      ;
; 30.374 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.526      ;
; 30.374 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.526      ;
; 30.374 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.526      ;
; 30.374 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.526      ;
; 30.374 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.526      ;
; 30.374 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.526      ;
; 30.374 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.526      ;
; 30.374 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.526      ;
; 30.374 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.526      ;
; 30.374 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.526      ;
; 30.461 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 9.459      ;
; 30.461 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 9.459      ;
; 30.461 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 9.459      ;
; 30.481 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_read          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 9.435      ;
; 30.481 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_write         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.086     ; 9.435      ;
; 30.483 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.417      ;
; 30.483 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.417      ;
; 30.483 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.417      ;
; 30.483 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.417      ;
; 30.483 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.417      ;
; 30.483 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.417      ;
; 30.483 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.417      ;
; 30.483 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.417      ;
; 30.483 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.417      ;
; 30.483 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.417      ;
; 30.483 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.102     ; 9.417      ;
; 30.492 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 9.429      ;
; 30.492 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 9.429      ;
; 30.492 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[0]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 9.429      ;
; 30.492 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 9.429      ;
; 30.492 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 9.429      ;
; 30.492 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 9.429      ;
; 30.492 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 9.429      ;
; 30.492 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 9.429      ;
; 30.492 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 9.429      ;
; 30.492 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 9.429      ;
; 30.492 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 9.429      ;
; 30.519 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 9.400      ;
; 30.519 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 9.400      ;
; 30.519 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 9.400      ;
; 30.527 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_read          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.084     ; 9.391      ;
; 30.527 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_write         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.084     ; 9.391      ;
; 30.538 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 9.385      ;
; 30.538 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 9.385      ;
; 30.538 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[0]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 9.385      ;
; 30.538 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 9.385      ;
; 30.538 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 9.385      ;
; 30.538 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 9.385      ;
; 30.538 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 9.385      ;
; 30.538 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 9.385      ;
; 30.538 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 9.385      ;
; 30.538 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 9.385      ;
; 30.538 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 9.385      ;
; 30.565 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 9.356      ;
; 30.565 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 9.356      ;
; 30.565 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.081     ; 9.356      ;
; 30.613 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_write         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 9.300      ;
; 30.613 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_read          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 9.300      ;
; 30.621 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[10] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 9.298      ;
; 30.621 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 9.298      ;
; 30.621 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 9.298      ;
; 30.621 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[16] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 9.298      ;
; 30.621 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[23] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 9.298      ;
; 30.621 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 9.298      ;
; 30.621 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 9.298      ;
; 30.634 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 9.294      ;
; 30.634 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 9.294      ;
; 30.634 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.074     ; 9.294      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 46.395 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 3.812      ;
; 46.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 3.565      ;
; 47.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 3.106      ;
; 47.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.207      ; 2.871      ;
; 47.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.210      ; 2.810      ;
; 47.480 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.731      ;
; 47.487 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.211      ; 2.726      ;
; 47.578 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 2.629      ;
; 47.627 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.584      ;
; 47.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 2.486      ;
; 47.871 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.205      ; 2.336      ;
; 47.970 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.208      ; 2.240      ;
; 48.051 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.209      ; 2.160      ;
; 94.813 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 5.113      ;
; 95.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.680      ;
; 95.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.680      ;
; 95.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.680      ;
; 95.246 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.680      ;
; 95.254 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.678      ;
; 95.269 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.657      ;
; 95.317 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.607      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.584      ;
; 95.342 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.584      ;
; 95.426 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.502      ;
; 95.447 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.479      ;
; 95.481 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.445      ;
; 95.494 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.437      ;
; 95.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.425      ;
; 95.530 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.398      ;
; 95.544 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.384      ;
; 95.596 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.326      ;
; 95.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.329      ;
; 95.597 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.325      ;
; 95.615 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.311      ;
; 95.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.296      ;
; 95.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.296      ;
; 95.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.296      ;
; 95.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.296      ;
; 95.632 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.296      ;
; 95.637 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.289      ;
; 95.644 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.282      ;
; 95.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.269      ;
; 95.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.269      ;
; 95.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.269      ;
; 95.661 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 4.269      ;
; 95.666 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.256      ;
; 95.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.245      ;
; 95.678 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.254      ;
; 95.710 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.222      ;
; 95.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.221      ;
; 95.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.203      ;
; 95.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.203      ;
; 95.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.203      ;
; 95.728 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.203      ;
; 95.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.185      ;
; 95.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.185      ;
; 95.742 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.185      ;
; 95.768 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.155      ;
; 95.777 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.149      ;
; 95.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.148      ;
; 95.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.148      ;
; 95.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.148      ;
; 95.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.148      ;
; 95.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.148      ;
; 95.779 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.144      ;
; 95.782 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.144      ;
; 95.797 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.129      ;
; 95.809 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 4.115      ;
; 95.832 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.094      ;
; 95.834 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.089      ;
; 95.839 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 4.084      ;
; 95.844 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.082      ;
; 95.853 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.073      ;
; 95.854 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 4.077      ;
; 95.861 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 4.061      ;
; 95.862 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 4.065      ;
; 95.882 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 4.046      ;
; 95.918 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 4.008      ;
; 95.928 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 4.004      ;
; 95.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.987      ;
; 95.942 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.984      ;
; 95.943 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.983      ;
; 95.945 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 3.982      ;
; 95.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 3.981      ;
; 95.950 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.976      ;
; 95.955 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.971      ;
; 95.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.972      ;
; 95.986 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.942      ;
; 96.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 3.928      ;
; 96.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.925      ;
; 96.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.925      ;
; 96.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.925      ;
; 96.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.925      ;
; 96.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[2]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.925      ;
; 96.004 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[1]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 3.925      ;
; 96.007 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 3.925      ;
; 96.010 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.913      ;
; 96.022 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.079     ; 3.901      ;
; 96.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 3.902      ;
; 96.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.897      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 170.991 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.331      ; 6.484      ;
; 170.992 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.331      ; 6.483      ;
; 170.999 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.331      ; 6.476      ;
; 171.206 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.331      ; 6.269      ;
; 171.207 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.331      ; 6.268      ;
; 171.214 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.331      ; 6.261      ;
; 171.228 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.331      ; 6.247      ;
; 171.229 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.331      ; 6.246      ;
; 171.236 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.331      ; 6.239      ;
; 171.256 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 5.818      ;
; 171.256 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 5.818      ;
; 171.256 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 5.818      ;
; 171.324 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.748      ;
; 171.324 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.748      ;
; 171.324 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.748      ;
; 171.324 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.748      ;
; 171.352 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.318      ; 6.110      ;
; 171.353 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.318      ; 6.109      ;
; 171.360 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.318      ; 6.102      ;
; 171.392 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.331      ; 6.083      ;
; 171.393 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.331      ; 6.082      ;
; 171.411 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.331      ; 6.064      ;
; 171.471 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 5.603      ;
; 171.471 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 5.603      ;
; 171.471 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 5.603      ;
; 171.493 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 5.581      ;
; 171.493 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 5.581      ;
; 171.493 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.070     ; 5.581      ;
; 171.528 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.318      ; 5.934      ;
; 171.529 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.318      ; 5.933      ;
; 171.536 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.318      ; 5.926      ;
; 171.539 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.533      ;
; 171.539 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.533      ;
; 171.539 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.533      ;
; 171.539 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.533      ;
; 171.561 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.511      ;
; 171.561 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.511      ;
; 171.561 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.511      ;
; 171.561 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.511      ;
; 171.585 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.318      ; 5.877      ;
; 171.586 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.318      ; 5.876      ;
; 171.593 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.318      ; 5.869      ;
; 171.601 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.471      ;
; 171.601 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.471      ;
; 171.601 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.471      ;
; 171.601 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.471      ;
; 171.601 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.471      ;
; 171.601 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.471      ;
; 171.601 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.471      ;
; 171.601 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.471      ;
; 171.601 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.471      ;
; 171.607 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.331      ; 5.868      ;
; 171.608 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.331      ; 5.867      ;
; 171.626 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.331      ; 5.849      ;
; 171.627 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.073     ; 5.444      ;
; 171.627 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.073     ; 5.444      ;
; 171.627 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.073     ; 5.444      ;
; 171.627 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.210      ; 5.764      ;
; 171.629 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.331      ; 5.846      ;
; 171.630 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.331      ; 5.845      ;
; 171.639 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.209      ; 5.751      ;
; 171.648 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.331      ; 5.827      ;
; 171.652 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.420      ;
; 171.653 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.419      ;
; 171.657 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.213      ; 5.737      ;
; 171.680 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.392      ;
; 171.685 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.085     ; 5.374      ;
; 171.685 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.085     ; 5.374      ;
; 171.685 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.085     ; 5.374      ;
; 171.685 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.085     ; 5.374      ;
; 171.753 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.318      ; 5.709      ;
; 171.754 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.318      ; 5.708      ;
; 171.756 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.104     ; 5.284      ;
; 171.757 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.104     ; 5.283      ;
; 171.764 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.104     ; 5.276      ;
; 171.772 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.318      ; 5.690      ;
; 171.803 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.073     ; 5.268      ;
; 171.803 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.073     ; 5.268      ;
; 171.803 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.073     ; 5.268      ;
; 171.816 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.256      ;
; 171.816 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.256      ;
; 171.816 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.256      ;
; 171.816 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.256      ;
; 171.816 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.256      ;
; 171.816 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.256      ;
; 171.816 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.256      ;
; 171.816 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.256      ;
; 171.816 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.256      ;
; 171.820 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.104     ; 5.220      ;
; 171.821 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.104     ; 5.219      ;
; 171.828 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.104     ; 5.212      ;
; 171.838 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.234      ;
; 171.838 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.234      ;
; 171.838 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.234      ;
; 171.838 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.234      ;
; 171.838 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.234      ;
; 171.838 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.234      ;
; 171.838 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.234      ;
; 171.838 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.234      ;
; 171.838 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.072     ; 5.234      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                             ; To Node                                                                                                                                                                                                                                                                                               ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.382 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[6]                                                                                                                                                                                                                                            ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[6]                                                                                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[5]                                                                                                                                                                                                                                            ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[5]                                                                                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[4]                                                                                                                                                                                                                                            ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[4]                                                                                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[3]                                                                                                                                                                                                                                            ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[3]                                                                                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[2]                                                                                                                                                                                                                                            ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[2]                                                                                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[1]                                                                                                                                                                                                                                            ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[1]                                                                                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[0]                                                                                                                                                                                                                                            ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[0]                                                                                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.092      ; 0.669      ;
; 0.383 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                    ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                    ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|write_accepted                                                                                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|write_accepted                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|read_accepted                                                                                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|read_accepted                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_write                                                                                                                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_write                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_read                                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_read                                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.669      ;
; 0.384 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|end_begintransfer                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|end_begintransfer                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.090      ; 0.669      ;
; 0.398 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.091      ; 0.684      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|monitor_go ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|monitor_go ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]~_Duplicate_1                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]~_Duplicate_1                                                                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[4]                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[4]                                                                                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[2]                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[2]                                                                                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_cmd[3]                                                                                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[1]                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|transcounter[0]                                                                                                                                                                                                                             ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|transcounter[0]                                                                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|transcounter[4]                                                                                                                                                                                                                             ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|transcounter[4]                                                                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|transcounter[6]                                                                                                                                                                                                                             ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|transcounter[6]                                                                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|transcounter[5]                                                                                                                                                                                                                             ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|transcounter[5]                                                                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|transcounter[7]                                                                                                                                                                                                                             ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|transcounter[7]                                                                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[0]                                                                                                                                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[0]                                                                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[6]                                                                                                                                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[6]                                                                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[1]                                                                                                                                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[1]                                                                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[2]                                                                                                                                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[2]                                                                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[3]                                                                                                                                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[3]                                                                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[4]                                                                                                                                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[4]                                                                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[5]                                                                                                                                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[5]                                                                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[7]                                                                                                                                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|datacounter[7]                                                                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                             ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[7]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[0]                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][98]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][98]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|end_begintransfer                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|end_begintransfer                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][96]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][96]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][18]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][19]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][53]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][80]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][80]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[17]                                                                                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[17]                                                                                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[20]                                                                                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[20]                                                                                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                    ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                    ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                    ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                    ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                    ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                    ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                    ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                    ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.382 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.382 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                        ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.669      ;
; 0.384 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.384 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                  ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.669      ;
; 0.401 ; audiobar:u_bar|linecount_reg[1]                                                                                                                                              ; audiobar:u_bar|linecount_reg[1]                                                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; audiobar:u_bar|linecount_reg[0]                                                                                                                                              ; audiobar:u_bar|linecount_reg[0]                                                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                           ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                           ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                                  ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                                  ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                                  ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                         ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; hdmi_tx:u_tx|request_reg                                                                                                                                                     ; hdmi_tx:u_tx|request_reg                                                                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; audiobar:u_bar|avgcount_reg[1]                                                                                                                                               ; audiobar:u_bar|avgcount_reg[1]                                                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; audiobar:u_bar|avgcount_reg[0]                                                                                                                                               ; audiobar:u_bar|avgcount_reg[0]                                                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.415 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                       ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.419 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[2]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.065      ;
; 0.427 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.076      ;
; 0.427 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.419      ; 1.076      ;
; 0.433 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[4]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.079      ;
; 0.448 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.449 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                  ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.717      ;
; 0.450 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[6]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.096      ;
; 0.453 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[9] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[9] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.453 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pcm_fs_reg[0]                                                                                                  ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pcm_fs_reg[1]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.740      ;
; 0.455 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:1:u|sout_reg[9]                                                                                                         ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18]                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.723      ;
; 0.462 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[3]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.108      ;
; 0.463 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][21]                                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.144      ;
; 0.467 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[7]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.113      ;
; 0.468 ; hdmi_tx:u_tx|active_reg[10]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[9]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.468 ; hdmi_tx:u_tx|active_reg[33]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[32]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.737      ;
; 0.469 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[3] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[44]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[43]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[45]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[44]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[46]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[45]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[5]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[4]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[18]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[17]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[19]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[18]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[21]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[20]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[29]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[28]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[30]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[29]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[31]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[30]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[40]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[39]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[49]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[48]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[51]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[50]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.469 ; hdmi_tx:u_tx|active_reg[56]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[55]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.738      ;
; 0.470 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.470 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[1]                                                                                                          ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[1]                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[8]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[7]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[9]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[8]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[13]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[12]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[17]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[16]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[20]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[19]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[22]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[21]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[23]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[22]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[28]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[27]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[38]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[37]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[55]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[54]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[58]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[57]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[59]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[58]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.470 ; hdmi_tx:u_tx|active_reg[61]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[60]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.739      ;
; 0.471 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[7] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[7] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; hdmi_tx:u_tx|active_reg[43]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[42]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; hdmi_tx:u_tx|active_reg[27]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[26]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
; 0.471 ; hdmi_tx:u_tx|active_reg[54]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[53]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.740      ;
; 0.472 ; audiobar:u_bar|linecount_reg[0]                                                                                                                                              ; audiobar:u_bar|linecount_reg[1]                                                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.472 ; hdmi_tx:u_tx|active_reg[11]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[10]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.741      ;
; 0.473 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[5] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.475 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][23]                                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.156      ;
; 0.476 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|s_reg[2]                                                                                                            ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[6]                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.744      ;
; 0.477 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                        ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|s_reg[2]                                                                                                            ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|sout_reg[2]                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.122      ;
; 0.479 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][22]                                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 1.160      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.385 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.684      ;
; 0.451 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.737      ;
; 0.452 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.719      ;
; 0.453 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.739      ;
; 0.454 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.738      ;
; 0.455 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.739      ;
; 0.455 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.739      ;
; 0.471 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.739      ;
; 0.510 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.777      ;
; 0.512 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.346      ; 1.088      ;
; 0.516 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.783      ;
; 0.527 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.346      ; 1.103      ;
; 0.578 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.845      ;
; 0.584 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.346      ; 1.160      ;
; 0.627 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[2]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.913      ;
; 0.627 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[1]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.913      ;
; 0.628 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[0]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.091      ; 0.914      ;
; 0.629 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.913      ;
; 0.630 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.914      ;
; 0.636 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.903      ;
; 0.636 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.903      ;
; 0.636 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.346      ; 1.212      ;
; 0.646 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.913      ;
; 0.656 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.923      ;
; 0.656 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.923      ;
; 0.668 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.935      ;
; 0.695 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.963      ;
; 0.699 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.966      ;
; 0.709 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.993      ;
; 0.710 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 0.994      ;
; 0.717 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.985      ;
; 0.719 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[6]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[6]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.986      ;
; 0.720 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.004      ;
; 0.727 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.994      ;
; 0.737 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.004      ;
; 0.737 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.004      ;
; 0.740 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.007      ;
; 0.741 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.008      ;
; 0.743 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.027      ;
; 0.750 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.017      ;
; 0.769 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.036      ;
; 0.802 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.359      ; 1.391      ;
; 0.812 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.346      ; 1.388      ;
; 0.833 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.346      ; 1.409      ;
; 0.837 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.359      ; 1.426      ;
; 0.843 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.359      ; 1.432      ;
; 0.845 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.112      ;
; 0.847 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.346      ; 1.423      ;
; 0.848 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.359      ; 1.437      ;
; 0.849 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.346      ; 1.425      ;
; 0.859 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.346      ; 1.435      ;
; 0.877 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.346      ; 1.453      ;
; 0.887 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.331     ; 0.751      ;
; 0.889 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.331     ; 0.753      ;
; 0.890 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.174      ;
; 0.940 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.207      ;
; 0.961 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.057     ; 1.134      ;
; 0.983 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.492      ; 1.670      ;
; 1.001 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.492      ; 1.688      ;
; 1.002 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.492      ; 1.689      ;
; 1.012 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.279      ;
; 1.013 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.280      ;
; 1.015 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[6]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.282      ;
; 1.018 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.285      ;
; 1.018 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.285      ;
; 1.019 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.286      ;
; 1.028 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.295      ;
; 1.033 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.300      ;
; 1.034 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.301      ;
; 1.036 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.303      ;
; 1.036 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.303      ;
; 1.069 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.346      ; 1.645      ;
; 1.088 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.372      ;
; 1.090 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.374      ;
; 1.091 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.375      ;
; 1.091 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.375      ;
; 1.098 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.382      ;
; 1.099 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.383      ;
; 1.102 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.346      ; 1.678      ;
; 1.102 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.369      ;
; 1.108 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.492      ; 1.795      ;
; 1.111 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.378      ;
; 1.111 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.378      ;
; 1.116 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.383      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|wait_latency_counter[1]                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|wait_latency_counter[1]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[3]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[3]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][116]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][116]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][116]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][116]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|timeout_occurred                                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|timeout_occurred                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_overrun                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_overrun                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|framing_error                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|framing_error                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|break_detect                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|break_detect                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_overrun                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_overrun                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_ready                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_ready                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                        ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|end_begintransfer                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|end_begintransfer                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[7]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[7]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[5]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[5]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[0]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[0]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[1]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[1]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[2]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[2]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[4]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[4]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                      ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[1]                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[1]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[0]                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[0]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[0]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[0]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[1]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[1]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[0]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[0]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[1]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[1]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[1]                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[1]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[0][84]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[0][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[1][84]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[1][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[0][84]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[0][84]                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[1][84]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[1][84]                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[0][84]                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[0][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[1][84]                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[1][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[6]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[6]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][84]                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][84]                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.669      ;
; 0.415 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|wait_latency_counter[0]                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|wait_latency_counter[0]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 0.415 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.684      ;
; 0.416 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[0]                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[0]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[0]                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[0]                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[0]                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.684      ;
; 0.417 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                       ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsflag_reg                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.684      ;
; 0.453 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.722      ;
; 0.460 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.728      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.684      ;
; 0.449 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.716      ;
; 0.452 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.738      ;
; 0.456 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.724      ;
; 0.457 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.724      ;
; 0.460 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.728      ;
; 0.461 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.729      ;
; 0.465 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.733      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.738      ;
; 0.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.477 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.745      ;
; 0.478 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.745      ;
; 0.479 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.746      ;
; 0.479 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.747      ;
; 0.480 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.748      ;
; 0.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.750      ;
; 0.485 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.752      ;
; 0.493 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.761      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.768      ;
; 0.501 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.768      ;
; 0.600 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.867      ;
; 0.610 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.878      ;
; 0.627 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.913      ;
; 0.640 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.907      ;
; 0.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.913      ;
; 0.645 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.914      ;
; 0.654 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.922      ;
; 0.659 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[12]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.926      ;
; 0.663 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[13]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.930      ;
; 0.665 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[5]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.933      ;
; 0.666 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.934      ;
; 0.667 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[31]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.934      ;
; 0.668 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.936      ;
; 0.668 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[8]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.935      ;
; 0.668 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.935      ;
; 0.669 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.936      ;
; 0.674 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[2]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.942      ;
; 0.675 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[14]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[6]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.943      ;
; 0.675 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[4]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.943      ;
; 0.676 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[9]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.943      ;
; 0.682 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.949      ;
; 0.682 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.949      ;
; 0.683 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.950      ;
; 0.686 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.954      ;
; 0.687 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.955      ;
; 0.689 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.957      ;
; 0.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.959      ;
; 0.698 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.965      ;
; 0.703 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.970      ;
; 0.712 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|DRsize.010                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.980      ;
; 0.721 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.989      ;
; 0.726 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 0.993      ;
; 0.730 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 0.998      ;
; 0.737 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[37]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.005      ;
; 0.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.005      ;
; 0.738 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.006      ;
; 0.741 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.008      ;
; 0.746 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.013      ;
; 0.748 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.015      ;
; 0.750 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.018      ;
; 0.751 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.019      ;
; 0.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.025      ;
; 0.757 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.025      ;
; 0.758 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.025      ;
; 0.759 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.026      ;
; 0.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.034      ;
; 0.766 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.033      ;
; 0.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.041      ;
; 0.774 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.041      ;
; 0.792 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.060      ;
; 0.802 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.071      ;
; 0.833 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.101      ;
; 0.854 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[10]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[10]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 1.122      ;
; 0.855 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.122      ;
; 0.855 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[34]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.122      ;
; 0.857 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.124      ;
; 0.858 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.125      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.415 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.684      ;
; 0.492 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.761      ;
; 0.503 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.772      ;
; 0.504 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.773      ;
; 0.505 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.774      ;
; 0.515 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.161      ; 0.890      ;
; 0.518 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.161      ; 0.893      ;
; 0.520 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 0.894      ;
; 0.583 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 0.957      ;
; 0.596 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.865      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.865      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.597 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.598 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.599 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.610 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.879      ;
; 0.612 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.881      ;
; 0.622 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.890      ;
; 0.629 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.897      ;
; 0.629 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.897      ;
; 0.629 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.897      ;
; 0.642 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.911      ;
; 0.653 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.921      ;
; 0.654 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.922      ;
; 0.685 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.161      ; 1.060      ;
; 0.687 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.955      ;
; 0.687 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 0.956      ;
; 0.687 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.955      ;
; 0.691 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.959      ;
; 0.691 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.161      ; 1.067      ;
; 0.694 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.161      ; 1.069      ;
; 0.699 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.073      ;
; 0.703 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.161      ; 1.078      ;
; 0.712 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.086      ;
; 0.715 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.161      ; 1.090      ;
; 0.718 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.161      ; 1.093      ;
; 0.722 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.096      ;
; 0.741 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.115      ;
; 0.741 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.115      ;
; 0.743 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.117      ;
; 0.746 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.161      ; 1.121      ;
; 0.756 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.130      ;
; 0.757 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.131      ;
; 0.764 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.138      ;
; 0.765 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.139      ;
; 0.771 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.039      ;
; 0.786 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.160      ;
; 0.788 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.162      ;
; 0.789 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.161      ; 1.164      ;
; 0.790 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.163      ; 1.167      ;
; 0.794 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.168      ;
; 0.795 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.169      ;
; 0.796 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.170      ;
; 0.807 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.075      ;
; 0.808 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.076      ;
; 0.814 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.083      ;
; 0.814 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.083      ;
; 0.818 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.192      ;
; 0.821 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.160      ; 1.195      ;
; 0.861 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.127      ;
; 0.896 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.024      ;
; 0.915 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.043      ;
; 0.920 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.192      ;
; 0.923 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.195      ;
; 0.937 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.209      ;
; 0.938 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.210      ;
; 0.958 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.227      ;
; 0.961 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.230      ;
; 0.962 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.231      ;
; 0.964 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.092      ;
; 0.968 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.096      ;
; 0.986 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.255      ;
; 0.986 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.255      ;
; 0.987 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.256      ;
; 0.988 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.257      ;
; 0.990 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.259      ;
; 1.033 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.298      ;
; 1.039 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.305      ;
; 1.039 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.305      ;
; 1.039 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.305      ;
; 1.039 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.305      ;
; 1.061 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.016      ; 1.189      ;
; 1.061 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 1.332      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdrclk_out_clock'                                                                                                                                    ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 2.503 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 0.000        ; 3.295      ; 5.798      ;
; 7.299 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; -5.000       ; 3.295      ; 5.594      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdram_clock'                                                                                                                                                       ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 4.216 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.032     ; 3.194      ;
; 4.216 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.032     ; 3.194      ;
; 4.218 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.034     ; 3.194      ;
; 4.218 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.034     ; 3.194      ;
; 4.219 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.035     ; 3.194      ;
; 4.219 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.035     ; 3.194      ;
; 4.219 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.035     ; 3.194      ;
; 4.219 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.035     ; 3.194      ;
; 4.221 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.037     ; 3.194      ;
; 4.221 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.037     ; 3.194      ;
; 4.224 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.040     ; 3.194      ;
; 4.225 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.041     ; 3.194      ;
; 4.225 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.041     ; 3.194      ;
; 4.226 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.042     ; 3.194      ;
; 4.227 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.043     ; 3.194      ;
; 4.227 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.043     ; 3.194      ;
; 4.589 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.026     ; 3.573      ;
; 4.589 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.026     ; 3.573      ;
; 4.591 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.028     ; 3.573      ;
; 4.591 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.028     ; 3.573      ;
; 4.592 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.029     ; 3.573      ;
; 4.592 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.029     ; 3.573      ;
; 4.592 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.029     ; 3.573      ;
; 4.592 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.029     ; 3.573      ;
; 4.594 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.031     ; 3.573      ;
; 4.594 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.031     ; 3.573      ;
; 4.595 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.032     ; 3.573      ;
; 4.595 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.032     ; 3.573      ;
; 4.595 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.032     ; 3.573      ;
; 4.595 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.032     ; 3.573      ;
; 4.595 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.032     ; 3.573      ;
; 4.597 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.034     ; 3.573      ;
; 4.597 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.034     ; 3.573      ;
; 4.598 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.035     ; 3.573      ;
; 4.598 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.035     ; 3.573      ;
; 4.599 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.036     ; 3.573      ;
; 4.600 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.037     ; 3.573      ;
; 4.600 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.037     ; 3.573      ;
; 4.601 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.038     ; 3.573      ;
; 4.601 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.038     ; 3.573      ;
; 4.603 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.006     ; 3.607      ;
; 4.603 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.006     ; 3.607      ;
; 4.604 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.041     ; 3.573      ;
; 4.604 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.041     ; 3.573      ;
; 4.604 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.041     ; 3.573      ;
; 4.604 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.041     ; 3.573      ;
; 4.613 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.016     ; 3.607      ;
; 4.614 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.017     ; 3.607      ;
; 4.616 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.019     ; 3.607      ;
; 4.783 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.019     ; 3.774      ;
; 4.786 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.022     ; 3.774      ;
; 4.786 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.022     ; 3.774      ;
; 4.790 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; -0.026     ; 3.774      ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 5.267 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.160     ; 4.575      ;
; 5.267 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_LOOP                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.160     ; 4.575      ;
; 5.267 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[1]                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 4.571      ;
; 5.267 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[2]                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.165     ; 4.570      ;
; 5.267 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.165     ; 4.570      ;
; 5.267 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.165     ; 4.570      ;
; 5.267 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_SETUP                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.165     ; 4.570      ;
; 5.267 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START_OTERM25                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.165     ; 4.570      ;
; 5.267 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START_OTERM23                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 4.571      ;
; 5.267 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE_OTERM27                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 4.571      ;
; 5.267 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE_OTERM29                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.164     ; 4.571      ;
; 5.268 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[1]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 4.567      ;
; 5.268 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[2]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 4.567      ;
; 5.268 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[0]                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 4.567      ;
; 5.268 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[1]                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 4.567      ;
; 5.268 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[2]                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 4.567      ;
; 5.268 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[3]                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 4.567      ;
; 5.268 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[4]                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 4.567      ;
; 5.268 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|fiforeset_reg                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.167     ; 4.567      ;
; 5.279 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START_OTERM21                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.163     ; 4.560      ;
; 5.279 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.162     ; 4.561      ;
; 5.607 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[14]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.198     ; 4.062      ;
; 5.607 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[15]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.198     ; 4.062      ;
; 5.607 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[13]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 4.061      ;
; 5.607 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[12]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.201     ; 4.059      ;
; 5.607 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[11]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.201     ; 4.059      ;
; 5.607 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[10]                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.199     ; 4.061      ;
; 5.607 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[9]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.198     ; 4.062      ;
; 5.607 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[8]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.198     ; 4.062      ;
; 5.612 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[7]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.188     ; 4.067      ;
; 5.612 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[6]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 4.064      ;
; 5.612 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[5]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 4.064      ;
; 5.612 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[4]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.187     ; 4.068      ;
; 5.612 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[3]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.187     ; 4.068      ;
; 5.612 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[2]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.186     ; 4.069      ;
; 5.612 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[1]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.185     ; 4.070      ;
; 5.612 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[0]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.185     ; 4.070      ;
; 5.686 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[8]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.084      ;
; 5.686 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[9]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.084      ;
; 5.686 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[10]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 4.083      ;
; 5.686 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.081      ;
; 5.686 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.108     ; 4.081      ;
; 5.686 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.106     ; 4.083      ;
; 5.686 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.084      ;
; 5.686 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 4.084      ;
; 5.686 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.087      ;
; 5.686 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[9]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.087      ;
; 5.686 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[11]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.087      ;
; 5.686 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[12]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.087      ;
; 5.686 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 4.087      ;
; 5.691 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 4.092      ;
; 5.691 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.092     ; 4.092      ;
; 5.691 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.093     ; 4.091      ;
; 5.691 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 4.090      ;
; 5.691 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.094     ; 4.090      ;
; 5.691 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.086      ;
; 5.691 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 4.086      ;
; 5.691 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[7]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.089      ;
; 5.691 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.096      ;
; 5.691 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.088     ; 4.096      ;
; 5.691 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.095     ; 4.089      ;
; 5.741 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.099     ; 4.162      ;
; 5.774 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.128     ; 3.974      ;
; 5.774 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.128     ; 3.974      ;
; 5.787 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.118     ; 3.971      ;
; 5.787 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.117     ; 3.972      ;
; 5.791 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 3.978      ;
; 5.791 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 3.975      ;
; 5.791 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 3.978      ;
; 5.791 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.110     ; 3.975      ;
; 5.791 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[10]                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.103     ; 3.982      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[14]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[13]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[12]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[11]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[10]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[9]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[8]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[7]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[6]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[5]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[4]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[3]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[2]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[1]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[0]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[14]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[13]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[12]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[11]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[10]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[9]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[8]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[7]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[6]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[5]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[4]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[3]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[2]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
; 5.812 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_l_reg[1]                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.254     ; 3.703      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 10.536 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 2.856      ;
; 10.536 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 2.856      ;
; 10.536 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 2.856      ;
; 10.536 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 2.856      ;
; 10.536 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 2.856      ;
; 10.536 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 2.856      ;
; 10.536 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 2.856      ;
; 10.536 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 2.856      ;
; 10.588 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 2.804      ;
; 10.588 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 2.804      ;
; 10.588 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 2.804      ;
; 10.588 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 2.804      ;
; 10.588 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 2.804      ;
; 10.588 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 2.804      ;
; 10.588 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 2.804      ;
; 10.588 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.071     ; 2.804      ;
; 10.689 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.701      ;
; 10.689 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.701      ;
; 10.689 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.701      ;
; 10.689 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.701      ;
; 10.716 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.675      ;
; 10.716 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.675      ;
; 10.716 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.675      ;
; 10.716 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.675      ;
; 10.716 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.675      ;
; 10.716 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.675      ;
; 10.741 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.649      ;
; 10.741 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.649      ;
; 10.741 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.649      ;
; 10.741 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.649      ;
; 10.758 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.632      ;
; 10.758 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.632      ;
; 10.758 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.632      ;
; 10.768 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.623      ;
; 10.768 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.623      ;
; 10.768 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.623      ;
; 10.768 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.623      ;
; 10.768 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.623      ;
; 10.768 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.623      ;
; 10.789 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[8]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 2.608      ;
; 10.789 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[10]                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 2.608      ;
; 10.789 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[7]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 2.608      ;
; 10.789 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[6]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 2.608      ;
; 10.794 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[4]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 2.603      ;
; 10.794 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[5]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 2.603      ;
; 10.794 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[2]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 2.603      ;
; 10.794 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[9]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 2.603      ;
; 10.794 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 2.603      ;
; 10.794 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 2.603      ;
; 10.794 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 2.603      ;
; 10.794 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[7] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 2.603      ;
; 10.794 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 2.603      ;
; 10.794 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 2.603      ;
; 10.794 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 2.603      ;
; 10.794 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[7] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.066     ; 2.603      ;
; 10.797 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.594      ;
; 10.797 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.594      ;
; 10.797 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.594      ;
; 10.797 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.594      ;
; 10.797 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.594      ;
; 10.797 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.594      ;
; 10.797 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.594      ;
; 10.810 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.580      ;
; 10.810 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.580      ;
; 10.810 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.073     ; 2.580      ;
; 10.849 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.542      ;
; 10.849 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.542      ;
; 10.849 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.542      ;
; 10.849 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.542      ;
; 10.849 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.542      ;
; 10.849 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.542      ;
; 10.849 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.072     ; 2.542      ;
; 10.855 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.212      ; 2.742      ;
; 10.855 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.212      ; 2.742      ;
; 10.855 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.212      ; 2.742      ;
; 10.855 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.212      ; 2.742      ;
; 10.883 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.224      ; 2.726      ;
; 10.883 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.224      ; 2.726      ;
; 10.883 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.224      ; 2.726      ;
; 10.883 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.224      ; 2.726      ;
; 10.920 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.211      ; 2.676      ;
; 10.920 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.211      ; 2.676      ;
; 10.920 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.211      ; 2.676      ;
; 10.920 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.211      ; 2.676      ;
; 10.972 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a11~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.218      ; 2.746      ;
; 11.000 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a0~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.230      ; 2.730      ;
; 11.037 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a6~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.217      ; 2.680      ;
; 11.137 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.264      ;
; 11.137 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.264      ;
; 11.137 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.264      ;
; 11.137 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.264      ;
; 11.137 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.264      ;
; 11.137 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.264      ;
; 11.137 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.264      ;
; 11.137 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.062     ; 2.264      ;
; 11.195 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.340      ; 2.608      ;
; 11.195 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.340      ; 2.608      ;
; 11.195 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.340      ; 2.608      ;
; 11.195 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[6] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.340      ; 2.608      ;
; 11.195 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[9] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.340      ; 2.608      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 34.931 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 4.996      ;
; 35.337 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|av_readdata_pre[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.604      ;
; 35.337 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][84]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.604      ;
; 35.337 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][84]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.604      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[0]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[0]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|readdata[0]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[0]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[2]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[2]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[2]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[3]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[3]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[4]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[4]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_overrun                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.604      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_ready                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.604      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[14]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.604      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_char_ready                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|end_begintransfer                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[15]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.604      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[11]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[0]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[1]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[2]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[3]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[4]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[5]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[6]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[8]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[9]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[10]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[12]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[13]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[14]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[15]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|period_h_register[8]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|period_l_register[8]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|period_h_register[7]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|period_l_register[7]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|period_h_register[2]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|period_l_register[2]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|cdb_vsyncin_reg[2]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 4.600      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|read_latency_shift_reg[0]                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[0]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[1]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[1]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|period_l_register[15]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|period_l_register[0]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|period_l_register[1]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|period_l_register[6]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|period_l_register[14]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|period_h_register[15]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|period_h_register[0]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|period_h_register[1]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|period_h_register[6]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|period_h_register[14]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[0][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[1][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.606      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[6]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.604      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[0]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.604      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[0][84]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.338 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[1][84]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.059     ; 4.605      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|pre_txd                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.061     ; 4.602      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.601      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.601      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][29]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 4.600      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][28]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 4.600      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][27]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 4.600      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][26]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.063     ; 4.600      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][21]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.593      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][17]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.593      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][13]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.603      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][12]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.603      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][11]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.601      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][8]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.593      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][6]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.601      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][4]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.070     ; 4.593      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[0]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.605      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[0]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.605      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[0]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 4.606      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.064     ; 4.599      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|av_readdata_pre[0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.605      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|timeout_occurred                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 4.606      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[1]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.601      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[1]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.062     ; 4.601      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[1]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.603      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[1]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 4.606      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[1]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 4.606      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|readdata[1]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.065     ; 4.598      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|irq                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.603      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[2]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.605      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[2]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 4.606      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[2]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.603      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[3]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.603      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[3]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.060     ; 4.603      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[3]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.605      ;
; 35.339 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[3]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 4.606      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.221      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.221      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.221      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.221      ;
; 97.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 2.221      ;
; 97.887 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 2.046      ;
; 98.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.907      ;
; 98.025 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.070     ; 1.907      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.862      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.862      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.071     ; 1.862      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.702      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.702      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.702      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.702      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.702      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.702      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.702      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.702      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.702      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.702      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.702      ;
; 98.227 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 1.702      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 173.919 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.226     ; 3.036      ;
; 173.929 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.225     ; 3.027      ;
; 173.964 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.495     ; 2.685      ;
; 173.964 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.495     ; 2.685      ;
; 173.964 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.495     ; 2.685      ;
; 173.975 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.225     ; 2.981      ;
; 174.232 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 2.405      ;
; 174.232 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 2.405      ;
; 174.232 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 2.405      ;
; 174.232 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 2.405      ;
; 174.232 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 2.405      ;
; 174.232 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 2.405      ;
; 174.232 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 2.405      ;
; 174.232 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 2.405      ;
; 174.232 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 2.405      ;
; 174.232 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 2.405      ;
; 174.232 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 2.405      ;
; 174.232 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 2.405      ;
; 174.232 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 2.405      ;
; 174.292 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 2.345      ;
; 174.292 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 2.345      ;
; 174.292 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 2.345      ;
; 174.292 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.507     ; 2.345      ;
; 174.345 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.212     ; 2.624      ;
; 174.640 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.061     ; 2.443      ;
; 174.640 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.061     ; 2.443      ;
; 174.640 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.061     ; 2.443      ;
; 174.640 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.061     ; 2.443      ;
; 174.640 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.061     ; 2.443      ;
; 174.640 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.061     ; 2.443      ;
; 174.640 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.061     ; 2.443      ;
; 174.640 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.061     ; 2.443      ;
; 174.640 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.061     ; 2.443      ;
; 174.640 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.061     ; 2.443      ;
; 174.662 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.494     ; 1.988      ;
; 174.662 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.494     ; 1.988      ;
; 174.662 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.494     ; 1.988      ;
; 174.662 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.494     ; 1.988      ;
; 174.695 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.104     ; 2.345      ;
; 174.695 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.104     ; 2.345      ;
; 174.695 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.104     ; 2.345      ;
; 174.695 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.104     ; 2.345      ;
; 174.695 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.104     ; 2.345      ;
; 174.695 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.104     ; 2.345      ;
; 175.416 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.089     ; 1.639      ;
; 175.416 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.089     ; 1.639      ;
; 175.416 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.089     ; 1.639      ;
; 175.416 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.089     ; 1.639      ;
; 175.416 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.089     ; 1.639      ;
; 175.416 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.089     ; 1.639      ;
; 175.416 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.089     ; 1.639      ;
; 175.416 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.089     ; 1.639      ;
+---------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                                                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.046 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[6]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[9]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[1]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[0]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[3]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[1]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[0]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[3]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[7]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[9]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[6]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.314      ;
; 1.046 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[8]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.314      ;
; 1.116 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|write_accepted                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 1.844      ;
; 1.116 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 1.844      ;
; 1.116 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_write                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 1.844      ;
; 1.116 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 1.844      ;
; 1.116 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 1.844      ;
; 1.116 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.533      ; 1.844      ;
; 1.149 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[4]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.516      ; 1.860      ;
; 1.149 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[2]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.516      ; 1.860      ;
; 1.201 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|end_begintransfer                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.883      ;
; 1.201 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.883      ;
; 1.201 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.883      ;
; 1.201 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.883      ;
; 1.201 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[0]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.883      ;
; 1.201 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.883      ;
; 1.201 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.883      ;
; 1.201 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[19]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.487      ; 1.883      ;
; 1.236 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[5]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.505      ;
; 1.236 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[3]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.505      ;
; 1.236 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[1]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.505      ;
; 1.236 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[16]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.505      ;
; 1.236 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[12]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.505      ;
; 1.236 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[21]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.505      ;
; 1.236 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[12]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.505      ;
; 1.236 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[3]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.505      ;
; 1.236 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[5]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.505      ;
; 1.236 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[16]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.505      ;
; 1.236 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[21]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.074      ; 1.505      ;
; 1.541 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.489      ; 2.225      ;
; 1.541 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.489      ; 2.225      ;
; 1.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|F_pc[9]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.844      ;
; 1.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src1[4]                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.844      ;
; 1.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src1[16]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.844      ;
; 1.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src1[19]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.844      ;
; 1.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src1[20]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 1.844      ;
; 1.602 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|hbreak_enabled                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.867      ;
; 1.602 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[5]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.867      ;
; 1.602 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[3]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.867      ;
; 1.602 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[2]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.867      ;
; 1.606 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[10]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.876      ;
; 1.606 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.876      ;
; 1.606 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.876      ;
; 1.606 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.876      ;
; 1.606 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.876      ;
; 1.606 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.876      ;
; 1.606 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.876      ;
; 1.606 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.876      ;
; 1.606 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.876      ;
; 1.606 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.876      ;
; 1.606 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.876      ;
; 1.606 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.876      ;
; 1.606 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[7]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.876      ;
; 1.606 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[9]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 1.876      ;
; 1.616 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~18_OTERM1                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.860      ;
; 1.616 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~16_OTERM3                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.860      ;
; 1.616 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~0_OTERM19                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.860      ;
; 1.616 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~2_OTERM17                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.860      ;
; 1.616 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~4_OTERM15                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.860      ;
; 1.616 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~6_OTERM13                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.860      ;
; 1.616 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~8_OTERM11                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.860      ;
; 1.616 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~10_OTERM9                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.860      ;
; 1.616 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~12_OTERM7                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.860      ;
; 1.616 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~14_OTERM5                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.860      ;
; 1.616 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[5]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.860      ;
; 1.616 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[4]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.860      ;
; 1.616 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[7]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 1.860      ;
; 1.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[0][97]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.883      ;
; 1.618 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.070      ; 1.883      ;
; 1.644 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[0]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.907      ;
; 1.644 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[6]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.907      ;
; 1.644 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[10]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.907      ;
; 1.644 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[9]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.907      ;
; 1.644 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[20]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.907      ;
; 1.644 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[27]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.907      ;
; 1.644 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[27]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.907      ;
; 1.644 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[6]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.907      ;
; 1.644 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[9]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.907      ;
; 1.644 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[20]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.907      ;
; 1.644 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[10]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 1.907      ;
; 1.720 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 2.453      ;
; 1.720 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 2.453      ;
; 1.720 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 2.453      ;
; 1.720 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.538      ; 2.453      ;
; 1.740 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[10]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.019      ;
; 1.740 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[2]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.084      ; 2.019      ;
; 1.784 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|R_dst_regnum[4]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 2.072      ;
; 1.784 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|R_dst_regnum[3]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 2.072      ;
; 1.784 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|R_dst_regnum[2]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 2.072      ;
; 1.784 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|R_dst_regnum[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.093      ; 2.072      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.195 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.479      ;
; 1.195 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.479      ;
; 1.195 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.479      ;
; 1.195 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.479      ;
; 1.195 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.479      ;
; 1.195 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.479      ;
; 1.195 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.479      ;
; 1.195 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.089      ; 1.479      ;
; 1.773 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.052      ;
; 1.773 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.052      ;
; 1.773 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.052      ;
; 1.773 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.052      ;
; 1.773 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.052      ;
; 1.773 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.084      ; 2.052      ;
; 1.847 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.129      ; 2.171      ;
; 1.847 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.129      ; 2.171      ;
; 1.847 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.129      ; 2.171      ;
; 1.847 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.129      ; 2.171      ;
; 1.847 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.129      ; 2.171      ;
; 1.847 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.129      ; 2.171      ;
; 1.847 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.129      ; 2.171      ;
; 1.847 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.129      ; 2.171      ;
; 1.847 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.129      ; 2.171      ;
; 1.847 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.129      ; 2.171      ;
; 1.867 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.333     ; 1.729      ;
; 1.867 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.333     ; 1.729      ;
; 1.867 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.333     ; 1.729      ;
; 1.867 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.333     ; 1.729      ;
; 2.129 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.059     ; 2.300      ;
; 2.193 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.336     ; 2.052      ;
; 2.193 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.336     ; 2.052      ;
; 2.193 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.336     ; 2.052      ;
; 2.193 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.336     ; 2.052      ;
; 2.235 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.336     ; 2.094      ;
; 2.235 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.336     ; 2.094      ;
; 2.235 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.336     ; 2.094      ;
; 2.235 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.336     ; 2.094      ;
; 2.235 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.336     ; 2.094      ;
; 2.235 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.336     ; 2.094      ;
; 2.235 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.336     ; 2.094      ;
; 2.235 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.336     ; 2.094      ;
; 2.235 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.336     ; 2.094      ;
; 2.235 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.336     ; 2.094      ;
; 2.235 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.336     ; 2.094      ;
; 2.235 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.336     ; 2.094      ;
; 2.235 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.336     ; 2.094      ;
; 2.449 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.062     ; 2.617      ;
; 2.460 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.333     ; 2.322      ;
; 2.460 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.333     ; 2.322      ;
; 2.460 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.333     ; 2.322      ;
; 2.482 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.062     ; 2.650      ;
; 2.490 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.062     ; 2.658      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.542      ;
; 1.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.542      ;
; 1.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.542      ;
; 1.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.542      ;
; 1.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.542      ;
; 1.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.542      ;
; 1.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.542      ;
; 1.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.542      ;
; 1.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.542      ;
; 1.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.542      ;
; 1.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.542      ;
; 1.275 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 1.542      ;
; 1.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.714      ;
; 1.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.714      ;
; 1.445 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.714      ;
; 1.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.752      ;
; 1.482 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.075      ; 1.752      ;
; 1.556 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.827      ;
; 1.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.980      ;
; 1.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.980      ;
; 1.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.980      ;
; 1.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.980      ;
; 1.711 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.980      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.507 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 2.043      ;
; 1.507 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 2.043      ;
; 1.507 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 2.043      ;
; 1.507 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.346      ; 2.043      ;
; 1.520 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.353      ; 2.103      ;
; 1.529 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 2.227      ;
; 1.529 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 2.227      ;
; 1.529 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 2.227      ;
; 1.529 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 2.227      ;
; 1.529 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 2.227      ;
; 1.529 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 2.227      ;
; 1.529 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 2.227      ;
; 1.529 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 2.227      ;
; 1.529 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 2.227      ;
; 1.529 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 2.227      ;
; 1.529 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.503      ; 2.227      ;
; 1.553 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[0]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.829      ;
; 1.553 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.829      ;
; 1.553 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.829      ;
; 1.553 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.829      ;
; 1.553 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.829      ;
; 1.553 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.829      ;
; 1.553 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[3]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.829      ;
; 1.553 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[1]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.829      ;
; 1.553 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.829      ;
; 1.553 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.829      ;
; 1.553 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.829      ;
; 1.553 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.829      ;
; 1.553 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.829      ;
; 1.553 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.829      ;
; 1.690 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.969      ;
; 1.690 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.969      ;
; 1.690 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.969      ;
; 1.690 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.969      ;
; 1.690 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.969      ;
; 1.690 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.969      ;
; 1.690 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.969      ;
; 1.690 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.084      ; 1.969      ;
; 1.800 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 2.338      ;
; 1.800 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 2.338      ;
; 1.800 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 2.338      ;
; 1.800 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 2.338      ;
; 1.813 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a6~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.398      ;
; 1.824 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 2.375      ;
; 1.824 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 2.375      ;
; 1.824 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 2.375      ;
; 1.824 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.361      ; 2.375      ;
; 1.837 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a0~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.368      ; 2.435      ;
; 1.843 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 2.381      ;
; 1.843 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 2.381      ;
; 1.843 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 2.381      ;
; 1.843 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.348      ; 2.381      ;
; 1.856 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a11~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.355      ; 2.441      ;
; 1.952 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[8]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.227      ;
; 1.952 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[10]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.227      ;
; 1.952 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[7]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.227      ;
; 1.952 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[6]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 2.227      ;
; 1.957 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[4]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.231      ;
; 1.957 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[5]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.231      ;
; 1.957 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[2]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.231      ;
; 1.957 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[9]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.231      ;
; 1.957 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.231      ;
; 1.957 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.231      ;
; 1.957 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.231      ;
; 1.957 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.231      ;
; 1.957 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.231      ;
; 1.957 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.231      ;
; 1.957 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.231      ;
; 1.957 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 2.231      ;
; 1.976 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.244      ;
; 1.976 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.244      ;
; 1.976 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.244      ;
; 1.976 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.244      ;
; 1.976 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.244      ;
; 1.976 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.244      ;
; 1.976 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.244      ;
; 1.985 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.252      ;
; 1.985 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.252      ;
; 1.985 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.252      ;
; 2.037 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.305      ;
; 2.037 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.305      ;
; 2.037 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.305      ;
; 2.037 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.305      ;
; 2.037 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.305      ;
; 2.037 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.305      ;
; 2.047 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.314      ;
; 2.047 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.314      ;
; 2.047 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.314      ;
; 2.047 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.314      ;
; 2.077 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.345      ;
; 2.077 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.345      ;
; 2.077 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.345      ;
; 2.077 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.345      ;
; 2.077 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.345      ;
; 2.077 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.345      ;
; 2.077 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.345      ;
; 2.086 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.353      ;
; 2.086 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.353      ;
; 2.086 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 2.353      ;
; 2.138 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 2.406      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 3.476 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.599      ; 4.270      ;
; 3.476 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.599      ; 4.270      ;
; 3.476 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.599      ; 4.270      ;
; 3.476 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.599      ; 4.270      ;
; 3.476 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.599      ; 4.270      ;
; 3.476 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.599      ; 4.270      ;
; 3.476 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.599      ; 4.270      ;
; 3.476 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.599      ; 4.270      ;
; 3.476 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.599      ; 4.270      ;
; 3.515 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 4.271      ;
; 3.515 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.558      ; 4.268      ;
; 3.515 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.558      ; 4.268      ;
; 3.515 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 4.271      ;
; 3.515 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.558      ; 4.268      ;
; 3.515 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.558      ; 4.268      ;
; 3.515 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.558      ; 4.268      ;
; 3.515 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 4.271      ;
; 3.515 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.558      ; 4.268      ;
; 3.515 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 4.271      ;
; 3.515 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 4.271      ;
; 3.515 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 4.271      ;
; 3.515 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.558      ; 4.268      ;
; 3.515 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.558      ; 4.268      ;
; 3.515 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 4.271      ;
; 3.515 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[116] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.561      ; 4.271      ;
; 3.531 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 4.267      ;
; 3.531 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 4.267      ;
; 3.531 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 4.267      ;
; 3.531 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 4.267      ;
; 3.531 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.541      ; 4.267      ;
; 3.552 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.509      ; 4.256      ;
; 3.558 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.509      ; 4.262      ;
; 3.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[7]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.504      ; 4.277      ;
; 3.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[5]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.504      ; 4.277      ;
; 3.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[4]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.504      ; 4.277      ;
; 3.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[3]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.504      ; 4.277      ;
; 3.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[2]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.504      ; 4.277      ;
; 3.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[1]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.504      ; 4.277      ;
; 3.971 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 4.266      ;
; 3.971 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 4.266      ;
; 3.971 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 4.266      ;
; 3.971 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 4.266      ;
; 3.971 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.267      ;
; 3.971 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|read_latency_shift_reg[0]                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.267      ;
; 3.971 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.267      ;
; 3.971 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.267      ;
; 3.971 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.267      ;
; 3.971 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[2]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.267      ;
; 3.971 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.267      ;
; 3.971 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.267      ;
; 3.971 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.267      ;
; 3.971 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|data_dir[1]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 4.266      ;
; 3.971 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|data_dir[0]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 4.266      ;
; 3.971 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|data_out[0]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 4.266      ;
; 3.971 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|data_out[1]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 4.266      ;
; 3.971 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.101      ; 4.267      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_overrun                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|framing_error                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|break_detect                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[9]                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|do_start_rx                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|delayed_unxrx_in_processxx3                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_clk_en                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|baud_rate_counter[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|delayed_unxsync_rxdxx1                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|read_latency_shift_reg[0]                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 4.267      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[0]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 4.267      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[4]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 4.267      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[1]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 4.267      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[2]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 4.267      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.100      ; 4.267      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.972 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 4.266      ;
; 3.974 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|txd                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 4.263      ;
; 3.974 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][31]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.257      ;
; 3.974 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.257      ;
; 3.974 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[31]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.257      ;
; 3.974 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][23]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 4.264      ;
; 3.974 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][19]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.257      ;
; 3.974 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][16]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.257      ;
; 3.974 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][5]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.265      ;
; 3.974 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][3]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.265      ;
; 3.974 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][2]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 4.264      ;
; 3.974 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][1]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 4.264      ;
; 3.974 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 4.264      ;
; 3.974 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[1]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.265      ;
; 3.974 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[1]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 4.264      ;
; 3.974 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 4.264      ;
; 3.974 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.265      ;
; 3.974 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.265      ;
; 3.974 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[5]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 4.265      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 77
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.260
Worst Case Available Settling Time: 12.668 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[1] ; 1.603   ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 2.734   ; 0.000         ;
; sdrclk_out_clock                               ; 3.543   ; 0.000         ;
; sdram_clock                                    ; 5.854   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 9.472   ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 35.474  ; 0.000         ;
; altera_reserved_tck                            ; 48.653  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 174.348 ; 0.000         ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.155 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.155 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.179 ; 0.000         ;
; altera_reserved_tck                            ; 0.186 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.186 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.193 ; 0.000         ;
; sdrclk_out_clock                               ; 1.232 ; 0.000         ;
; sdram_clock                                    ; 2.675 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                    ;
+------------------------------------------------+---------+---------------+
; Clock                                          ; Slack   ; End Point TNS ;
+------------------------------------------------+---------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 7.438   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 12.063  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 37.283  ; 0.000         ;
; altera_reserved_tck                            ; 98.903  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 175.617 ; 0.000         ;
+------------------------------------------------+---------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                   ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.485 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.554 ; 0.000         ;
; altera_reserved_tck                            ; 0.584 ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.702 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 1.796 ; 0.000         ;
+------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.692  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; 4.732  ; 0.000         ;
; DVP_PCLK                                       ; 6.416  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 6.466  ; 0.000         ;
; CLOCK_50                                       ; 9.423  ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; 19.770 ; 0.000         ;
; altera_reserved_tck                            ; 49.343 ; 0.000         ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; 88.306 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                  ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.603 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.061     ; 0.826      ;
; 1.686 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.954      ;
; 1.688 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.952      ;
; 1.699 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.941      ;
; 1.741 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.061     ; 0.829      ;
; 1.749 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.891      ;
; 1.752 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.888      ;
; 1.753 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.887      ;
; 1.754 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.886      ;
; 1.757 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.883      ;
; 1.759 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.881      ;
; 1.762 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.878      ;
; 1.764 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.876      ;
; 1.766 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.874      ;
; 1.768 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.872      ;
; 1.768 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.871      ;
; 1.784 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.597      ;
; 1.786 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.854      ;
; 1.789 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.643      ;
; 1.795 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.845      ;
; 1.800 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.058     ; 0.632      ;
; 1.804 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.057     ; 0.629      ;
; 1.844 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.587      ;
; 1.870 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.771      ;
; 1.871 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.510      ;
; 1.875 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.506      ;
; 1.903 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[2]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.057     ; 0.671      ;
; 1.905 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.735      ;
; 1.907 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.733      ;
; 1.909 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.039     ; 0.731      ;
; 1.919 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.720      ;
; 1.934 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.638      ;
; 1.936 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.703      ;
; 1.939 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.702      ;
; 1.939 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.702      ;
; 1.939 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.702      ;
; 1.939 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.702      ;
; 1.940 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.703      ;
; 1.942 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[0]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.630      ;
; 1.943 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.700      ;
; 1.947 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.625      ;
; 1.955 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.638      ;
; 1.955 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.638      ;
; 1.955 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.059     ; 0.617      ;
; 1.969 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.625      ;
; 1.970 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.623      ;
; 1.970 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.623      ;
; 1.970 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.623      ;
; 1.971 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.622      ;
; 1.971 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.622      ;
; 1.971 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.087     ; 0.621      ;
; 1.971 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.622      ;
; 1.972 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.087     ; 0.620      ;
; 1.973 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.620      ;
; 1.978 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.616      ;
; 1.983 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.610      ;
; 1.984 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.658      ;
; 1.985 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.608      ;
; 1.985 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.087     ; 0.607      ;
; 1.985 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.087     ; 0.607      ;
; 1.985 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.657      ;
; 1.988 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.654      ;
; 1.989 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.653      ;
; 1.989 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.653      ;
; 1.990 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.652      ;
; 1.990 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.654      ;
; 1.991 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.651      ;
; 1.992 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.650      ;
; 1.992 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.652      ;
; 2.000 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.644      ;
; 2.003 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.035     ; 0.641      ;
; 2.014 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.579      ;
; 2.016 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.578      ;
; 2.018 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.575      ;
; 2.021 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.573      ;
; 2.028 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.566      ;
; 2.029 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.565      ;
; 2.029 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.564      ;
; 2.034 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.538      ;
; 2.035 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.559      ;
; 2.046 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.060     ; 0.526      ;
; 2.046 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.040     ; 0.593      ;
; 2.049 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.545      ;
; 2.053 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.086     ; 0.540      ;
; 2.069 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.574      ;
; 2.069 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.574      ;
; 2.098 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.544      ;
; 2.098 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.544      ;
; 2.099 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.543      ;
; 2.117 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.038     ; 0.524      ;
; 2.129 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.513      ;
; 2.130 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.512      ;
; 2.131 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.511      ;
; 2.132 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.087     ; 0.460      ;
; 2.132 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.510      ;
; 2.136 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.458      ;
; 2.138 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.085     ; 0.456      ;
; 2.166 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.476      ;
; 2.167 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.037     ; 0.475      ;
; 2.175 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 2.692        ; -0.036     ; 0.468      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                            ; To Node                                                                                                                                                                                                                           ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 2.734 ; SDR_DQ[12]                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[12]                                                                                                                                                                      ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.312     ; 0.901      ;
; 2.734 ; SDR_DQ[11]                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[11]                                                                                                                                                                      ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.312     ; 0.901      ;
; 2.735 ; SDR_DQ[5]                                                                                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[5]                                                                                                                                                                       ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.311     ; 0.901      ;
; 2.735 ; SDR_DQ[6]                                                                                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[6]                                                                                                                                                                       ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.311     ; 0.901      ;
; 2.736 ; SDR_DQ[13]                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[13]                                                                                                                                                                      ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.310     ; 0.901      ;
; 2.736 ; SDR_DQ[10]                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[10]                                                                                                                                                                      ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.310     ; 0.901      ;
; 2.737 ; SDR_DQ[9]                                                                                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[9]                                                                                                                                                                       ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.309     ; 0.901      ;
; 2.737 ; SDR_DQ[14]                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[14]                                                                                                                                                                      ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.309     ; 0.901      ;
; 2.737 ; SDR_DQ[8]                                                                                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[8]                                                                                                                                                                       ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.309     ; 0.901      ;
; 2.737 ; SDR_DQ[15]                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[15]                                                                                                                                                                      ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.309     ; 0.901      ;
; 2.739 ; SDR_DQ[7]                                                                                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[7]                                                                                                                                                                       ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.307     ; 0.901      ;
; 2.739 ; SDR_DQ[3]                                                                                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[3]                                                                                                                                                                       ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.307     ; 0.901      ;
; 2.739 ; SDR_DQ[4]                                                                                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[4]                                                                                                                                                                       ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.307     ; 0.901      ;
; 2.740 ; SDR_DQ[2]                                                                                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[2]                                                                                                                                                                       ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.306     ; 0.901      ;
; 2.741 ; SDR_DQ[1]                                                                                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[1]                                                                                                                                                                       ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.305     ; 0.901      ;
; 2.741 ; SDR_DQ[0]                                                                                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[0]                                                                                                                                                                       ; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.060        ; -0.305     ; 0.901      ;
; 6.053 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_alu_sub                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[30]                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.892      ;
; 6.087 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.802      ;
; 6.089 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.804      ;
; 6.118 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.767      ;
; 6.123 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.759      ;
; 6.137 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.757      ;
; 6.143 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_alu_sub                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[31]                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.802      ;
; 6.146 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_alu_sub                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|F_pc[23]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 3.809      ;
; 6.193 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.700      ;
; 6.200 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.744      ;
; 6.217 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[5]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.727      ;
; 6.221 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.674      ;
; 6.227 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.668      ;
; 6.228 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_alu_sub                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_cmp_result                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 3.724      ;
; 6.236 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.155      ; 3.906      ;
; 6.241 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.155      ; 3.901      ;
; 6.242 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_alu_sub                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|F_pc[25]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 3.713      ;
; 6.257 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[1]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.690      ;
; 6.259 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[3]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.037     ; 3.691      ;
; 6.260 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[0]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.687      ;
; 6.261 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[2]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.686      ;
; 6.263 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.626      ;
; 6.265 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte1_data[2]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.682      ;
; 6.270 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_alu_sub                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[28]                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.676      ;
; 6.287 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.648      ;
; 6.288 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.647      ;
; 6.292 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.606      ;
; 6.293 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.654      ;
; 6.298 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[38] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.594      ;
; 6.300 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[38] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.596      ;
; 6.301 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.598      ;
; 6.303 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_alu_sub                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|F_pc[24]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.032     ; 3.652      ;
; 6.304 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[5]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.631      ;
; 6.305 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[5]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.630      ;
; 6.306 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.589      ;
; 6.307 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.578      ;
; 6.311 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.571      ;
; 6.320 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[1]  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.633      ;
; 6.320 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entries[0]  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.633      ;
; 6.321 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 3.561      ;
; 6.323 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.146      ; 3.810      ;
; 6.324 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.146      ; 3.809      ;
; 6.328 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.146      ; 3.805      ;
; 6.329 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[38] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.559      ;
; 6.329 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.146      ; 3.804      ;
; 6.330 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte1_data[1]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 3.618      ;
; 6.334 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[38] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.551      ;
; 6.337 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 3.561      ;
; 6.343 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.556      ;
; 6.344 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[1]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.594      ;
; 6.345 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[1]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.593      ;
; 6.346 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[3]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.595      ;
; 6.347 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[0]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.591      ;
; 6.347 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[3]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.594      ;
; 6.348 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[38] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.549      ;
; 6.348 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[2]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.590      ;
; 6.348 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[0]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.590      ;
; 6.349 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte2_data[2]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.589      ;
; 6.352 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte1_data[2]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.586      ;
; 6.353 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte1_data[2]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.585      ;
; 6.354 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_alu_sub                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[29]                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 3.591      ;
; 6.355 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_alu_sub                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[21]                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.598      ;
; 6.365 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.028     ; 3.594      ;
; 6.366 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_valid                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.028     ; 3.593      ;
; 6.368 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.524      ;
; 6.370 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:vga_m1_translator|address_register[24]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.033     ; 3.584      ;
; 6.375 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.560      ;
; 6.380 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.558      ;
; 6.381 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.049     ; 3.557      ;
; 6.382 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.511      ;
; 6.382 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_alu_sub                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|F_pc[11]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.031     ; 3.574      ;
; 6.390 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_alu_sub                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[26]                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.034     ; 3.563      ;
; 6.392 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[5]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 3.543      ;
; 6.393 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[42] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.499      ;
; 6.394 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[6]                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.161      ; 3.754      ;
; 6.395 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[42] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.501      ;
; 6.397 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[34] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 3.491      ;
; 6.399 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[34] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.493      ;
; 6.399 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_alu_result[6]                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.161      ; 3.749      ;
; 6.402 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[0]                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.494      ;
; 6.403 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][98]                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte3_data[7]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 3.534      ;
; 6.404 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[1]                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.492      ;
; 6.404 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|entry_1[38] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.043     ; 3.492      ;
; 6.407 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.044     ; 3.488      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdrclk_out_clock'                                                                                                                                   ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 3.543 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 5.000        ; 1.926      ; 3.383      ;
; 8.533 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 10.000       ; 1.926      ; 3.393      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdram_clock'                                                                                                                                                      ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 5.854 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.073      ; 2.559      ;
; 5.857 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.076      ; 2.559      ;
; 5.857 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.076      ; 2.559      ;
; 5.861 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.080      ; 2.559      ;
; 6.018 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.060      ; 2.382      ;
; 6.019 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.061      ; 2.382      ;
; 6.019 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.061      ; 2.382      ;
; 6.019 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.061      ; 2.382      ;
; 6.022 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.064      ; 2.382      ;
; 6.022 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.064      ; 2.382      ;
; 6.022 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.064      ; 2.382      ;
; 6.022 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.064      ; 2.382      ;
; 6.024 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.066      ; 2.382      ;
; 6.024 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.066      ; 2.382      ;
; 6.024 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.066      ; 2.382      ;
; 6.024 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.066      ; 2.382      ;
; 6.024 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.066      ; 2.382      ;
; 6.024 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.066      ; 2.382      ;
; 6.024 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.066      ; 2.382      ;
; 6.024 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.066      ; 2.382      ;
; 6.025 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.067      ; 2.382      ;
; 6.025 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.067      ; 2.382      ;
; 6.027 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.069      ; 2.382      ;
; 6.027 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.069      ; 2.382      ;
; 6.027 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.069      ; 2.382      ;
; 6.027 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.069      ; 2.382      ;
; 6.028 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.070      ; 2.382      ;
; 6.028 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.070      ; 2.382      ;
; 6.029 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.071      ; 2.382      ;
; 6.029 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.071      ; 2.382      ;
; 6.030 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.072      ; 2.382      ;
; 6.030 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.072      ; 2.382      ;
; 6.032 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.078      ; 2.386      ;
; 6.033 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.079      ; 2.386      ;
; 6.034 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.080      ; 2.386      ;
; 6.038 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.084      ; 2.386      ;
; 6.038 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.084      ; 2.386      ;
; 6.184 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.063      ; 2.219      ;
; 6.184 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.063      ; 2.219      ;
; 6.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.065      ; 2.219      ;
; 6.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.065      ; 2.219      ;
; 6.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.065      ; 2.219      ;
; 6.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.066      ; 2.219      ;
; 6.189 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.068      ; 2.219      ;
; 6.189 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.068      ; 2.219      ;
; 6.189 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.068      ; 2.219      ;
; 6.189 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.068      ; 2.219      ;
; 6.190 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.069      ; 2.219      ;
; 6.190 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.069      ; 2.219      ;
; 6.191 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.070      ; 2.219      ;
; 6.191 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.070      ; 2.219      ;
; 6.192 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.071      ; 2.219      ;
; 6.192 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; 9.940        ; 0.071      ; 2.219      ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                               ; To Node                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 9.472 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.943      ;
; 9.491 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.924      ;
; 9.514 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.846      ;
; 9.528 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.887      ;
; 9.538 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.877      ;
; 9.557 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.858      ;
; 9.560 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.855      ;
; 9.567 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.793      ;
; 9.578 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.782      ;
; 9.594 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.821      ;
; 9.603 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.757      ;
; 9.624 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.736      ;
; 9.626 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.789      ;
; 9.631 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.729      ;
; 9.648 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 3.771      ;
; 9.656 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.704      ;
; 9.658 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[3]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.757      ;
; 9.679 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.736      ;
; 9.680 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.680      ;
; 9.688 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.672      ;
; 9.691 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[3]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.724      ;
; 9.692 ; audiobar:u_bar|pixcount_reg[6]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.668      ;
; 9.698 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.717      ;
; 9.710 ; audiobar:u_bar|pcm_r_reg[0]                                                                                                                                             ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.650      ;
; 9.710 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[2]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.705      ;
; 9.713 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.647      ;
; 9.714 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 3.705      ;
; 9.721 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.034      ; 3.646      ;
; 9.721 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.034      ; 3.646      ;
; 9.724 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[2]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.691      ;
; 9.734 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a20                          ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[7]     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.202     ; 3.512      ;
; 9.735 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.625      ;
; 9.735 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.680      ;
; 9.744 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.616      ;
; 9.747 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[0]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.668      ;
; 9.748 ; audiobar:u_bar|linecount_reg[0]                                                                                                                                         ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.023      ; 3.608      ;
; 9.755 ; audiobar:u_bar|pixcount_reg[5]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.605      ;
; 9.756 ; audiobar:u_bar|pixcount_reg[6]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.604      ;
; 9.758 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[54]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.213     ; 3.477      ;
; 9.761 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[178] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.211     ; 3.476      ;
; 9.761 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[111] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.212     ; 3.475      ;
; 9.767 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.648      ;
; 9.769 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.591      ;
; 9.770 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.590      ;
; 9.774 ; audiobar:u_bar|pcm_r_reg[0]                                                                                                                                             ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.586      ;
; 9.774 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.034      ; 3.593      ;
; 9.774 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.034      ; 3.593      ;
; 9.777 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[202] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.211     ; 3.460      ;
; 9.777 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[194] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.211     ; 3.460      ;
; 9.777 ; audiobar:u_bar|pcm_r_reg[2]                                                                                                                                             ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.583      ;
; 9.779 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[5]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.636      ;
; 9.781 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a5                           ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[7]     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.204     ; 3.463      ;
; 9.781 ; audiobar:u_bar|pixcount_reg[6]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.579      ;
; 9.785 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[10]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.212     ; 3.451      ;
; 9.786 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[106] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.212     ; 3.450      ;
; 9.797 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[30]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.212     ; 3.439      ;
; 9.799 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.561      ;
; 9.799 ; audiobar:u_bar|pcm_r_reg[0]                                                                                                                                             ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.561      ;
; 9.800 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[167] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.216     ; 3.432      ;
; 9.801 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.034      ; 3.566      ;
; 9.801 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.034      ; 3.566      ;
; 9.806 ; audiobar:u_bar|linecount_reg[1]                                                                                                                                         ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.023      ; 3.550      ;
; 9.809 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.034      ; 3.558      ;
; 9.809 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.034      ; 3.558      ;
; 9.811 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a21                          ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[7]     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.202     ; 3.435      ;
; 9.812 ; audiobar:u_bar|linecount_reg[0]                                                                                                                                         ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.023      ; 3.544      ;
; 9.813 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|hb_reg[23]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.213     ; 3.422      ;
; 9.815 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[55]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.213     ; 3.420      ;
; 9.816 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a4                           ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[7]     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.204     ; 3.428      ;
; 9.819 ; audiobar:u_bar|pixcount_reg[5]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.541      ;
; 9.823 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.537      ;
; 9.824 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[110] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.212     ; 3.412      ;
; 9.824 ; audiobar:u_bar|pixcount_reg[4]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.536      ;
; 9.826 ; audiobar:u_bar|pcm_r_reg[1]                                                                                                                                             ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.534      ;
; 9.831 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.034      ; 3.536      ;
; 9.831 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.034      ; 3.536      ;
; 9.831 ; audiobar:u_bar|pcm_l_reg[0]                                                                                                                                             ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.529      ;
; 9.837 ; audiobar:u_bar|linecount_reg[0]                                                                                                                                         ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.023      ; 3.519      ;
; 9.838 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a16                          ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:2:u|qm_reg[7]     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.202     ; 3.408      ;
; 9.841 ; audiobar:u_bar|pixcount_reg[0]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.519      ;
; 9.841 ; audiobar:u_bar|pcm_r_reg[2]                                                                                                                                             ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.519      ;
; 9.842 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~portb_address_reg0 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|sb_reg[162] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.216     ; 3.390      ;
; 9.844 ; audiobar:u_bar|pixcount_reg[5]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.516      ;
; 9.845 ; audiobar:u_bar|pcm_r_reg[4]                                                                                                                                             ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.515      ;
; 9.854 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.034      ; 3.513      ;
; 9.854 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.034      ; 3.513      ;
; 9.855 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 3.564      ;
; 9.862 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.034      ; 3.505      ;
; 9.862 ; audiobar:u_bar|pixcount_reg[2]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[6]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.034      ; 3.505      ;
; 9.865 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[0]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.550      ;
; 9.866 ; audiobar:u_bar|pcm_r_reg[2]                                                                                                                                             ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.494      ;
; 9.867 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[4]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 3.552      ;
; 9.868 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a5                           ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.204     ; 3.376      ;
; 9.870 ; audiobar:u_bar|linecount_reg[1]                                                                                                                                         ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.023      ; 3.486      ;
; 9.877 ; audiobar:u_bar|linecount_reg[0]                                                                                                                                         ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[4]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.023      ; 3.479      ;
; 9.877 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|qm_reg[1]                                                                                                      ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|cnt[1]        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.033     ; 3.538      ;
; 9.880 ; audiobar:u_bar|pixcount_reg[1]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[5]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.480      ;
; 9.887 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_2               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.034      ; 3.480      ;
; 9.887 ; audiobar:u_bar|pixcount_reg[3]                                                                                                                                          ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]~_Duplicate_1               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.034      ; 3.480      ;
; 9.890 ; audiobar:u_bar|pcm_r_reg[1]                                                                                                                                             ; audiobar:u_bar|alfablend:u_b|mult_ma_reg[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.027      ; 3.470      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                             ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 35.474 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 4.462      ;
; 35.474 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 4.462      ;
; 35.474 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.051     ; 4.462      ;
; 35.478 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 4.460      ;
; 35.478 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 4.460      ;
; 35.478 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 4.460      ;
; 35.485 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 4.445      ;
; 35.485 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 4.445      ;
; 35.485 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 4.445      ;
; 35.485 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 4.445      ;
; 35.485 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 4.445      ;
; 35.485 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 4.445      ;
; 35.485 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 4.445      ;
; 35.485 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 4.445      ;
; 35.485 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 4.445      ;
; 35.485 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 4.445      ;
; 35.485 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.057     ; 4.445      ;
; 35.500 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.432      ;
; 35.500 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.432      ;
; 35.500 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.432      ;
; 35.500 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.432      ;
; 35.500 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.432      ;
; 35.500 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.432      ;
; 35.500 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.432      ;
; 35.500 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.432      ;
; 35.500 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.432      ;
; 35.500 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.432      ;
; 35.500 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.055     ; 4.432      ;
; 35.562 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 4.381      ;
; 35.562 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 4.381      ;
; 35.562 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 4.381      ;
; 35.576 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.353      ;
; 35.576 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.353      ;
; 35.576 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.353      ;
; 35.576 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.353      ;
; 35.576 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.353      ;
; 35.576 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.353      ;
; 35.576 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.353      ;
; 35.576 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.353      ;
; 35.576 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.353      ;
; 35.576 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.353      ;
; 35.576 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.353      ;
; 35.582 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[26] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 4.361      ;
; 35.582 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[22] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 4.361      ;
; 35.582 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[12] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 4.361      ;
; 35.596 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[28] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.333      ;
; 35.596 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.333      ;
; 35.596 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[11] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.333      ;
; 35.596 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[8]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.333      ;
; 35.596 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[7]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.333      ;
; 35.596 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[2]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.333      ;
; 35.596 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[3]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.333      ;
; 35.596 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[4]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.333      ;
; 35.596 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[5]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.333      ;
; 35.596 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[9]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.333      ;
; 35.596 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[4]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.058     ; 4.333      ;
; 35.599 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_read          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 4.340      ;
; 35.599 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_write         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.048     ; 4.340      ;
; 35.610 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_read          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 4.331      ;
; 35.610 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_write         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 4.331      ;
; 35.620 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 4.323      ;
; 35.620 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 4.323      ;
; 35.620 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[0]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 4.323      ;
; 35.620 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 4.323      ;
; 35.620 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 4.323      ;
; 35.620 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 4.323      ;
; 35.620 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 4.323      ;
; 35.620 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 4.323      ;
; 35.620 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 4.323      ;
; 35.620 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 4.323      ;
; 35.620 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 4.323      ;
; 35.630 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 4.312      ;
; 35.630 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 4.312      ;
; 35.630 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 4.312      ;
; 35.632 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[4]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 4.313      ;
; 35.632 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[3]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 4.313      ;
; 35.632 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[0]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 4.313      ;
; 35.632 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[30] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 4.313      ;
; 35.632 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[6]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 4.313      ;
; 35.632 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[14] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 4.313      ;
; 35.632 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[17] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 4.313      ;
; 35.632 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[18] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 4.313      ;
; 35.632 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[19] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 4.313      ;
; 35.632 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[25] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 4.313      ;
; 35.632 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[31] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 4.313      ;
; 35.651 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_address[2]    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 4.293      ;
; 35.651 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[20] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 4.293      ;
; 35.651 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[29] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 4.293      ;
; 35.653 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[10] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 4.289      ;
; 35.653 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 4.289      ;
; 35.653 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 4.289      ;
; 35.653 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[16] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 4.289      ;
; 35.653 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[23] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 4.289      ;
; 35.653 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[1]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 4.289      ;
; 35.653 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[24] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.045     ; 4.289      ;
; 35.686 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_write         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 4.252      ;
; 35.686 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_address[3]                                                                    ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_read          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 4.252      ;
; 35.691 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[10] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 4.253      ;
; 35.691 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[13] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 4.253      ;
; 35.691 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_read                                                                          ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[15] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 4.253      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.653 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.405      ; 1.739      ;
; 48.719 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.406      ; 1.674      ;
; 48.971 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.410      ; 1.426      ;
; 49.056 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.411      ; 1.342      ;
; 49.083 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.406      ; 1.310      ;
; 49.109 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.411      ; 1.289      ;
; 49.125 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.409      ; 1.271      ;
; 49.181 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.409      ; 1.215      ;
; 49.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.406      ; 1.193      ;
; 49.221 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.406      ; 1.172      ;
; 49.284 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.406      ; 1.109      ;
; 49.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.409      ; 1.069      ;
; 49.366 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.410      ; 1.031      ;
; 97.570 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.378      ;
; 97.785 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.169      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.137      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.137      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.137      ;
; 97.810 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 2.137      ;
; 97.811 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.137      ;
; 97.814 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.134      ;
; 97.821 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.127      ;
; 97.822 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 2.124      ;
; 97.847 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.097      ;
; 97.865 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.085      ;
; 97.874 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.074      ;
; 97.876 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[35] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 2.077      ;
; 97.884 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.066      ;
; 97.893 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 2.051      ;
; 97.899 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.049      ;
; 97.906 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.042      ;
; 97.914 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.034      ;
; 97.915 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 2.035      ;
; 97.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.031      ;
; 97.917 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 2.031      ;
; 97.951 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[31] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 2.003      ;
; 97.956 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.990      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.982      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.982      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.982      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.982      ;
; 97.968 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.982      ;
; 97.972 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.982      ;
; 97.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.977      ;
; 97.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.977      ;
; 97.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.977      ;
; 97.973 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.977      ;
; 97.976 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.977      ;
; 97.978 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.970      ;
; 97.991 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.955      ;
; 97.995 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.953      ;
; 97.996 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.948      ;
; 97.999 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.949      ;
; 98.000 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.948      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.942      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.942      ;
; 98.005 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.942      ;
; 98.019 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.927      ;
; 98.021 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.927      ;
; 98.024 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.924      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.916      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.916      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.916      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.916      ;
; 98.031 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.916      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.912      ;
; 98.036 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.912      ;
; 98.038 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.908      ;
; 98.043 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.903      ;
; 98.044 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.900      ;
; 98.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[5]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.894      ;
; 98.059 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.890      ;
; 98.060 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[0]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.893      ;
; 98.062 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.035     ; 1.890      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.887      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.887      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.887      ;
; 98.066 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.887      ;
; 98.069 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[15] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.880      ;
; 98.075 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.874      ;
; 98.084 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.864      ;
; 98.085 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[4]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.861      ;
; 98.086 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.861      ;
; 98.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.856      ;
; 98.088 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.866      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[6]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.041     ; 1.856      ;
; 98.090 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.858      ;
; 98.106 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[8]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.843      ;
; 98.107 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[16] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.841      ;
; 98.116 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.832      ;
; 98.117 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.039     ; 1.831      ;
; 98.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.831      ;
; 98.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.831      ;
; 98.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.831      ;
; 98.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 1.831      ;
; 98.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.825      ;
; 98.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.835      ;
; 98.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[7]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 1.825      ;
; 98.119 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.835      ;
; 98.122 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.033     ; 1.832      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                                               ; To Node                                                                                                                                                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 174.348 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.921      ;
; 174.349 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.920      ;
; 174.356 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.913      ;
; 174.412 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.857      ;
; 174.413 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.856      ;
; 174.420 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.849      ;
; 174.442 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.827      ;
; 174.443 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 2.649      ;
; 174.443 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 2.649      ;
; 174.443 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 2.649      ;
; 174.443 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.826      ;
; 174.450 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.819      ;
; 174.507 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 2.585      ;
; 174.507 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 2.585      ;
; 174.507 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 2.585      ;
; 174.516 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.577      ;
; 174.516 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.577      ;
; 174.516 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.577      ;
; 174.516 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.577      ;
; 174.526 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.743      ;
; 174.528 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.741      ;
; 174.532 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.133      ; 2.730      ;
; 174.533 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.133      ; 2.729      ;
; 174.537 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 2.555      ;
; 174.537 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 2.555      ;
; 174.537 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.037     ; 2.555      ;
; 174.540 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.133      ; 2.722      ;
; 174.541 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.728      ;
; 174.580 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.513      ;
; 174.580 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.513      ;
; 174.580 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.513      ;
; 174.580 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.513      ;
; 174.587 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.133      ; 2.675      ;
; 174.588 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.133      ; 2.674      ;
; 174.590 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.679      ;
; 174.592 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.677      ;
; 174.595 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.133      ; 2.667      ;
; 174.605 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.664      ;
; 174.610 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.483      ;
; 174.610 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.483      ;
; 174.610 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.483      ;
; 174.610 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.483      ;
; 174.613 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.106      ; 2.644      ;
; 174.616 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.477      ;
; 174.616 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.477      ;
; 174.616 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.477      ;
; 174.616 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.477      ;
; 174.616 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.477      ;
; 174.616 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.477      ;
; 174.616 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.477      ;
; 174.616 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.477      ;
; 174.616 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.477      ;
; 174.620 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.649      ;
; 174.622 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.647      ;
; 174.624 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.105      ; 2.632      ;
; 174.626 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.106      ; 2.631      ;
; 174.634 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.133      ; 2.628      ;
; 174.634 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.459      ;
; 174.634 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.459      ;
; 174.635 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.458      ;
; 174.635 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.458      ;
; 174.635 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.458      ;
; 174.635 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.133      ; 2.627      ;
; 174.635 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.140      ; 2.634      ;
; 174.642 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.133      ; 2.620      ;
; 174.650 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.443      ;
; 174.677 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.106      ; 2.580      ;
; 174.680 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.413      ;
; 174.680 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.413      ;
; 174.680 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.413      ;
; 174.680 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.413      ;
; 174.680 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.413      ;
; 174.680 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.413      ;
; 174.680 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.413      ;
; 174.680 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.413      ;
; 174.680 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.413      ;
; 174.688 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.105      ; 2.568      ;
; 174.690 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.403      ;
; 174.690 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.403      ;
; 174.690 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.403      ;
; 174.690 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.106      ; 2.567      ;
; 174.698 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.395      ;
; 174.698 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.395      ;
; 174.700 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.043     ; 2.386      ;
; 174.700 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.043     ; 2.386      ;
; 174.700 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.043     ; 2.386      ;
; 174.700 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.043     ; 2.386      ;
; 174.707 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.106      ; 2.550      ;
; 174.710 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.133      ; 2.552      ;
; 174.710 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.383      ;
; 174.710 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.383      ;
; 174.710 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                        ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.383      ;
; 174.710 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.383      ;
; 174.710 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.383      ;
; 174.710 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.383      ;
; 174.710 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.383      ;
; 174.710 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.383      ;
; 174.710 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                 ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.036     ; 2.383      ;
; 174.712 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                     ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; 0.133      ; 2.550      ;
; 174.713 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.051     ; 2.365      ;
+---------+---------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.155 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                                                                                                                                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~porta_address_reg0                                                                                                                                                                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.478      ;
; 0.164 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|wrptr_g[8]                                                                                                                                                                                                                                                                                                                                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.487      ;
; 0.165 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                                                                                                                                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~porta_address_reg0                                                                                                                                                                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.488      ;
; 0.168 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[7]                                                                                                                                                                                                                                                                                                                                             ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a6~porta_address_reg0                                                                                                                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.497      ;
; 0.171 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[7]                                                                                                                                                                                                                                                                                                                                             ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a1~porta_address_reg0                                                                                                                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.499      ;
; 0.176 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|wrptr_g[5]                                                                                                                                                                                                                                                                                                                                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~porta_address_reg0                                                                                                                                                                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.499      ;
; 0.177 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                                                                                                                                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~porta_address_reg0                                                                                                                                                                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.507      ;
; 0.178 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[6]                                                                                                                                                                                                                                                                                                                                             ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a11~porta_address_reg0                                                                                                                                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.227      ; 0.509      ;
; 0.178 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|write_accepted                                                                                                                                                                                                                                                                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|write_accepted                                                                                                                                                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_write                                                                                                                                                                                                                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                                                                                                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                                                                                                                                                                                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                                                                                                                                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[3]                                                                                                                                                                                                                                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|read_accepted                                                                                                                                                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|read_accepted                                                                                                                                                                                                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|end_begintransfer                                                                                                                                                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_read                                                                                                                                                                                                                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_align_cycle[1]                                                                                                                                                                                                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_waiting_for_data                                                                                                                                                                                                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_aligning_data                                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                                                                                                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                                                                                                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[7]                                                                                                                                                                                                                                                                                                                                             ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a0~porta_address_reg0                                                                                                                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.515      ;
; 0.185 ; c4e_pcmplay_core:u2|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|din_s1                                                                                                                                                                                                                                                                                                                           ; c4e_pcmplay_core:u2|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.314      ;
; 0.185 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|wrptr_g[4]                                                                                                                                                                                                                                                                                                                                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~porta_address_reg0                                                                                                                                                                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.508      ;
; 0.185 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[8]                                                                                                                                                                                                                                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[8]                                                                                                                                                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[0]                                                                                                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                                                                                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[1]                                                                                                                                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16]                                                                                                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17]                                                                                                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18]                                                                                                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19]                                                                                                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[21]                                                                                                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[24]                                                                                                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|c4e_pcmplay_core_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|c4e_pcmplay_core_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|count[0]                                                                                                                                                                                                                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|use_reg                                                                                                                                                                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                                                                                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[1]                                                                                                                                                                                                                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_next.000001000                                                                                                                                                                                                                                                                                                                                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_next.000001000                                                                                                                                                                                                                                                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_next.000010000                                                                                                                                                                                                                                                                                                                                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_next.000010000                                                                                                                                                                                                                                                                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|c4e_pcmplay_core_sdram_input_efifo_module:the_c4e_pcmplay_core_sdram_input_efifo_module|rd_address                                                                                                                                                                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[17]                                                                                                                                                                                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[17]                                                                                                                                                                                                                                                                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[20]                                                                                                                                                                                                                                                                                                                                                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[20]                                                                                                                                                                                                                                                                                                                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[0]                                                                                                                                                                                                                                                                                                                          ; c4e_pcmplay_core:u2|altera_irq_clock_crosser:irq_synchronizer_001|altera_std_synchronizer_bundle:sync|altera_std_synchronizer:sync[0].u|dreg[1]                                                                                                                                                                                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|wrptr_g[2]                                                                                                                                                                                                                                                                                                                                                                   ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~porta_address_reg0                                                                                                                                                                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.219      ; 0.509      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a5                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a0                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a2                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a1                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[1]                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|wr_ptr[2]                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                                                                                                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|sdo_reg                                                                                                                                                                                                                                                                                                                                                                                                                  ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|sdo_reg                                                                                                                                                                                                                                                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|txd_reg[7]                                                                                                                                                                                                                                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|sck_reg                                                                                                                                                                                                                                                                                                                                                                                                                  ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|sck_reg                                                                                                                                                                                                                                                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|c4e_pcmplay_core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|c4e_pcmplay_core_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[1]                                                                                                                                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|read                                                                                                                                                                                                                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|read                                                                                                                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peridot_sdif_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:peridot_sdif_0_s1_translator|wait_latency_counter[1]                                                                                                                                                                                                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|ready_reg                                                                                                                                                                                                                                                                                                                                                                                                                ; c4e_pcmplay_core:u2|peridot_sdif:peridot_sdif_0|ready_reg                                                                                                                                                                                                                                                                                                                                                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peridot_sdif_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peridot_sdif_0_s1_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peridot_sdif_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peridot_sdif_0_s1_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|hbreak_enabled                                                                                                                                                                                                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[5]                                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[3]                                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                                                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[2]                                                                                                                                                                                                                                                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_align_cycle[0]                                                                                                                                                                                                                                                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|wait_for_one_post_bret_inst                                                                                                                                                                                                                                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|hbreak_pending                                                                                                                                                                                                                                                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_avalon_reg:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_avalon_reg:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|monitor_ready                                                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|monitor_error                                                                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_sysclk:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_sysclk:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_ocimem|avalon_ociram_readdata_ready                                                                                                                                                         ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe19a[6]                                                                                                                                                                                                                                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_apl:ws_dgrp|dffpipe_re9:dffpipe18|dffe20a[6]                                                                                                                                                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.315      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_sysclk:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_sysclk:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|monitor_go                                                                                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci_debug|monitor_go                                                                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[4]                                                                                                                                                                                                                                                                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[4]                                                                                                                                                                                                                                                                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[2]                                                                                                                                                                                                                                                                                                                                                                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|active_addr[2]                                                                                                                                                                                                                                                                                                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                    ; To Node                                                                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.155 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[2]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.478      ;
; 0.159 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.484      ;
; 0.160 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.483      ;
; 0.165 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[4]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.488      ;
; 0.168 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[6]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.491      ;
; 0.175 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[3]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.498      ;
; 0.178 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][21]                                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.522      ;
; 0.178 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[7]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.501      ;
; 0.178 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[5]                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|counter_reg[6]                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                        ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|pcmena_reg                                                                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                  ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.180 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.502      ;
; 0.184 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][23]                                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.528      ;
; 0.185 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][22]                                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.529      ;
; 0.186 ; audiobar:u_bar|linecount_reg[1]                                                                                                                                              ; audiobar:u_bar|linecount_reg[1]                                                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; audiobar:u_bar|linecount_reg[0]                                                                                                                                              ; audiobar:u_bar|linecount_reg[0]                                                                                                                                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[9] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[9] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                                  ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[1]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                                  ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[3]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                                  ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|marker_reg[0]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[5]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.509      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[0]                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pl_bit_reg                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cl_bit_reg                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pr_bit_reg                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                     ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|cr_bit_reg                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_dataisland_submodule:\gen_data:u_data|counter_reg[0]                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|datacounter_reg[0]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                         ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|valid_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|readack_reg                                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[2]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|bytecounter_reg[1]                                                                                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; hdmi_tx:u_tx|request_reg                                                                                                                                                     ; hdmi_tx:u_tx|request_reg                                                                                                                                                     ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; audiobar:u_bar|avgcount_reg[1]                                                                                                                                               ; audiobar:u_bar|avgcount_reg[1]                                                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; audiobar:u_bar|avgcount_reg[0]                                                                                                                                               ; audiobar:u_bar|avgcount_reg[0]                                                                                                                                               ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                           ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                   ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                           ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                          ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pcm_fs_reg[0]                                                                                                  ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|pcm_fs_reg[1]                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.316      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.512      ;
; 0.187 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[4]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.512      ;
; 0.188 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][20]                                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.532      ;
; 0.188 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|ram[0][17]                                                                                                                    ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|altsyncram_qh81:altsyncram2|ram_block3a0~porta_datain_reg0              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.240      ; 0.532      ;
; 0.188 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[1]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.511      ;
; 0.188 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[4]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.511      ;
; 0.189 ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|waddr_reg[1]                                                                             ; hdmi_tx:u_tx|hdmi_tx_audiopacket_submodule:\gen_audio:u_audio|hdmi_tx_scfifo:u_fifo|altsyncram:ram_rtl_0|altsyncram_ctg1:auto_generated|ram_block1a0~porta_address_reg0      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.512      ;
; 0.189 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.514      ;
; 0.190 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[5]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.513      ;
; 0.191 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~portb_address_reg0             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.516      ;
; 0.192 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[3] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.192 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[3]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|altsyncram_ke81:altsyncram2|ram_block3a0~porta_address_reg0             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.515      ;
; 0.192 ; hdmi_tx:u_tx|active_reg[10]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[9]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.313      ;
; 0.193 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[7] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[7] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[44]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[43]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[45]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[44]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[46]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[45]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                       ; hdmi_tx:u_tx|hdmi_tx_infopacket_submodule:\gen_info:u_info|infosel_reg                                                                                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_0|shift_taps_a6m:auto_generated|cntr_4rf:cntr1|counter_reg_bit[0]                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                                       ; hdmi_tx:u_tx|hdmi_tx_delay:\gen_intgen:u_delay|altshift_taps:ram_rtl_1|shift_taps_68m:auto_generated|cntr_3rf:cntr1|counter_reg_bit[0]                                       ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[5]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[4]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[18]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[17]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[19]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[18]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[21]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[20]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[29]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[28]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[30]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[29]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[31]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[30]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[33]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[32]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[40]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[39]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[49]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[48]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; hdmi_tx:u_tx|active_reg[56]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[55]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                              ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_reg[1]                                                                                                          ; hdmi_tx:u_tx|hdmi_tx_tmds_encoder_submodule:\gen_enc:0:u|sel_dly_reg[1]                                                                                                      ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[8]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[7]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[9]                                                                                                                                                   ; hdmi_tx:u_tx|active_reg[8]                                                                                                                                                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[13]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[12]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[17]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[16]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[20]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[19]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[22]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[21]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[23]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[22]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[28]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[27]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[51]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[50]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[55]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[54]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[58]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[57]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; hdmi_tx:u_tx|active_reg[61]                                                                                                                                                  ; hdmi_tx:u_tx|active_reg[60]                                                                                                                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                  ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[5] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.179 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.313      ;
; 0.186 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe12a[0]                                ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0]                                ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.315      ;
; 0.187 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.315      ;
; 0.194 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.315      ;
; 0.197 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.317      ;
; 0.204 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.177      ; 0.485      ;
; 0.206 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.326      ;
; 0.215 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.335      ;
; 0.217 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.177      ; 0.498      ;
; 0.218 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.338      ;
; 0.242 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.177      ; 0.523      ;
; 0.251 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.371      ;
; 0.259 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[2]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.387      ;
; 0.259 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[1]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.387      ;
; 0.260 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.388      ;
; 0.260 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[0]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.388      ;
; 0.267 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.177      ; 0.549      ;
; 0.279 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.399      ;
; 0.281 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.401      ;
; 0.281 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.401      ;
; 0.285 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.405      ;
; 0.299 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.421      ;
; 0.305 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.436      ;
; 0.308 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.436      ;
; 0.311 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[6]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[6]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.440      ;
; 0.316 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.436      ;
; 0.318 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.438      ;
; 0.320 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.448      ;
; 0.320 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.440      ;
; 0.322 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.442      ;
; 0.324 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.444      ;
; 0.324 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.444      ;
; 0.334 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.454      ;
; 0.347 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.184      ; 0.635      ;
; 0.356 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.177      ; 0.637      ;
; 0.360 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.480      ;
; 0.365 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.184      ; 0.653      ;
; 0.366 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.177      ; 0.647      ;
; 0.368 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.184      ; 0.656      ;
; 0.371 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.184      ; 0.659      ;
; 0.372 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.177      ; 0.653      ;
; 0.374 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.177      ; 0.655      ;
; 0.377 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.140     ; 0.321      ;
; 0.379 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.140     ; 0.323      ;
; 0.379 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.177      ; 0.660      ;
; 0.382 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.177      ; 0.663      ;
; 0.383 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.511      ;
; 0.402 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.001      ; 0.507      ;
; 0.417 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.537      ;
; 0.437 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.557      ;
; 0.447 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.220      ; 0.751      ;
; 0.448 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.568      ;
; 0.450 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.570      ;
; 0.450 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.570      ;
; 0.456 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.576      ;
; 0.457 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[6]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[2]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[4]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.220      ; 0.764      ;
; 0.460 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[0]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[1]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.220      ; 0.766      ;
; 0.462 ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[3]                                                                                                  ; c4e_pcmplay_core:u2|pcm_component:pcm|fsdivcount_reg[5]                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.582      ;
; 0.466 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.594      ;
; 0.486 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.177      ; 0.767      ;
; 0.493 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.140     ; 0.437      ;
; 0.495 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.623      ;
; 0.495 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.623      ;
; 0.498 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.626      ;
; 0.498 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.626      ;
; 0.499 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.627      ;
; 0.499 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.220      ; 0.803      ;
; 0.500 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.140     ; 0.444      ;
; 0.502 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.622      ;
; 0.503 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.623      ;
; 0.503 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.036      ; 0.623      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.314      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.314      ;
; 0.197 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.198 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.319      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.200 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.320      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.201 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.321      ;
; 0.202 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.323      ;
; 0.203 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.323      ;
; 0.204 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.324      ;
; 0.206 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.327      ;
; 0.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.330      ;
; 0.209 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.329      ;
; 0.211 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.332      ;
; 0.253 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.374      ;
; 0.259 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.387      ;
; 0.262 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.382      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.388      ;
; 0.271 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.392      ;
; 0.272 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[12]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[11]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.394      ;
; 0.277 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[24]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[13]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[12]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[5]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[2]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[8]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[23]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.400      ;
; 0.279 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[31]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.399      ;
; 0.283 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[14]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[13]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.403      ;
; 0.283 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[2]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[1]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.403      ;
; 0.284 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[6]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[5]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.404      ;
; 0.285 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[9]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.405      ;
; 0.285 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[4]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.407      ;
; 0.286 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[22]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[21]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.407      ;
; 0.287 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[20]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.408      ;
; 0.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.416      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.417      ;
; 0.299 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.420      ;
; 0.302 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|DRsize.010                                                   ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.424      ;
; 0.307 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.427      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.433      ;
; 0.313 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.433      ;
; 0.315 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[37]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.436      ;
; 0.319 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.439      ;
; 0.323 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.444      ;
; 0.324 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.444      ;
; 0.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.445      ;
; 0.325 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.446      ;
; 0.326 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.446      ;
; 0.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.447      ;
; 0.327 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.448      ;
; 0.328 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.448      ;
; 0.330 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.450      ;
; 0.334 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.454      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.455      ;
; 0.335 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.456      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.458      ;
; 0.338 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.458      ;
; 0.339 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.460      ;
; 0.343 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[34]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[33]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.463      ;
; 0.344 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[32]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.464      ;
; 0.345 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[26]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[25]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.465      ;
; 0.345 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[30]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[29]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.465      ;
; 0.350 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                                                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.470      ;
; 0.360 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                                                                                                                                 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci:the_c4e_pcmplay_core_nios2_tiny_cpu_nios2_oci|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_wrapper|c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck:the_c4e_pcmplay_core_nios2_tiny_cpu_debug_slave_tck|sr[36]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.480      ;
; 0.362 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                                                                                                                                        ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.483      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                  ; To Node                                                                                                                                                                                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][9]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][10]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][14]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                        ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsirq_reg                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][18]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][20]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][22]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][24]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][25]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][7]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|end_begintransfer                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|end_begintransfer                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[7]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[7]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[5]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[5]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[0]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[0]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[1]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[1]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[2]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[2]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[3]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[3]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[4]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[4]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][15]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][30]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[1]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                      ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|use_reg                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|pending_response_count[0]                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|has_pending_responses                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[1]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem_used[0]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[1]                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[1]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[0]                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem_used[0]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[0]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[0]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[1]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem_used[1]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[0]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[0]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[1]                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|wait_latency_counter[1]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                               ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[0][84]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[0][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[1][84]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:barcolor_s1_agent_rsp_fifo|mem[1][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[0][84]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[0][84]                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[1][84]                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysuart_s1_agent_rsp_fifo|mem[1][84]                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][84]                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[0][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][84]                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:vga_csr_agent_rsp_fifo|mem[1][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|wait_latency_counter[1]                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|wait_latency_counter[1]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][116]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[0][116]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem_used[0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][116]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rsp_fifo|mem[1][116]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_toggle_flopped ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|timeout_occurred                                                                                                                    ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|timeout_occurred                                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_overrun                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_overrun                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|framing_error                                                             ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|framing_error                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|break_detect                                                              ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|break_detect                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_overrun                                                                ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_overrun                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_ready                                                                  ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_ready                                                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[0]            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_out[9]            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][12]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][13]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][26]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][27]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][28]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                            ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][29]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[6]                                                                                                              ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|vsynccounter_reg[6]                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[1]                                                          ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[1]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[0][84]                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[0][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[1][84]                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem[1][84]                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[24]                                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|framebuff_top_reg[24]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[25]                                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|framebuff_top_reg[25]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[29]                                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|framebuff_top_reg[29]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[23]                                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|framebuff_top_reg[23]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|cmd_writedata[18]                                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_csr:u_csr|framebuff_top_reg[18]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[5]                                                           ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[5]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[12]                                                                                                                        ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[12]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|wait_latency_counter[0]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                     ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[0]                                      ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|wait_latency_counter[0]                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.314      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                   ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[9]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.383      ;
; 0.193 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.314      ;
; 0.195 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[8]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.385      ;
; 0.199 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[18] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.387      ;
; 0.206 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[2]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.327      ;
; 0.226 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[28] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.415      ;
; 0.227 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.348      ;
; 0.228 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.349      ;
; 0.229 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.350      ;
; 0.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[39]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.251 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.372      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[18]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[3]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[2]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[38]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.375      ;
; 0.259 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[1]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]                                                       ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.380      ;
; 0.260 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.381      ;
; 0.265 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[3]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.455      ;
; 0.265 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.386      ;
; 0.265 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[28]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.387      ;
; 0.266 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.387      ;
; 0.270 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.392      ;
; 0.276 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.397      ;
; 0.276 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.397      ;
; 0.287 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[21] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[21]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.477      ;
; 0.290 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[27] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.480      ;
; 0.290 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[1]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.479      ;
; 0.291 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[23] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[23]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.481      ;
; 0.293 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[26] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[26]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.482      ;
; 0.293 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.414      ;
; 0.294 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[27]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[24] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[24]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.487      ;
; 0.298 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[29] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[29]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.487      ;
; 0.299 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[22] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[22]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.488      ;
; 0.299 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[5]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.488      ;
; 0.301 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[25] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[25]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.491      ;
; 0.301 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[12] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[12]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.489      ;
; 0.301 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[14] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[14]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.489      ;
; 0.301 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[6]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.490      ;
; 0.303 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[20] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.493      ;
; 0.315 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[13] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.504      ;
; 0.315 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[15] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.504      ;
; 0.315 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[17] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.504      ;
; 0.315 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[10] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.503      ;
; 0.315 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[16] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[16]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.085      ; 0.503      ;
; 0.315 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[7]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.504      ;
; 0.315 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[4]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.504      ;
; 0.315 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[2]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.504      ;
; 0.320 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[9]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.440      ;
; 0.331 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[11] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.520      ;
; 0.333 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[3]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.454      ;
; 0.333 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[8]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[6]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.454      ;
; 0.334 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[0]  ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.086      ; 0.523      ;
; 0.337 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_in_reg[19] ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[19]                                                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; -0.001       ; 0.087      ; 0.527      ;
; 0.364 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.486      ;
; 0.364 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[10]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[5]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.486      ;
; 0.389 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[20]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[6]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.507      ;
; 0.398 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.458      ;
; 0.401 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[7]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFHI ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.461      ;
; 0.413 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.536      ;
; 0.416 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_p|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.476      ;
; 0.416 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[1]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[0]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.539      ;
; 0.423 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.546      ;
; 0.425 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[0]      ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[4]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.039      ; 0.548      ;
; 0.429 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[37]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.550      ;
; 0.432 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[36]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.553      ;
; 0.433 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[35]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.554      ;
; 0.434 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[31]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.555      ;
; 0.434 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[33]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.555      ;
; 0.435 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[30]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.556      ;
; 0.436 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[34]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.557      ;
; 0.437 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[32]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.558      ;
; 0.438 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[3]   ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|altddio_out:u_ddo_n|ddio_out_u6j:auto_generated|ddio_outa[3]~DFFLO ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.498      ;
; 0.463 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_n_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.585      ;
; 0.466 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]     ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|data_p_reg[1]                                                      ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.588      ;
; 0.467 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[11]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.587      ;
; 0.468 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[17]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[15]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[13]                                                        ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.588      ;
; 0.471 ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|start_reg[0]    ; hdmi_tx:u_tx|hdmi_tx_pdiff_submodule:u_ser|ser_reg[7]                                                         ; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.589      ;
+-------+------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdrclk_out_clock'                                                                                                                                    ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; Slack ; From Node                                      ; To Node    ; Launch Clock                                   ; Latch Clock      ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+
; 1.232 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; 0.000        ; 2.046      ; 3.278      ;
; 6.221 ; u0|altpll_component|auto_generated|pll1|clk[0] ; SDRCLK_OUT ; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock ; -5.000       ; 2.046      ; 3.267      ;
+-------+------------------------------------------------+------------+------------------------------------------------+------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdram_clock'                                                                                                                                                       ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                         ; To Node    ; Launch Clock                                   ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+
; 2.675 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_12 ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.265      ; 1.950      ;
; 2.675 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_11 ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.265      ; 1.950      ;
; 2.676 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_6  ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.264      ; 1.950      ;
; 2.676 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_5  ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.264      ; 1.950      ;
; 2.677 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_13 ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.263      ; 1.950      ;
; 2.677 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_10 ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.263      ; 1.950      ;
; 2.678 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_15 ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.262      ; 1.950      ;
; 2.678 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_14 ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.262      ; 1.950      ;
; 2.678 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_9  ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.262      ; 1.950      ;
; 2.678 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_8  ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.262      ; 1.950      ;
; 2.680 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_7  ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.260      ; 1.950      ;
; 2.680 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_4  ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.260      ; 1.950      ;
; 2.680 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_3  ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.260      ; 1.950      ;
; 2.681 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_2  ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.259      ; 1.950      ;
; 2.682 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe~_Duplicate_1  ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.258      ; 1.950      ;
; 2.682 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|oe               ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.258      ; 1.950      ;
; 2.867 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]       ; SDR_DQ[12] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.266      ; 2.143      ;
; 2.867 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]       ; SDR_DQ[11] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.266      ; 2.143      ;
; 2.868 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]        ; SDR_DQ[6]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.265      ; 2.143      ;
; 2.868 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]        ; SDR_DQ[5]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.265      ; 2.143      ;
; 2.869 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]       ; SDR_DQ[13] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.264      ; 2.143      ;
; 2.869 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[10]       ; SDR_DQ[10] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.264      ; 2.143      ;
; 2.870 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]       ; SDR_DQ[15] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.263      ; 2.143      ;
; 2.870 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]       ; SDR_DQ[14] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.263      ; 2.143      ;
; 2.870 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[9]        ; SDR_DQ[9]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.263      ; 2.143      ;
; 2.870 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[8]        ; SDR_DQ[8]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.263      ; 2.143      ;
; 2.872 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]         ; SDR_DQM[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.261      ; 2.143      ;
; 2.872 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[7]        ; SDR_DQ[7]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.261      ; 2.143      ;
; 2.872 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]        ; SDR_DQ[4]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.261      ; 2.143      ;
; 2.872 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]        ; SDR_DQ[3]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.261      ; 2.143      ;
; 2.873 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]         ; SDR_DQM[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.260      ; 2.143      ;
; 2.873 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[12]       ; SDR_A[12]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.260      ; 2.143      ;
; 2.873 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[11]       ; SDR_A[11]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.260      ; 2.143      ;
; 2.873 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[9]        ; SDR_A[9]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.260      ; 2.143      ;
; 2.873 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]        ; SDR_A[8]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.260      ; 2.143      ;
; 2.873 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]        ; SDR_DQ[2]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.260      ; 2.143      ;
; 2.874 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]        ; SDR_A[7]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.277      ; 2.161      ;
; 2.874 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]        ; SDR_A[6]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.277      ; 2.161      ;
; 2.874 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]        ; SDR_DQ[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.259      ; 2.143      ;
; 2.874 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]        ; SDR_DQ[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.259      ; 2.143      ;
; 2.875 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[0]         ; SDR_WE_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.258      ; 2.143      ;
; 2.875 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[1]         ; SDR_CAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.258      ; 2.143      ;
; 2.878 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]        ; SDR_BA[1]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.255      ; 2.143      ;
; 2.878 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]        ; SDR_BA[0]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.255      ; 2.143      ;
; 2.878 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]        ; SDR_A[3]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.273      ; 2.161      ;
; 2.878 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[2]         ; SDR_RAS_N  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.255      ; 2.143      ;
; 2.878 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_cmd[3]         ; SDR_CS_N   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.255      ; 2.143      ;
; 2.879 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]        ; SDR_A[4]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.272      ; 2.161      ;
; 2.880 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]        ; SDR_A[5]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.271      ; 2.161      ;
; 3.058 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]        ; SDR_A[1]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.273      ; 2.341      ;
; 3.061 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]        ; SDR_A[2]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.270      ; 2.341      ;
; 3.061 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]        ; SDR_A[0]   ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.270      ; 2.341      ;
; 3.064 ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[10]       ; SDR_A[10]  ; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock ; -0.060       ; 0.267      ; 2.341      ;
+-------+-------------------------------------------------------------------+------------+------------------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                         ; To Node                                                                                                                                     ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 7.438 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_DATA                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 2.467      ;
; 7.438 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_LOOP                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.082     ; 2.467      ;
; 7.438 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[1]                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.460      ;
; 7.438 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[2]                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.460      ;
; 7.438 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[0]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.460      ;
; 7.438 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[1]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.460      ;
; 7.438 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[2]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.460      ;
; 7.438 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[3]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.460      ;
; 7.438 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|resetcounter[4]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.460      ;
; 7.438 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|fiforeset_reg                                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.089     ; 2.460      ;
; 7.439 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[1]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 2.462      ;
; 7.439 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|cdb_fstart_reg[2]                                                                 ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 2.461      ;
; 7.439 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.IDLE                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 2.461      ;
; 7.439 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.LINE_INIT                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 2.461      ;
; 7.439 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_SETUP                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 2.461      ;
; 7.439 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START_OTERM25                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.087     ; 2.461      ;
; 7.439 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START_OTERM23                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 2.462      ;
; 7.439 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE_OTERM27                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 2.462      ;
; 7.439 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_ISSUE_OTERM29                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.086     ; 2.462      ;
; 7.445 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|avm_state.READ_START_OTERM21                                                      ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.085     ; 2.457      ;
; 7.445 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out     ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_avm:u_avm|read_reg                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.084     ; 2.458      ;
; 7.828 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[14]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 2.005      ;
; 7.828 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[15]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 2.005      ;
; 7.828 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[13]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 2.004      ;
; 7.828 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[12]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 2.002      ;
; 7.828 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[11]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 2.002      ;
; 7.828 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[9]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 2.005      ;
; 7.828 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[8]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.104     ; 2.005      ;
; 7.829 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[10]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.105     ; 2.003      ;
; 7.833 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[6]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 2.002      ;
; 7.833 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[5]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.102     ; 2.002      ;
; 7.833 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[4]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.006      ;
; 7.833 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[3]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.006      ;
; 7.833 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[1]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 2.008      ;
; 7.833 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[0]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.096     ; 2.008      ;
; 7.834 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[7]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.098     ; 2.005      ;
; 7.834 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_data[2]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.097     ; 2.006      ;
; 7.850 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_result[0]                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.092      ;
; 7.850 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_result[2]                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.092      ;
; 7.850 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_result[3]                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.092      ;
; 7.850 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_result[4]                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.092      ;
; 7.850 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_result[13]                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.092      ;
; 7.850 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_result[12]                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.092      ;
; 7.850 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_result[11]                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.092      ;
; 7.850 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_result[9]                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.092      ;
; 7.850 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_result[10]                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.092      ;
; 7.850 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_result[5]                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.092      ;
; 7.850 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_result[6]                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.092      ;
; 7.850 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_result[7]                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.092      ;
; 7.850 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_result[8]                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.092      ;
; 7.850 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                         ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_shift_rot_result[1]                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 2.092      ;
; 7.868 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[12]    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.057     ; 2.062      ;
; 7.873 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[8]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 2.008      ;
; 7.873 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[9]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 2.008      ;
; 7.873 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[11]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 2.005      ;
; 7.873 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[12]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 2.005      ;
; 7.873 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[13]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 2.007      ;
; 7.873 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[14]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 2.008      ;
; 7.873 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[15]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 2.008      ;
; 7.873 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[6]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 1.995      ;
; 7.873 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[7]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.072     ; 1.995      ;
; 7.873 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[8]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 2.011      ;
; 7.873 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[9]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 2.011      ;
; 7.873 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[11]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 2.011      ;
; 7.873 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[12]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 2.011      ;
; 7.873 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[1]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 2.011      ;
; 7.874 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[10]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 2.006      ;
; 7.878 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.011      ;
; 7.878 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[1]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.050     ; 2.011      ;
; 7.878 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[3]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.009      ;
; 7.878 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[4]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.009      ;
; 7.878 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[5]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 2.005      ;
; 7.878 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[6]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 2.005      ;
; 7.878 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.015      ;
; 7.878 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_bank[1]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 2.015      ;
; 7.879 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[2]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.051     ; 2.009      ;
; 7.879 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_data[7]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.008      ;
; 7.879 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[4]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 1.994      ;
; 7.879 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_dqm[0]                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.052     ; 2.008      ;
; 7.880 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[5]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.066     ; 1.994      ;
; 7.883 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[10]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.058     ; 1.999      ;
; 7.884 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[0]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 1.995      ;
; 7.884 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[1]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 1.992      ;
; 7.884 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[2]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 1.995      ;
; 7.884 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|m_addr[3]                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 1.992      ;
; 7.910 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[0]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 2.021      ;
; 7.910 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[1]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 2.021      ;
; 7.910 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|rd_ptr[2]          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 2.021      ;
; 7.910 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|empty              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 2.021      ;
; 7.910 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_valid ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 2.021      ;
; 7.910 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sdram:sdram|za_valid                                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 2.021      ;
; 7.910 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|full               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 2.021      ;
; 7.910 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[14]    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 2.021      ;
; 7.916 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[14]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 1.849      ;
; 7.916 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[13]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 1.849      ;
; 7.916 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[12]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 1.849      ;
; 7.916 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[11]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 1.849      ;
; 7.916 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[10]                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 1.849      ;
; 7.916 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[9]                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 1.849      ;
; 7.916 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_002|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|pcm_component:pcm|volume_r_reg[8]                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.107     ; 1.849      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                       ; To Node                                                                                                                                                                      ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 12.063 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.348      ;
; 12.063 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.348      ;
; 12.063 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.348      ;
; 12.063 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.348      ;
; 12.063 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.348      ;
; 12.063 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.348      ;
; 12.063 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.348      ;
; 12.063 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.348      ;
; 12.099 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.312      ;
; 12.099 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.312      ;
; 12.099 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.312      ;
; 12.099 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.312      ;
; 12.099 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.312      ;
; 12.099 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.312      ;
; 12.099 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.312      ;
; 12.099 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.312      ;
; 12.129 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.281      ;
; 12.129 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.281      ;
; 12.129 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.281      ;
; 12.129 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.281      ;
; 12.130 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.281      ;
; 12.130 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.281      ;
; 12.130 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.281      ;
; 12.130 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.281      ;
; 12.130 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.281      ;
; 12.130 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.281      ;
; 12.160 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 1.249      ;
; 12.160 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 1.249      ;
; 12.160 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 1.249      ;
; 12.160 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.250      ;
; 12.160 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.250      ;
; 12.160 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.250      ;
; 12.160 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.250      ;
; 12.160 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.250      ;
; 12.160 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.250      ;
; 12.160 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.250      ;
; 12.165 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.245      ;
; 12.165 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.245      ;
; 12.165 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.245      ;
; 12.165 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.245      ;
; 12.166 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.245      ;
; 12.166 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.245      ;
; 12.166 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.245      ;
; 12.166 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.245      ;
; 12.166 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.245      ;
; 12.166 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.037     ; 1.245      ;
; 12.176 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[4]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 1.243      ;
; 12.176 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[5]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 1.243      ;
; 12.176 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[2]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 1.243      ;
; 12.176 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[9]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 1.243      ;
; 12.176 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 1.243      ;
; 12.176 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 1.243      ;
; 12.176 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 1.243      ;
; 12.176 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[7] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 1.243      ;
; 12.176 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 1.243      ;
; 12.176 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[5] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 1.243      ;
; 12.176 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[4] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 1.243      ;
; 12.176 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[7] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.029     ; 1.243      ;
; 12.179 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[8]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.028     ; 1.241      ;
; 12.179 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[10]                                                ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.028     ; 1.241      ;
; 12.179 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[7]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.028     ; 1.241      ;
; 12.179 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[6]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.028     ; 1.241      ;
; 12.196 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 1.213      ;
; 12.196 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 1.213      ;
; 12.196 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.039     ; 1.213      ;
; 12.196 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.214      ;
; 12.196 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.214      ;
; 12.196 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.214      ;
; 12.196 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.214      ;
; 12.196 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.214      ;
; 12.196 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.214      ;
; 12.196 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.038     ; 1.214      ;
; 12.240 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.115      ; 1.291      ;
; 12.240 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.115      ; 1.291      ;
; 12.240 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.115      ; 1.291      ;
; 12.240 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.115      ; 1.291      ;
; 12.246 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.122      ; 1.292      ;
; 12.246 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.122      ; 1.292      ;
; 12.246 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.122      ; 1.292      ;
; 12.246 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.122      ; 1.292      ;
; 12.266 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.114      ; 1.264      ;
; 12.266 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.114      ; 1.264      ;
; 12.266 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.114      ; 1.264      ;
; 12.266 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.114      ; 1.264      ;
; 12.276 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a11~portb_address_reg0  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.115      ; 1.309      ;
; 12.282 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a0~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.122      ; 1.310      ;
; 12.302 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a6~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.114      ; 1.282      ;
; 12.335 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.026     ; 1.087      ;
; 12.335 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                        ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.026     ; 1.087      ;
; 12.335 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.026     ; 1.087      ;
; 12.335 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.026     ; 1.087      ;
; 12.335 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.026     ; 1.087      ;
; 12.335 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.026     ; 1.087      ;
; 12.335 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.026     ; 1.087      ;
; 12.335 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; -0.026     ; 1.087      ;
; 12.358 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.151      ; 1.241      ;
; 12.358 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.151      ; 1.241      ;
; 12.358 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.151      ; 1.241      ;
; 12.358 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[6] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.151      ; 1.241      ;
; 12.358 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[9] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 13.461       ; 0.151      ; 1.241      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                   ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 37.283 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 2.669      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[0]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem_used[1]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][21]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.475      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][17]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.475      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][11]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][8]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.475      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][6]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][4]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.475      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[0]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[0]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.482      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[0]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.022     ; 2.487      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[0]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.022     ; 2.487      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|av_readdata_pre[0]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|readdata[0]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.022     ; 2.487      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[0]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[1]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[1]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[1]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|av_readdata_pre[1]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.485      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|readdata[1]                                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.028     ; 2.481      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[2]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[2]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[2]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[2]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[2]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[3]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[3]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[3]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[3]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][4]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.475      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[4]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.475      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[4]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[4]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[4]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[4]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[5]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[5]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][6]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[6]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[6]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[6]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][8]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.475      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[8]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.475      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[8]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[8]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|tx_shift_empty                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|do_load_shifter                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[8]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[8]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[9]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[9]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[9]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[9]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[10]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[10]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[10]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][11]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[11]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[11]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[11]                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][17]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.475      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[17]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.475      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][21]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.475      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[21]                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.034     ; 2.475      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|wr_reg_writedata[27]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.035     ; 2.474      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[7]                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[7]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|av_readdata_pre[7]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|readdata[7]                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_char_ready                                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.022     ; 2.487      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysuart_s1_translator|end_begintransfer                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.022     ; 2.487      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[7]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.485      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[6]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.485      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[5]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.485      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[4]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.485      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[3]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.485      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[2]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.485      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[1]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.485      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|rx_data[0]                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.024     ; 2.485      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[0]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[1]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[2]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[3]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[4]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[5]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[6]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[7]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_rx:the_c4e_pcmplay_core_sysuart_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_out[8]                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[7]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.482      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[4]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.482      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[2]                                             ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.027     ; 2.482      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|av_readdata_pre[7]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.025     ; 2.484      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|readdata[7]                                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[31]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.023     ; 2.486      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[11]                                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.022     ; 2.487      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[0]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.022     ; 2.487      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[1]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.022     ; 2.487      ;
; 37.478 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_systimer:systimer|internal_counter[2]                                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.022     ; 2.487      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 98.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.048      ;
; 98.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.048      ;
; 98.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.048      ;
; 98.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.048      ;
; 98.903 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.048      ;
; 98.954 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.001      ;
; 99.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.923      ;
; 99.028 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.923      ;
; 99.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.899      ;
; 99.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.899      ;
; 99.052 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 0.899      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.821      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.821      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.821      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.821      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.821      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.821      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.821      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.821      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.821      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.821      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.821      ;
; 99.129 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 0.821      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                           ;
+---------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 175.617 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.220     ; 1.292      ;
; 175.617 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.220     ; 1.292      ;
; 175.617 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.220     ; 1.292      ;
; 175.618 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.085     ; 1.448      ;
; 175.626 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.085     ; 1.440      ;
; 175.650 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.085     ; 1.416      ;
; 175.743 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.159      ;
; 175.743 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.159      ;
; 175.743 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.159      ;
; 175.743 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.159      ;
; 175.743 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.159      ;
; 175.743 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.159      ;
; 175.743 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.159      ;
; 175.743 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.159      ;
; 175.743 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.159      ;
; 175.743 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.159      ;
; 175.743 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.159      ;
; 175.743 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.159      ;
; 175.743 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.159      ;
; 175.772 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.130      ;
; 175.772 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.130      ;
; 175.772 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.130      ;
; 175.772 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.227     ; 1.130      ;
; 175.851 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.078     ; 1.222      ;
; 175.883 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.035     ; 1.211      ;
; 175.883 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.035     ; 1.211      ;
; 175.883 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.035     ; 1.211      ;
; 175.883 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.035     ; 1.211      ;
; 175.883 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.035     ; 1.211      ;
; 175.883 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.035     ; 1.211      ;
; 175.883 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.035     ; 1.211      ;
; 175.883 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.035     ; 1.211      ;
; 175.883 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.035     ; 1.211      ;
; 175.883 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.035     ; 1.211      ;
; 175.948 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.051     ; 1.130      ;
; 175.948 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.051     ; 1.130      ;
; 175.948 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.051     ; 1.130      ;
; 175.948 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.051     ; 1.130      ;
; 175.948 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.051     ; 1.130      ;
; 175.948 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.051     ; 1.130      ;
; 175.979 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.220     ; 0.930      ;
; 175.979 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.220     ; 0.930      ;
; 175.979 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.220     ; 0.930      ;
; 175.979 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.220     ; 0.930      ;
; 176.299 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.044     ; 0.786      ;
; 176.299 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.044     ; 0.786      ;
; 176.299 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.044     ; 0.786      ;
; 176.299 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.044     ; 0.786      ;
; 176.299 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.044     ; 0.786      ;
; 176.299 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.044     ; 0.786      ;
; 176.299 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.044     ; 0.786      ;
; 176.299 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 177.142      ; -0.044     ; 0.786      ;
+---------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                                                                             ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.485 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[6]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[9]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[1]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[0]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[3]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[1]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[0]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[3]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[7]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[9]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[6]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.606      ;
; 0.485 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[8]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.606      ;
; 0.545 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|write_accepted                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.864      ;
; 0.545 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_valid_from_R                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.864      ;
; 0.545 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|d_write                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.864      ;
; 0.545 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|W_valid                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.864      ;
; 0.545 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_toggle                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.864      ;
; 0.545 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.235      ; 0.864      ;
; 0.560 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[4]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.866      ;
; 0.560 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_cpl:ws_dgrp|dffpipe_te9:dffpipe13|dffe14a[2]                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.222      ; 0.866      ;
; 0.566 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[5]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.687      ;
; 0.566 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[3]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.687      ;
; 0.566 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[1]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.687      ;
; 0.566 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[16]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.687      ;
; 0.566 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[12]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.687      ;
; 0.566 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[21]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.687      ;
; 0.566 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[12]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.687      ;
; 0.566 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[3]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.687      ;
; 0.566 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[5]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.687      ;
; 0.566 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[16]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.687      ;
; 0.566 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[21]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.687      ;
; 0.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:nios2_tiny_data_master_translator|end_begintransfer                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.879      ;
; 0.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.879      ;
; 0.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[1][97]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.879      ;
; 0.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[1][71]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.879      ;
; 0.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[0]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.879      ;
; 0.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.879      ;
; 0.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.879      ;
; 0.578 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[19]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.217      ; 0.879      ;
; 0.730 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|F_pc[9]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.849      ;
; 0.730 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src1[4]                                                                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.849      ;
; 0.730 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src1[16]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.849      ;
; 0.730 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src1[19]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.849      ;
; 0.730 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|E_src1[20]                                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.849      ;
; 0.745 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 1.049      ;
; 0.745 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]                                          ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.220      ; 1.049      ;
; 0.748 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[10]                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.870      ;
; 0.748 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a3                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.870      ;
; 0.748 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a7                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.870      ;
; 0.748 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a6                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.870      ;
; 0.748 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a10                                                                           ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.870      ;
; 0.748 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a9                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.870      ;
; 0.748 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a8                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.870      ;
; 0.748 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|counter8a4                                                                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.870      ;
; 0.748 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|parity9                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.870      ;
; 0.748 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[0]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.870      ;
; 0.748 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[1]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.870      ;
; 0.748 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_2lc:wrptr_g1p|sub_parity10a[2]                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.870      ;
; 0.748 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[7]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.870      ;
; 0.748 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|wrptr_g[9]                                                                                                        ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.038      ; 0.870      ;
; 0.752 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|hbreak_enabled                                                                                                                       ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.871      ;
; 0.752 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[5]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.871      ;
; 0.752 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[3]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.871      ;
; 0.752 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|av_ld_byte0_data[2]                                                                                                                  ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.035      ; 0.871      ;
; 0.759 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~18_OTERM1                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.866      ;
; 0.759 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~16_OTERM3                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.866      ;
; 0.759 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~0_OTERM19                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.866      ;
; 0.759 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~2_OTERM17                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.866      ;
; 0.759 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~4_OTERM15                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.866      ;
; 0.759 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~6_OTERM13                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.866      ;
; 0.759 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~8_OTERM11                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.866      ;
; 0.759 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~10_OTERM9                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.866      ;
; 0.759 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~12_OTERM7                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.866      ;
; 0.759 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|op_1~14_OTERM5                                                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.866      ;
; 0.759 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[5]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.866      ;
; 0.759 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[4]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.866      ;
; 0.759 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[7]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.023      ; 0.866      ;
; 0.761 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[0][97]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.879      ;
; 0.761 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem[0][71]                                                                                 ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.034      ; 0.879      ;
; 0.766 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[0]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.881      ;
; 0.766 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[6]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.881      ;
; 0.766 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[10]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.881      ;
; 0.766 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[9]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.881      ;
; 0.766 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[20]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.881      ;
; 0.766 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|D_iw[27]                                                                                                                             ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.881      ;
; 0.766 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[27]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.881      ;
; 0.766 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[6]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.881      ;
; 0.766 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[9]                                                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.881      ;
; 0.766 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[20]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.881      ;
; 0.766 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:nios2_tiny_debug_mem_slave_translator|av_readdata_pre[10]                                                                   ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.031      ; 0.881      ;
; 0.820 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[10]                                                                                               ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.951      ;
; 0.820 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:wraclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|delayed_wrptr_g[2]                                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.047      ; 0.951      ;
; 0.839 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|R_dst_regnum[4]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.968      ;
; 0.839 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|R_dst_regnum[3]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.968      ;
; 0.839 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|R_dst_regnum[2]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.968      ;
; 0.839 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|R_dst_regnum[1]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.968      ;
; 0.839 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|R_dst_regnum[0]                                                                                                                      ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.968      ;
; 0.839 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_nios2_tiny:nios2_tiny|c4e_pcmplay_core_nios2_tiny_cpu:cpu|R_ctrl_rot_right                                                                                                                     ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.968      ;
; 0.842 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem_used[0]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.963      ;
; 0.842 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller_001|r_sync_rst                                                                       ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:nios2_tiny_debug_mem_slave_agent_rsp_fifo|mem_used[1]                                                                                ; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.963      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                                                                                          ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                 ; To Node                                                                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.682      ;
; 0.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.682      ;
; 0.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.682      ;
; 0.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.682      ;
; 0.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[9]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.682      ;
; 0.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[6]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.682      ;
; 0.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[10] ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.682      ;
; 0.554 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[8]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.044      ; 0.682      ;
; 0.831 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a9                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a10                      ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a7                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a6                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a8                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.960      ;
; 0.831 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a5                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.045      ; 0.960      ;
; 0.855 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.140     ; 0.799      ;
; 0.855 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.140     ; 0.799      ;
; 0.855 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[4]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.140     ; 0.799      ;
; 0.855 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[7]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.140     ; 0.799      ;
; 0.881 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.026      ;
; 0.881 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[2]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.026      ;
; 0.881 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.026      ;
; 0.881 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[5]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.026      ;
; 0.881 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.026      ;
; 0.881 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[1]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.026      ;
; 0.881 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.026      ;
; 0.881 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[0]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.026      ;
; 0.881 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe16a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.026      ;
; 0.881 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|alt_synch_pipe_9pl:rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a[3]  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.061      ; 1.026      ;
; 0.990 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a16~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.001      ; 1.095      ;
; 1.015 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[9]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.139     ; 0.960      ;
; 1.015 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[1]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.139     ; 0.960      ;
; 1.015 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[5]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.139     ; 0.960      ;
; 1.015 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[10]                                                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.139     ; 0.960      ;
; 1.035 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[2]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.139     ; 0.980      ;
; 1.035 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a2                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.139     ; 0.980      ;
; 1.035 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a0                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.139     ; 0.980      ;
; 1.035 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|parity6                          ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.139     ; 0.980      ;
; 1.035 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[0]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.139     ; 0.980      ;
; 1.035 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a1                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.139     ; 0.980      ;
; 1.035 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a3                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.139     ; 0.980      ;
; 1.035 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|counter5a4                       ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.139     ; 0.980      ;
; 1.035 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|a_graycounter_677:rdptr_g1p|sub_parity7a[2]                  ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.139     ; 0.980      ;
; 1.035 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[3]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.139     ; 0.980      ;
; 1.035 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.139     ; 0.980      ;
; 1.035 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[4]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.139     ; 0.980      ;
; 1.035 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.139     ; 0.980      ;
; 1.150 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a11~portb_address_reg0   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 1.256      ;
; 1.165 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[8]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.140     ; 1.109      ;
; 1.165 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[6]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.140     ; 1.109      ;
; 1.165 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|rdptr_g[7]                                                   ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; -0.140     ; 1.109      ;
; 1.170 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a0~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 1.276      ;
; 1.177 ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|pcm_component:pcm|dcfifo_mixed_widths:u_fifo|dcfifo_nsd1:auto_generated|altsyncram_rq41:fifo_ram|ram_block11a2~portb_address_reg0    ; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.002      ; 1.283      ;
+-------+---------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                              ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.703      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.703      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.703      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.703      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.703      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.703      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.703      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.703      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.703      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.703      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.703      ;
; 0.584 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.035      ; 0.703      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.794      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.794      ;
; 0.673 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.037      ; 0.794      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.813      ;
; 0.691 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.813      ;
; 0.729 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.854      ;
; 0.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.917      ;
; 0.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.917      ;
; 0.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.917      ;
; 0.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.917      ;
; 0.795 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                            ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.917      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                       ; To Node                                                                                                                                                                       ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.702 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a1~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 0.991      ;
; 0.725 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[1]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.999      ;
; 0.725 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[5]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.999      ;
; 0.725 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[9]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.999      ;
; 0.725 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[10]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.184      ; 0.999      ;
; 0.727 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[0]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.857      ;
; 0.727 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[7]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.857      ;
; 0.727 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[4]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.857      ;
; 0.727 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[3]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.857      ;
; 0.727 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[1]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.857      ;
; 0.727 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|cntr_54e:cntr_b|counter_reg_bit[0]                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.857      ;
; 0.727 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[3]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.857      ;
; 0.727 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[1]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.857      ;
; 0.727 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.857      ;
; 0.727 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.857      ;
; 0.727 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.857      ;
; 0.727 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[1]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.857      ;
; 0.727 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[0]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.857      ;
; 0.727 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[3]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.857      ;
; 0.746 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[8]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.061      ;
; 0.746 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[9]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.061      ;
; 0.746 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[10]                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.061      ;
; 0.746 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.061      ;
; 0.746 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.061      ;
; 0.746 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.061      ;
; 0.746 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.061      ;
; 0.746 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[6]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.061      ;
; 0.746 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[9]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.061      ;
; 0.746 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[8]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.061      ;
; 0.746 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[10] ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 1.061      ;
; 0.808 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[0]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.938      ;
; 0.808 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|parity5                         ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.938      ;
; 0.808 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a1                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.938      ;
; 0.808 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[6]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.938      ;
; 0.808 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[5]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.938      ;
; 0.808 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|counter7a[2]                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.938      ;
; 0.808 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a0                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.938      ;
; 0.808 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity6a2                   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.046      ; 0.938      ;
; 0.851 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a6~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.141      ;
; 0.866 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a0~portb_address_reg0    ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.193      ; 1.163      ;
; 0.868 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|ram_block8a11~portb_address_reg0   ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.187      ; 1.159      ;
; 0.874 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[6]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 1.149      ;
; 0.874 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[7]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 1.149      ;
; 0.874 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[8]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 1.149      ;
; 0.874 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[13]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.185      ; 1.149      ;
; 0.889 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[0]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.171      ;
; 0.889 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[2]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.171      ;
; 0.889 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[3]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.171      ;
; 0.889 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[4]                             ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.192      ; 1.171      ;
; 0.891 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[11]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.167      ;
; 0.891 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[12]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.167      ;
; 0.891 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[14]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.167      ;
; 0.891 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|altsyncram_dm31:fifo_ram|q_b[15]                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.186      ; 1.167      ;
; 0.932 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[8]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.061      ;
; 0.932 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[10]                                                 ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.061      ;
; 0.932 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[7]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.061      ;
; 0.932 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[6]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 1.061      ;
; 0.933 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[4]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.061      ;
; 0.933 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[5]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.061      ;
; 0.933 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[2]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.061      ;
; 0.933 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|rdptr_g[9]                                                  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.061      ;
; 0.933 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.061      ;
; 0.933 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.061      ;
; 0.933 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.061      ;
; 0.933 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe11a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.061      ;
; 0.933 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[2]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.061      ;
; 0.933 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[5]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.061      ;
; 0.933 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[4]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.061      ;
; 0.933 ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|dffpipe_3dc:rdaclr|dffe13a[0] ; c4e_pcmplay_core:u2|peridot_vga:vga|peridot_vga_pixel:u_pix|dcfifo_mixed_widths:u_fifo|dcfifo_9ms1:auto_generated|alt_synch_pipe_bpl:rs_dgwp|dffpipe_se9:dffpipe9|dffe10a[7]  ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 1.061      ;
; 0.954 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.074      ;
; 0.954 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.074      ;
; 0.954 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.074      ;
; 0.954 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.074      ;
; 0.954 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.074      ;
; 0.954 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.074      ;
; 0.954 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.074      ;
; 0.961 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.079      ;
; 0.961 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.079      ;
; 0.961 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.079      ;
; 0.974 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[5]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.094      ;
; 0.974 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[9]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.094      ;
; 0.974 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[8]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.094      ;
; 0.974 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[7]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.094      ;
; 0.974 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[3]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.094      ;
; 0.974 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[2]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.094      ;
; 0.974 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.094      ;
; 0.977 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.097      ;
; 0.977 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.097      ;
; 0.977 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[7]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.097      ;
; 0.977 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vcount[0]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.097      ;
; 0.977 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hblank_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.097      ;
; 0.977 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[10]                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.097      ;
; 0.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.099      ;
; 0.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[1]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.099      ;
; 0.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[6]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.099      ;
; 0.980 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[1]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|hcount[4]                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 1.099      ;
; 0.981 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|scanena_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.099      ;
; 0.981 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|request_reg                                                                                                          ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.099      ;
; 0.981 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vs_old_reg                                                                                                           ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.034      ; 1.099      ;
; 0.997 ; c4e_pcmplay_core:u2|peridot_vga:vga|cdb_reset_reg[0]                                                                                            ; c4e_pcmplay_core:u2|peridot_vga:vga|video_syncgen:u_sync|vsync_reg                                                                                                            ; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 1.117      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'u0|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                     ; To Node                                                                                                                                                                                 ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 2.143      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 2.143      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 2.143      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 2.143      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 2.143      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 2.143      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 2.143      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 2.143      ;
; 1.796 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.263      ; 2.143      ;
; 1.807 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[44]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.252      ; 2.143      ;
; 1.807 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[42]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.249      ; 2.140      ;
; 1.807 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[43]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.249      ; 2.140      ;
; 1.807 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.252      ; 2.143      ;
; 1.807 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.249      ; 2.140      ;
; 1.807 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.249      ; 2.140      ;
; 1.807 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.249      ; 2.140      ;
; 1.807 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.252      ; 2.143      ;
; 1.807 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.249      ; 2.140      ;
; 1.807 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.252      ; 2.143      ;
; 1.807 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.252      ; 2.143      ;
; 1.807 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.252      ; 2.143      ;
; 1.807 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.249      ; 2.140      ;
; 1.807 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.249      ; 2.140      ;
; 1.807 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.252      ; 2.143      ;
; 1.807 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[116] ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.252      ; 2.143      ;
; 1.819 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 2.141      ;
; 1.819 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 2.141      ;
; 1.819 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 2.141      ;
; 1.819 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9]   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 2.141      ;
; 1.819 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.238      ; 2.141      ;
; 1.822 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.226      ; 2.132      ;
; 1.823 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31]  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.234      ; 2.141      ;
; 1.833 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[7]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 2.148      ;
; 1.833 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[5]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 2.148      ;
; 1.833 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[4]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 2.148      ;
; 1.833 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[3]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 2.148      ;
; 1.833 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[2]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 2.148      ;
; 1.833 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_regs:the_c4e_pcmplay_core_sysuart_regs|tx_data[1]                                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.231      ; 2.148      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][23]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.143      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][2]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.143      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][1]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.143      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][1]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.143      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[1]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.142      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][2]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.143      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[13]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.142      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[20]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.143      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[6]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.142      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[5]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.142      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[3]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.054      ; 2.142      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][23]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.143      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[23]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.143      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[1]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.146      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|read_latency_shift_reg[0]                                ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.146      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem_used[0]                                                   ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.146      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[0]                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.146      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:systimer_s1_translator|wait_latency_counter[1]                                  ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.146      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[2]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.146      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.146      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[0][84]                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.146      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:systimer_s1_agent_rsp_fifo|mem[1][84]                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.146      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|data_dir[1]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 2.145      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|data_dir[0]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 2.145      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|data_out[0]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 2.145      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_gpio:gpio|data_out[1]                                                                                                                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 2.145      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_master_agent:peripheral_bridge_m0_agent|hold_waitrequest                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.146      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[23]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.143      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[20]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.143      ;
; 2.004 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:vga_csr_translator|av_readdata_pre[19]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.143      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_sysuart:sysuart|c4e_pcmplay_core_sysuart_tx:the_c4e_pcmplay_core_sysuart_tx|txd                                                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.053      ; 2.142      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][5]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.144      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][3]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.144      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[1]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.144      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][3]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.144      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][5]                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.144      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[5]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.144      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[5]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.144      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[9]                                                                                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.144      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:barcolor_s1_translator|av_readdata_pre[9]                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.144      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:gpio_s1_translator|read_latency_shift_reg[0]                                    ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 2.146      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:gpio_s1_agent_rsp_fifo|mem_used[0]                                                       ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 2.146      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[0]                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.145      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|read_latency_shift_reg[0]                        ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.145      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[0]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.145      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|wait_latency_counter[1]                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.145      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem_used[1]                                           ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.145      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_channel[4]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 2.146      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[1]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 2.146      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[2]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 2.146      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_traffic_limiter:peripheral_bridge_m0_limiter|last_dest_id[0]                                     ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.057      ; 2.146      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[0][84]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.145      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_avalon_sc_fifo:sysid_control_slave_agent_rsp_fifo|mem[1][84]                                            ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.056      ; 2.145      ;
; 2.005 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_1:mm_interconnect_1|altera_merlin_slave_translator:sysid_control_slave_translator|av_readdata_pre[30]                              ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.055      ; 2.144      ;
; 2.006 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][31]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.136      ;
; 2.006 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][31]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.136      ;
; 2.006 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[31]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.136      ;
; 2.006 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][19]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.136      ;
; 2.006 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[0][16]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.136      ;
; 2.006 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][16]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.136      ;
; 2.006 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|altera_avalon_mm_bridge:peripheral_bridge|rsp_readdata[16]                                                                                                          ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.136      ;
; 2.006 ; c4e_pcmplay_core:u2|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; c4e_pcmplay_core:u2|c4e_pcmplay_core_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:peripheral_bridge_s0_agent_rdata_fifo|mem[1][19]                                         ; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.136      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 77
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.260
Worst Case Available Settling Time: 16.509 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+-------------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                           ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 0.281   ; 0.155 ; 4.867    ; 0.485   ; 0.205               ;
;  CLOCK_50                                       ; N/A     ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  DVP_PCLK                                       ; N/A     ; N/A   ; N/A      ; N/A     ; 6.416               ;
;  altera_reserved_tck                            ; 46.007  ; 0.186 ; 97.556   ; 0.584   ; 49.343              ;
;  sdram_clock                                    ; 3.244   ; 2.675 ; N/A      ; N/A     ; N/A                 ;
;  sdrclk_out_clock                               ; 2.044   ; 1.232 ; N/A      ; N/A     ; N/A                 ;
;  u0|altpll_component|auto_generated|pll1|clk[1] ; 1.350   ; 0.155 ; 4.867    ; 0.485   ; 4.531               ;
;  u0|altpll_component|auto_generated|pll1|clk[2] ; 29.553  ; 0.186 ; 34.524   ; 1.796   ; 19.666              ;
;  u0|altpll_component|auto_generated|pll1|clk[3] ; 170.704 ; 0.179 ; 173.705  ; 0.554   ; 88.239              ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; 4.332   ; 0.155 ; 10.359   ; 0.702   ; 6.311               ;
;  u1|altpll_component|auto_generated|pll1|clk[1] ; 0.281   ; 0.193 ; N/A      ; N/A     ; 0.205               ;
; Design-wide TNS                                 ; 0.0     ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                       ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  DVP_PCLK                                       ; N/A     ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                            ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  sdram_clock                                    ; 0.000   ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  sdrclk_out_clock                               ; 0.000   ; 0.000 ; N/A      ; N/A     ; N/A                 ;
;  u0|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|altpll_component|auto_generated|pll1|clk[2] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u0|altpll_component|auto_generated|pll1|clk[3] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000   ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  u1|altpll_component|auto_generated|pll1|clk[1] ; 0.000   ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_PWR_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDRCLK_OUT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVP_XCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA_N[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA_N[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_DATA_N[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_CLOCK          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TMDS_CLOCK_N        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WSLED               ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_LED[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; USER_LED[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVP_SCCB_C          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DVP_SCCB_D          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GROVE1_D[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GROVE1_D[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GROVE2_D[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GROVE2_D[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND1       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND2       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND3       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; RESERVED_GND4       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+------------------------------------------------------------------------+
; Input Transition Times                                                 ;
+---------------------+--------------+-----------------+-----------------+
; Pin                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+---------------------+--------------+-----------------+-----------------+
; EPCS_DATA0          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_PCLK            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[2]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[3]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[4]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[5]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[6]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_DATA[7]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_HREF            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_VSYNC           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_SCCB_C          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DVP_SCCB_D          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GROVE1_D[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GROVE1_D[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GROVE2_D[0]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GROVE2_D[1]         ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; RESET_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT0             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SW_CD_N             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tms ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+---------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.45e-08 V                   ; 3.09 V              ; -0.0209 V           ; 0.076 V                              ; 0.212 V                              ; 1.6e-09 s                   ; 1.48e-09 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.45e-08 V                  ; 3.09 V             ; -0.0209 V          ; 0.076 V                             ; 0.212 V                             ; 1.6e-09 s                  ; 1.48e-09 s                 ; Yes                       ; No                        ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SD_PWR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SDRCLK_OUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0301 V           ; 0.065 V                              ; 0.157 V                              ; 1.22e-09 s                  ; 8.17e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0301 V          ; 0.065 V                             ; 0.157 V                             ; 1.22e-09 s                 ; 8.17e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-08 V                   ; 3.09 V              ; -0.0243 V           ; 0.072 V                              ; 0.287 V                              ; 1.79e-09 s                  ; 1.13e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-08 V                  ; 3.09 V             ; -0.0243 V          ; 0.072 V                             ; 0.287 V                             ; 1.79e-09 s                 ; 1.13e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; DVP_XCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA_N[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TMDS_DATA_N[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA_N[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TMDS_CLOCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; TMDS_CLOCK_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; WSLED               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; USER_LED[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; DVP_SCCB_C          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DVP_SCCB_D          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.59e-08 V                   ; 3.09 V              ; -0.0267 V           ; 0.021 V                              ; 0.174 V                              ; 1.26e-09 s                  ; 8.32e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.59e-08 V                  ; 3.09 V             ; -0.0267 V          ; 0.021 V                             ; 0.174 V                             ; 1.26e-09 s                 ; 8.32e-10 s                 ; Yes                       ; Yes                       ;
; GROVE1_D[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GROVE1_D[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; GROVE2_D[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; GROVE2_D[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.51e-08 V                   ; 3.1 V               ; -0.011 V            ; 0.126 V                              ; 0.257 V                              ; 7.07e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.51e-08 V                  ; 3.1 V              ; -0.011 V           ; 0.126 V                             ; 0.257 V                             ; 7.07e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
; RESERVED_GND1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; -2.06e-10 V                  ; 4.19 V              ; -0.556 V            ; 1.09 V                               ; 0.537 V                              ; 8.25e-11 s                  ; 1.5e-10 s                   ; No                         ; No                         ; 3.08 V                      ; -2.06e-10 V                 ; 4.19 V             ; -0.556 V           ; 1.09 V                              ; 0.537 V                             ; 8.25e-11 s                 ; 1.5e-10 s                  ; No                        ; No                        ;
; RESERVED_GND2       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; -2.06e-10 V                  ; 4.72 V              ; -0.574 V            ; 1.53 V                               ; 0.56 V                               ; 7.07e-11 s                  ; 1.31e-10 s                  ; No                         ; No                         ; 3.08 V                      ; -2.06e-10 V                 ; 4.72 V             ; -0.574 V           ; 1.53 V                              ; 0.56 V                              ; 7.07e-11 s                 ; 1.31e-10 s                 ; No                        ; No                        ;
; RESERVED_GND4       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.46e-10 V                   ; 5.04 V              ; -0.978 V            ; 1.87 V                               ; 0.931 V                              ; 6.46e-11 s                  ; 1.68e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 9.46e-10 V                  ; 5.04 V             ; -0.978 V           ; 1.87 V                              ; 0.931 V                             ; 6.46e-11 s                 ; 1.68e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.14e-06 V                   ; 3.09 V              ; -0.0105 V           ; 0.04 V                               ; 0.207 V                              ; 1.96e-09 s                  ; 1.8e-09 s                   ; Yes                        ; Yes                        ; 3.08 V                      ; 1.14e-06 V                  ; 3.09 V             ; -0.0105 V          ; 0.04 V                              ; 0.207 V                             ; 1.96e-09 s                 ; 1.8e-09 s                  ; Yes                       ; Yes                       ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SD_PWR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SDRCLK_OUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.09 V              ; -0.0125 V           ; 0.014 V                              ; 0.091 V                              ; 1.48e-09 s                  ; 1.01e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.09 V             ; -0.0125 V          ; 0.014 V                             ; 0.091 V                             ; 1.48e-09 s                 ; 1.01e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 9.01e-07 V                   ; 3.08 V              ; -0.0109 V           ; 0.018 V                              ; 0.13 V                               ; 2.17e-09 s                  ; 1.47e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 9.01e-07 V                  ; 3.08 V             ; -0.0109 V          ; 0.018 V                             ; 0.13 V                              ; 2.17e-09 s                 ; 1.47e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; DVP_XCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA_N[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TMDS_DATA_N[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_DATA_N[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TMDS_CLOCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; TMDS_CLOCK_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; WSLED               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; USER_LED[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; USER_LED[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; DVP_SCCB_C          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DVP_SCCB_D          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.34e-06 V                   ; 3.08 V              ; -0.0124 V           ; 0.002 V                              ; 0.107 V                              ; 1.54e-09 s                  ; 1.03e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.34e-06 V                  ; 3.08 V             ; -0.0124 V          ; 0.002 V                             ; 0.107 V                             ; 1.54e-09 s                 ; 1.03e-09 s                 ; Yes                       ; Yes                       ;
; GROVE1_D[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; GROVE1_D[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; GROVE2_D[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; GROVE2_D[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; RESERVED_GND1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-08 V                   ; 3.74 V              ; -0.499 V            ; 0.73 V                               ; 0.479 V                              ; 1.04e-10 s                  ; 1.94e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 4.43e-08 V                  ; 3.74 V             ; -0.499 V           ; 0.73 V                              ; 0.479 V                             ; 1.04e-10 s                 ; 1.94e-10 s                 ; No                        ; No                        ;
; RESERVED_GND2       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 4.43e-08 V                   ; 4.23 V              ; -0.407 V            ; 1.1 V                                ; 0.386 V                              ; 8.86e-11 s                  ; 1.76e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 4.43e-08 V                  ; 4.23 V             ; -0.407 V           ; 1.1 V                               ; 0.386 V                             ; 8.86e-11 s                 ; 1.76e-10 s                 ; No                        ; No                        ;
; RESERVED_GND4       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.55e-08 V                   ; 4.53 V              ; -0.879 V            ; 1.38 V                               ; 0.828 V                              ; 8.15e-11 s                  ; 2.03e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.55e-08 V                  ; 4.53 V             ; -0.879 V           ; 1.38 V                              ; 0.828 V                             ; 8.15e-11 s                 ; 2.03e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; EPCS_CSO_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; EPCS_DCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; EPCS_ASDO           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.83e-07 V                   ; 3.49 V              ; -0.0372 V           ; 0.265 V                              ; 0.238 V                              ; 1.3e-09 s                   ; 1.28e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.83e-07 V                  ; 3.49 V             ; -0.0372 V          ; 0.265 V                             ; 0.238 V                             ; 1.3e-09 s                  ; 1.28e-09 s                 ; No                        ; No                        ;
; SD_DAT3             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SD_PWR_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SDRCLK_OUT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDR_CKE             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_RAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_CAS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0519 V           ; 0.345 V                              ; 0.248 V                              ; 9.1e-10 s                   ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0519 V          ; 0.345 V                             ; 0.248 V                             ; 9.1e-10 s                  ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; SDR_A[8]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[9]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[10]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.24e-07 V                   ; 3.49 V              ; -0.0424 V           ; 0.353 V                              ; 0.206 V                              ; 1.37e-09 s                  ; 1.05e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.24e-07 V                  ; 3.49 V             ; -0.0424 V          ; 0.353 V                             ; 0.206 V                             ; 1.37e-09 s                 ; 1.05e-09 s                 ; No                        ; No                        ;
; SDR_A[11]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_A[12]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_BA[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQM[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; DVP_XCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; TMDS_DATA[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_DATA[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_DATA[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_DATA_N[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TMDS_DATA_N[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_DATA_N[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TMDS_CLOCK          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; TMDS_CLOCK_N        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; WSLED               ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; USER_LED[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; USER_LED[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DVP_SCCB_C          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DVP_SCCB_D          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SDR_DQ[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[4]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[5]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[6]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[7]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[8]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[9]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[10]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[11]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[12]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[13]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[14]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; SDR_DQ[15]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 3.31e-07 V                   ; 3.49 V              ; -0.0467 V           ; 0.219 V                              ; 0.269 V                              ; 1.03e-09 s                  ; 6.66e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 3.31e-07 V                  ; 3.49 V             ; -0.0467 V          ; 0.219 V                             ; 0.269 V                             ; 1.03e-09 s                 ; 6.66e-10 s                 ; No                        ; Yes                       ;
; GROVE1_D[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GROVE1_D[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; GROVE2_D[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; GROVE2_D[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; RESERVED_GND1       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.12e-08 V                   ; 4.92 V              ; -0.773 V            ; 1.4 V                                ; 0.752 V                              ; 9.17e-11 s                  ; 1.09e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.12e-08 V                  ; 4.92 V             ; -0.773 V           ; 1.4 V                               ; 0.752 V                             ; 9.17e-11 s                 ; 1.09e-10 s                 ; No                        ; No                        ;
; RESERVED_GND2       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
; RESERVED_GND3       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.12e-08 V                   ; 5.29 V              ; -0.942 V            ; 1.69 V                               ; 0.906 V                              ; 8.34e-11 s                  ; 9.66e-11 s                  ; No                         ; No                         ; 3.46 V                      ; 1.12e-08 V                  ; 5.29 V             ; -0.942 V           ; 1.69 V                              ; 0.906 V                             ; 8.34e-11 s                 ; 9.66e-11 s                 ; No                        ; No                        ;
; RESERVED_GND4       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.6e-08 V                    ; 5.48 V              ; -1.01 V             ; 1.94 V                               ; 0.999 V                              ; 7.36e-11 s                  ; 1.38e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.6e-08 V                   ; 5.48 V             ; -1.01 V            ; 1.94 V                              ; 0.999 V                             ; 7.36e-11 s                 ; 1.38e-10 s                 ; No                        ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+------------------------------------------------+------------------------------------------------+------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                            ; altera_reserved_tck                            ; 996        ; 0        ; 30       ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                            ; false path ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock                                    ; 53         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock                               ; 1          ; 1        ; 0        ; 0        ;
; altera_reserved_tck                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 16         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 78397      ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 144        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 11         ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 12         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 45         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 27718      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 1          ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 11         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 1085       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2442       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 26         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 59617      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39812      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 30         ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 103        ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+------------------------------------------------+------------------------------------------------+------------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+------------+----------+----------+----------+
; altera_reserved_tck                            ; altera_reserved_tck                            ; 996        ; 0        ; 30       ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; altera_reserved_tck                            ; false path ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; sdram_clock                                    ; 53         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; sdrclk_out_clock                               ; 1          ; 1        ; 0        ; 0        ;
; altera_reserved_tck                            ; u0|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; sdram_clock                                    ; u0|altpll_component|auto_generated|pll1|clk[1] ; 16         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 78397      ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 144        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 11         ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 12         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 45         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 27718      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 1          ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 11         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 1085       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2442       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 26         ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 59617      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 39812      ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 30         ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; 103        ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                          ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                            ; altera_reserved_tck                            ; 23       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1452     ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 23       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 631      ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 9        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 52       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 127      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                           ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                            ; altera_reserved_tck                            ; 23       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 1452     ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[1] ; 23       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; 631      ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 9        ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; 52       ; 0        ; 0        ; 0        ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 2        ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; 127      ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 555   ; 555  ;
; Unconstrained Output Ports      ; 18    ; 18   ;
; Unconstrained Output Port Paths ; 24    ; 24   ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; Target                                         ; Clock                                          ; Type      ; Status      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
;                                                ; sdram_clock                                    ; Virtual   ; Constrained ;
;                                                ; sdrclk_out_clock                               ; Virtual   ; Constrained ;
; CLOCK_50                                       ; CLOCK_50                                       ; Base      ; Constrained ;
; DVP_PCLK                                       ; DVP_PCLK                                       ; Base      ; Constrained ;
; altera_reserved_tck                            ; altera_reserved_tck                            ; Base      ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[0] ; u0|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[1] ; u0|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[2] ; u0|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; u0|altpll_component|auto_generated|pll1|clk[3] ; u0|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; GROVE1_D[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE1_D[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_N             ; Partially constrained                                                                ;
; SD_DAT0             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW_CD_N             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; GROVE1_D[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE1_D[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE2_D[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CLK              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT3             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_PWR_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_CLOCK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_CLOCK_N        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                  ;
+---------------------+--------------------------------------------------------------------------------------+
; Input Port          ; Comment                                                                              ;
+---------------------+--------------------------------------------------------------------------------------+
; GROVE1_D[0]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE1_D[1]         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; RESET_N             ; Partially constrained                                                                ;
; SD_DAT0             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW_CD_N             ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; GROVE1_D[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE1_D[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; GROVE2_D[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CLK              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_CMD              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_DAT3             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SD_PWR_N            ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_CLOCK          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_CLOCK_N        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; TMDS_DATA_N[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[0]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; USER_LED[1]         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed Jan 11 10:47:50 2023
Info: Command: quartus_sta wavplayer -c wavplayer
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_9ms1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_te9:dffpipe13|dffe14a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_se9:dffpipe9|dffe10a* 
    Info (332165): Entity dcfifo_nsd1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_re9:dffpipe18|dffe19a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_qe9:dffpipe14|dffe15a* 
    Info (332165): Entity hdmi_tx_audiopacket_submodule
        Info (332166): set_false_path -to [get_registers {*hdmi_tx_audiopacket_submodule:*|pcm_fs_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*hdmi_tx_audiopacket_submodule:*|pcmdata_reg[*]}]
    Info (332165): Entity peridot_vga
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|cdb_reset_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|peridot_vga_csr:u_csr|cdb_vsyncin_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|peridot_vga_avm:u_avm|cdb_fstart_reg[0]}]
        Info (332166): set_false_path -to [get_registers {*peridot_vga:*|peridot_vga_pixel:u_pix|cdb_vsyncin_reg[0]}]
        Info (332166): set_false_path -from [get_registers {*peridot_vga:*|peridot_vga_pixel:u_pix|fiforeset_reg}]
        Info (332166): set_false_path -from [get_registers {*peridot_vga:*|peridot_vga_csr:u_csr|topaddr_out_reg[*]}] -to [get_registers {*peridot_vga:*|peridot_vga_avm:u_avm|lineaddr_reg[*]}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
    Info (332165): Entity video_syncgen
        Info (332166): set_false_path -to [get_registers {*video_syncgen:*|scan_in_reg}]
Info (332104): Reading SDC File: 'c4e_pcmplay_core/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'c4e_pcmplay_core/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c4e_pcmplay_core/synthesis/submodules/c4e_pcmplay_core_nios2_tiny_cpu.sdc'
Info (332104): Reading SDC File: 'peridot_air.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -phase -115.71 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[0]} {u0|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[1]} {u0|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[2]} {u0|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u0|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 62 -multiply_by 7 -duty_cycle 50.00 -name {u0|altpll_component|auto_generated|pll1|clk[3]} {u0|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 35 -multiply_by 52 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[0]} {u1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 7 -multiply_by 52 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[1]} {u1|altpll_component|auto_generated|pll1|clk[1]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.281
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.281               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.350               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.044               0.000 sdrclk_out_clock 
    Info (332119):     3.244               0.000 sdram_clock 
    Info (332119):     4.332               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    29.553               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    46.007               0.000 altera_reserved_tck 
    Info (332119):   170.704               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.432
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.432               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.433               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.436               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.452               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.453               0.000 altera_reserved_tck 
    Info (332119):     0.464               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.635               0.000 sdrclk_out_clock 
    Info (332119):     4.503               0.000 sdram_clock 
Info (332146): Worst-case recovery slack is 4.867
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.867               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    10.359               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    34.524               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    97.556               0.000 altera_reserved_tck 
    Info (332119):   173.705               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case removal slack is 1.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.142               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.334               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.419               0.000 altera_reserved_tck 
    Info (332119):     1.647               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.869               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 0.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.205               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.531               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.311               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.416               0.000 DVP_PCLK 
    Info (332119):     9.832               0.000 CLOCK_50 
    Info (332119):    19.689               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.610               0.000 altera_reserved_tck 
    Info (332119):    88.259               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 77 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 77
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.260
    Info (332114): Worst Case Available Settling Time: 11.935 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 0.443
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.443               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.736               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.245               0.000 sdrclk_out_clock 
    Info (332119):     3.780               0.000 sdram_clock 
    Info (332119):     4.831               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    30.210               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    46.395               0.000 altera_reserved_tck 
    Info (332119):   170.991               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.382               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.385               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.400               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.402               0.000 altera_reserved_tck 
    Info (332119):     0.415               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.503               0.000 sdrclk_out_clock 
    Info (332119):     4.216               0.000 sdram_clock 
Info (332146): Worst-case recovery slack is 5.267
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.267               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    10.536               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    34.931               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    97.711               0.000 altera_reserved_tck 
    Info (332119):   173.919               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case removal slack is 1.046
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.046               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.195               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     1.275               0.000 altera_reserved_tck 
    Info (332119):     1.507               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     3.476               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 0.205
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.205               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.553               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.340               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     6.416               0.000 DVP_PCLK 
    Info (332119):     9.835               0.000 CLOCK_50 
    Info (332119):    19.666               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.519               0.000 altera_reserved_tck 
    Info (332119):    88.239               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 77 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 77
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.260
    Info (332114): Worst Case Available Settling Time: 12.668 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 1.603
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.603               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.734               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.543               0.000 sdrclk_out_clock 
    Info (332119):     5.854               0.000 sdram_clock 
    Info (332119):     9.472               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    35.474               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    48.653               0.000 altera_reserved_tck 
    Info (332119):   174.348               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is 0.155
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.155               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.155               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.179               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.186               0.000 altera_reserved_tck 
    Info (332119):     0.186               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.193               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.232               0.000 sdrclk_out_clock 
    Info (332119):     2.675               0.000 sdram_clock 
Info (332146): Worst-case recovery slack is 7.438
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.438               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.063               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    37.283               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    98.903               0.000 altera_reserved_tck 
    Info (332119):   175.617               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case removal slack is 0.485
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.485               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.554               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.584               0.000 altera_reserved_tck 
    Info (332119):     0.702               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.796               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 0.692
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.692               0.000 u1|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     4.732               0.000 u0|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.416               0.000 DVP_PCLK 
    Info (332119):     6.466               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 CLOCK_50 
    Info (332119):    19.770               0.000 u0|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    49.343               0.000 altera_reserved_tck 
    Info (332119):    88.306               0.000 u0|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 77 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 77
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.260
    Info (332114): Worst Case Available Settling Time: 16.509 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4846 megabytes
    Info: Processing ended: Wed Jan 11 10:47:59 2023
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:10


