Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Sun Oct 30 22:53:39 2022
| Host         : LAPTOP-4970DKBC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RC_adder_timing_summary_routed.rpt -pb RC_adder_timing_summary_routed.pb -rpx RC_adder_timing_summary_routed.rpx -warn_on_violation
| Design       : RC_adder
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.760ns  (logic 4.062ns (41.620%)  route 5.698ns (58.380%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  sub_IBUF_inst/O
                         net (fo=11, routed)          1.897     2.833    sub_IBUF
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     2.957 f  result_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.439     3.396    A2
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.520 f  result_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.593     4.113    A4
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     4.237 f  result_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.819     5.056    A6
    SLICE_X0Y14          LUT6 (Prop_lut6_I3_O)        0.124     5.180 r  result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           1.950     7.130    result_OBUF[8]
    K17                  OBUF (Prop_obuf_I_O)         2.630     9.760 r  result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.760    result[8]
    K17                                                               r  result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.661ns  (logic 4.022ns (41.631%)  route 5.639ns (58.369%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  sub_IBUF_inst/O
                         net (fo=11, routed)          1.897     2.833    sub_IBUF
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     2.957 r  result_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.439     3.396    A2
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.520 r  result_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.593     4.113    A4
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     4.237 r  result_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.787     5.024    A6
    SLICE_X0Y14          LUT4 (Prop_lut4_I3_O)        0.124     5.148 r  result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.923     7.071    result_OBUF[6]
    P17                  OBUF (Prop_obuf_I_O)         2.590     9.661 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.661    result[6]
    P17                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.456ns  (logic 4.018ns (42.487%)  route 5.438ns (57.513%))
  Logic Levels:           6  (IBUF=1 LUT5=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  sub_IBUF_inst/O
                         net (fo=11, routed)          1.897     2.833    sub_IBUF
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     2.957 r  result_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.439     3.396    A2
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.520 r  result_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.593     4.113    A4
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     4.237 r  result_OBUF[8]_inst_i_2/O
                         net (fo=3, routed)           0.605     4.841    A6
    SLICE_X0Y14          LUT6 (Prop_lut6_I2_O)        0.124     4.965 r  result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           1.905     6.871    result_OBUF[7]
    N17                  OBUF (Prop_obuf_I_O)         2.585     9.456 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.456    result[7]
    N17                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.760ns  (logic 3.915ns (44.692%)  route 4.845ns (55.308%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  sub_IBUF_inst/O
                         net (fo=11, routed)          1.897     2.833    sub_IBUF
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     2.957 r  result_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.439     3.396    A2
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.520 r  result_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.604     4.124    A4
    SLICE_X0Y12          LUT6 (Prop_lut6_I2_O)        0.124     4.248 r  result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.905     6.153    result_OBUF[5]
    P18                  OBUF (Prop_obuf_I_O)         2.607     8.760 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.760    result[5]
    P18                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.523ns  (logic 3.786ns (44.424%)  route 4.737ns (55.576%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  sub_IBUF_inst/O
                         net (fo=11, routed)          1.897     2.833    sub_IBUF
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     2.957 r  result_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.829     3.786    A2
    SLICE_X0Y11          LUT4 (Prop_lut4_I3_O)        0.124     3.910 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.011     5.921    result_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         2.602     8.523 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.523    result[2]
    V19                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.478ns  (logic 3.902ns (46.018%)  route 4.577ns (53.982%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  sub_IBUF_inst/O
                         net (fo=11, routed)          1.897     2.833    sub_IBUF
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     2.957 r  result_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.439     3.396    A2
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.520 r  result_OBUF[5]_inst_i_2/O
                         net (fo=3, routed)           0.318     3.838    A4
    SLICE_X0Y12          LUT4 (Prop_lut4_I3_O)        0.124     3.962 r  result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.923     5.885    result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         2.593     8.478 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.478    result[4]
    R18                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.017ns  (logic 3.778ns (47.123%)  route 4.239ns (52.877%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  sub_IBUF_inst/O
                         net (fo=11, routed)          1.897     2.833    sub_IBUF
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.124     2.957 r  result_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.435     3.392    A2
    SLICE_X0Y11          LUT6 (Prop_lut6_I2_O)        0.124     3.516 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.908     5.424    result_OBUF[3]
    U19                  OBUF (Prop_obuf_I_O)         2.594     8.017 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.017    result[3]
    U19                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.803ns  (logic 3.892ns (49.877%)  route 3.911ns (50.123%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    T17                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  sub_IBUF_inst/O
                         net (fo=11, routed)          1.897     2.833    sub_IBUF
    SLICE_X0Y10          LUT5 (Prop_lut5_I2_O)        0.152     2.985 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.014     4.999    result_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         2.804     7.803 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.803    result[1]
    W18                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Ain[0]
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.933ns  (logic 3.659ns (52.783%)  route 3.274ns (47.217%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  Ain[0] (IN)
                         net (fo=0)                   0.000     0.000    Ain[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  Ain_IBUF[0]_inst/O
                         net (fo=3, routed)           1.395     2.332    Ain_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I0_O)        0.124     2.456 r  result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.878     4.334    result_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         2.599     6.933 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.933    result[0]
    W19                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Bin[7]
                            (input port)
  Destination:            result[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.316ns (62.529%)  route 0.788ns (37.471%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  Bin[7] (IN)
                         net (fo=0)                   0.000     0.000    Bin[7]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  Bin_IBUF[7]_inst/O
                         net (fo=2, routed)           0.354     0.522    Bin_IBUF[7]
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.567 r  result_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.434     1.001    result_OBUF[7]
    N17                  OBUF (Prop_obuf_I_O)         1.103     2.104 r  result_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.104    result[7]
    N17                                                               r  result[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bin[5]
                            (input port)
  Destination:            result[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.113ns  (logic 1.325ns (62.689%)  route 0.788ns (37.311%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  Bin[5] (IN)
                         net (fo=0)                   0.000     0.000    Bin[5]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  Bin_IBUF[5]_inst/O
                         net (fo=2, routed)           0.354     0.510    Bin_IBUF[5]
    SLICE_X0Y12          LUT6 (Prop_lut6_I1_O)        0.045     0.555 r  result_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.434     0.989    result_OBUF[5]
    P18                  OBUF (Prop_obuf_I_O)         1.124     2.113 r  result_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.113    result[5]
    P18                                                               r  result[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bin[3]
                            (input port)
  Destination:            result[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.182ns  (logic 1.323ns (60.632%)  route 0.859ns (39.368%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  Bin[3] (IN)
                         net (fo=0)                   0.000     0.000    Bin[3]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Bin_IBUF[3]_inst/O
                         net (fo=2, routed)           0.420     0.587    Bin_IBUF[3]
    SLICE_X0Y11          LUT6 (Prop_lut6_I1_O)        0.045     0.632 r  result_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.440     1.071    result_OBUF[3]
    U19                  OBUF (Prop_obuf_I_O)         1.111     2.182 r  result_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.182    result[3]
    U19                                                               r  result[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bin[0]
                            (input port)
  Destination:            result[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.221ns  (logic 1.341ns (60.389%)  route 0.880ns (39.611%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  Bin[0] (IN)
                         net (fo=0)                   0.000     0.000    Bin[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  Bin_IBUF[0]_inst/O
                         net (fo=3, routed)           0.466     0.646    Bin_IBUF[0]
    SLICE_X0Y10          LUT2 (Prop_lut2_I1_O)        0.045     0.691 r  result_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.414     1.105    result_OBUF[0]
    W19                  OBUF (Prop_obuf_I_O)         1.116     2.221 r  result_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.221    result[0]
    W19                                                               r  result[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sub
                            (input port)
  Destination:            result[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.317ns (59.000%)  route 0.915ns (41.000%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  sub (IN)
                         net (fo=0)                   0.000     0.000    sub
    T17                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  sub_IBUF_inst/O
                         net (fo=11, routed)          0.478     0.643    sub_IBUF
    SLICE_X0Y14          LUT4 (Prop_lut4_I1_O)        0.045     0.688 r  result_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.438     1.126    result_OBUF[6]
    P17                  OBUF (Prop_obuf_I_O)         1.107     2.232 r  result_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.232    result[6]
    P17                                                               r  result[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bin[6]
                            (input port)
  Destination:            result[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.243ns  (logic 1.358ns (60.548%)  route 0.885ns (39.452%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  Bin[6] (IN)
                         net (fo=0)                   0.000     0.000    Bin[6]
    U17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  Bin_IBUF[6]_inst/O
                         net (fo=3, routed)           0.421     0.588    Bin_IBUF[6]
    SLICE_X0Y14          LUT6 (Prop_lut6_I1_O)        0.045     0.633 r  result_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.464     1.097    result_OBUF[8]
    K17                  OBUF (Prop_obuf_I_O)         1.147     2.243 r  result_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.243    result[8]
    K17                                                               r  result[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bin[4]
                            (input port)
  Destination:            result[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.258ns  (logic 1.331ns (58.953%)  route 0.927ns (41.047%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  Bin[4] (IN)
                         net (fo=0)                   0.000     0.000    Bin[4]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  Bin_IBUF[4]_inst/O
                         net (fo=3, routed)           0.489     0.664    Bin_IBUF[4]
    SLICE_X0Y12          LUT4 (Prop_lut4_I2_O)        0.045     0.709 r  result_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.438     1.147    result_OBUF[4]
    R18                  OBUF (Prop_obuf_I_O)         1.111     2.258 r  result_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.258    result[4]
    R18                                                               r  result[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bin[0]
                            (input port)
  Destination:            result[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.292ns  (logic 1.409ns (61.452%)  route 0.884ns (38.548%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  Bin[0] (IN)
                         net (fo=0)                   0.000     0.000    Bin[0]
    V15                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  Bin_IBUF[0]_inst/O
                         net (fo=3, routed)           0.404     0.584    Bin_IBUF[0]
    SLICE_X0Y10          LUT5 (Prop_lut5_I4_O)        0.048     0.632 r  result_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.479     1.112    result_OBUF[1]
    W18                  OBUF (Prop_obuf_I_O)         1.181     2.292 r  result_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.292    result[1]
    W18                                                               r  result[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Bin[2]
                            (input port)
  Destination:            result[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.321ns  (logic 1.342ns (57.809%)  route 0.979ns (42.191%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  Bin[2] (IN)
                         net (fo=0)                   0.000     0.000    Bin[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  Bin_IBUF[2]_inst/O
                         net (fo=3, routed)           0.504     0.681    Bin_IBUF[2]
    SLICE_X0Y11          LUT4 (Prop_lut4_I2_O)        0.045     0.726 r  result_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.476     1.202    result_OBUF[2]
    V19                  OBUF (Prop_obuf_I_O)         1.119     2.321 r  result_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.321    result[2]
    V19                                                               r  result[2] (OUT)
  -------------------------------------------------------------------    -------------------





