0.7
2020.2
Jun 10 2021
19:45:28
/home/dld2321a/Documents/VHDL/TP1_PulseGen/zybo-tp1/zybo-tp1.sim/sim_1/synth/timing/xsim/test_pulse_gen_time_synth.v,1644508909,verilog,,,,glbl;pulse_gen,,,,,,,,
