

================================================================
== Vivado HLS Report for 'DLU'
================================================================
* Date:           Mon Feb 24 15:02:41 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS_SampleGn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.149|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+-----+-------+----------+-----------+-----------+---------+----------+
        |                 |   Latency   | Iteration|  Initiation Interval  |   Trip  |          |
        |    Loop Name    | min |  max  |  Latency |  achieved |   target  |  Count  | Pipelined|
        +-----------------+-----+-------+----------+-----------+-----------+---------+----------+
        |- Loop 1         |    0|  33150|  2 ~ 130 |          -|          -| 0 ~ 255 |    no    |
        | + Loop 1.1      |    0|    128|         2|          -|          -|  0 ~ 64 |    no    |
        |- Loop 2         |  224|    224|        14|          -|          -|       16|    no    |
        | + Loop 2.1      |   12|     12|         3|          -|          -|        4|    no    |
        |- Loop 3         |    ?|      ?|         ?|          -|          -|        ?|    no    |
        | + Loop 3.1      |    ?|      ?| 4 ~ 3064 |          -|          -|        ?|    no    |
        |  ++ Loop 3.1.1  |    0|   2550|        10|          -|          -| 0 ~ 255 |    no    |
        |  ++ Loop 3.1.2  |    0|    510|         2|          -|          -| 0 ~ 255 |    no    |
        +-----------------+-----+-------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|     16|       -|      -|    -|
|Expression       |        -|      -|       0|   1879|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|      -|     106|    168|    -|
|Memory           |       18|      -|       0|      0|    0|
|Multiplexer      |        -|      -|       -|   2420|    -|
|Register         |        -|      -|    2439|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       18|     16|    2545|   4467|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        6|      7|       2|      8|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------+--------------------+---------+-------+-----+-----+-----+
    |       Instance       |       Module       | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------+--------------------+---------+-------+-----+-----+-----+
    |DLU_CRTL_BUS_s_axi_U  |DLU_CRTL_BUS_s_axi  |        0|      0|  106|  168|    0|
    +----------------------+--------------------+---------+-------+-----+-----+-----+
    |Total                 |                    |        0|      0|  106|  168|    0|
    +----------------------+--------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |DLU_mac_muladd_8sbkb_U1   |DLU_mac_muladd_8sbkb  | i0 * i1 + i2 |
    |DLU_mac_muladd_8sbkb_U2   |DLU_mac_muladd_8sbkb  | i0 * i1 + i2 |
    |DLU_mac_muladd_8sbkb_U3   |DLU_mac_muladd_8sbkb  | i0 * i1 + i2 |
    |DLU_mac_muladd_8sbkb_U4   |DLU_mac_muladd_8sbkb  | i0 * i1 + i2 |
    |DLU_mac_muladd_8sbkb_U5   |DLU_mac_muladd_8sbkb  | i0 * i1 + i2 |
    |DLU_mac_muladd_8sbkb_U6   |DLU_mac_muladd_8sbkb  | i0 * i1 + i2 |
    |DLU_mac_muladd_8sbkb_U7   |DLU_mac_muladd_8sbkb  | i0 * i1 + i2 |
    |DLU_mac_muladd_8sbkb_U8   |DLU_mac_muladd_8sbkb  | i0 * i1 + i2 |
    |DLU_mac_muladd_8sbkb_U9   |DLU_mac_muladd_8sbkb  | i0 * i1 + i2 |
    |DLU_mac_muladd_8sbkb_U10  |DLU_mac_muladd_8sbkb  | i0 * i1 + i2 |
    |DLU_mac_muladd_8sbkb_U11  |DLU_mac_muladd_8sbkb  | i0 * i1 + i2 |
    |DLU_mac_muladd_8sbkb_U12  |DLU_mac_muladd_8sbkb  | i0 * i1 + i2 |
    |DLU_mac_muladd_8sbkb_U13  |DLU_mac_muladd_8sbkb  | i0 * i1 + i2 |
    |DLU_mac_muladd_8sbkb_U14  |DLU_mac_muladd_8sbkb  | i0 * i1 + i2 |
    |DLU_mac_muladd_8sbkb_U15  |DLU_mac_muladd_8sbkb  | i0 * i1 + i2 |
    |DLU_mac_muladd_8sbkb_U16  |DLU_mac_muladd_8sbkb  | i0 * i1 + i2 |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +-------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |    Module    | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |data_U       |DLU_data      |        2|  0|   0|    0|  2304|    8|     1|        18432|
    |filter_0_U   |DLU_filter_0  |        1|  0|   0|    0|    16|    8|     1|          128|
    |filter_1_U   |DLU_filter_0  |        1|  0|   0|    0|    16|    8|     1|          128|
    |filter_2_U   |DLU_filter_0  |        1|  0|   0|    0|    16|    8|     1|          128|
    |filter_3_U   |DLU_filter_0  |        1|  0|   0|    0|    16|    8|     1|          128|
    |filter_4_U   |DLU_filter_0  |        1|  0|   0|    0|    16|    8|     1|          128|
    |filter_5_U   |DLU_filter_0  |        1|  0|   0|    0|    16|    8|     1|          128|
    |filter_6_U   |DLU_filter_0  |        1|  0|   0|    0|    16|    8|     1|          128|
    |filter_7_U   |DLU_filter_0  |        1|  0|   0|    0|    16|    8|     1|          128|
    |filter_8_U   |DLU_filter_0  |        1|  0|   0|    0|    16|    8|     1|          128|
    |filter_9_U   |DLU_filter_0  |        1|  0|   0|    0|    16|    8|     1|          128|
    |filter_10_U  |DLU_filter_0  |        1|  0|   0|    0|    16|    8|     1|          128|
    |filter_11_U  |DLU_filter_0  |        1|  0|   0|    0|    16|    8|     1|          128|
    |filter_12_U  |DLU_filter_0  |        1|  0|   0|    0|    16|    8|     1|          128|
    |filter_13_U  |DLU_filter_0  |        1|  0|   0|    0|    16|    8|     1|          128|
    |filter_14_U  |DLU_filter_0  |        1|  0|   0|    0|    16|    8|     1|          128|
    |filter_15_U  |DLU_filter_0  |        1|  0|   0|    0|    16|    8|     1|          128|
    +-------------+--------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |              |       18|  0|   0|    0|  2560|  136|    17|        20480|
    +-------------+--------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name            | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |add_ln118_2_fu_3170_p2               |     +    |      0|  0|  17|          13|          13|
    |add_ln118_fu_3164_p2                 |     +    |      0|  0|  17|          13|          13|
    |add_ln119_2_fu_3180_p2               |     +    |      0|  0|  17|          13|          13|
    |add_ln119_fu_2498_p2                 |     +    |      0|  0|  39|           1|          32|
    |add_ln120_2_fu_3190_p2               |     +    |      0|  0|  17|          13|          13|
    |add_ln120_fu_2534_p2                 |     +    |      0|  0|  39|           2|          32|
    |add_ln121_2_fu_3195_p2               |     +    |      0|  0|  17|          13|          13|
    |add_ln121_fu_2570_p2                 |     +    |      0|  0|  39|           2|          32|
    |add_ln122_2_fu_3200_p2               |     +    |      0|  0|  17|          13|          13|
    |add_ln122_fu_2606_p2                 |     +    |      0|  0|  39|           3|          32|
    |add_ln123_2_fu_3205_p2               |     +    |      0|  0|  17|          13|          13|
    |add_ln123_fu_2642_p2                 |     +    |      0|  0|  39|           3|          32|
    |add_ln124_2_fu_3210_p2               |     +    |      0|  0|  17|          13|          13|
    |add_ln124_fu_2678_p2                 |     +    |      0|  0|  39|           3|          32|
    |add_ln125_2_fu_3215_p2               |     +    |      0|  0|  17|          13|          13|
    |add_ln125_fu_2714_p2                 |     +    |      0|  0|  39|           3|          32|
    |add_ln126_2_fu_3220_p2               |     +    |      0|  0|  17|          13|          13|
    |add_ln126_fu_2750_p2                 |     +    |      0|  0|  39|           4|          32|
    |add_ln127_2_fu_3225_p2               |     +    |      0|  0|  17|          13|          13|
    |add_ln127_fu_2786_p2                 |     +    |      0|  0|  39|           4|          32|
    |add_ln128_2_fu_3230_p2               |     +    |      0|  0|  17|          13|          13|
    |add_ln128_fu_2822_p2                 |     +    |      0|  0|  39|           4|          32|
    |add_ln129_2_fu_3235_p2               |     +    |      0|  0|  17|          13|          13|
    |add_ln129_fu_2858_p2                 |     +    |      0|  0|  39|           4|          32|
    |add_ln130_2_fu_3240_p2               |     +    |      0|  0|  17|          13|          13|
    |add_ln130_fu_2894_p2                 |     +    |      0|  0|  39|           4|          32|
    |add_ln131_2_fu_3245_p2               |     +    |      0|  0|  17|          13|          13|
    |add_ln131_fu_2930_p2                 |     +    |      0|  0|  39|           4|          32|
    |add_ln132_2_fu_3250_p2               |     +    |      0|  0|  17|          13|          13|
    |add_ln132_fu_2966_p2                 |     +    |      0|  0|  39|           4|          32|
    |add_ln133_2_fu_3255_p2               |     +    |      0|  0|  17|          13|          13|
    |add_ln133_fu_3002_p2                 |     +    |      0|  0|  39|           4|          32|
    |add_ln147_fu_3542_p2                 |     +    |      0|  0|  39|          32|          32|
    |add_ln46_1_fu_3586_p2                |     +    |      0|  0|  15|           8|           1|
    |add_ln46_fu_3564_p2                  |     +    |      0|  0|  15|           9|           2|
    |add_ln48_fu_3722_p2                  |     +    |      0|  0|  39|           3|          32|
    |add_ln50_fu_3662_p2                  |     +    |      0|  0|  17|          13|          13|
    |add_ln51_fu_3682_p2                  |     +    |      0|  0|  17|          13|          13|
    |add_ln52_fu_3702_p2                  |     +    |      0|  0|  17|          13|          13|
    |add_ln53_fu_3717_p2                  |     +    |      0|  0|  17|          13|          13|
    |add_ln87_fu_2141_p2                  |     +    |      0|  0|  15|           9|           1|
    |add_ln88_fu_2160_p2                  |     +    |      0|  0|  15|           9|           1|
    |c_fu_3525_p2                         |     +    |      0|  0|  39|          32|          32|
    |col_fu_3530_p2                       |     +    |      0|  0|  39|          32|          32|
    |i_1_fu_3515_p2                       |     +    |      0|  0|  15|           8|           1|
    |i_fu_2125_p2                         |     +    |      0|  0|  15|           5|           1|
    |j_2_fu_2451_p2                       |     +    |      0|  0|  15|           5|           3|
    |j_fu_3150_p2                         |     +    |      0|  0|  15|           8|           1|
    |r_fu_3133_p2                         |     +    |      0|  0|  39|          32|          32|
    |sub_ln118_fu_2492_p2                 |     -    |      0|  0|  17|          13|          13|
    |sub_ln119_fu_2528_p2                 |     -    |      0|  0|  17|          13|          13|
    |sub_ln120_fu_2564_p2                 |     -    |      0|  0|  17|          13|          13|
    |sub_ln121_fu_2600_p2                 |     -    |      0|  0|  17|          13|          13|
    |sub_ln122_fu_2636_p2                 |     -    |      0|  0|  17|          13|          13|
    |sub_ln123_fu_2672_p2                 |     -    |      0|  0|  17|          13|          13|
    |sub_ln124_fu_2708_p2                 |     -    |      0|  0|  17|          13|          13|
    |sub_ln125_fu_2744_p2                 |     -    |      0|  0|  17|          13|          13|
    |sub_ln126_fu_2780_p2                 |     -    |      0|  0|  17|          13|          13|
    |sub_ln127_fu_2816_p2                 |     -    |      0|  0|  17|          13|          13|
    |sub_ln128_fu_2852_p2                 |     -    |      0|  0|  17|          13|          13|
    |sub_ln129_fu_2888_p2                 |     -    |      0|  0|  17|          13|          13|
    |sub_ln130_fu_2924_p2                 |     -    |      0|  0|  17|          13|          13|
    |sub_ln131_fu_2960_p2                 |     -    |      0|  0|  17|          13|          13|
    |sub_ln132_fu_2996_p2                 |     -    |      0|  0|  17|          13|          13|
    |sub_ln133_fu_3032_p2                 |     -    |      0|  0|  17|          13|          13|
    |sub_ln50_fu_3616_p2                  |     -    |      0|  0|  17|          13|          13|
    |sub_ln87_fu_2154_p2                  |     -    |      0|  0|  14|          10|          10|
    |sub_ln88_fu_2173_p2                  |     -    |      0|  0|  14|          10|          10|
    |sub_ln92_fu_2196_p2                  |     -    |      0|  0|  15|           9|           9|
    |sub_ln93_fu_2200_p2                  |     -    |      0|  0|  15|           9|           9|
    |and_ln69_fu_2222_p2                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state21_io                  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state27                     |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4                      |    and   |      0|  0|   2|           1|           1|
    |ap_block_state9_io                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_3262                    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op206_read_state4       |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_A           |    and   |      0|  0|   2|           1|           1|
    |inStream_V_data_V_0_load_B           |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_data_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_A          |    and   |      0|  0|   2|           1|           1|
    |outStream_V_last_V_1_load_B          |    and   |      0|  0|   2|           1|           1|
    |icmp_ln111_fu_3144_p2                |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln135_fu_3509_p2                |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln40_fu_2075_p2                 |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln46_fu_3580_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln48_fu_3648_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln60_fu_2097_p2                 |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln67_fu_2119_p2                 |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln69_1_fu_2216_p2               |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln69_fu_2131_p2                 |   icmp   |      0|  0|  11|           8|           8|
    |icmp_ln92_fu_2463_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln93_fu_3038_p2                 |   icmp   |      0|  0|  18|          32|          32|
    |inStream_V_data_V_0_state_cmp_full   |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_data_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |outStream_V_last_V_1_state_cmp_full  |   icmp   |      0|  0|   8|           2|           1|
    |ap_block_state1                      |    or    |      0|  0|   2|           1|           1|
    |ap_block_state29                     |    or    |      0|  0|   2|           1|           1|
    |or_ln51_fu_3676_p2                   |    or    |      0|  0|  13|          13|           1|
    |or_ln52_fu_3696_p2                   |    or    |      0|  0|  13|          13|           2|
    |or_ln53_fu_3711_p2                   |    or    |      0|  0|  13|          13|           2|
    |or_ln71_fu_2251_p2                   |    or    |      0|  0|   4|           4|           1|
    |or_ln72_fu_2277_p2                   |    or    |      0|  0|   4|           4|           2|
    |or_ln73_fu_2303_p2                   |    or    |      0|  0|   4|           4|           2|
    |or_ln77_fu_2373_p2                   |    or    |      0|  0|   4|           4|           1|
    |or_ln78_fu_2399_p2                   |    or    |      0|  0|   4|           4|           2|
    |or_ln79_fu_2425_p2                   |    or    |      0|  0|   4|           4|           2|
    +-------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                |          |      0|  0|1879|        1063|        1361|
    +-------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+-----+-----------+-----+-----------+
    |              Name             | LUT | Input Size| Bits| Total Bits|
    +-------------------------------+-----+-----------+-----+-----------+
    |UnifiedRetVal_i_reg_1853       |   65|         16|   32|        512|
    |ap_NS_fsm                      |  137|         30|    1|         30|
    |c_1_reg_1791                   |    9|          2|   32|         64|
    |data_address0                  |   50|         11|   12|        132|
    |data_address1                  |   50|         11|   12|        132|
    |data_d0                        |   15|          3|    8|         24|
    |data_d1                        |   15|          3|    8|         24|
    |filter_0_address0              |   33|          6|    4|         24|
    |filter_0_address1              |   27|          5|    4|         20|
    |filter_0_d0                    |   21|          4|    8|         32|
    |filter_0_d1                    |   21|          4|    8|         32|
    |filter_10_address0             |   33|          6|    4|         24|
    |filter_10_address1             |   27|          5|    4|         20|
    |filter_10_d0                   |   21|          4|    8|         32|
    |filter_10_d1                   |   21|          4|    8|         32|
    |filter_11_address0             |   33|          6|    4|         24|
    |filter_11_address1             |   27|          5|    4|         20|
    |filter_11_d0                   |   21|          4|    8|         32|
    |filter_11_d1                   |   21|          4|    8|         32|
    |filter_12_address0             |   33|          6|    4|         24|
    |filter_12_address1             |   27|          5|    4|         20|
    |filter_12_d0                   |   21|          4|    8|         32|
    |filter_12_d1                   |   21|          4|    8|         32|
    |filter_13_address0             |   33|          6|    4|         24|
    |filter_13_address1             |   27|          5|    4|         20|
    |filter_13_d0                   |   21|          4|    8|         32|
    |filter_13_d1                   |   21|          4|    8|         32|
    |filter_14_address0             |   33|          6|    4|         24|
    |filter_14_address1             |   27|          5|    4|         20|
    |filter_14_d0                   |   21|          4|    8|         32|
    |filter_14_d1                   |   21|          4|    8|         32|
    |filter_15_address0             |   33|          6|    4|         24|
    |filter_15_address1             |   27|          5|    4|         20|
    |filter_15_d0                   |   21|          4|    8|         32|
    |filter_15_d1                   |   21|          4|    8|         32|
    |filter_1_address0              |   33|          6|    4|         24|
    |filter_1_address1              |   27|          5|    4|         20|
    |filter_1_d0                    |   21|          4|    8|         32|
    |filter_1_d1                    |   21|          4|    8|         32|
    |filter_2_address0              |   33|          6|    4|         24|
    |filter_2_address1              |   27|          5|    4|         20|
    |filter_2_d0                    |   21|          4|    8|         32|
    |filter_2_d1                    |   21|          4|    8|         32|
    |filter_3_address0              |   33|          6|    4|         24|
    |filter_3_address1              |   27|          5|    4|         20|
    |filter_3_d0                    |   21|          4|    8|         32|
    |filter_3_d1                    |   21|          4|    8|         32|
    |filter_4_address0              |   33|          6|    4|         24|
    |filter_4_address1              |   27|          5|    4|         20|
    |filter_4_d0                    |   21|          4|    8|         32|
    |filter_4_d1                    |   21|          4|    8|         32|
    |filter_5_address0              |   33|          6|    4|         24|
    |filter_5_address1              |   27|          5|    4|         20|
    |filter_5_d0                    |   21|          4|    8|         32|
    |filter_5_d1                    |   21|          4|    8|         32|
    |filter_6_address0              |   33|          6|    4|         24|
    |filter_6_address1              |   27|          5|    4|         20|
    |filter_6_d0                    |   21|          4|    8|         32|
    |filter_6_d1                    |   21|          4|    8|         32|
    |filter_7_address0              |   33|          6|    4|         24|
    |filter_7_address1              |   27|          5|    4|         20|
    |filter_7_d0                    |   21|          4|    8|         32|
    |filter_7_d1                    |   21|          4|    8|         32|
    |filter_8_address0              |   33|          6|    4|         24|
    |filter_8_address1              |   27|          5|    4|         20|
    |filter_8_d0                    |   21|          4|    8|         32|
    |filter_8_d1                    |   21|          4|    8|         32|
    |filter_9_address0              |   33|          6|    4|         24|
    |filter_9_address1              |   27|          5|    4|         20|
    |filter_9_d0                    |   21|          4|    8|         32|
    |filter_9_d1                    |   21|          4|    8|         32|
    |i2_0_reg_1744                  |    9|          2|    5|         10|
    |i6_0_reg_1842                  |    9|          2|    8|         16|
    |i_0_reg_1891                   |    9|          2|    8|         16|
    |inStream_TDATA_blk_n           |    9|          2|    1|          2|
    |inStream_V_data_V_0_data_out   |    9|          2|   32|         64|
    |inStream_V_data_V_0_state      |   15|          3|    2|          6|
    |inStream_V_dest_V_0_state      |   15|          3|    2|          6|
    |j3_0_reg_1755                  |    9|          2|    5|         10|
    |j5_0_reg_1816                  |    9|          2|    8|         16|
    |j_1_reg_1902                   |    9|          2|   32|         64|
    |outStream_TDATA_blk_n          |    9|          2|    1|          2|
    |outStream_V_data_V_1_data_in   |   21|          4|   32|        128|
    |outStream_V_data_V_1_data_out  |    9|          2|   32|         64|
    |outStream_V_data_V_1_state     |   15|          3|    2|          6|
    |outStream_V_dest_V_1_state     |   15|          3|    2|          6|
    |outStream_V_id_V_1_state       |   15|          3|    2|          6|
    |outStream_V_keep_V_1_state     |   15|          3|    2|          6|
    |outStream_V_last_V_1_data_in   |   15|          3|    1|          3|
    |outStream_V_last_V_1_data_out  |    9|          2|    1|          2|
    |outStream_V_last_V_1_state     |   15|          3|    2|          6|
    |outStream_V_strb_V_1_state     |   15|          3|    2|          6|
    |outStream_V_user_V_1_state     |   15|          3|    2|          6|
    |out_0                          |    9|          2|   32|         64|
    |out_1                          |    9|          2|   32|         64|
    |out_10                         |    9|          2|   32|         64|
    |out_11                         |    9|          2|   32|         64|
    |out_12                         |    9|          2|   32|         64|
    |out_13                         |    9|          2|   32|         64|
    |out_14                         |    9|          2|   32|         64|
    |out_15_load_reg_1804           |    9|          2|   32|         64|
    |out_2                          |    9|          2|   32|         64|
    |out_3                          |    9|          2|   32|         64|
    |out_4                          |    9|          2|   32|         64|
    |out_5                          |    9|          2|   32|         64|
    |out_6                          |    9|          2|   32|         64|
    |out_7                          |    9|          2|   32|         64|
    |out_8                          |    9|          2|   32|         64|
    |out_9                          |    9|          2|   32|         64|
    |p_0293_reg_1913                |   15|          3|   32|         96|
    |r_0_reg_1767                   |    9|          2|   32|         64|
    |tmp_data_V_3_reg_1828          |    9|          2|   32|         64|
    +-------------------------------+-----+-----------+-----+-----------+
    |Total                          | 2420|        475| 1281|       4345|
    +-------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |UnifiedRetVal_i_reg_1853        |  32|   0|   32|          0|
    |add_ln120_2_reg_4416            |  13|   0|   13|          0|
    |add_ln121_2_reg_4421            |  13|   0|   13|          0|
    |add_ln122_2_reg_4426            |  13|   0|   13|          0|
    |add_ln123_2_reg_4431            |  13|   0|   13|          0|
    |add_ln124_2_reg_4436            |  13|   0|   13|          0|
    |add_ln125_2_reg_4441            |  13|   0|   13|          0|
    |add_ln126_2_reg_4446            |  13|   0|   13|          0|
    |add_ln127_2_reg_4451            |  13|   0|   13|          0|
    |add_ln128_2_reg_4456            |  13|   0|   13|          0|
    |add_ln129_2_reg_4461            |  13|   0|   13|          0|
    |add_ln130_2_reg_4466            |  13|   0|   13|          0|
    |add_ln131_2_reg_4471            |  13|   0|   13|          0|
    |add_ln132_2_reg_4476            |  13|   0|   13|          0|
    |add_ln133_2_reg_4481            |  13|   0|   13|          0|
    |add_ln46_1_reg_4873             |   8|   0|    8|          0|
    |add_ln48_reg_4909               |  32|   0|   32|          0|
    |add_ln52_reg_4899               |  13|   0|   13|          0|
    |add_ln53_reg_4904               |  11|   0|   13|          2|
    |ap_CS_fsm                       |  29|   0|   29|          0|
    |c_0_reg_1779                    |  32|   0|   32|          0|
    |c_1_reg_1791                    |  32|   0|   32|          0|
    |c_reg_4849                      |  32|   0|   32|          0|
    |data_load_2_reg_4581            |   8|   0|    8|          0|
    |data_load_3_reg_4586            |   8|   0|    8|          0|
    |data_load_4_reg_4633            |   8|   0|    8|          0|
    |data_load_5_reg_4643            |   8|   0|    8|          0|
    |data_load_6_reg_4703            |   8|   0|    8|          0|
    |data_load_7_reg_4713            |   8|   0|    8|          0|
    |filter_0_addr_5_reg_4132        |   3|   0|    4|          1|
    |filter_0_addr_6_reg_3952        |   3|   0|    4|          1|
    |filter_0_addr_7_reg_4212        |   2|   0|    4|          2|
    |filter_0_addr_8_reg_4032        |   2|   0|    4|          2|
    |filter_0_load_reg_4673          |   8|   0|    8|          0|
    |filter_10_addr_5_reg_4182       |   3|   0|    4|          1|
    |filter_10_addr_6_reg_4002       |   3|   0|    4|          1|
    |filter_10_addr_7_reg_4262       |   2|   0|    4|          2|
    |filter_10_addr_8_reg_4082       |   2|   0|    4|          2|
    |filter_10_load_reg_4783         |   8|   0|    8|          0|
    |filter_11_addr_5_reg_4187       |   3|   0|    4|          1|
    |filter_11_addr_6_reg_4007       |   3|   0|    4|          1|
    |filter_11_addr_7_reg_4267       |   2|   0|    4|          2|
    |filter_11_addr_8_reg_4087       |   2|   0|    4|          2|
    |filter_11_load_reg_4788         |   8|   0|    8|          0|
    |filter_12_addr_5_reg_4192       |   3|   0|    4|          1|
    |filter_12_addr_6_reg_4012       |   3|   0|    4|          1|
    |filter_12_addr_7_reg_4272       |   2|   0|    4|          2|
    |filter_12_addr_8_reg_4092       |   2|   0|    4|          2|
    |filter_12_load_reg_4793         |   8|   0|    8|          0|
    |filter_13_addr_5_reg_4197       |   3|   0|    4|          1|
    |filter_13_addr_6_reg_4017       |   3|   0|    4|          1|
    |filter_13_addr_7_reg_4277       |   2|   0|    4|          2|
    |filter_13_addr_8_reg_4097       |   2|   0|    4|          2|
    |filter_13_load_reg_4798         |   8|   0|    8|          0|
    |filter_14_addr_5_reg_4202       |   3|   0|    4|          1|
    |filter_14_addr_6_reg_4022       |   3|   0|    4|          1|
    |filter_14_addr_7_reg_4282       |   2|   0|    4|          2|
    |filter_14_addr_8_reg_4102       |   2|   0|    4|          2|
    |filter_14_load_reg_4803         |   8|   0|    8|          0|
    |filter_15_addr_5_reg_4207       |   3|   0|    4|          1|
    |filter_15_addr_6_reg_4027       |   3|   0|    4|          1|
    |filter_15_addr_7_reg_4287       |   2|   0|    4|          2|
    |filter_15_addr_8_reg_4107       |   2|   0|    4|          2|
    |filter_15_load_reg_4808         |   8|   0|    8|          0|
    |filter_1_addr_5_reg_4137        |   3|   0|    4|          1|
    |filter_1_addr_6_reg_3957        |   3|   0|    4|          1|
    |filter_1_addr_7_reg_4217        |   2|   0|    4|          2|
    |filter_1_addr_8_reg_4037        |   2|   0|    4|          2|
    |filter_1_load_reg_4678          |   8|   0|    8|          0|
    |filter_2_addr_5_reg_4142        |   3|   0|    4|          1|
    |filter_2_addr_6_reg_3962        |   3|   0|    4|          1|
    |filter_2_addr_7_reg_4222        |   2|   0|    4|          2|
    |filter_2_addr_8_reg_4042        |   2|   0|    4|          2|
    |filter_2_load_reg_4683          |   8|   0|    8|          0|
    |filter_3_addr_5_reg_4147        |   3|   0|    4|          1|
    |filter_3_addr_6_reg_3967        |   3|   0|    4|          1|
    |filter_3_addr_7_reg_4227        |   2|   0|    4|          2|
    |filter_3_addr_8_reg_4047        |   2|   0|    4|          2|
    |filter_3_load_reg_4688          |   8|   0|    8|          0|
    |filter_4_addr_5_reg_4152        |   3|   0|    4|          1|
    |filter_4_addr_6_reg_3972        |   3|   0|    4|          1|
    |filter_4_addr_7_reg_4232        |   2|   0|    4|          2|
    |filter_4_addr_8_reg_4052        |   2|   0|    4|          2|
    |filter_4_load_reg_4693          |   8|   0|    8|          0|
    |filter_5_addr_5_reg_4157        |   3|   0|    4|          1|
    |filter_5_addr_6_reg_3977        |   3|   0|    4|          1|
    |filter_5_addr_7_reg_4237        |   2|   0|    4|          2|
    |filter_5_addr_8_reg_4057        |   2|   0|    4|          2|
    |filter_5_load_reg_4698          |   8|   0|    8|          0|
    |filter_6_addr_5_reg_4162        |   3|   0|    4|          1|
    |filter_6_addr_6_reg_3982        |   3|   0|    4|          1|
    |filter_6_addr_7_reg_4242        |   2|   0|    4|          2|
    |filter_6_addr_8_reg_4062        |   2|   0|    4|          2|
    |filter_6_load_reg_4708          |   8|   0|    8|          0|
    |filter_7_addr_5_reg_4167        |   3|   0|    4|          1|
    |filter_7_addr_6_reg_3987        |   3|   0|    4|          1|
    |filter_7_addr_7_reg_4247        |   2|   0|    4|          2|
    |filter_7_addr_8_reg_4067        |   2|   0|    4|          2|
    |filter_7_load_reg_4718          |   8|   0|    8|          0|
    |filter_8_addr_5_reg_4172        |   3|   0|    4|          1|
    |filter_8_addr_6_reg_3992        |   3|   0|    4|          1|
    |filter_8_addr_7_reg_4252        |   2|   0|    4|          2|
    |filter_8_addr_8_reg_4072        |   2|   0|    4|          2|
    |filter_8_load_reg_4773          |   8|   0|    8|          0|
    |filter_9_addr_5_reg_4177        |   3|   0|    4|          1|
    |filter_9_addr_6_reg_3997        |   3|   0|    4|          1|
    |filter_9_addr_7_reg_4257        |   2|   0|    4|          2|
    |filter_9_addr_8_reg_4077        |   2|   0|    4|          2|
    |filter_9_load_reg_4778          |   8|   0|    8|          0|
    |h1                              |   8|   0|    8|          0|
    |i2_0_reg_1744                   |   5|   0|    5|          0|
    |i6_0_reg_1842                   |   8|   0|    8|          0|
    |i_0_reg_1891                    |   8|   0|    8|          0|
    |i_1_reg_4841                    |   8|   0|    8|          0|
    |i_reg_3916                      |   5|   0|    5|          0|
    |icmp_ln69_reg_3921              |   1|   0|    1|          0|
    |inStream_V_data_V_0_payload_A   |  32|   0|   32|          0|
    |inStream_V_data_V_0_payload_B   |  32|   0|   32|          0|
    |inStream_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |inStream_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |inStream_V_data_V_0_state       |   2|   0|    2|          0|
    |inStream_V_dest_V_0_state       |   2|   0|    2|          0|
    |j3_0_reg_1755                   |   5|   0|    5|          0|
    |j5_0_reg_1816                   |   8|   0|    8|          0|
    |j_1_reg_1902                    |  32|   0|   32|          0|
    |j_reg_4401                      |   8|   0|    8|          0|
    |outStream_V_data_V_1_payload_A  |  32|   0|   32|          0|
    |outStream_V_data_V_1_payload_B  |  32|   0|   32|          0|
    |outStream_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_data_V_1_state      |   2|   0|    2|          0|
    |outStream_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_dest_V_1_state      |   2|   0|    2|          0|
    |outStream_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |outStream_V_id_V_1_state        |   2|   0|    2|          0|
    |outStream_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_keep_V_1_state      |   2|   0|    2|          0|
    |outStream_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |outStream_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |outStream_V_last_V_1_state      |   2|   0|    2|          0|
    |outStream_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_strb_V_1_state      |   2|   0|    2|          0|
    |outStream_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |outStream_V_user_V_1_state      |   2|   0|    2|          0|
    |out_0                           |  32|   0|   32|          0|
    |out_0_load_1_reg_4486           |  32|   0|   32|          0|
    |out_1                           |  32|   0|   32|          0|
    |out_10                          |  32|   0|   32|          0|
    |out_10_load_1_reg_4536          |  32|   0|   32|          0|
    |out_11                          |  32|   0|   32|          0|
    |out_11_load_1_reg_4541          |  32|   0|   32|          0|
    |out_12                          |  32|   0|   32|          0|
    |out_12_load_1_reg_4546          |  32|   0|   32|          0|
    |out_13                          |  32|   0|   32|          0|
    |out_13_load_1_reg_4551          |  32|   0|   32|          0|
    |out_14                          |  32|   0|   32|          0|
    |out_14_load_1_reg_4556          |  32|   0|   32|          0|
    |out_15_load_reg_1804            |  32|   0|   32|          0|
    |out_1_load_1_reg_4491           |  32|   0|   32|          0|
    |out_2                           |  32|   0|   32|          0|
    |out_2_load_1_reg_4496           |  32|   0|   32|          0|
    |out_3                           |  32|   0|   32|          0|
    |out_3_load_1_reg_4501           |  32|   0|   32|          0|
    |out_4                           |  32|   0|   32|          0|
    |out_4_load_1_reg_4506           |  32|   0|   32|          0|
    |out_5                           |  32|   0|   32|          0|
    |out_5_load_1_reg_4511           |  32|   0|   32|          0|
    |out_6                           |  32|   0|   32|          0|
    |out_6_load_1_reg_4516           |  32|   0|   32|          0|
    |out_7                           |  32|   0|   32|          0|
    |out_7_load_1_reg_4521           |  32|   0|   32|          0|
    |out_8                           |  32|   0|   32|          0|
    |out_8_load_1_reg_4526           |  32|   0|   32|          0|
    |out_9                           |  32|   0|   32|          0|
    |out_9_load_1_reg_4531           |  32|   0|   32|          0|
    |p_0293_reg_1913                 |  32|   0|   32|          0|
    |p_Result_2_reg_3907             |   8|   0|   32|         24|
    |p_Result_9_reg_4112             |   8|   0|    8|          0|
    |r_0_reg_1767                    |  32|   0|   32|          0|
    |reg_2037                        |   8|   0|    8|          0|
    |reg_2041                        |   8|   0|    8|          0|
    |reg_2046                        |   8|   0|    8|          0|
    |reg_2067                        |   8|   0|    8|          0|
    |reg_2071                        |   8|   0|    8|          0|
    |sext_ln92_reg_4297              |  32|   0|   32|          0|
    |sext_ln93_reg_4302              |  32|   0|   32|          0|
    |sub_ln118_reg_4310              |   9|   0|   13|          4|
    |sub_ln119_reg_4315              |   9|   0|   13|          4|
    |sub_ln120_reg_4320              |   9|   0|   13|          4|
    |sub_ln121_reg_4325              |   9|   0|   13|          4|
    |sub_ln122_reg_4330              |   9|   0|   13|          4|
    |sub_ln123_reg_4335              |   9|   0|   13|          4|
    |sub_ln124_reg_4340              |   9|   0|   13|          4|
    |sub_ln125_reg_4345              |   9|   0|   13|          4|
    |sub_ln126_reg_4350              |   9|   0|   13|          4|
    |sub_ln127_reg_4355              |   9|   0|   13|          4|
    |sub_ln128_reg_4360              |   9|   0|   13|          4|
    |sub_ln129_reg_4365              |   9|   0|   13|          4|
    |sub_ln130_reg_4370              |   9|   0|   13|          4|
    |sub_ln131_reg_4375              |   9|   0|   13|          4|
    |sub_ln132_reg_4380              |   9|   0|   13|          4|
    |sub_ln133_reg_4385              |   9|   0|   13|          4|
    |sub_ln50_reg_4878               |   9|   0|   13|          4|
    |sub_ln92_reg_3935               |   9|   0|    9|          0|
    |sub_ln93_reg_3940               |   9|   0|    9|          0|
    |tmp_data_V_3_reg_1828           |  32|   0|   32|          0|
    |tmp_reg_4864                    |   7|   0|    7|          0|
    |trunc_ln76_reg_3926             |   4|   0|    4|          0|
    |w1                              |   8|   0|    8|          0|
    |zext_ln118_1_reg_4601           |   8|   0|   64|         56|
    |zext_ln40_reg_3888              |   8|   0|    9|          1|
    |zext_ln48_1_reg_4886            |   7|   0|   32|         25|
    |zext_ln48_reg_3882              |   8|   0|    9|          1|
    |zext_ln681_2_reg_3902           |   8|   0|    9|          1|
    |zext_ln681_reg_3897             |   8|   0|    9|          1|
    +--------------------------------+----+----+-----+-----------+
    |Total                           |2439|   0| 2714|        275|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_AWADDR   |  in |    5|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_ARADDR   |  in |    5|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |      CRTL_BUS      |    scalar    |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |      CRTL_BUS      |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs |         DLU        | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs |         DLU        | return value |
|interrupt               | out |    1| ap_ctrl_hs |         DLU        | return value |
|inStream_TDATA          |  in |   32|    axis    |  inStream_V_data_V |    pointer   |
|inStream_TVALID         |  in |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TREADY         | out |    1|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TDEST          |  in |    6|    axis    |  inStream_V_dest_V |    pointer   |
|inStream_TKEEP          |  in |    4|    axis    |  inStream_V_keep_V |    pointer   |
|inStream_TSTRB          |  in |    4|    axis    |  inStream_V_strb_V |    pointer   |
|inStream_TUSER          |  in |    2|    axis    |  inStream_V_user_V |    pointer   |
|inStream_TLAST          |  in |    1|    axis    |  inStream_V_last_V |    pointer   |
|inStream_TID            |  in |    5|    axis    |   inStream_V_id_V  |    pointer   |
|outStream_TDATA         | out |   32|    axis    | outStream_V_data_V |    pointer   |
|outStream_TREADY        |  in |    1|    axis    | outStream_V_data_V |    pointer   |
|outStream_TVALID        | out |    1|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TDEST         | out |    6|    axis    | outStream_V_dest_V |    pointer   |
|outStream_TKEEP         | out |    4|    axis    | outStream_V_keep_V |    pointer   |
|outStream_TSTRB         | out |    4|    axis    | outStream_V_strb_V |    pointer   |
|outStream_TUSER         | out |    2|    axis    | outStream_V_user_V |    pointer   |
|outStream_TLAST         | out |    1|    axis    | outStream_V_last_V |    pointer   |
|outStream_TID           | out |    5|    axis    |  outStream_V_id_V  |    pointer   |
+------------------------+-----+-----+------------+--------------------+--------------+

