<!DOCTYPE html>
<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<title>CH564</title>

<style type="text/css">
#col-1 {
  position: relative;
  width: 50%;
  float: left;
  height: 90%;
}

#col-2 {
  position:fixed;
  right:0;
  top:0;
  width:50%;
  height:100%;
  overflow:auto;
}
</style>

<script>

var found=[];
var lelems=[], relems=[];

function lelems_init(){
  let ld = document.getElementById("col-1");
  lelems = ld.getElementsByClassName("content");
  relems.namedItem = (name)=>{return null;}
}

function search(){
  resetContent();
  let searchText=document.getElementById("search-field").value;
  for(let i=0; i<lelems.length; i++){
    if(lelems[i].textContent.indexOf(searchText)!==-1){
      expandDetails(lelems[i]);
      if(lelems[i].innerText.indexOf(searchText)!==-1){
        lelems[i].style.background='yellow';
      }
      found.push(lelems[i]);
    }
  }
}

function resetContent(){
  for(let i=0;i<found.length;i++){
    found[i].style.background='transparent';
  }
  let details=document.getElementsByTagName("DETAILS");
  for(let i=0;i<details.length;i++){
    details[i].removeAttribute("open");
  }
  found=[];
}

function expandDetails(element){
  let tagName=element.tagName;
  if(tagName==='BODY'){
    return;
  }
  if(tagName==='DETAILS'){
    element.setAttribute("open","");
  }
  expandDetails(element.parentElement);
}

function ElemHide(){
  for(let i=0; i<relems.length; i++){
    if(relems[i].children[0].children.length == 0)continue;
    if(relems[i].parentNode.parentNode.hasAttribute("open")){
      relems[i].hidden = false;
      continue;
    }
    if(relems[i].children[0].hasAttribute("open")){
      relems[i].hidden = false;
    }else{
      relems[i].hidden = true;
    }
  }
}

function ElemCh(name){
  let el = document.getElementsByName(name);
  if(event.newState == "open"){
    for(let i=0; i<el.length; i++){
      el[i].children[0].setAttribute("open","");
    }
  }else{
    for(let i=0; i<el.length; i++){
      el[i].children[0].removeAttribute("open");
    }
  }
  ElemHide();
}

function ElemOpen(){
  let lp = document.getElementById("col-1");
  let els = lp.getElementsByTagName("details");
  for(let i=0; i<els.length; i++){
    let name = els[i].parentNode.attributes.name;
    if(els[i].hasAttribute("open")){
      let rel = relems.namedItem(name.value);
      if(rel == null)continue;
      rel.hidden = false;
      rel.children[0].setAttribute("open", "");
    }
  }
}

var elem_prevaddr;
function ElemClick(reg_addr){
  let ncol = "#80FF80"
  if(reg_addr == elem_prevaddr)ncol = "transparent";
  
  let el = lelems.namedItem(elem_prevaddr);
  if(el != null)el.style.backgroundColor = "transparent";
  el = lelems.namedItem(reg_addr);
  if(el != null)el.style.backgroundColor = ncol;
  
  el = relems.namedItem(elem_prevaddr);
  if(el != null)el.style.backgroundColor = "transparent";
  el = relems.namedItem(reg_addr);
  if(el != null)el.style.backgroundColor = ncol;
  
  elem_prevaddr = reg_addr;
}

function rdfile(data){
  let rp = document.getElementById("col-2");
  let rd = rp.children[2];
  rd.innerHTML = data;
  rp.children[1].textContent = rd.getElementsByTagName("H1")[0].textContent;
  relems = rd.getElementsByClassName("content");
  rd.innerHTML = relems[0].parentElement.innerHTML;
  ElemHide();
  ElemOpen();
}

function LoadFromFile(){
  let ui = document.getElementById("LoadFile");
  let file = ui.files[0];
  if(!file){return;}
  const reader = new FileReader();
  function LoadFromFile_done(){
    rdfile(reader.result);
  }
  reader.onload = LoadFromFile_done;
  reader.readAsText(file);
}

function LoadHtml(){
  let addr = document.getElementById("url_open").value;
  fetch(addr).then(
    function (response){
      if (response.ok){
        return response.text();
      }
      throw response;
    }
  ).then(
    function (text){
      rdfile(text);
    }
  );
}

function OnLoad(){
  lelems_init();
}

</script>

</head>
<body onload="OnLoad();">
<div id="col-1">
    <H1>CH564</H1>

    <form style="position:fixed; top:0px; left:100px" onsubmit="event.preventDefault(); search();">
      <input type="search" id="search-field" placeholder="Search the siteâ€¦" required="" value="addr">
      <button>Search</button>
      <button type="button" onclick="resetContent();">Reset</button>
    </form>
<ul>
<li class="content" name="per_40400000"><details ontoggle="ElemCh('per_40400000');"><summary>0x40400000<b style="margin: 20px;">SYS</b>// SYS register</summary>
<ul>
<li class="content" name="reg_40400000"><details ontoggle="ElemCh('reg_40400000');"><summary>0x40400000<b style="margin: 20px;">R8_SAFE_ACCESS_SIG</b>//   safe accessing sign register</summary>
<ul>
<li class="content" name="fld_40400000.0" onclick="ElemClick('fld_40400000.0');">
[0:7]<b style="margin: 20px;">R8_SAFE_ACCESS_SIG</b> (def=0x0)    //    safe accessing sign register
</li>
</ul>
</details></li>
<li class="content" name="reg_40400002"><details ontoggle="ElemCh('reg_40400002');"><summary>0x40400002<b style="margin: 20px;">R8_SAFE_ACCESS_ID</b>//   safe accessing ID register</summary>
<ul>
<li class="content" name="fld_40400002.0" onclick="ElemClick('fld_40400002.0');">
[0:7]<b style="margin: 20px;">R8_SAFE_ACCESS_ID</b> (def=0x1)    //    safe accessing ID
</li>
</ul>
</details></li>
<li class="content" name="reg_40400003"><details ontoggle="ElemCh('reg_40400003');"><summary>0x40400003<b style="margin: 20px;">R8_WDOG_CLEAR</b>//   watch-dog clear register</summary>
<ul>
<li class="content" name="fld_40400003.0" onclick="ElemClick('fld_40400003.0');">
[0:7]<b style="margin: 20px;">R8_WDOG_CLEAR</b> (def=0x0)    //    watch-dog clear
</li>
</ul>
</details></li>
<li class="content" name="reg_40400004"><details ontoggle="ElemCh('reg_40400004');"><summary>0x40400004<b style="margin: 20px;">R8_GLOB_MEM_CFG</b>//   Memory configuration register</summary>
<ul>
<li class="content" name="fld_40400004.0" onclick="ElemClick('fld_40400004.0');">
[0:1]<b style="margin: 20px;">RB_GLOB_MEM_CFG</b> (def=0x2)    //    Memory configuration
</li>
<li class="content" name="fld_40400004.6" onclick="ElemClick('fld_40400004.6');">
[6:7]<b style="margin: 20px;">RB_GLOB_CFG_FLAG</b> (def=0x2)    //    Memory configuration flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40400005"><details ontoggle="ElemCh('reg_40400005');"><summary>0x40400005<b style="margin: 20px;">R8_GLOB_LOCK_PORT</b>//   Global port lock configuration register</summary>
<ul>
<li class="content" name="fld_40400005.0" onclick="ElemClick('fld_40400005.0');">
[0]<b style="margin: 20px;">RB_GLOB_LOCK_PA</b> (def=0x0)    //    PA port lock configuration
</li>
<li class="content" name="fld_40400005.1" onclick="ElemClick('fld_40400005.1');">
[1]<b style="margin: 20px;">RB_GLOB_LOCK_PB</b> (def=0x0)    //     PB port lock configuration
</li>
<li class="content" name="fld_40400005.3" onclick="ElemClick('fld_40400005.3');">
[3]<b style="margin: 20px;">RB_GLOB_LOCK_PD</b> (def=0x0)    //    PD port lock configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40400006"><details ontoggle="ElemCh('reg_40400006');"><summary>0x40400006<b style="margin: 20px;">R8_GLOB_RST_CFG</b>//   Globally reset the configuration register</summary>
<ul>
<li class="content" name="fld_40400006.1" onclick="ElemClick('fld_40400006.1');">
[1]<b style="margin: 20px;">RB_GLOB_WDOG_EN</b> (def=0x0)    //    enable watch-dog reset
</li>
</ul>
</details></li>
<li class="content" name="reg_40400007"><details ontoggle="ElemCh('reg_40400007');"><summary>0x40400007<b style="margin: 20px;">R8_GLOB_RESET_KEEP</b>//   value keeper during global reset</summary>
<ul>
<li class="content" name="fld_40400007.0" onclick="ElemClick('fld_40400007.0');">
[0:7]<b style="margin: 20px;">R8_GLOB_RESET_KEEP</b> (def=0x0)    //    value keeper during global reset
</li>
</ul>
</details></li>
<li class="content" name="reg_40400009"><details ontoggle="ElemCh('reg_40400009');"><summary>0x40400009<b style="margin: 20px;">R8_PLL_OUT_DIV</b>//   output clock divider from PLL</summary>
<ul>
<li class="content" name="fld_40400009.4" onclick="ElemClick('fld_40400009.4');">
[4:7]<b style="margin: 20px;">RB_PLL_SYS_DIV</b> (def=0x9)    //    System clock division factor
</li>
</ul>
</details></li>
<li class="content" name="reg_4040000C"><details ontoggle="ElemCh('reg_4040000C');"><summary>0x4040000C<b style="margin: 20px;">R8_SLP_CLK_OFF0</b>//   sleep clock off control byte 0</summary>
<ul>
<li class="content" name="fld_4040000C.0" onclick="ElemClick('fld_4040000C.0');">
[0]<b style="margin: 20px;">RB_SLP_CLK_TMR0</b> (def=0x0)    //    sleep TMR0 clock
</li>
<li class="content" name="fld_4040000C.1" onclick="ElemClick('fld_4040000C.1');">
[1]<b style="margin: 20px;">RB_SLP_CLK_TMR1</b> (def=0x0)    //    sleep TMR1 clock
</li>
<li class="content" name="fld_4040000C.2" onclick="ElemClick('fld_4040000C.2');">
[2]<b style="margin: 20px;">RB_SLP_CLK_TMR2</b> (def=0x0)    //    sleep TMR2 clock
</li>
<li class="content" name="fld_4040000C.3" onclick="ElemClick('fld_4040000C.3');">
[3]<b style="margin: 20px;">RB_SLP_CLK_TMR3</b> (def=0x0)    //    sleep TMR3 clock
</li>
<li class="content" name="fld_4040000C.4" onclick="ElemClick('fld_4040000C.4');">
[4]<b style="margin: 20px;">RB_SLP_CLK_SPI0</b> (def=0x0)    //    sleep SPI0 clock
</li>
<li class="content" name="fld_4040000C.5" onclick="ElemClick('fld_4040000C.5');">
[5]<b style="margin: 20px;">RB_SLP_CLK_SPI1</b> (def=0x0)    //    sleep SPI1 clock
</li>
<li class="content" name="fld_4040000C.6" onclick="ElemClick('fld_4040000C.6');">
[6]<b style="margin: 20px;">RB_SLP_CLK_UART0</b> (def=0x0)    //    sleep UART0 clock
</li>
<li class="content" name="fld_4040000C.7" onclick="ElemClick('fld_4040000C.7');">
[7]<b style="margin: 20px;">RB_SLP_CLK_UART1</b> (def=0x0)    //    sleep UART1 clock
</li>
</ul>
</details></li>
<li class="content" name="reg_4040000D"><details ontoggle="ElemCh('reg_4040000D');"><summary>0x4040000D<b style="margin: 20px;">R8_SLP_CLK_OFF1</b>//   sleep clock off control byte 1</summary>
<ul>
<li class="content" name="fld_4040000D.1" onclick="ElemClick('fld_4040000D.1');">
[1]<b style="margin: 20px;">RB_SLP_CLK_UTMI</b> (def=0x0)    //    sleep UTMI clock
</li>
<li class="content" name="fld_4040000D.2" onclick="ElemClick('fld_4040000D.2');">
[2]<b style="margin: 20px;">RB_SLP_CLK_I2C</b> (def=0x0)    //    sleep I2C clock
</li>
<li class="content" name="fld_4040000D.3" onclick="ElemClick('fld_4040000D.3');">
[3]<b style="margin: 20px;">RB_SLP_CLK_USBPD</b> (def=0x0)    //    sleep USBPD clock
</li>
<li class="content" name="fld_4040000D.4" onclick="ElemClick('fld_4040000D.4');">
[4]<b style="margin: 20px;">RB_SLP_CLK_ADC</b> (def=0x0)    //    sleep ADC clock
</li>
<li class="content" name="fld_4040000D.5" onclick="ElemClick('fld_4040000D.5');">
[5]<b style="margin: 20px;">RB_SLP_CLK_GPIO</b> (def=0x0)    //    sleep GPIO clock
</li>
<li class="content" name="fld_4040000D.6" onclick="ElemClick('fld_4040000D.6');">
[6]<b style="margin: 20px;">RB_SLP_CLK_USB</b> (def=0x0)    //    sleep USB clock
</li>
<li class="content" name="fld_4040000D.7" onclick="ElemClick('fld_4040000D.7');">
[7]<b style="margin: 20px;">RB_SLP_CLK_ETH</b> (def=0x0)    //    sleep Ethernet clock
</li>
</ul>
</details></li>
<li class="content" name="reg_4040000E"><details ontoggle="ElemCh('reg_4040000E');"><summary>0x4040000E<b style="margin: 20px;">R8_SLP_WAKE_CTRL</b>//   wake control</summary>
<ul>
<li class="content" name="fld_4040000E.0" onclick="ElemClick('fld_4040000E.0');">
[0]<b style="margin: 20px;">RB_SLP_PA_WAKE</b> (def=0x0)    //    enable PA waking
</li>
<li class="content" name="fld_4040000E.1" onclick="ElemClick('fld_4040000E.1');">
[1]<b style="margin: 20px;">RB_SLP_PB_WAKE</b> (def=0x0)    //    enable PB waking
</li>
<li class="content" name="fld_4040000E.2" onclick="ElemClick('fld_4040000E.2');">
[2]<b style="margin: 20px;">RB_SLP_USBPD_WAKE</b> (def=0x0)    //    enable USBPD waking
</li>
<li class="content" name="fld_4040000E.3" onclick="ElemClick('fld_4040000E.3');">
[3]<b style="margin: 20px;">RB_SLP_PD_WAKE</b> (def=0x0)    //    enable PD waking
</li>
<li class="content" name="fld_4040000E.4" onclick="ElemClick('fld_4040000E.4');">
[4]<b style="margin: 20px;">RB_SLP_USB_WAKE</b> (def=0x0)    //    enable USB waking
</li>
<li class="content" name="fld_4040000E.6" onclick="ElemClick('fld_4040000E.6');">
[6]<b style="margin: 20px;">RB_SLP_WOL_WAKE</b> (def=0x0)    //    enable Ethernet WOL waking
</li>
<li class="content" name="fld_4040000E.7" onclick="ElemClick('fld_4040000E.7');">
[7]<b style="margin: 20px;">RB_SLP_ETH_PWR_DN</b> (def=0x1)    //    Ethernet module power control
</li>
</ul>
</details></li>
<li class="content" name="reg_4040000F"><details ontoggle="ElemCh('reg_4040000F');"><summary>0x4040000F<b style="margin: 20px;">R8_SLP_CTRL_PLL</b>//   PLL SLEEP control</summary>
<ul>
<li class="content" name="fld_4040000F.0" onclick="ElemClick('fld_4040000F.0');">
[0]<b style="margin: 20px;">RB_SLP_WOL_STATUS</b> (def=0x0)    //    Current ethernet WOL remote wake-up signal status
</li>
<li class="content" name="fld_4040000F.1" onclick="ElemClick('fld_4040000F.1');">
[1]<b style="margin: 20px;">RB_SLP_CLK_UART2</b> (def=0x0)    //    sleep UART2 clock
</li>
<li class="content" name="fld_4040000F.2" onclick="ElemClick('fld_4040000F.2');">
[2]<b style="margin: 20px;">RB_SLP_CLK_UART3</b> (def=0x0)    //    sleep UART3 clock
</li>
</ul>
</details></li>
<li class="content" name="reg_40400010"><details ontoggle="ElemCh('reg_40400010');"><summary>0x40400010<b style="margin: 20px;">R8_XBUS_CONFIG</b>//   external bus configuration</summary>
<ul>
<li class="content" name="fld_40400010.0" onclick="ElemClick('fld_40400010.0');">
[0]<b style="margin: 20px;">RB_XBUS_ENABLE</b> (def=0x0)    //    external bus enable
</li>
<li class="content" name="fld_40400010.1" onclick="ElemClick('fld_40400010.1');">
[1]<b style="margin: 20px;">RB_XBUS_EN_32BIT</b> (def=0x0)    //    external bus data control enable
</li>
<li class="content" name="fld_40400010.2" onclick="ElemClick('fld_40400010.2');">
[2:3]<b style="margin: 20px;">RB_XBUS_ADDR_OE</b> (def=0x0)    //    external bus address output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40400012"><details ontoggle="ElemCh('reg_40400012');"><summary>0x40400012<b style="margin: 20px;">R8_XBUS_CYCLE</b>//   external bus read/write cyccles register</summary>
<ul>
<li class="content" name="fld_40400012.0" onclick="ElemClick('fld_40400012.0');">
[0:4]<b style="margin: 20px;">RB_XBUS_CYCLE</b> (def=0x4)    //    external bus read/write cyccles
</li>
</ul>
</details></li>
<li class="content" name="reg_40400013"><details ontoggle="ElemCh('reg_40400013');"><summary>0x40400013<b style="margin: 20px;">R8_XBUS_SETUP_HOLD</b>//   external bus holdtime setting register</summary>
<ul>
<li class="content" name="fld_40400013.0" onclick="ElemClick('fld_40400013.0');">
[0:4]<b style="margin: 20px;">RB_XBUS_HOLD</b> (def=0x4)    //    Number of external bus read/write signal end point clock
</li>
<li class="content" name="fld_40400013.7" onclick="ElemClick('fld_40400013.7');">
[7]<b style="margin: 20px;">RB_XBUS_SETUP</b> (def=0x0)    //    The address of the external bus and the creation time of the data
</li>
</ul>
</details></li>
<li class="content" name="reg_40400014"><details ontoggle="ElemCh('reg_40400014');"><summary>0x40400014<b style="margin: 20px;">R8_SLV_CONFIG</b>//   SLV configuration register</summary>
<ul>
<li class="content" name="fld_40400014.0" onclick="ElemClick('fld_40400014.0');">
[0]<b style="margin: 20px;">RB_SLV_ENABLE</b> (def=0x0)    //    SLV enable bit
</li>
<li class="content" name="fld_40400014.1" onclick="ElemClick('fld_40400014.1');">
[1]<b style="margin: 20px;">RB_SLV_IE_CMD</b> (def=0x0)    //    The command writes the interrupt enable bit
</li>
<li class="content" name="fld_40400014.2" onclick="ElemClick('fld_40400014.2');">
[2]<b style="margin: 20px;">RB_SLV_IE_WR</b> (def=0x0)    //    Data writes the interrupt enable bit
</li>
<li class="content" name="fld_40400014.3" onclick="ElemClick('fld_40400014.3');">
[3]<b style="margin: 20px;">RB_SLV_IE_RD</b> (def=0x0)    //    Data read the interrupt enable bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40400016"><details ontoggle="ElemCh('reg_40400016');"><summary>0x40400016<b style="margin: 20px;">R8_SLV_DOUT</b>//   SLV data output register</summary>
<ul>
<li class="content" name="fld_40400016.0" onclick="ElemClick('fld_40400016.0');">
[0:7]<b style="margin: 20px;">SLV_DOUT</b> (def=0x0)    //    SLV data output
</li>
</ul>
</details></li>
<li class="content" name="reg_40400017"><details ontoggle="ElemCh('reg_40400017');"><summary>0x40400017<b style="margin: 20px;">R8_SLV_STATUS</b>//   SLV status output register</summary>
<ul>
<li class="content" name="fld_40400017.0" onclick="ElemClick('fld_40400017.0');">
[0:7]<b style="margin: 20px;">SLV_STATUS</b> (def=0x0)    //    SLV status output
</li>
</ul>
</details></li>
<li class="content" name="reg_40400042"><details ontoggle="ElemCh('reg_40400042');"><summary>0x40400042<b style="margin: 20px;">R8_INT_FLAG_SLV</b>//   SLV interrupt flag register</summary>
<ul>
<li class="content" name="fld_40400042.2" onclick="ElemClick('fld_40400042.2');">
[2]<b style="margin: 20px;">RB_IF_SLV_CMD1</b> (def=0x0)    //    The state of the original SLV address line 1
</li>
<li class="content" name="fld_40400042.3" onclick="ElemClick('fld_40400042.3');">
[3]<b style="margin: 20px;">RB_IF_SLV_CMD1_SYNC</b> (def=0x0)    //    The status of the SLV address line 1 after synchronization
</li>
<li class="content" name="fld_40400042.4" onclick="ElemClick('fld_40400042.4');">
[4]<b style="margin: 20px;">RB_IF_SLV_CMD0</b> (def=0x0)    //    The original SLV command input flag bit
</li>
<li class="content" name="fld_40400042.5" onclick="ElemClick('fld_40400042.5');">
[5]<b style="margin: 20px;">RB_IF_SLV_CMD</b> (def=0x0)    //    The synchronized SLV command input flag bits
</li>
<li class="content" name="fld_40400042.6" onclick="ElemClick('fld_40400042.6');">
[6]<b style="margin: 20px;">RB_IF_SLV_WR</b> (def=0x0)    //    SLV data input interrupt flag bit
</li>
<li class="content" name="fld_40400042.7" onclick="ElemClick('fld_40400042.7');">
[7]<b style="margin: 20px;">RB_IF_SLV_RD</b> (def=0x0)    //    SLV data output interrupt flag bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40400043"><details ontoggle="ElemCh('reg_40400043');"><summary>0x40400043<b style="margin: 20px;">R8_INT_SLV_DIN</b>//   SLV data input register</summary>
<ul>
<li class="content" name="fld_40400043.0" onclick="ElemClick('fld_40400043.0');">
[0:7]<b style="margin: 20px;">INT_SLV_DIN</b> (def=0x0)    //    SLV data input
</li>
</ul>
</details></li>
<li class="content" name="reg_40400180"><details ontoggle="ElemCh('reg_40400180');"><summary>0x40400180<b style="margin: 20px;">R8_DMA_EN_SLV</b>//   SLV DMA enable register</summary>
<ul>
<li class="content" name="fld_40400180.0" onclick="ElemClick('fld_40400180.0');">
[0]<b style="margin: 20px;">RB_DMA_EN_SLV</b> (def=0x0)    //    SLV DMA mode enable control bit
</li>
<li class="content" name="fld_40400180.1" onclick="ElemClick('fld_40400180.1');">
[1]<b style="margin: 20px;">RB_DMA_RESP_IE_SLV</b> (def=0x0)    //    SLV DMA error transmission interrupts enable control bit
</li>
<li class="content" name="fld_40400180.2" onclick="ElemClick('fld_40400180.2');">
[2]<b style="margin: 20px;">RB_DMA_END_IE_SLV</b> (def=0x0)    //    SLV DMA error transmission end enable control bit
</li>
<li class="content" name="fld_40400180.3" onclick="ElemClick('fld_40400180.3');">
[3]<b style="margin: 20px;">RB_DMA_LOOP_EN_SLV</b> (def=0x0)    //    SLV DMA cyclic address mode control bits
</li>
<li class="content" name="fld_40400180.4" onclick="ElemClick('fld_40400180.4');">
[4]<b style="margin: 20px;">RB_DMA_FIFO_OV_IE_SLV</b> (def=0x0)    //    The FIFO full state interrupts the enable bit
</li>
<li class="content" name="fld_40400180.5" onclick="ElemClick('fld_40400180.5');">
[5]<b style="margin: 20px;">RB_DMA_OTHER_IE_SLV</b> (def=0x0)    //    when in compatibility mode, Transmission of non-DMA data state interrupts the enable bit
</li>
<li class="content" name="fld_40400180.6" onclick="ElemClick('fld_40400180.6');">
[6]<b style="margin: 20px;">RB_DMA_WR_8BIT</b> (def=0x0)    //    selection of transfer data length for DMA write operations
</li>
</ul>
</details></li>
<li class="content" name="reg_40400181"><details ontoggle="ElemCh('reg_40400181');"><summary>0x40400181<b style="margin: 20px;">R8_DMA_MODE_CTRL_SLV</b>//   SLV DMA mode control register</summary>
<ul>
<li class="content" name="fld_40400181.6" onclick="ElemClick('fld_40400181.6');">
[6]<b style="margin: 20px;">CMD0_WR_MODE</b> (def=0x0)    //    DMA transfer command word 0 read and write type
</li>
<li class="content" name="fld_40400181.7" onclick="ElemClick('fld_40400181.7');">
[7]<b style="margin: 20px;">CMD1_WR_MODE</b> (def=0x0)    //    DMA transfer command word 1 read and write type
</li>
</ul>
</details></li>
<li class="content" name="reg_40400182"><details ontoggle="ElemCh('reg_40400182');"><summary>0x40400182<b style="margin: 20px;">R8_DMA_MODE_EN_SLV</b>//   SLV DMA mode enable register</summary>
<ul>
<li class="content" name="fld_40400182.0" onclick="ElemClick('fld_40400182.0');">
[0]<b style="margin: 20px;">CMD0_EN</b> (def=0x0)    //    DMA transfer command word 0 control bit
</li>
<li class="content" name="fld_40400182.1" onclick="ElemClick('fld_40400182.1');">
[1]<b style="margin: 20px;">CMD1_EN</b> (def=0x0)    //    DMA transfer command word 1 control bit
</li>
<li class="content" name="fld_40400182.3" onclick="ElemClick('fld_40400182.3');">
[3]<b style="margin: 20px;">DMA_CMD_MODE1</b> (def=0x0)    //    DMA transfer command word mode1
</li>
</ul>
</details></li>
<li class="content" name="reg_40400184"><details ontoggle="ElemCh('reg_40400184');"><summary>0x40400184<b style="margin: 20px;">R8_DMA_INT_FLAG_SLV</b>//   SLV DMA interrupt flag register</summary>
<ul>
<li class="content" name="fld_40400184.0" onclick="ElemClick('fld_40400184.0');">
[0]<b style="margin: 20px;">WR_DMA_END_IF</b> (def=0x0)    //    DMA receive mode transmission end flag bit
</li>
<li class="content" name="fld_40400184.1" onclick="ElemClick('fld_40400184.1');">
[1]<b style="margin: 20px;">WR_DMA_RESP_IF</b> (def=0x0)    //    DMA receive mode transmission error flag bit
</li>
<li class="content" name="fld_40400184.2" onclick="ElemClick('fld_40400184.2');">
[2]<b style="margin: 20px;">RD_DMA_END_IF</b> (def=0x0)    //    DMA occurrence mode transmission end flag bit
</li>
<li class="content" name="fld_40400184.3" onclick="ElemClick('fld_40400184.3');">
[3]<b style="margin: 20px;">RD_DMA_RESP_IF</b> (def=0x0)    //    DMA occurrence mode transmission error flag bit
</li>
<li class="content" name="fld_40400184.4" onclick="ElemClick('fld_40400184.4');">
[4]<b style="margin: 20px;">WR_DMA_OV_IF</b> (def=0x0)    //    input FIFO full flag
</li>
<li class="content" name="fld_40400184.5" onclick="ElemClick('fld_40400184.5');">
[5]<b style="margin: 20px;">WR_OTHER_IF</b> (def=0x0)    //    data are written to the flag bit
</li>
<li class="content" name="fld_40400184.6" onclick="ElemClick('fld_40400184.6');">
[6]<b style="margin: 20px;">DATA_IN_FIFO_EMPTY</b> (def=0x1)    //    Whether DATA_IN_FIFO is empty
</li>
</ul>
</details></li>
<li class="content" name="reg_40400188"><details ontoggle="ElemCh('reg_40400188');"><summary>0x40400188<b style="margin: 20px;">R32_WR_DMA_START_ADDR_SLV</b>//   DMA receive mode start address register</summary>
<ul>
<li class="content" name="fld_40400188.0" onclick="ElemClick('fld_40400188.0');">
[0:17]<b style="margin: 20px;">WR_DMA_START_ADDR_SLV</b> (def=0x0)    //    DMA receive mode start address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040018C"><details ontoggle="ElemCh('reg_4040018C');"><summary>0x4040018C<b style="margin: 20px;">R32_WR_DMA_END_ADDR_SLV</b>//   DMA receive mode end address register</summary>
<ul>
<li class="content" name="fld_4040018C.0" onclick="ElemClick('fld_4040018C.0');">
[0:17]<b style="margin: 20px;">WR_DMA_START_ADDR_SLV</b> (def=0x3FFFF)    //    DMA receive mode end address
</li>
</ul>
</details></li>
<li class="content" name="reg_40400194"><details ontoggle="ElemCh('reg_40400194');"><summary>0x40400194<b style="margin: 20px;">R32_RD_DMA_START_ADDR_SLV</b>//   DMA send mode start address register</summary>
<ul>
<li class="content" name="fld_40400194.0" onclick="ElemClick('fld_40400194.0');">
[0:17]<b style="margin: 20px;">RD_DMA_START_ADDR_SLV</b> (def=0x0)    //    DMA send mode start address
</li>
</ul>
</details></li>
<li class="content" name="reg_40400198"><details ontoggle="ElemCh('reg_40400198');"><summary>0x40400198<b style="margin: 20px;">R32_RD_DMA_END_ADDR_SLV</b>//   DMA send mode end address register</summary>
<ul>
<li class="content" name="fld_40400198.0" onclick="ElemClick('fld_40400198.0');">
[0:17]<b style="margin: 20px;">RD_DMA_START_ADDR_SLV</b> (def=0x3FFFF)    //    DMA send mode end address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040019C"><details ontoggle="ElemCh('reg_4040019C');"><summary>0x4040019C<b style="margin: 20px;">R32_DMA_END_NOW_SLV</b>//   DMA current address register</summary>
<ul>
<li class="content" name="fld_4040019C.0" onclick="ElemClick('fld_4040019C.0');">
[0:17]<b style="margin: 20px;">DMA_NOW_ADDR_SLV</b> (def=0x0)    //    DMA current address
</li>
</ul>
</details></li>
<li class="content" name="reg_404001A0"><details ontoggle="ElemCh('reg_404001A0');"><summary>0x404001A0<b style="margin: 20px;">R8_DMA_CMD0_SLV</b>//   DMA mode command word0 register</summary>
<ul>
<li class="content" name="fld_404001A0.0" onclick="ElemClick('fld_404001A0.0');">
[0:7]<b style="margin: 20px;">DMA_CMD0_SLV</b> (def=0x0)    //    command word required to start DMA mode
</li>
</ul>
</details></li>
<li class="content" name="reg_404001A1"><details ontoggle="ElemCh('reg_404001A1');"><summary>0x404001A1<b style="margin: 20px;">R8_DMA_CMD1_SLV</b>//   DMA mode command word1 register</summary>
<ul>
<li class="content" name="fld_404001A1.0" onclick="ElemClick('fld_404001A1.0');">
[0:7]<b style="margin: 20px;">DMA_CMD1_SLV</b> (def=0x0)    //    command word required to start DMA mode
</li>
</ul>
</details></li>
<li class="content" name="reg_404001A4"><details ontoggle="ElemCh('reg_404001A4');"><summary>0x404001A4<b style="margin: 20px;">R8_SLV_RESET_CMD</b>//   DMA reset the command word register</summary>
<ul>
<li class="content" name="fld_404001A4.0" onclick="ElemClick('fld_404001A4.0');">
[0:7]<b style="margin: 20px;">SLV_RESET_CMD</b> (def=0x5)    //    A global reset is generated upon receipt of this command
</li>
</ul>
</details></li>
<li class="content" name="reg_404001A5"><details ontoggle="ElemCh('reg_404001A5');"><summary>0x404001A5<b style="margin: 20px;">R8_SLV_BUSY</b>//   SLV busy flag register</summary>
<ul>
<li class="content" name="fld_404001A5.0" onclick="ElemClick('fld_404001A5.0');">
[0]<b style="margin: 20px;">SLV_BUSY</b> (def=0x0)    //    SLV busy flag
</li>
</ul>
</details></li>
<li class="content" name="reg_404001B0"><details ontoggle="ElemCh('reg_404001B0');"><summary>0x404001B0<b style="margin: 20px;">R8_OTHER_DATA</b>//   Non-DMA writes to the data register</summary>
<ul>
<li class="content" name="fld_404001B0.0" onclick="ElemClick('fld_404001B0.0');">
[0:7]<b style="margin: 20px;">OTHER_DATA</b> (def=0x0)    //    Non-DMA writes to the data
</li>
</ul>
</details></li>
<li class="content" name="reg_404001B4"><details ontoggle="ElemCh('reg_404001B4');"><summary>0x404001B4<b style="margin: 20px;">R16_DMA_DEC_LEN</b>//   DMA parses length register</summary>
<ul>
<li class="content" name="fld_404001B4.0" onclick="ElemClick('fld_404001B4.0');">
[0:15]<b style="margin: 20px;">DMA_DEC_LEN</b> (def=0x0)    //    parse the resulting DMA length
</li>
</ul>
</details></li>
<li class="content" name="reg_404001B6"><details ontoggle="ElemCh('reg_404001B6');"><summary>0x404001B6<b style="margin: 20px;">R16_DMA_DEC_OFFSET</b>//   DMA resolves the offset address register</summary>
<ul>
<li class="content" name="fld_404001B6.0" onclick="ElemClick('fld_404001B6.0');">
[0:15]<b style="margin: 20px;">DMA_DEC_OFFSET</b> (def=0x0)    //    Resolved DMA address offset
</li>
</ul>
</details></li>
<li class="content" name="reg_40400080"><details ontoggle="ElemCh('reg_40400080');"><summary>0x40400080<b style="margin: 20px;">R32_PA_DIR</b>//   GPIO PA I/O direction</summary>
<ul>
<li class="content" name="fld_40400080.0" onclick="ElemClick('fld_40400080.0');">
[0:21]<b style="margin: 20px;">PA_DIR</b> (def=0x0)    //    GPIO PA I/O direction
</li>
</ul>
</details></li>
<li class="content" name="reg_40400084"><details ontoggle="ElemCh('reg_40400084');"><summary>0x40400084<b style="margin: 20px;">R32_PA_PIN</b>//   GPIO PA input</summary>
<ul>
<li class="content" name="fld_40400084.0" onclick="ElemClick('fld_40400084.0');">
[0:21]<b style="margin: 20px;">PA_PIN</b> (def=0x0)    //    GPIO PA input
</li>
</ul>
</details></li>
<li class="content" name="reg_40400088"><details ontoggle="ElemCh('reg_40400088');"><summary>0x40400088<b style="margin: 20px;">R32_PA_OUT</b>//   GPIO PA output</summary>
<ul>
<li class="content" name="fld_40400088.0" onclick="ElemClick('fld_40400088.0');">
[0:21]<b style="margin: 20px;">PA_OUT</b> (def=0x0)    //    GPIO PA output
</li>
</ul>
</details></li>
<li class="content" name="reg_4040008C"><details ontoggle="ElemCh('reg_4040008C');"><summary>0x4040008C<b style="margin: 20px;">R32_PA_CLR</b>//   GPIO PA clear output</summary>
<ul>
<li class="content" name="fld_4040008C.0" onclick="ElemClick('fld_4040008C.0');">
[0:21]<b style="margin: 20px;">PA_CLR</b> (def=0x0)    //    GPIO PA clear output
</li>
</ul>
</details></li>
<li class="content" name="reg_40400090"><details ontoggle="ElemCh('reg_40400090');"><summary>0x40400090<b style="margin: 20px;">R32_PA_PU</b>//   GPIO PA pullup resistance enable</summary>
<ul>
<li class="content" name="fld_40400090.0" onclick="ElemClick('fld_40400090.0');">
[0:21]<b style="margin: 20px;">PA_PU</b> (def=0x0)    //    GPIO PA pullup resistance enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40400094"><details ontoggle="ElemCh('reg_40400094');"><summary>0x40400094<b style="margin: 20px;">R32_PA_PD</b>//   GPIO PA output open-drain_input pulldown resistance enable</summary>
<ul>
<li class="content" name="fld_40400094.0" onclick="ElemClick('fld_40400094.0');">
[0:21]<b style="margin: 20px;">PA_PD</b> (def=0x0)    //    GPIO PA output open-drain_input pulldown resistance enable
</li>
</ul>
</details></li>
<li class="content" name="reg_404000A0"><details ontoggle="ElemCh('reg_404000A0');"><summary>0x404000A0<b style="margin: 20px;">R32_PB_DIR</b>//   GPIO PB I/O direction</summary>
<ul>
<li class="content" name="fld_404000A0.24" onclick="ElemClick('fld_404000A0.24');">
[24]<b style="margin: 20px;">USB_DM_DIR</b> (def=0x0)    //    Pin current intput/output direction control domain
</li>
<li class="content" name="fld_404000A0.23" onclick="ElemClick('fld_404000A0.23');">
[23]<b style="margin: 20px;">USB_DP_DIR</b> (def=0x0)    //    Pin current intput/output direction control domain
</li>
<li class="content" name="fld_404000A0.0" onclick="ElemClick('fld_404000A0.0');">
[0:22]<b style="margin: 20px;">PB_DIR</b> (def=0x0)    //    GPIO PB I/O direction
</li>
</ul>
</details></li>
<li class="content" name="reg_404000A4"><details ontoggle="ElemCh('reg_404000A4');"><summary>0x404000A4<b style="margin: 20px;">R32_PB_PIN</b>//   GPIO PB input</summary>
<ul>
<li class="content" name="fld_404000A4.24" onclick="ElemClick('fld_404000A4.24');">
[24]<b style="margin: 20px;">USB_UDM_IN</b> (def=0x0)    //    Pin intput level status
</li>
<li class="content" name="fld_404000A4.23" onclick="ElemClick('fld_404000A4.23');">
[23]<b style="margin: 20px;">USB_UDP_IN</b> (def=0x0)    //    Pin intput level status
</li>
<li class="content" name="fld_404000A4.0" onclick="ElemClick('fld_404000A4.0');">
[0:22]<b style="margin: 20px;">PB_PIN</b> (def=0x0)    //    GPIO PB input level status
</li>
</ul>
</details></li>
<li class="content" name="reg_404000A8"><details ontoggle="ElemCh('reg_404000A8');"><summary>0x404000A8<b style="margin: 20px;">R32_PB_OUT</b>//   GPIO PB output</summary>
<ul>
<li class="content" name="fld_404000A8.24" onclick="ElemClick('fld_404000A8.24');">
[24]<b style="margin: 20px;">USB_UDM_OUT</b> (def=0x0)    //    Pin output level status
</li>
<li class="content" name="fld_404000A8.23" onclick="ElemClick('fld_404000A8.23');">
[23]<b style="margin: 20px;">USB_UDP_OUT</b> (def=0x0)    //    Pin output level status
</li>
<li class="content" name="fld_404000A8.0" onclick="ElemClick('fld_404000A8.0');">
[0:22]<b style="margin: 20px;">PB_OUT</b> (def=0x0)    //    GPIO PB output level status
</li>
</ul>
</details></li>
<li class="content" name="reg_404000AC"><details ontoggle="ElemCh('reg_404000AC');"><summary>0x404000AC<b style="margin: 20px;">R32_PB_CLR</b>//   GPIO PB clear output</summary>
<ul>
<li class="content" name="fld_404000AC.0" onclick="ElemClick('fld_404000AC.0');">
[0:22]<b style="margin: 20px;">PB_CLR</b> (def=0x0)    //    GPIO PB clear output
</li>
</ul>
</details></li>
<li class="content" name="reg_404000B0"><details ontoggle="ElemCh('reg_404000B0');"><summary>0x404000B0<b style="margin: 20px;">R32_PB_PU</b>//   GPIO PB pullup resistance enable</summary>
<ul>
<li class="content" name="fld_404000B0.24" onclick="ElemClick('fld_404000B0.24');">
[24]<b style="margin: 20px;">USB_UDM_PU</b> (def=0x0)    //    Pin pull-up function enable /close control bit
</li>
<li class="content" name="fld_404000B0.23" onclick="ElemClick('fld_404000B0.23');">
[23]<b style="margin: 20px;">USB_UDP_PU</b> (def=0x0)    //    Pin pull-up function enable /close control bit
</li>
<li class="content" name="fld_404000B0.0" onclick="ElemClick('fld_404000B0.0');">
[0:22]<b style="margin: 20px;">PB_PU</b> (def=0x0)    //    GPIO PB pull-up resistance enable
</li>
</ul>
</details></li>
<li class="content" name="reg_404000B4"><details ontoggle="ElemCh('reg_404000B4');"><summary>0x404000B4<b style="margin: 20px;">R32_PB_PD</b>//   GPIO PB output open-drain_input pulldown resistance enable</summary>
<ul>
<li class="content" name="fld_404000B4.24" onclick="ElemClick('fld_404000B4.24');">
[24]<b style="margin: 20px;">USB_UDM_PD</b> (def=0x0)    //    Pin function enable /close control bit
</li>
<li class="content" name="fld_404000B4.23" onclick="ElemClick('fld_404000B4.23');">
[23]<b style="margin: 20px;">USB_UDP_PD</b> (def=0x0)    //    Pin function enable /close control bit
</li>
<li class="content" name="fld_404000B4.0" onclick="ElemClick('fld_404000B4.0');">
[0:22]<b style="margin: 20px;">PB_PD</b> (def=0x0)    //    GPIO PB output open-drain_input pulldown resistance enable
</li>
</ul>
</details></li>
<li class="content" name="reg_404000C0"><details ontoggle="ElemCh('reg_404000C0');"><summary>0x404000C0<b style="margin: 20px;">R32_PD_DIR</b>//   GPIO PD I/O direction</summary>
<ul>
<li class="content" name="fld_404000C0.0" onclick="ElemClick('fld_404000C0.0');">
[0:31]<b style="margin: 20px;">PD_DIR</b> (def=0x0)    //    GPIO PD I/O direction
</li>
</ul>
</details></li>
<li class="content" name="reg_404000C4"><details ontoggle="ElemCh('reg_404000C4');"><summary>0x404000C4<b style="margin: 20px;">R32_PD_PIN</b>//   GPIO PD input</summary>
<ul>
<li class="content" name="fld_404000C4.0" onclick="ElemClick('fld_404000C4.0');">
[0:31]<b style="margin: 20px;">PD_PIN</b> (def=0x0)    //    GPIO PD input
</li>
</ul>
</details></li>
<li class="content" name="reg_404000C8"><details ontoggle="ElemCh('reg_404000C8');"><summary>0x404000C8<b style="margin: 20px;">R32_PD_OUT</b>//   GPIO PD output</summary>
<ul>
<li class="content" name="fld_404000C8.0" onclick="ElemClick('fld_404000C8.0');">
[0:31]<b style="margin: 20px;">PD_OUT</b> (def=0x0)    //    GPIO PD output
</li>
</ul>
</details></li>
<li class="content" name="reg_404000D0"><details ontoggle="ElemCh('reg_404000D0');"><summary>0x404000D0<b style="margin: 20px;">R32_PD_PU</b>//   GPIO PD pullup resistance enable</summary>
<ul>
<li class="content" name="fld_404000D0.0" onclick="ElemClick('fld_404000D0.0');">
[0:31]<b style="margin: 20px;">PD_PU</b> (def=0x0)    //    GPIO PD pullup resistance enable
</li>
</ul>
</details></li>
<li class="content" name="reg_404000D4"><details ontoggle="ElemCh('reg_404000D4');"><summary>0x404000D4<b style="margin: 20px;">R32_PD_PD</b>//   GPIO PD output open-drain_input pulldown resistance enable</summary>
<ul>
<li class="content" name="fld_404000D4.0" onclick="ElemClick('fld_404000D4.0');">
[0:31]<b style="margin: 20px;">PD_PD</b> (def=0x0)    //    GPIO PD output open-drain_input pulldown resistance enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4040016E"><details ontoggle="ElemCh('reg_4040016E');"><summary>0x4040016E<b style="margin: 20px;">R8_ADC_GPIO_MODE</b>//   ADC port mode configuration register</summary>
<ul>
<li class="content" name="fld_4040016E.0" onclick="ElemClick('fld_4040016E.0');">
[0:6]<b style="margin: 20px;">ADC_GPIO_MODE</b> (def=0x7F)    //    ADC external channel input mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40400050"><details ontoggle="ElemCh('reg_40400050');"><summary>0x40400050<b style="margin: 20px;">R32_INT_STATUS_PA</b>//   The interrupt status register at the PA port</summary>
<ul>
<li class="content" name="fld_40400050.7" onclick="ElemClick('fld_40400050.7');">
[7]<b style="margin: 20px;">VIO_PWD_IF</b> (def=0x0)    //    VIO power down interrupt flag bit
</li>
<li class="content" name="fld_40400050.8" onclick="ElemClick('fld_40400050.8');">
[8:21]<b style="margin: 20px;">PA</b> (def=0x0)    //    The interrupt status bit of the PA port
</li>
</ul>
</details></li>
<li class="content" name="reg_40400054"><details ontoggle="ElemCh('reg_40400054');"><summary>0x40400054<b style="margin: 20px;">R32_INT_ENABLE_PA</b>//   The interrupt enable register at the PA port</summary>
<ul>
<li class="content" name="fld_40400054.8" onclick="ElemClick('fld_40400054.8');">
[8:21]<b style="margin: 20px;">PA</b> (def=0x0)    //    The interrupt enable bit of the PA port
</li>
</ul>
</details></li>
<li class="content" name="reg_40400058"><details ontoggle="ElemCh('reg_40400058');"><summary>0x40400058<b style="margin: 20px;">R32_INT_MODE_PA</b>//   The interrupt mode register at the PA port</summary>
<ul>
<li class="content" name="fld_40400058.8" onclick="ElemClick('fld_40400058.8');">
[8:21]<b style="margin: 20px;">PA</b> (def=0x0)    //    The interrupt mode bit of the PA port
</li>
</ul>
</details></li>
<li class="content" name="reg_4040005C"><details ontoggle="ElemCh('reg_4040005C');"><summary>0x4040005C<b style="margin: 20px;">R32_INT_POLAR_PA</b>//   The interrupt polar register at the PA port</summary>
<ul>
<li class="content" name="fld_4040005C.8" onclick="ElemClick('fld_4040005C.8');">
[8:21]<b style="margin: 20px;">PA</b> (def=0x0)    //    The interrupt polar bit of the PA port
</li>
</ul>
</details></li>
<li class="content" name="reg_40400060"><details ontoggle="ElemCh('reg_40400060');"><summary>0x40400060<b style="margin: 20px;">R32_INT_STATUS_PB</b>//   The interrupt status register at the PB port</summary>
<ul>
<li class="content" name="fld_40400060.0" onclick="ElemClick('fld_40400060.0');">
[0:22]<b style="margin: 20px;">PB</b> (def=0x0)    //    The interrupt status bit of the PB port
</li>
</ul>
</details></li>
<li class="content" name="reg_40400064"><details ontoggle="ElemCh('reg_40400064');"><summary>0x40400064<b style="margin: 20px;">R32_INT_ENABLE_PB</b>//   The interrupt enable register at the PB port</summary>
<ul>
<li class="content" name="fld_40400064.0" onclick="ElemClick('fld_40400064.0');">
[0:22]<b style="margin: 20px;">PB</b> (def=0x0)    //    The interrupt enable bit of the PB port
</li>
</ul>
</details></li>
<li class="content" name="reg_40400068"><details ontoggle="ElemCh('reg_40400068');"><summary>0x40400068<b style="margin: 20px;">R32_INT_MODE_PB</b>//   The interrupt mode register at the PB port</summary>
<ul>
<li class="content" name="fld_40400068.0" onclick="ElemClick('fld_40400068.0');">
[0:22]<b style="margin: 20px;">PB</b> (def=0x0)    //    The interrupt mode bit of the PB port
</li>
</ul>
</details></li>
<li class="content" name="reg_4040006C"><details ontoggle="ElemCh('reg_4040006C');"><summary>0x4040006C<b style="margin: 20px;">R32_INT_POLAR_PB</b>//   The interrupt polar register at the PB port</summary>
<ul>
<li class="content" name="fld_4040006C.0" onclick="ElemClick('fld_4040006C.0');">
[0:22]<b style="margin: 20px;">PB</b> (def=0x0)    //    The interrupt polar bit of the PB port
</li>
</ul>
</details></li>
<li class="content" name="reg_40400070"><details ontoggle="ElemCh('reg_40400070');"><summary>0x40400070<b style="margin: 20px;">R32_INT_STATUS_PD</b>//   The interrupt status register at the PA port</summary>
<ul>
<li class="content" name="fld_40400070.24" onclick="ElemClick('fld_40400070.24');">
[24:31]<b style="margin: 20px;">PD_24_31</b> (def=0x0)    //    The interrupt status bit of the PD port
</li>
<li class="content" name="fld_40400070.0" onclick="ElemClick('fld_40400070.0');">
[0:7]<b style="margin: 20px;">PD_0_7</b> (def=0x0)    //    The interrupt status bit of the PD port
</li>
</ul>
</details></li>
<li class="content" name="reg_40400074"><details ontoggle="ElemCh('reg_40400074');"><summary>0x40400074<b style="margin: 20px;">R32_INT_ENABLE_PD</b>//   The interrupt enable register at the PD port</summary>
<ul>
<li class="content" name="fld_40400074.24" onclick="ElemClick('fld_40400074.24');">
[24:31]<b style="margin: 20px;">PD_24_31</b> (def=0x0)    //    The interrupt enable bit of the PD port
</li>
<li class="content" name="fld_40400074.0" onclick="ElemClick('fld_40400074.0');">
[0:7]<b style="margin: 20px;">PD_0_7</b> (def=0x0)    //    The interrupt enable bit of the PD port
</li>
</ul>
</details></li>
<li class="content" name="reg_40400078"><details ontoggle="ElemCh('reg_40400078');"><summary>0x40400078<b style="margin: 20px;">R32_INT_MODE_PD</b>//   The interrupt mode register at the PD port</summary>
<ul>
<li class="content" name="fld_40400078.24" onclick="ElemClick('fld_40400078.24');">
[24:31]<b style="margin: 20px;">PD_24_31</b> (def=0x0)    //    The interrupt mode bit of the PD port
</li>
<li class="content" name="fld_40400078.0" onclick="ElemClick('fld_40400078.0');">
[0:7]<b style="margin: 20px;">PD_0_7</b> (def=0x0)    //    The interrupt mode bit of the PD port
</li>
</ul>
</details></li>
<li class="content" name="reg_4040007C"><details ontoggle="ElemCh('reg_4040007C');"><summary>0x4040007C<b style="margin: 20px;">R32_INT_POLAR_PD</b>//   The interrupt polar register at the PD port</summary>
<ul>
<li class="content" name="fld_4040007C.24" onclick="ElemClick('fld_4040007C.24');">
[24:31]<b style="margin: 20px;">PD_24_31</b> (def=0x0)    //    The interrupt polar bit of the PD port
</li>
<li class="content" name="fld_4040007C.0" onclick="ElemClick('fld_4040007C.0');">
[0:7]<b style="margin: 20px;">PD_0_7</b> (def=0x0)    //    The interrupt polar bit of the PD port
</li>
</ul>
</details></li>
<li class="content" name="reg_40400140"><details ontoggle="ElemCh('reg_40400140');"><summary>0x40400140<b style="margin: 20px;">R32_AFIO_PCFR1</b>//   AF remap and debug I/O configuration register (AFIO_PCFR1)</summary>
<ul>
<li class="content" name="fld_40400140.30" onclick="ElemClick('fld_40400140.30');">
[30:31]<b style="margin: 20px;">LINK_LED_RM</b> (def=0x0)    //    LINK LED remapping
</li>
<li class="content" name="fld_40400140.28" onclick="ElemClick('fld_40400140.28');">
[28:29]<b style="margin: 20px;">SLV_RW_RM</b> (def=0x0)    //    SLV remapping
</li>
<li class="content" name="fld_40400140.26" onclick="ElemClick('fld_40400140.26');">
[26:27]<b style="margin: 20px;">SLV_DATA_RM</b> (def=0x0)    //    SLV data remapping
</li>
<li class="content" name="fld_40400140.24" onclick="ElemClick('fld_40400140.24');">
[24:25]<b style="margin: 20px;">SLV_ADDR1_RM</b> (def=0x0)    //    SLV address1 remapping
</li>
<li class="content" name="fld_40400140.22" onclick="ElemClick('fld_40400140.22');">
[22:23]<b style="margin: 20px;">SLV_ADDR_RM</b> (def=0x0)    //    SLV command data selection input pin remapping
</li>
<li class="content" name="fld_40400140.20" onclick="ElemClick('fld_40400140.20');">
[20:21]<b style="margin: 20px;">SLV_CS_RM</b> (def=0x0)    //    SLV piece selection pin remapping
</li>
<li class="content" name="fld_40400140.18" onclick="ElemClick('fld_40400140.18');">
[18:19]<b style="margin: 20px;">SLV_INTERRUPT_RM</b> (def=0x0)    //    SLV interrupt pin remapping
</li>
<li class="content" name="fld_40400140.16" onclick="ElemClick('fld_40400140.16');">
[16:17]<b style="margin: 20px;">I2C_RM</b> (def=0x0)    //    I2C remapping
</li>
<li class="content" name="fld_40400140.14" onclick="ElemClick('fld_40400140.14');">
[14:15]<b style="margin: 20px;">UART2_MODEM_RM</b> (def=0x0)    //    UART2 MODEM remapping
</li>
<li class="content" name="fld_40400140.12" onclick="ElemClick('fld_40400140.12');">
[12:13]<b style="margin: 20px;">UART1_MODEM_RM</b> (def=0x0)    //    UART1 MODEM remapping
</li>
<li class="content" name="fld_40400140.10" onclick="ElemClick('fld_40400140.10');">
[10:11]<b style="margin: 20px;">UART0_MODEM_RM</b> (def=0x0)    //    UART0 MODEM remapping
</li>
<li class="content" name="fld_40400140.8" onclick="ElemClick('fld_40400140.8');">
[8:9]<b style="margin: 20px;">UART3_RM</b> (def=0x0)    //    UART3 remapping
</li>
<li class="content" name="fld_40400140.6" onclick="ElemClick('fld_40400140.6');">
[6:7]<b style="margin: 20px;">UART2_RM</b> (def=0x0)    //    UART2 remapping
</li>
<li class="content" name="fld_40400140.4" onclick="ElemClick('fld_40400140.4');">
[4:5]<b style="margin: 20px;">UART1_RM</b> (def=0x0)    //    UART1 remapping
</li>
<li class="content" name="fld_40400140.2" onclick="ElemClick('fld_40400140.2');">
[2:3]<b style="margin: 20px;">UART0_RM</b> (def=0x0)    //    UART0 remapping
</li>
<li class="content" name="fld_40400140.0" onclick="ElemClick('fld_40400140.0');">
[0:1]<b style="margin: 20px;">SPI0_RM</b> (def=0x0)    //    SPI0 remapping
</li>
</ul>
</details></li>
<li class="content" name="reg_40400160"><details ontoggle="ElemCh('reg_40400160');"><summary>0x40400160<b style="margin: 20px;">R32_AFIO_PCFR2</b>//   AF remap and debug I/O configuration register (AFIO_PCFR2)</summary>
<ul>
<li class="content" name="fld_40400160.18" onclick="ElemClick('fld_40400160.18');">
[18:19]<b style="margin: 20px;">UART3_MODEM</b> (def=0x0)    //    UART3 MODEM remapping
</li>
<li class="content" name="fld_40400160.16" onclick="ElemClick('fld_40400160.16');">
[16:17]<b style="margin: 20px;">TNOW3_RM</b> (def=0x0)    //    TNOW3 remapping
</li>
<li class="content" name="fld_40400160.14" onclick="ElemClick('fld_40400160.14');">
[14:15]<b style="margin: 20px;">TNOW2_RM</b> (def=0x0)    //    TNOW2 remapping
</li>
<li class="content" name="fld_40400160.12" onclick="ElemClick('fld_40400160.12');">
[12:13]<b style="margin: 20px;">TNOW1_RM</b> (def=0x0)    //    TNOW1 remapping
</li>
<li class="content" name="fld_40400160.10" onclick="ElemClick('fld_40400160.10');">
[10:11]<b style="margin: 20px;">TNOW0_RM</b> (def=0x0)    //    TNOW0 remapping
</li>
<li class="content" name="fld_40400160.8" onclick="ElemClick('fld_40400160.8');">
[8:9]<b style="margin: 20px;">SPI1_RM</b> (def=0x0)    //    UART3 remapping
</li>
<li class="content" name="fld_40400160.6" onclick="ElemClick('fld_40400160.6');">
[6]<b style="margin: 20px;">BUSY_RM</b> (def=0x0)    //    BUSY remapping
</li>
<li class="content" name="fld_40400160.5" onclick="ElemClick('fld_40400160.5');">
[5]<b style="margin: 20px;">TIMER1_RM</b> (def=0x0)    //    TIMER1 remapping
</li>
<li class="content" name="fld_40400160.4" onclick="ElemClick('fld_40400160.4');">
[4]<b style="margin: 20px;">TIMER0_RM</b> (def=0x0)    //    TIMER0 remapping
</li>
<li class="content" name="fld_40400160.2" onclick="ElemClick('fld_40400160.2');">
[2:3]<b style="margin: 20px;">RST_RM</b> (def=0x0)    //    reset pin remapping
</li>
<li class="content" name="fld_40400160.0" onclick="ElemClick('fld_40400160.0');">
[0:1]<b style="margin: 20px;">ACT_LED_RM</b> (def=0x0)    //    active led remapping
</li>
</ul>
</details></li>
<li class="content" name="reg_40400144"><details ontoggle="ElemCh('reg_40400144');"><summary>0x40400144<b style="margin: 20px;">R32_EXTEN_CTLR0</b>//   Configure the extended control register 0</summary>
<ul>
<li class="content" name="fld_40400144.30" onclick="ElemClick('fld_40400144.30');">
[30]<b style="margin: 20px;">CORE_PROT_STATUS</b> (def=0x0)    //    Core protected moed status bit
</li>
<li class="content" name="fld_40400144.29" onclick="ElemClick('fld_40400144.29');">
[29]<b style="margin: 20px;">ETH_PLL_RDY</b> (def=0x0)    //    ETH PLL ready flag bit
</li>
<li class="content" name="fld_40400144.28" onclick="ElemClick('fld_40400144.28');">
[28]<b style="margin: 20px;">USB_PLL_RDY</b> (def=0x0)    //    USB PLL ready flag bit
</li>
<li class="content" name="fld_40400144.25" onclick="ElemClick('fld_40400144.25');">
[25]<b style="margin: 20px;">CORE_HALT_INT_EN</b> (def=0x0)    //    Kernel error interrupt enabled
</li>
<li class="content" name="fld_40400144.24" onclick="ElemClick('fld_40400144.24');">
[24]<b style="margin: 20px;">RST_DLEAY_EN</b> (def=0x0)    //    reset time extension control bit
</li>
<li class="content" name="fld_40400144.22" onclick="ElemClick('fld_40400144.22');">
[22]<b style="margin: 20px;">USBPLLON</b> (def=0x1)    //    USBPLL clock enable bit
</li>
<li class="content" name="fld_40400144.21" onclick="ElemClick('fld_40400144.21');">
[21]<b style="margin: 20px;">FLASH_PRE_EN</b> (def=0x0)    //    flash clock pre-divisor enable
</li>
<li class="content" name="fld_40400144.19" onclick="ElemClick('fld_40400144.19');">
[19]<b style="margin: 20px;">ETHRST</b> (def=0x1)    //    ethernet reset control
</li>
<li class="content" name="fld_40400144.17" onclick="ElemClick('fld_40400144.17');">
[17]<b style="margin: 20px;">DIG_ETH_PHY_RST</b> (def=0x1)    //    ethernet phy digital module reset control
</li>
<li class="content" name="fld_40400144.16" onclick="ElemClick('fld_40400144.16');">
[16]<b style="margin: 20px;">ANA_ETH_PHY_RST</b> (def=0x1)    //    ethernet phy analog module reset control
</li>
<li class="content" name="fld_40400144.14" onclick="ElemClick('fld_40400144.14');">
[14:15]<b style="margin: 20px;">USBPLLMUL</b> (def=0x3)    //    USBPLL input clock frequency multiplication factor
</li>
<li class="content" name="fld_40400144.13" onclick="ElemClick('fld_40400144.13');">
[13]<b style="margin: 20px;">RST_CMD_EN</b> (def=0x0)    //    global reset enabled
</li>
<li class="content" name="fld_40400144.12" onclick="ElemClick('fld_40400144.12');">
[12]<b style="margin: 20px;">BUSY_EN</b> (def=0x0)    //    the busy signal output of spi and slv enabled
</li>
<li class="content" name="fld_40400144.11" onclick="ElemClick('fld_40400144.11');">
[11]<b style="margin: 20px;">TNOW3_EN</b> (def=0x0)    //    the TNOW signal output of the UART3 is enabled
</li>
<li class="content" name="fld_40400144.10" onclick="ElemClick('fld_40400144.10');">
[10]<b style="margin: 20px;">TNOW2_EN</b> (def=0x0)    //    the TNOW signal output of the UART2 is enabled
</li>
<li class="content" name="fld_40400144.9" onclick="ElemClick('fld_40400144.9');">
[9]<b style="margin: 20px;">TNOW1_EN</b> (def=0x0)    //    the TNOW signal output of the UART1 is enabled
</li>
<li class="content" name="fld_40400144.8" onclick="ElemClick('fld_40400144.8');">
[8]<b style="margin: 20px;">TNOW0_EN</b> (def=0x0)    //    the TNOW signal output of the UART0 is enabled
</li>
<li class="content" name="fld_40400144.7" onclick="ElemClick('fld_40400144.7');">
[7]<b style="margin: 20px;">SW</b> (def=0x0)    //    select the systemitem clock source
</li>
<li class="content" name="fld_40400144.5" onclick="ElemClick('fld_40400144.5');">
[5:6]<b style="margin: 20px;">USBPLLSRC</b> (def=0x3)    //    USBPLL reference clock source
</li>
<li class="content" name="fld_40400144.0" onclick="ElemClick('fld_40400144.0');">
[0]<b style="margin: 20px;">SW_CFG</b> (def=0x1)    //    Serial wire JTAG configuration
</li>
</ul>
</details></li>
<li class="content" name="reg_40400154"><details ontoggle="ElemCh('reg_40400154');"><summary>0x40400154<b style="margin: 20px;">R32_EXTEN_CTLR1</b>//   Configure the extended control register 1</summary>
<ul>
<li class="content" name="fld_40400154.23" onclick="ElemClick('fld_40400154.23');">
[23]<b style="margin: 20px;">VIO_PWN_INT_EN</b> (def=0x0)    //    Enables an outage when the VIO power is down
</li>
<li class="content" name="fld_40400154.22" onclick="ElemClick('fld_40400154.22');">
[22]<b style="margin: 20px;">VIO_PWN_RST_EN</b> (def=0x0)    //    Enable system reset when the VIO power is down
</li>
<li class="content" name="fld_40400154.21" onclick="ElemClick('fld_40400154.21');">
[21]<b style="margin: 20px;">VIO_PWN_IO_EN</b> (def=0x0)    //    Enable the IO port of the peripheral to input a high level when the VIO power is down
</li>
<li class="content" name="fld_40400154.20" onclick="ElemClick('fld_40400154.20');">
[20]<b style="margin: 20px;">LDO_SLP_EN</b> (def=0x1)    //    Enable the LDO to go into sleep mode when the VIO power is down
</li>
<li class="content" name="fld_40400154.19" onclick="ElemClick('fld_40400154.19');">
[19]<b style="margin: 20px;">CLKSEL</b> (def=0x0)    //    Clock signal selection
</li>
<li class="content" name="fld_40400154.15" onclick="ElemClick('fld_40400154.15');">
[15]<b style="margin: 20px;">HSE_STATUS</b> (def=0x0)    //    External crystal current level status
</li>
<li class="content" name="fld_40400154.7" onclick="ElemClick('fld_40400154.7');">
[7]<b style="margin: 20px;">VIO_RDY</b> (def=0x0)    //    VIO status
</li>
<li class="content" name="fld_40400154.6" onclick="ElemClick('fld_40400154.6');">
[6]<b style="margin: 20px;">HSION</b> (def=0x1)    //    Internal High Speed clock enable
</li>
<li class="content" name="fld_40400154.5" onclick="ElemClick('fld_40400154.5');">
[5]<b style="margin: 20px;">HSEON</b> (def=0x0)    //    External High Speed clock enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4040016C"><details ontoggle="ElemCh('reg_4040016C');"><summary>0x4040016C<b style="margin: 20px;">R32_EXTEN_CTLR2</b>//   Configure the extended control register 2</summary>
<ul>
<li class="content" name="fld_4040016C.25" onclick="ElemClick('fld_4040016C.25');">
[25]<b style="margin: 20px;">XIXO_GPIO_EN</b> (def=0x0)    //    XI/XO pin open-drain_ouput control bit
</li>
<li class="content" name="fld_4040016C.24" onclick="ElemClick('fld_4040016C.24');">
[24]<b style="margin: 20px;">XO_OE</b> (def=0x0)    //    XO ouput enable bit
</li>
<li class="content" name="fld_4040016C.23" onclick="ElemClick('fld_4040016C.23');">
[23]<b style="margin: 20px;">XI_OE</b> (def=0x0)    //    XI ouput enable bit
</li>
<li class="content" name="fld_4040016C.1" onclick="ElemClick('fld_4040016C.1');">
[1]<b style="margin: 20px;">USBPD_IN_HVT1</b> (def=0x0)    //    PD PIN PB19 high threshold input mode
</li>
<li class="content" name="fld_4040016C.0" onclick="ElemClick('fld_4040016C.0');">
[0]<b style="margin: 20px;">USBPD_IN_HVT0</b> (def=0x0)    //    PD PIN PB18 high threshold input mode
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40400000.28" onclick="ElemClick('isr_40400000.28');">[28]  <b>PA</b>    //    PA external interrupt</li>
<li class="content" name="isr_40400000.29" onclick="ElemClick('isr_40400000.29');">[29]  <b>PB</b>    //    PB external interrupt</li>
<li class="content" name="isr_40400000.30" onclick="ElemClick('isr_40400000.30');">[30]  <b>PD</b>    //    PD external interrupt</li>
<li class="content" name="isr_40400000.32" onclick="ElemClick('isr_40400000.32');">[32]  <b>SLV</b>    //    SLV global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40408000"><details ontoggle="ElemCh('per_40408000');"><summary>0x40408000<b style="margin: 20px;">TIMER0</b>// TMR0 register</summary>
<ul>
<li class="content" name="reg_40408000"><details ontoggle="ElemCh('reg_40408000');"><summary>0x40408000<b style="margin: 20px;">R8_TMR0_CTRL_MOD</b>//   TMR0 mode control</summary>
<ul>
<li class="content" name="fld_40408000.0" onclick="ElemClick('fld_40408000.0');">
[0]<b style="margin: 20px;">RB_TMR_MODE_IN</b> (def=0x0)    //    timer in mode
</li>
<li class="content" name="fld_40408000.1" onclick="ElemClick('fld_40408000.1');">
[1]<b style="margin: 20px;">RB_TMR_ALL_CLEAR</b> (def=0x1)    //    force clear timer FIFO and count
</li>
<li class="content" name="fld_40408000.2" onclick="ElemClick('fld_40408000.2');">
[2]<b style="margin: 20px;">RB_TMR_COUNT_EN</b> (def=0x0)    //    timer count enable
</li>
<li class="content" name="fld_40408000.3" onclick="ElemClick('fld_40408000.3');">
[3]<b style="margin: 20px;">RB_TMR_OUT_EN</b> (def=0x0)    //    timer output enable
</li>
<li class="content" name="fld_40408000.4" onclick="ElemClick('fld_40408000.4');">
[4]<b style="margin: 20px;">RB_TMR_OUT_POLAR_RB_TMR_CAT_WIDTH</b> (def=0x0)    //    timer PWM output polarity / Capture pulse width
</li>
<li class="content" name="fld_40408000.5" onclick="ElemClick('fld_40408000.5');">
[5]<b style="margin: 20px;">RB_TMR_MODE_NRZI</b> (def=0x0)    //    timer serial codec mode
</li>
<li class="content" name="fld_40408000.6" onclick="ElemClick('fld_40408000.6');">
[6:7]<b style="margin: 20px;">RB_TMR_PWM_REPEAT_RB_TMR_CATCH_EDGE</b> (def=0x0)    //    timer PWM repeat mode / timer capture edge mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40408001"><details ontoggle="ElemCh('reg_40408001');"><summary>0x40408001<b style="margin: 20px;">R8_TMR0_CTRL_DMA</b>//   TMR0 DMA control register</summary>
<ul>
<li class="content" name="fld_40408001.2" onclick="ElemClick('fld_40408001.2');">
[2]<b style="margin: 20px;">RB_TMR_DMA_LOOP</b> (def=0x0)    //    DMA address round-robin mode enabled
</li>
<li class="content" name="fld_40408001.1" onclick="ElemClick('fld_40408001.1');">
[1]<b style="margin: 20px;">RB_TMR_DMA_BURST</b> (def=0x0)    //    DMA burst operation
</li>
<li class="content" name="fld_40408001.0" onclick="ElemClick('fld_40408001.0');">
[0]<b style="margin: 20px;">RB_TMR_DMA_ENABLE</b> (def=0x0)    //    DMA function enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40408002"><details ontoggle="ElemCh('reg_40408002');"><summary>0x40408002<b style="margin: 20px;">R8_TMR0_INTER_EN</b>//   TMR0 interrupt enable</summary>
<ul>
<li class="content" name="fld_40408002.0" onclick="ElemClick('fld_40408002.0');">
[0]<b style="margin: 20px;">RB_TMR_IE_CYC_END</b> (def=0x0)    //    enable interrupt for timer capture count timeout or PWM cycle end
</li>
<li class="content" name="fld_40408002.1" onclick="ElemClick('fld_40408002.1');">
[1]<b style="margin: 20px;">RB_TMR_IE_DATA_ACT</b> (def=0x0)    //    enable interrupt for timer capture input action or PWM trigger
</li>
<li class="content" name="fld_40408002.2" onclick="ElemClick('fld_40408002.2');">
[2]<b style="margin: 20px;">RB_TMR_IE_FIFO_HF</b> (def=0x0)    //    enable interrupt for timer FIFO half (capture fifo >=4 or PWM fifo lower than3)
</li>
<li class="content" name="fld_40408002.3" onclick="ElemClick('fld_40408002.3');">
[3]<b style="margin: 20px;">RB_TMR_IE_DMA_END</b> (def=0x0)    //    enable interrupt for timer DMA completion
</li>
<li class="content" name="fld_40408002.4" onclick="ElemClick('fld_40408002.4');">
[4]<b style="margin: 20px;">RB_TMR_IE_FIFO_OV</b> (def=0x0)    //    enable interrupt for timer FIFO overflow
</li>
<li class="content" name="fld_40408002.5" onclick="ElemClick('fld_40408002.5');">
[5]<b style="margin: 20px;">RB_TMR_IE_DMA_ERR</b> (def=0x0)    //    enable DMA error responde interrupt
</li>
</ul>
</details></li>
<li class="content" name="reg_40408006"><details ontoggle="ElemCh('reg_40408006');"><summary>0x40408006<b style="margin: 20px;">R8_TMR0_INT_FLAG</b>//   TMR0 interrupt flag</summary>
<ul>
<li class="content" name="fld_40408006.0" onclick="ElemClick('fld_40408006.0');">
[0]<b style="margin: 20px;">RB_TMR_IF_CYC_END</b> (def=0x0)    //    interrupt flag for timer capture count timeout or PWM cycle end
</li>
<li class="content" name="fld_40408006.1" onclick="ElemClick('fld_40408006.1');">
[1]<b style="margin: 20px;">RB_TMR_IF_DATA_ACT</b> (def=0x0)    //    interrupt flag for timer capture input action or PWM trigger
</li>
<li class="content" name="fld_40408006.2" onclick="ElemClick('fld_40408006.2');">
[2]<b style="margin: 20px;">RB_TMR_IF_FIFO_HF</b> (def=0x0)    //    interrupt flag for timer FIFO half
</li>
<li class="content" name="fld_40408006.3" onclick="ElemClick('fld_40408006.3');">
[3]<b style="margin: 20px;">RB_TMR_IF_DMA_END</b> (def=0x0)    //    interrupt flag for timer DMA completion
</li>
<li class="content" name="fld_40408006.4" onclick="ElemClick('fld_40408006.4');">
[4]<b style="margin: 20px;">RB_TMR_IF_FIFO_OV</b> (def=0x0)    //    interrupt flag for timer FIFO overflow
</li>
<li class="content" name="fld_40408006.5" onclick="ElemClick('fld_40408006.5');">
[5]<b style="margin: 20px;">RB_TMR_IF_DMA_ERR</b> (def=0x0)    //    DMA error responde flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40408007"><details ontoggle="ElemCh('reg_40408007');"><summary>0x40408007<b style="margin: 20px;">R8_TMR0_FIFO_COUNT</b>//   TMR0 FIFO count status</summary>
<ul>
<li class="content" name="fld_40408007.0" onclick="ElemClick('fld_40408007.0');">
[0:7]<b style="margin: 20px;">TMR0_FIFO_COUNT</b> (def=0x0)    //    TMR0 FIFO count status
</li>
</ul>
</details></li>
<li class="content" name="reg_40408008"><details ontoggle="ElemCh('reg_40408008');"><summary>0x40408008<b style="margin: 20px;">R32_TMR0_COUNT</b>//   TMR0 current count</summary>
<ul>
<li class="content" name="fld_40408008.0" onclick="ElemClick('fld_40408008.0');">
[0:27]<b style="margin: 20px;">TMR0_COUNT</b> (def=0x0)    //    TMR0 current count
</li>
</ul>
</details></li>
<li class="content" name="reg_4040800C"><details ontoggle="ElemCh('reg_4040800C');"><summary>0x4040800C<b style="margin: 20px;">R32_TMR0_CNT_END</b>//   TMR0 end count value, only low 28 bit</summary>
<ul>
<li class="content" name="fld_4040800C.0" onclick="ElemClick('fld_4040800C.0');">
[0:27]<b style="margin: 20px;">TMR0_CNT_END</b> (def=0x0)    //    The number of timer ticks in timer mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40408010"><details ontoggle="ElemCh('reg_40408010');"><summary>0x40408010<b style="margin: 20px;">R32_TMR0_FIFO</b>//   TMR0 FIFO register, only low 28 bit</summary>
<ul>
<li class="content" name="fld_40408010.0" onclick="ElemClick('fld_40408010.0');">
[0:27]<b style="margin: 20px;">TMR0_FIFO</b> (def=0x0)    //    TMR0 FIFO current count
</li>
</ul>
</details></li>
<li class="content" name="reg_40408014"><details ontoggle="ElemCh('reg_40408014');"><summary>0x40408014<b style="margin: 20px;">R32_TMR0_DMA_NOW</b>//   DMA current buffer address register</summary>
<ul>
<li class="content" name="fld_40408014.0" onclick="ElemClick('fld_40408014.0');">
[0:17]<b style="margin: 20px;">TMR0_DMA_NOW</b> (def=0x0)    //    DMA current buffer address
</li>
</ul>
</details></li>
<li class="content" name="reg_40408018"><details ontoggle="ElemCh('reg_40408018');"><summary>0x40408018<b style="margin: 20px;">R32_TMR0_DMA_BEG</b>//   DMA start buffer address register</summary>
<ul>
<li class="content" name="fld_40408018.0" onclick="ElemClick('fld_40408018.0');">
[0:17]<b style="margin: 20px;">TMR0_DMA_BEG</b> (def=0x0)    //    DMA start buffer address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040801C"><details ontoggle="ElemCh('reg_4040801C');"><summary>0x4040801C<b style="margin: 20px;">R32_TMR0_DMA_END</b>//   DMA end buffer address register</summary>
<ul>
<li class="content" name="fld_4040801C.0" onclick="ElemClick('fld_4040801C.0');">
[0:17]<b style="margin: 20px;">TMR0_DMA_END</b> (def=0x0)    //    DMA end buffer address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40408000.20" onclick="ElemClick('isr_40408000.20');">[20]  <b>TIM0</b>    //    TIM0 Global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40408400"><details ontoggle="ElemCh('per_40408400');"><summary>0x40408400<b style="margin: 20px;">TIMER1</b>// TMR1 register</summary>
<ul>
<li class="content" name="reg_40408400"><details ontoggle="ElemCh('reg_40408400');"><summary>0x40408400<b style="margin: 20px;">R8_TMR1_CTRL_MOD</b>//   TMR1 mode control</summary>
<ul>
<li class="content" name="fld_40408400.0" onclick="ElemClick('fld_40408400.0');">
[0]<b style="margin: 20px;">RB_TMR_MODE_IN</b> (def=0x0)    //    timer in mode
</li>
<li class="content" name="fld_40408400.1" onclick="ElemClick('fld_40408400.1');">
[1]<b style="margin: 20px;">RB_TMR_ALL_CLEAR</b> (def=0x0)    //    force clear timer FIFO and count
</li>
<li class="content" name="fld_40408400.2" onclick="ElemClick('fld_40408400.2');">
[2]<b style="margin: 20px;">RB_TMR_COUNT_EN</b> (def=0x0)    //    timer count enable
</li>
<li class="content" name="fld_40408400.3" onclick="ElemClick('fld_40408400.3');">
[3]<b style="margin: 20px;">RB_TMR_OUT_EN</b> (def=0x0)    //    timer output enable
</li>
<li class="content" name="fld_40408400.4" onclick="ElemClick('fld_40408400.4');">
[4]<b style="margin: 20px;">RB_TMR_OUT_POLAR_RB_TMR_CAP_WIDTH</b> (def=0x0)    //    timer PWM output polarity / Capture pulse width
</li>
<li class="content" name="fld_40408400.5" onclick="ElemClick('fld_40408400.5');">
[5]<b style="margin: 20px;">RB_TMR_MODE_NRZI</b> (def=0x0)    //    timer serial codec mode
</li>
<li class="content" name="fld_40408400.6" onclick="ElemClick('fld_40408400.6');">
[6:7]<b style="margin: 20px;">RB_TMR_PWM_REPEAT_RB_TMR_CAP_EDGE</b> (def=0x0)    //    timer PWM repeat mode / timer capture edge mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40408401"><details ontoggle="ElemCh('reg_40408401');"><summary>0x40408401<b style="margin: 20px;">R8_TMR1_CTRL_DMA</b>//   TMR1 DMA control register</summary>
<ul>
<li class="content" name="fld_40408401.2" onclick="ElemClick('fld_40408401.2');">
[2]<b style="margin: 20px;">RB_TMR_DMA_LOOP</b> (def=0x0)    //    DMA address round-robin mode enabled
</li>
<li class="content" name="fld_40408401.1" onclick="ElemClick('fld_40408401.1');">
[1]<b style="margin: 20px;">RB_TMR_DMA_BURST</b> (def=0x0)    //    DMA burst operation
</li>
<li class="content" name="fld_40408401.0" onclick="ElemClick('fld_40408401.0');">
[0]<b style="margin: 20px;">RB_TMR_DMA_ENABLE</b> (def=0x0)    //    DMA function enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40408402"><details ontoggle="ElemCh('reg_40408402');"><summary>0x40408402<b style="margin: 20px;">R8_TMR1_INTER_EN</b>//   TMR1 interrupt enable</summary>
<ul>
<li class="content" name="fld_40408402.0" onclick="ElemClick('fld_40408402.0');">
[0]<b style="margin: 20px;">RB_TMR_IE_CYC_END</b> (def=0x0)    //    enable interrupt for timer capture count timeout or PWM cycle end
</li>
<li class="content" name="fld_40408402.1" onclick="ElemClick('fld_40408402.1');">
[1]<b style="margin: 20px;">RB_TMR_IE_DATA_ACT</b> (def=0x0)    //    enable interrupt for timer capture input action or PWM trigger
</li>
<li class="content" name="fld_40408402.2" onclick="ElemClick('fld_40408402.2');">
[2]<b style="margin: 20px;">RB_TMR_IE_FIFO_HF</b> (def=0x0)    //    enable interrupt for timer FIFO half (capture fifo >=4 or PWM fifo lower than3)
</li>
<li class="content" name="fld_40408402.3" onclick="ElemClick('fld_40408402.3');">
[3]<b style="margin: 20px;">RB_TMR_IE_DMA_END</b> (def=0x0)    //    enable interrupt for timer DMA completion
</li>
<li class="content" name="fld_40408402.4" onclick="ElemClick('fld_40408402.4');">
[4]<b style="margin: 20px;">RB_TMR_IE_FIFO_OV</b> (def=0x0)    //    enable interrupt for timer FIFO overflow
</li>
<li class="content" name="fld_40408402.5" onclick="ElemClick('fld_40408402.5');">
[5]<b style="margin: 20px;">RB_TMR_IE_DMA_ERR</b> (def=0x0)    //    enable DMA error responde interrupt
</li>
</ul>
</details></li>
<li class="content" name="reg_40408406"><details ontoggle="ElemCh('reg_40408406');"><summary>0x40408406<b style="margin: 20px;">R8_TMR1_INT_FLAG</b>//   TMR1 interrupt flag</summary>
<ul>
<li class="content" name="fld_40408406.0" onclick="ElemClick('fld_40408406.0');">
[0]<b style="margin: 20px;">RB_TMR_IF_CYC_END</b> (def=0x0)    //    interrupt flag for timer capture count timeout or PWM cycle end
</li>
<li class="content" name="fld_40408406.1" onclick="ElemClick('fld_40408406.1');">
[1]<b style="margin: 20px;">RB_TMR_IF_DATA_ACT</b> (def=0x0)    //    interrupt flag for timer capture input action or PWM trigger
</li>
<li class="content" name="fld_40408406.2" onclick="ElemClick('fld_40408406.2');">
[2]<b style="margin: 20px;">RB_TMR_IF_FIFO_HF</b> (def=0x0)    //    interrupt flag for timer FIFO half
</li>
<li class="content" name="fld_40408406.3" onclick="ElemClick('fld_40408406.3');">
[3]<b style="margin: 20px;">RB_TMR_IF_DMA_END</b> (def=0x0)    //    interrupt flag for timer DMA completion
</li>
<li class="content" name="fld_40408406.4" onclick="ElemClick('fld_40408406.4');">
[4]<b style="margin: 20px;">RB_TMR_IF_FIFO_OV</b> (def=0x0)    //    interrupt flag for timer FIFO overflow
</li>
<li class="content" name="fld_40408406.5" onclick="ElemClick('fld_40408406.5');">
[5]<b style="margin: 20px;">RB_TMR_IF_DMA_ERR</b> (def=0x0)    //    DMA error responde flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40408407"><details ontoggle="ElemCh('reg_40408407');"><summary>0x40408407<b style="margin: 20px;">R8_TMR1_FIFO_COUNT</b>//   TMR1 FIFO count status</summary>
<ul>
<li class="content" name="fld_40408407.0" onclick="ElemClick('fld_40408407.0');">
[0:7]<b style="margin: 20px;">TMR1_FIFO_COUNT</b> (def=0x0)    //    TMR1 FIFO count status
</li>
</ul>
</details></li>
<li class="content" name="reg_40408408"><details ontoggle="ElemCh('reg_40408408');"><summary>0x40408408<b style="margin: 20px;">R32_TMR1_COUNT</b>//   TMR1 current count</summary>
<ul>
<li class="content" name="fld_40408408.0" onclick="ElemClick('fld_40408408.0');">
[0:27]<b style="margin: 20px;">TMR1_COUNT</b> (def=0x0)    //    TMR1 current count
</li>
</ul>
</details></li>
<li class="content" name="reg_4040840C"><details ontoggle="ElemCh('reg_4040840C');"><summary>0x4040840C<b style="margin: 20px;">R32_TMR1_CNT_END</b>//   TMR1 end count value, only low 28 bit</summary>
<ul>
<li class="content" name="fld_4040840C.0" onclick="ElemClick('fld_4040840C.0');">
[0:27]<b style="margin: 20px;">TMR1_CNT_END</b> (def=0x0)    //    The number of timer ticks in timer mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40408410"><details ontoggle="ElemCh('reg_40408410');"><summary>0x40408410<b style="margin: 20px;">R32_TMR1_FIFO</b>//   TMR1 FIFO register, only low 28 bit</summary>
<ul>
<li class="content" name="fld_40408410.0" onclick="ElemClick('fld_40408410.0');">
[0:27]<b style="margin: 20px;">TMR1_FIFO</b> (def=0x0)    //    TMR1 FIFO current count
</li>
</ul>
</details></li>
<li class="content" name="reg_40408414"><details ontoggle="ElemCh('reg_40408414');"><summary>0x40408414<b style="margin: 20px;">R32_TMR1_DMA_NOW</b>//   DMA current buffer address register</summary>
<ul>
<li class="content" name="fld_40408414.0" onclick="ElemClick('fld_40408414.0');">
[0:17]<b style="margin: 20px;">TMR1_DMA_NOW</b> (def=0x0)    //    DMA current buffer address
</li>
</ul>
</details></li>
<li class="content" name="reg_40408418"><details ontoggle="ElemCh('reg_40408418');"><summary>0x40408418<b style="margin: 20px;">R32_TMR1_DMA_BEG</b>//   DMA start buffer address register</summary>
<ul>
<li class="content" name="fld_40408418.0" onclick="ElemClick('fld_40408418.0');">
[0:17]<b style="margin: 20px;">TMR1_DMA_BEG</b> (def=0x0)    //    DMA start buffer address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040841C"><details ontoggle="ElemCh('reg_4040841C');"><summary>0x4040841C<b style="margin: 20px;">R32_TMR1_DMA_END</b>//   DMA end buffer address register</summary>
<ul>
<li class="content" name="fld_4040841C.0" onclick="ElemClick('fld_4040841C.0');">
[0:17]<b style="margin: 20px;">TMR1_DMA_END</b> (def=0x0)    //    DMA end buffer address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40408400.21" onclick="ElemClick('isr_40408400.21');">[21]  <b>TIM1</b>    //    TIM1 Global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40408800"><details ontoggle="ElemCh('per_40408800');"><summary>0x40408800<b style="margin: 20px;">TIMER2</b>// TMR2 register</summary>
<ul>
<li class="content" name="reg_40408800"><details ontoggle="ElemCh('reg_40408800');"><summary>0x40408800<b style="margin: 20px;">R8_TMR2_CTRL_MOD</b>//   TMR2 mode control</summary>
<ul>
<li class="content" name="fld_40408800.0" onclick="ElemClick('fld_40408800.0');">
[0]<b style="margin: 20px;">RB_TMR_MODE_IN</b> (def=0x0)    //    timer in mode
</li>
<li class="content" name="fld_40408800.1" onclick="ElemClick('fld_40408800.1');">
[1]<b style="margin: 20px;">RB_TMR_ALL_CLEAR</b> (def=0x0)    //    force clear timer FIFO and count
</li>
<li class="content" name="fld_40408800.2" onclick="ElemClick('fld_40408800.2');">
[2]<b style="margin: 20px;">RB_TMR_COUNT_EN</b> (def=0x0)    //    timer count enable
</li>
<li class="content" name="fld_40408800.3" onclick="ElemClick('fld_40408800.3');">
[3]<b style="margin: 20px;">RB_TMR_OUT_EN</b> (def=0x0)    //    timer output enable
</li>
<li class="content" name="fld_40408800.4" onclick="ElemClick('fld_40408800.4');">
[4]<b style="margin: 20px;">RB_TMR_OUT_POLAR_RB_TMR_CAP_WIDTH</b> (def=0x0)    //    timer PWM output polarity / Capture pulse width
</li>
<li class="content" name="fld_40408800.6" onclick="ElemClick('fld_40408800.6');">
[6:7]<b style="margin: 20px;">RB_TMR_PWM_REPEAT_RB_TMR_CAP_EDGE</b> (def=0x0)    //    timer PWM repeat mode / timer capture edge mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40408801"><details ontoggle="ElemCh('reg_40408801');"><summary>0x40408801<b style="margin: 20px;">R8_TMR2_CTRL_DMA</b>//   TMR2 DMA control register</summary>
<ul>
<li class="content" name="fld_40408801.2" onclick="ElemClick('fld_40408801.2');">
[2]<b style="margin: 20px;">RB_TMR_DMA_LOOP</b> (def=0x0)    //    DMA address round-robin mode enabled
</li>
<li class="content" name="fld_40408801.1" onclick="ElemClick('fld_40408801.1');">
[1]<b style="margin: 20px;">RB_TMR_DMA_BURST</b> (def=0x0)    //    DMA burst operation
</li>
<li class="content" name="fld_40408801.0" onclick="ElemClick('fld_40408801.0');">
[0]<b style="margin: 20px;">RB_TMR_DMA_ENABLE</b> (def=0x0)    //    DMA function enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40408802"><details ontoggle="ElemCh('reg_40408802');"><summary>0x40408802<b style="margin: 20px;">R8_TMR2_INTER_EN</b>//   TMR2 interrupt enable</summary>
<ul>
<li class="content" name="fld_40408802.0" onclick="ElemClick('fld_40408802.0');">
[0]<b style="margin: 20px;">RB_TMR_IE_CYC_END</b> (def=0x0)    //    enable interrupt for timer capture count timeout or PWM cycle end
</li>
<li class="content" name="fld_40408802.1" onclick="ElemClick('fld_40408802.1');">
[1]<b style="margin: 20px;">RB_TMR_IE_DATA_ACT</b> (def=0x0)    //    enable interrupt for timer capture input action or PWM trigger
</li>
<li class="content" name="fld_40408802.2" onclick="ElemClick('fld_40408802.2');">
[2]<b style="margin: 20px;">RB_TMR_IE_FIFO_HF</b> (def=0x0)    //    enable interrupt for timer FIFO half (capture fifo >=4 or PWM fifo lower than3)
</li>
<li class="content" name="fld_40408802.3" onclick="ElemClick('fld_40408802.3');">
[3]<b style="margin: 20px;">RB_TMR_IE_DMA_END</b> (def=0x0)    //    enable interrupt for timer DMA completion
</li>
<li class="content" name="fld_40408802.4" onclick="ElemClick('fld_40408802.4');">
[4]<b style="margin: 20px;">RB_TMR_IE_FIFO_OV</b> (def=0x0)    //    enable interrupt for timer FIFO overflow
</li>
<li class="content" name="fld_40408802.5" onclick="ElemClick('fld_40408802.5');">
[5]<b style="margin: 20px;">RB_TMR_IE_DMA_ERR</b> (def=0x0)    //    enable DMA error responde interrupt
</li>
</ul>
</details></li>
<li class="content" name="reg_40408806"><details ontoggle="ElemCh('reg_40408806');"><summary>0x40408806<b style="margin: 20px;">R8_TMR2_INT_FLAG</b>//   TMR2 interrupt flag</summary>
<ul>
<li class="content" name="fld_40408806.0" onclick="ElemClick('fld_40408806.0');">
[0]<b style="margin: 20px;">RB_TMR_IF_CYC_END</b> (def=0x0)    //    interrupt flag for timer capture count timeout or PWM cycle end
</li>
<li class="content" name="fld_40408806.1" onclick="ElemClick('fld_40408806.1');">
[1]<b style="margin: 20px;">RB_TMR_IF_DATA_ACT</b> (def=0x0)    //    interrupt flag for timer capture input action or PWM trigger
</li>
<li class="content" name="fld_40408806.2" onclick="ElemClick('fld_40408806.2');">
[2]<b style="margin: 20px;">RB_TMR_IF_FIFO_HF</b> (def=0x0)    //    interrupt flag for timer FIFO half
</li>
<li class="content" name="fld_40408806.3" onclick="ElemClick('fld_40408806.3');">
[3]<b style="margin: 20px;">RB_TMR_IF_DMA_END</b> (def=0x0)    //    interrupt flag for timer DMA completion
</li>
<li class="content" name="fld_40408806.4" onclick="ElemClick('fld_40408806.4');">
[4]<b style="margin: 20px;">RB_TMR_IF_FIFO_OV</b> (def=0x0)    //    interrupt flag for timer FIFO overflow
</li>
<li class="content" name="fld_40408806.5" onclick="ElemClick('fld_40408806.5');">
[5]<b style="margin: 20px;">RB_TMR_IF_DMA_ERR</b> (def=0x0)    //    DMA error responde flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40408807"><details ontoggle="ElemCh('reg_40408807');"><summary>0x40408807<b style="margin: 20px;">R8_TMR2_FIFO_COUNT</b>//   TMR2 FIFO count status</summary>
<ul>
<li class="content" name="fld_40408807.0" onclick="ElemClick('fld_40408807.0');">
[0:7]<b style="margin: 20px;">TMR2_FIFO_COUNT</b> (def=0x0)    //    TMR2 FIFO count status
</li>
</ul>
</details></li>
<li class="content" name="reg_40408808"><details ontoggle="ElemCh('reg_40408808');"><summary>0x40408808<b style="margin: 20px;">R32_TMR2_COUNT</b>//   TMR2 current count</summary>
<ul>
<li class="content" name="fld_40408808.0" onclick="ElemClick('fld_40408808.0');">
[0:27]<b style="margin: 20px;">TMR2_COUNT</b> (def=0x0)    //    TMR2 current count
</li>
</ul>
</details></li>
<li class="content" name="reg_4040880C"><details ontoggle="ElemCh('reg_4040880C');"><summary>0x4040880C<b style="margin: 20px;">R32_TMR2_CNT_END</b>//   TMR2 end count value, only low 28 bit</summary>
<ul>
<li class="content" name="fld_4040880C.0" onclick="ElemClick('fld_4040880C.0');">
[0:27]<b style="margin: 20px;">TMR2_CNT_END</b> (def=0x0)    //    The number of timer ticks in timer mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40408810"><details ontoggle="ElemCh('reg_40408810');"><summary>0x40408810<b style="margin: 20px;">R32_TMR2_FIFO</b>//   TMR2 FIFO register, only low 28 bit</summary>
<ul>
<li class="content" name="fld_40408810.0" onclick="ElemClick('fld_40408810.0');">
[0:27]<b style="margin: 20px;">TMR2_FIFO</b> (def=0x0)    //    TMR2 FIFO current count
</li>
</ul>
</details></li>
<li class="content" name="reg_40408814"><details ontoggle="ElemCh('reg_40408814');"><summary>0x40408814<b style="margin: 20px;">R32_TMR2_DMA_NOW</b>//   DMA current buffer address register</summary>
<ul>
<li class="content" name="fld_40408814.0" onclick="ElemClick('fld_40408814.0');">
[0:17]<b style="margin: 20px;">TMR2_DMA_NOW</b> (def=0x0)    //    DMA current buffer address
</li>
</ul>
</details></li>
<li class="content" name="reg_40408818"><details ontoggle="ElemCh('reg_40408818');"><summary>0x40408818<b style="margin: 20px;">R32_TMR2_DMA_BEG</b>//   DMA start buffer address register</summary>
<ul>
<li class="content" name="fld_40408818.0" onclick="ElemClick('fld_40408818.0');">
[0:17]<b style="margin: 20px;">TMR2_DMA_BEG</b> (def=0x0)    //    DMA start buffer address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040881C"><details ontoggle="ElemCh('reg_4040881C');"><summary>0x4040881C<b style="margin: 20px;">R32_TMR2_DMA_END</b>//   DMA end buffer address register</summary>
<ul>
<li class="content" name="fld_4040881C.0" onclick="ElemClick('fld_4040881C.0');">
[0:17]<b style="margin: 20px;">TMR2_DMA_END</b> (def=0x0)    //    DMA end buffer address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40408800.22" onclick="ElemClick('isr_40408800.22');">[22]  <b>TIM2</b>    //    TIM2 Global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40408C00"><details ontoggle="ElemCh('per_40408C00');"><summary>0x40408C00<b style="margin: 20px;">TIMER3</b>// TMR3 register</summary>
<ul>
<li class="content" name="reg_40408C00"><details ontoggle="ElemCh('reg_40408C00');"><summary>0x40408C00<b style="margin: 20px;">R8_TMR3_CTRL_MOD</b>//   TMR3 mode control</summary>
<ul>
<li class="content" name="fld_40408C00.0" onclick="ElemClick('fld_40408C00.0');">
[0]<b style="margin: 20px;">RB_TMR_MODE_IN</b> (def=0x0)    //    timer in mode
</li>
<li class="content" name="fld_40408C00.1" onclick="ElemClick('fld_40408C00.1');">
[1]<b style="margin: 20px;">RB_TMR_ALL_CLEAR</b> (def=0x0)    //    force clear timer FIFO and count
</li>
<li class="content" name="fld_40408C00.2" onclick="ElemClick('fld_40408C00.2');">
[2]<b style="margin: 20px;">RB_TMR_COUNT_EN</b> (def=0x0)    //    timer count enable
</li>
<li class="content" name="fld_40408C00.3" onclick="ElemClick('fld_40408C00.3');">
[3]<b style="margin: 20px;">RB_TMR_OUT_EN</b> (def=0x0)    //    timer output enable
</li>
<li class="content" name="fld_40408C00.4" onclick="ElemClick('fld_40408C00.4');">
[4]<b style="margin: 20px;">RB_TMR_OUT_POLAR_RB_TMR_CAP_WIDTH</b> (def=0x0)    //    timer PWM output polarity / Capture pulse width
</li>
<li class="content" name="fld_40408C00.5" onclick="ElemClick('fld_40408C00.5');">
[5]<b style="margin: 20px;">RB_TMR3_MODE_COUNT</b> (def=0x0)    //    external clock counter mode
</li>
<li class="content" name="fld_40408C00.6" onclick="ElemClick('fld_40408C00.6');">
[6:7]<b style="margin: 20px;">RB_TMR_PWM_REPEAT_RB_TMR_CAP_EDGE</b> (def=0x0)    //    timer PWM repeat mode / timer capture edge mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40408C02"><details ontoggle="ElemCh('reg_40408C02');"><summary>0x40408C02<b style="margin: 20px;">R8_TMR3_INTER_EN</b>//   TMR3 interrupt enable</summary>
<ul>
<li class="content" name="fld_40408C02.0" onclick="ElemClick('fld_40408C02.0');">
[0]<b style="margin: 20px;">RB_TMR_IE_CYC_END</b> (def=0x0)    //    enable interrupt for timer capture count timeout or PWM cycle end
</li>
<li class="content" name="fld_40408C02.1" onclick="ElemClick('fld_40408C02.1');">
[1]<b style="margin: 20px;">RB_TMR_IE_DATA_ACT</b> (def=0x0)    //    enable interrupt for timer capture input action or PWM trigger
</li>
<li class="content" name="fld_40408C02.2" onclick="ElemClick('fld_40408C02.2');">
[2]<b style="margin: 20px;">RB_TMR_IE_FIFO_HF</b> (def=0x0)    //    enable interrupt for timer FIFO half (capture fifo >=4 or PWM fifo lower than3)
</li>
<li class="content" name="fld_40408C02.3" onclick="ElemClick('fld_40408C02.3');">
[3]<b style="margin: 20px;">RB_TMR_IE_DMA_END</b> (def=0x0)    //    enable interrupt for timer DMA completion
</li>
<li class="content" name="fld_40408C02.4" onclick="ElemClick('fld_40408C02.4');">
[4]<b style="margin: 20px;">RB_TMR_IE_FIFO_OV</b> (def=0x0)    //    enable interrupt for timer FIFO overflow
</li>
<li class="content" name="fld_40408C02.5" onclick="ElemClick('fld_40408C02.5');">
[5]<b style="margin: 20px;">RB_TMR_IE_DMA_ERR</b> (def=0x0)    //    enable DMA error responde interrupt
</li>
<li class="content" name="fld_40408C02.7" onclick="ElemClick('fld_40408C02.7');">
[7]<b style="margin: 20px;">RB_TMR3_FORCE_EN</b> (def=0x0)    //    Forcibly enable TIMER0,TIMER1 and TIMER2 at the same time
</li>
</ul>
</details></li>
<li class="content" name="reg_40408C06"><details ontoggle="ElemCh('reg_40408C06');"><summary>0x40408C06<b style="margin: 20px;">R8_TMR3_INT_FLAG</b>//   TMR3 interrupt flag</summary>
<ul>
<li class="content" name="fld_40408C06.0" onclick="ElemClick('fld_40408C06.0');">
[0]<b style="margin: 20px;">RB_TMR_IF_CYC_END</b> (def=0x0)    //    interrupt flag for timer capture count timeout or PWM cycle end
</li>
<li class="content" name="fld_40408C06.1" onclick="ElemClick('fld_40408C06.1');">
[1]<b style="margin: 20px;">RB_TMR_IF_DATA_ACT</b> (def=0x0)    //    interrupt flag for timer capture input action or PWM trigger
</li>
<li class="content" name="fld_40408C06.2" onclick="ElemClick('fld_40408C06.2');">
[2]<b style="margin: 20px;">RB_TMR_IF_FIFO_HF</b> (def=0x0)    //    interrupt flag for timer FIFO half
</li>
<li class="content" name="fld_40408C06.3" onclick="ElemClick('fld_40408C06.3');">
[3]<b style="margin: 20px;">RB_TMR_IF_DMA_END</b> (def=0x0)    //    interrupt flag for timer DMA completion
</li>
<li class="content" name="fld_40408C06.4" onclick="ElemClick('fld_40408C06.4');">
[4]<b style="margin: 20px;">RB_TMR_IF_FIFO_OV</b> (def=0x0)    //    interrupt flag for timer FIFO overflow
</li>
<li class="content" name="fld_40408C06.5" onclick="ElemClick('fld_40408C06.5');">
[5]<b style="margin: 20px;">RB_TMR_IF_DMA_ERR</b> (def=0x0)    //    DMA error responde flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40408C07"><details ontoggle="ElemCh('reg_40408C07');"><summary>0x40408C07<b style="margin: 20px;">R8_TMR3_FIFO_COUNT</b>//   TMR3 FIFO count status</summary>
<ul>
<li class="content" name="fld_40408C07.0" onclick="ElemClick('fld_40408C07.0');">
[0:7]<b style="margin: 20px;">TMR3_FIFO_COUNT</b> (def=0x0)    //    TMR3 FIFO count status
</li>
</ul>
</details></li>
<li class="content" name="reg_40408C08"><details ontoggle="ElemCh('reg_40408C08');"><summary>0x40408C08<b style="margin: 20px;">R32_TMR3_COUNT</b>//   TMR3 current count</summary>
<ul>
<li class="content" name="fld_40408C08.0" onclick="ElemClick('fld_40408C08.0');">
[0:27]<b style="margin: 20px;">TMR3_COUNT</b> (def=0x0)    //    TMR3 current count
</li>
</ul>
</details></li>
<li class="content" name="reg_40408C0C"><details ontoggle="ElemCh('reg_40408C0C');"><summary>0x40408C0C<b style="margin: 20px;">R32_TMR3_CNT_END</b>//   TMR3 end count value, only low 28 bit</summary>
<ul>
<li class="content" name="fld_40408C0C.0" onclick="ElemClick('fld_40408C0C.0');">
[0:27]<b style="margin: 20px;">TMR3_CNT_END</b> (def=0x0)    //    The number of timer ticks in timer mode
</li>
</ul>
</details></li>
<li class="content" name="reg_40408C10"><details ontoggle="ElemCh('reg_40408C10');"><summary>0x40408C10<b style="margin: 20px;">R32_TMR3_FIFO</b>//   TMR3 FIFO register, only low 28 bit</summary>
<ul>
<li class="content" name="fld_40408C10.0" onclick="ElemClick('fld_40408C10.0');">
[0:27]<b style="margin: 20px;">TMR3_FIFO</b> (def=0x0)    //    TMR3 FIFO current count
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40408C00.23" onclick="ElemClick('isr_40408C00.23');">[23]  <b>TIM3</b>    //    TIM3 Global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_4040D000"><details ontoggle="ElemCh('per_4040D000');"><summary>0x4040D000<b style="margin: 20px;">UART0</b>// UART0 register</summary>
<ul>
<li class="content" name="reg_4040D000"><details ontoggle="ElemCh('reg_4040D000');"><summary>0x4040D000<b style="margin: 20px;">R8_UART0_RBR_R8_UART0_THR_R8_UART0_DLL</b>//   UART0 receiver buffer, receiving byte / UART0 transmitter holding, transmittal byte/DLL is lo</summary>
<ul>
<li class="content" name="fld_4040D000.0" onclick="ElemClick('fld_4040D000.0');">
[0:7]<b style="margin: 20px;">R8_UART0_RBR__R8_UART0_THR_UART0_DLL</b> (def=0x0)    //    UART receiver buffer, receiving byte / UART transmitter holding, transmittal byte 
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D001"><details ontoggle="ElemCh('reg_4040D001');"><summary>0x4040D001<b style="margin: 20px;">R8_UART0_IER__R8_UART0_DLM</b>//   UART0 interrupt enable/baud rate divisor register, DLL is low-byte,DLM is high-byte,together </summary>
<ul>
<li class="content" name="fld_4040D001.0" onclick="ElemClick('fld_4040D001.0');">
[0]<b style="margin: 20px;">RB_IER_RECV_RDY_UART0_DLM</b> (def=0x0)    //    UART interrupt enable for receiver data ready
</li>
<li class="content" name="fld_4040D001.1" onclick="ElemClick('fld_4040D001.1');">
[1]<b style="margin: 20px;">RB_IER_THR_EMPTY_UART0_DLM</b> (def=0x0)    //    UART interrupt enable for THR empty
</li>
<li class="content" name="fld_4040D001.2" onclick="ElemClick('fld_4040D001.2');">
[2]<b style="margin: 20px;">RB_IER_LINE_STAT_UART0_DLM</b> (def=0x0)    //    UART interrupt enable for receiver line status
</li>
<li class="content" name="fld_4040D001.3" onclick="ElemClick('fld_4040D001.3');">
[3]<b style="margin: 20px;">RB_IER_MODEM_CHG_UART0_DLM</b> (def=0x0)    //    UART0 interrupt enable for modem status change
</li>
<li class="content" name="fld_4040D001.4" onclick="ElemClick('fld_4040D001.4');">
[4]<b style="margin: 20px;">RB_IER_MODEM_IO_UART0_DLM</b> (def=0x0)    //    serial modem MODEM signal pin selection bit
</li>
<li class="content" name="fld_4040D001.5" onclick="ElemClick('fld_4040D001.5');">
[5]<b style="margin: 20px;">RB_IER_MOUT_EN_UART0_DLM</b> (def=0x0)    //    UART0 RTS/DTR output pin enable
</li>
<li class="content" name="fld_4040D001.6" onclick="ElemClick('fld_4040D001.6');">
[6]<b style="margin: 20px;">RB_IER_TXD_EN_UART0_DLM</b> (def=0x0)    //    UART TXD pin enable
</li>
<li class="content" name="fld_4040D001.7" onclick="ElemClick('fld_4040D001.7');">
[7]<b style="margin: 20px;">RB_IER_RESET_UART0_DLM</b> (def=0x0)    //    UART software reset control, high action, auto clear
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D002"><details ontoggle="ElemCh('reg_4040D002');"><summary>0x4040D002<b style="margin: 20px;">R8_UART0_IIR_R8_UART0_FCR</b>//   UART0 interrupt identification/FIFO control register</summary>
<ul>
<li class="content" name="fld_4040D002.0" onclick="ElemClick('fld_4040D002.0');">
[0]<b style="margin: 20px;">RB_IIR_NO_INT_RB_FCR_FIFO_EN</b> (def=0x1)    //    UART interrupt status flag/FIFO enable bit
</li>
<li class="content" name="fld_4040D002.1" onclick="ElemClick('fld_4040D002.1');">
[1]<b style="margin: 20px;">RB_IIR_INT_MASK_RB_FCR_RX_FIFO_CLR</b> (def=0x0)    //    UART interrupt flag bit mask/clear UART receiver FIFO, high action, auto clear
</li>
<li class="content" name="fld_4040D002.2" onclick="ElemClick('fld_4040D002.2');">
[2]<b style="margin: 20px;">RB_IIR_INT_MASK_RB_FCR_TX_FIFO_CLR</b> (def=0x0)    //    UART interrupt flag bit mask/clear UART transmitter FIFO, high action, auto clear
</li>
<li class="content" name="fld_4040D002.3" onclick="ElemClick('fld_4040D002.3');">
[3]<b style="margin: 20px;">RB_IIR_INT_MASK</b> (def=0x0)    //    UART interrupt flag bit mask
</li>
<li class="content" name="fld_4040D002.6" onclick="ElemClick('fld_4040D002.6');">
[6:7]<b style="margin: 20px;">RB_IIR_FIFO_EN_RB_FCR_FIFO_TRIG</b> (def=0x0)    //    UART FIFO enabled flag/UART receiver FIFO trigger level
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D003"><details ontoggle="ElemCh('reg_4040D003');"><summary>0x4040D003<b style="margin: 20px;">R8_UART0_LCR</b>//   UART0 line control</summary>
<ul>
<li class="content" name="fld_4040D003.0" onclick="ElemClick('fld_4040D003.0');">
[0:1]<b style="margin: 20px;">RB_LCR_WORD_SZ</b> (def=0x0)    //    UART word bit length
</li>
<li class="content" name="fld_4040D003.2" onclick="ElemClick('fld_4040D003.2');">
[2]<b style="margin: 20px;">RB_LCR_STOP_BIT</b> (def=0x0)    //    UART stop bit length
</li>
<li class="content" name="fld_4040D003.3" onclick="ElemClick('fld_4040D003.3');">
[3]<b style="margin: 20px;">RB_LCR_PAR_EN</b> (def=0x0)    //    UART parity enable
</li>
<li class="content" name="fld_4040D003.4" onclick="ElemClick('fld_4040D003.4');">
[4:5]<b style="margin: 20px;">RB_LCR_PAR_MOD</b> (def=0x0)    //    UART parity mode
</li>
<li class="content" name="fld_4040D003.6" onclick="ElemClick('fld_4040D003.6');">
[6]<b style="margin: 20px;">RB_LCR_BREAK_EN</b> (def=0x0)    //    UART break control enable
</li>
<li class="content" name="fld_4040D003.7" onclick="ElemClick('fld_4040D003.7');">
[7]<b style="margin: 20px;">RB_LCR_DLAB</b> (def=0x0)    //    UART divisor latch access enable bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D004"><details ontoggle="ElemCh('reg_4040D004');"><summary>0x4040D004<b style="margin: 20px;">R8_UART0_MCR</b>//   UART0 modem control</summary>
<ul>
<li class="content" name="fld_4040D004.0" onclick="ElemClick('fld_4040D004.0');">
[0]<b style="margin: 20px;">RB_MCR_DTR</b> (def=0x0)    //    UART0 control DTR output
</li>
<li class="content" name="fld_4040D004.1" onclick="ElemClick('fld_4040D004.1');">
[1]<b style="margin: 20px;">RB_MCR_RTS</b> (def=0x0)    //    UART0 control RTS output
</li>
<li class="content" name="fld_4040D004.2" onclick="ElemClick('fld_4040D004.2');">
[2]<b style="margin: 20px;">RB_MCR_OUT1</b> (def=0x0)    //    UART0 MODEM Control bit
</li>
<li class="content" name="fld_4040D004.3" onclick="ElemClick('fld_4040D004.3');">
[3]<b style="margin: 20px;">RB_MCR_OUT2</b> (def=0x0)    //    UART interrupt required output control
</li>
<li class="content" name="fld_4040D004.4" onclick="ElemClick('fld_4040D004.4');">
[4]<b style="margin: 20px;">RB_MCR_LOOP</b> (def=0x0)    //    UART0 enable local loop back
</li>
<li class="content" name="fld_4040D004.5" onclick="ElemClick('fld_4040D004.5');">
[5]<b style="margin: 20px;">RB_MCR_AU_FLOW_EN</b> (def=0x0)    //    UART0 enable autoflow control
</li>
<li class="content" name="fld_4040D004.6" onclick="ElemClick('fld_4040D004.6');">
[6]<b style="margin: 20px;">RB_MCR_TNOW</b> (def=0x0)    //    UART0 enable TNOW output on DTR pin
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D005"><details ontoggle="ElemCh('reg_4040D005');"><summary>0x4040D005<b style="margin: 20px;">R8_UART0_LSR</b>//   UART0 line status</summary>
<ul>
<li class="content" name="fld_4040D005.0" onclick="ElemClick('fld_4040D005.0');">
[0]<b style="margin: 20px;">RB_LSR_DATA_RDY</b> (def=0x0)    //    UART receiver fifo data ready status
</li>
<li class="content" name="fld_4040D005.1" onclick="ElemClick('fld_4040D005.1');">
[1]<b style="margin: 20px;">RB_LSR_OVER_ERR</b> (def=0x0)    //    UART receiver overrun error
</li>
<li class="content" name="fld_4040D005.2" onclick="ElemClick('fld_4040D005.2');">
[2]<b style="margin: 20px;">RB_LSR_PAR_ERR</b> (def=0x0)    //    UART receiver frame error
</li>
<li class="content" name="fld_4040D005.3" onclick="ElemClick('fld_4040D005.3');">
[3]<b style="margin: 20px;">RB_LSR_FRAME_ERR</b> (def=0x0)    //    UART receiver frame error
</li>
<li class="content" name="fld_4040D005.4" onclick="ElemClick('fld_4040D005.4');">
[4]<b style="margin: 20px;">RB_LSR_BREAK_ERR</b> (def=0x0)    //    UART receiver break error
</li>
<li class="content" name="fld_4040D005.5" onclick="ElemClick('fld_4040D005.5');">
[5]<b style="margin: 20px;">RB_LSR_TX_FIFO_EMP</b> (def=0x0)    //    UART transmitter fifo empty status
</li>
<li class="content" name="fld_4040D005.6" onclick="ElemClick('fld_4040D005.6');">
[6]<b style="margin: 20px;">RB_LSR_TX_ALL_EMP</b> (def=0x1)    //    UART transmitter all empty status
</li>
<li class="content" name="fld_4040D005.7" onclick="ElemClick('fld_4040D005.7');">
[7]<b style="margin: 20px;">RB_LSR_ERR_RX_FIFO</b> (def=0x1)    //    indicate error in UART receiver fifo
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D006"><details ontoggle="ElemCh('reg_4040D006');"><summary>0x4040D006<b style="margin: 20px;">R8_UART0_MSR</b>//   UART0 modem status</summary>
<ul>
<li class="content" name="fld_4040D006.0" onclick="ElemClick('fld_4040D006.0');">
[0]<b style="margin: 20px;">RB_MSR_CTS_CHG</b> (def=0x0)    //    UART0 CTS changed status, high action
</li>
<li class="content" name="fld_4040D006.1" onclick="ElemClick('fld_4040D006.1');">
[1]<b style="margin: 20px;">RB_MSR_DSR_CHG</b> (def=0x0)    //    UART0 DSR changed status, high action
</li>
<li class="content" name="fld_4040D006.2" onclick="ElemClick('fld_4040D006.2');">
[2]<b style="margin: 20px;">RB_MSR_RI_CHG</b> (def=0x0)    //    UART0 RI changed status, high action
</li>
<li class="content" name="fld_4040D006.3" onclick="ElemClick('fld_4040D006.3');">
[3]<b style="margin: 20px;">RB_MSR_DCD_CHG</b> (def=0x0)    //    UART0 DCD changed status, high action
</li>
<li class="content" name="fld_4040D006.4" onclick="ElemClick('fld_4040D006.4');">
[4]<b style="margin: 20px;">RB_MSR_CTS</b> (def=0x0)    //    UART0 CTS action status
</li>
<li class="content" name="fld_4040D006.5" onclick="ElemClick('fld_4040D006.5');">
[5]<b style="margin: 20px;">RB_MSR_DSR</b> (def=0x0)    //    UART0 DSR action status
</li>
<li class="content" name="fld_4040D006.6" onclick="ElemClick('fld_4040D006.6');">
[6]<b style="margin: 20px;">RB_MSR_RI</b> (def=0x0)    //    UART0 RI action status
</li>
<li class="content" name="fld_4040D006.7" onclick="ElemClick('fld_4040D006.7');">
[7]<b style="margin: 20px;">RB_MSR_DCD</b> (def=0x0)    //    UART0 DCD action status
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D007"><details ontoggle="ElemCh('reg_4040D007');"><summary>0x4040D007<b style="margin: 20px;">R8_UART0_DIV</b>//   UART0 pre-frequency divisiono register</summary>
<ul>
<li class="content" name="fld_4040D007.0" onclick="ElemClick('fld_4040D007.0');">
[0:7]<b style="margin: 20px;">UART0_DIV</b> (def=0x0)    //    System clock is pre-divided after frequency doubling to generate the internal reference clo
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D008"><details ontoggle="ElemCh('reg_4040D008');"><summary>0x4040D008<b style="margin: 20px;">R8_UART0_DMA_CTRL</b>//   DMA Control register</summary>
<ul>
<li class="content" name="fld_4040D008.0" onclick="ElemClick('fld_4040D008.0');">
[0]<b style="margin: 20px;">RB_DMA_WR_EN</b> (def=0x0)    //    DMA enabled when receiving data
</li>
<li class="content" name="fld_4040D008.1" onclick="ElemClick('fld_4040D008.1');">
[1]<b style="margin: 20px;">RB_DMA_WR_LOOP_EN</b> (def=0x0)    //    DMA loop mode enabled when receiving data
</li>
<li class="content" name="fld_4040D008.2" onclick="ElemClick('fld_4040D008.2');">
[2]<b style="margin: 20px;">RB_DMA_WR_END_EN</b> (def=0x0)    //    the end of DMA interrupt when receiving data is enabled
</li>
<li class="content" name="fld_4040D008.3" onclick="ElemClick('fld_4040D008.3');">
[3]<b style="margin: 20px;">RB_DMA_WR_ERR_EN</b> (def=0x0)    //    DMA data transfer error interrupt when receiving data is enabled
</li>
<li class="content" name="fld_4040D008.4" onclick="ElemClick('fld_4040D008.4');">
[4]<b style="margin: 20px;">RB_DMA_RD_EN</b> (def=0x0)    //    DMA enabled when sending data
</li>
<li class="content" name="fld_4040D008.5" onclick="ElemClick('fld_4040D008.5');">
[5]<b style="margin: 20px;">RB_DMA_RD_LOOP_EN</b> (def=0x0)    //    DMA loop mode enabled when sending data
</li>
<li class="content" name="fld_4040D008.6" onclick="ElemClick('fld_4040D008.6');">
[6]<b style="margin: 20px;">RB_DMA_RD_END_EN</b> (def=0x0)    //    the end of DMA interrupt when sending data is enabled
</li>
<li class="content" name="fld_4040D008.7" onclick="ElemClick('fld_4040D008.7');">
[7]<b style="margin: 20px;">RB_DMA_RD_ERR_EN</b> (def=0x0)    //    DMA data transfer error interrupt when sending data is enabled
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D009"><details ontoggle="ElemCh('reg_4040D009');"><summary>0x4040D009<b style="margin: 20px;">R8_UART0_DMA_IF</b>//   DMA status register</summary>
<ul>
<li class="content" name="fld_4040D009.3" onclick="ElemClick('fld_4040D009.3');">
[3]<b style="margin: 20px;">RB_DMA_IF_TX_ERR</b> (def=0x0)    //    DMA transfer error flag while sending data
</li>
<li class="content" name="fld_4040D009.2" onclick="ElemClick('fld_4040D009.2');">
[2]<b style="margin: 20px;">RB_DMA_IF_TX_END</b> (def=0x0)    //    DMA end flag when data is sended
</li>
<li class="content" name="fld_4040D009.1" onclick="ElemClick('fld_4040D009.1');">
[1]<b style="margin: 20px;">RB_DMA_IF_RX_ERR</b> (def=0x0)    //    DMA transfer error flag while receiving data
</li>
<li class="content" name="fld_4040D009.0" onclick="ElemClick('fld_4040D009.0');">
[0]<b style="margin: 20px;">RB_DMA_IF_RX_END</b> (def=0x0)    //    DMA end flag when data is received
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D00C"><details ontoggle="ElemCh('reg_4040D00C');"><summary>0x4040D00C<b style="margin: 20px;">R32_UART0_DMA_WR_NOW_ADDR</b>//   DMA receive mode current address register</summary>
<ul>
<li class="content" name="fld_4040D00C.0" onclick="ElemClick('fld_4040D00C.0');">
[0:17]<b style="margin: 20px;">DMA_WR_NOW_ADDR</b> (def=0x0)    //    DMA receive mode current address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D010"><details ontoggle="ElemCh('reg_4040D010');"><summary>0x4040D010<b style="margin: 20px;">R32_UART0_DMA_WR_START_ADDR</b>//   DMA receive mode start address register</summary>
<ul>
<li class="content" name="fld_4040D010.0" onclick="ElemClick('fld_4040D010.0');">
[0:17]<b style="margin: 20px;">DMA_WR_START_ADDR</b> (def=0x0)    //    DMA receive mode start address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D014"><details ontoggle="ElemCh('reg_4040D014');"><summary>0x4040D014<b style="margin: 20px;">R32_UART0_DMA_WR_END_ADDR</b>//   DMA received mode end address register</summary>
<ul>
<li class="content" name="fld_4040D014.0" onclick="ElemClick('fld_4040D014.0');">
[0:17]<b style="margin: 20px;">DMA_WR_END_ADDR</b> (def=0x0)    //    DMA receivek mode end address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D018"><details ontoggle="ElemCh('reg_4040D018');"><summary>0x4040D018<b style="margin: 20px;">R32_UART0_DMA_RD_NOW_ADDR</b>//   DMA send mode current address register</summary>
<ul>
<li class="content" name="fld_4040D018.0" onclick="ElemClick('fld_4040D018.0');">
[0:17]<b style="margin: 20px;">DMA_WR_RD_ADDR</b> (def=0x0)    //    DMA send mode current address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D01C"><details ontoggle="ElemCh('reg_4040D01C');"><summary>0x4040D01C<b style="margin: 20px;">R32_UART0_DMA_RD_START_ADDR</b>//   DMA send mode start address register</summary>
<ul>
<li class="content" name="fld_4040D01C.0" onclick="ElemClick('fld_4040D01C.0');">
[0:17]<b style="margin: 20px;">DMA_RD_START_ADDR</b> (def=0x0)    //    DMA send mode start address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D020"><details ontoggle="ElemCh('reg_4040D020');"><summary>0x4040D020<b style="margin: 20px;">R32_UART0_DMA_RD_END_ADDR</b>//   DMA send mode end address register</summary>
<ul>
<li class="content" name="fld_4040D020.0" onclick="ElemClick('fld_4040D020.0');">
[0:17]<b style="margin: 20px;">DMA_RD_END_ADDR</b> (def=0x0)    //    DMA send mode end address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_4040D000.26" onclick="ElemClick('isr_4040D000.26');">[26]  <b>UART0</b>    //    UART0 Global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_4040D800"><details ontoggle="ElemCh('per_4040D800');"><summary>0x4040D800<b style="margin: 20px;">UART1</b>// UART1 register</summary>
<ul>
<li class="content" name="reg_4040D800"><details ontoggle="ElemCh('reg_4040D800');"><summary>0x4040D800<b style="margin: 20px;">R8_UART1_RBR_R8_UART1_THR_R8_UART1_DLL</b>//   UART1 receiver buffer, receiving byte / UART1 transmitter holding, transmittal byte/DLL is lo</summary>
<ul>
<li class="content" name="fld_4040D800.0" onclick="ElemClick('fld_4040D800.0');">
[0:7]<b style="margin: 20px;">R8_UART1_RBR_R8_UART1_THR_UART1_DLL</b> (def=0x0)    //    UART receiver buffer, receiving byte / UART transmitter holding, transmittal byte
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D801"><details ontoggle="ElemCh('reg_4040D801');"><summary>0x4040D801<b style="margin: 20px;">R8_UART1_IER_R8_UART1_DLM</b>//   UART1 interrupt enable/baud rate divisor register, DLL is low-byte,DLM is high-byte,together </summary>
<ul>
<li class="content" name="fld_4040D801.0" onclick="ElemClick('fld_4040D801.0');">
[0]<b style="margin: 20px;">RB_IER_RECV_RDY_UART1_DLM</b> (def=0x0)    //    UART interrupt enable for receiver data ready
</li>
<li class="content" name="fld_4040D801.1" onclick="ElemClick('fld_4040D801.1');">
[1]<b style="margin: 20px;">RB_IER_THR_EMPTY_UART1_DLL_UART1_DLM</b> (def=0x0)    //    UART interrupt enable for THR empty
</li>
<li class="content" name="fld_4040D801.2" onclick="ElemClick('fld_4040D801.2');">
[2]<b style="margin: 20px;">RB_IER_LINE_STAT_UART1_DLL_UART1_DLM</b> (def=0x0)    //    UART interrupt enable for receiver line status
</li>
<li class="content" name="fld_4040D801.3" onclick="ElemClick('fld_4040D801.3');">
[3]<b style="margin: 20px;">RB_IER_MODEM_CHG_UART1_DLL_UART1_DLM</b> (def=0x0)    //    UART1 interrupt enable for modem status change
</li>
<li class="content" name="fld_4040D801.4" onclick="ElemClick('fld_4040D801.4');">
[4]<b style="margin: 20px;">RB_IER_MODEM_IO_UART1_DLL_UART1_DLM</b> (def=0x0)    //    serial modem MODEM signal pin selection bit
</li>
<li class="content" name="fld_4040D801.5" onclick="ElemClick('fld_4040D801.5');">
[5]<b style="margin: 20px;">RB_IER_MOUT_EN_UART1_DLL_UART1_DLM</b> (def=0x0)    //    UART1 RTS/DTR output pin enable
</li>
<li class="content" name="fld_4040D801.6" onclick="ElemClick('fld_4040D801.6');">
[6]<b style="margin: 20px;">RB_IER_TXD_EN_UART1_DLL_UART1_DLM</b> (def=0x0)    //    UART TXD pin enable
</li>
<li class="content" name="fld_4040D801.7" onclick="ElemClick('fld_4040D801.7');">
[7]<b style="margin: 20px;">RB_IER_RESET_UART1_DLL_UART1_DLM</b> (def=0x0)    //    UART software reset control, high action, auto clear
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D802"><details ontoggle="ElemCh('reg_4040D802');"><summary>0x4040D802<b style="margin: 20px;">R8_UART1_IIR_R8_UART1_FCR</b>//   UART1 interrupt identification/FIFO control register</summary>
<ul>
<li class="content" name="fld_4040D802.0" onclick="ElemClick('fld_4040D802.0');">
[0]<b style="margin: 20px;">RB_IIR_NO_INT_RB_FCR_FIFO_EN</b> (def=0x1)    //    UART interrupt status flag/FIFO enable bit
</li>
<li class="content" name="fld_4040D802.1" onclick="ElemClick('fld_4040D802.1');">
[1]<b style="margin: 20px;">RB_IIR_INT_MASK_RB_FCR_RX_FIFO_CLR</b> (def=0x0)    //    UART interrupt flag bit mask/clear UART receiver FIFO, high action, auto clear
</li>
<li class="content" name="fld_4040D802.2" onclick="ElemClick('fld_4040D802.2');">
[2]<b style="margin: 20px;">RB_IIR_INT_MASK_RB_FCR_TX_FIFO_CLR</b> (def=0x0)    //    UART interrupt flag bit mask/clear UART transmitter FIFO, high action, auto clear
</li>
<li class="content" name="fld_4040D802.3" onclick="ElemClick('fld_4040D802.3');">
[3]<b style="margin: 20px;">RB_IIR_INT_MASK</b> (def=0x0)    //    UART interrupt flag bit mask
</li>
<li class="content" name="fld_4040D802.6" onclick="ElemClick('fld_4040D802.6');">
[6:7]<b style="margin: 20px;">RB_IIR_FIFO_EN_RB_FCR_FIFO_TRIG</b> (def=0x0)    //    UART FIFO enabled flag/UART receiver FIFO trigger level
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D803"><details ontoggle="ElemCh('reg_4040D803');"><summary>0x4040D803<b style="margin: 20px;">R8_UART1_LCR</b>//   UART1 line control</summary>
<ul>
<li class="content" name="fld_4040D803.0" onclick="ElemClick('fld_4040D803.0');">
[0:1]<b style="margin: 20px;">RB_LCR_WORD_SZ</b> (def=0x0)    //    UART word bit length
</li>
<li class="content" name="fld_4040D803.2" onclick="ElemClick('fld_4040D803.2');">
[2]<b style="margin: 20px;">RB_LCR_STOP_BIT</b> (def=0x0)    //    UART stop bit length
</li>
<li class="content" name="fld_4040D803.3" onclick="ElemClick('fld_4040D803.3');">
[3]<b style="margin: 20px;">RB_LCR_PAR_EN</b> (def=0x0)    //    UART parity enable
</li>
<li class="content" name="fld_4040D803.4" onclick="ElemClick('fld_4040D803.4');">
[4:5]<b style="margin: 20px;">RB_LCR_PAR_MOD</b> (def=0x0)    //    UART parity mode
</li>
<li class="content" name="fld_4040D803.6" onclick="ElemClick('fld_4040D803.6');">
[6]<b style="margin: 20px;">RB_LCR_BREAK_EN</b> (def=0x0)    //    UART break control enable
</li>
<li class="content" name="fld_4040D803.7" onclick="ElemClick('fld_4040D803.7');">
[7]<b style="margin: 20px;">RB_LCR_DLAB</b> (def=0x0)    //    UART divisor latch access enable bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D804"><details ontoggle="ElemCh('reg_4040D804');"><summary>0x4040D804<b style="margin: 20px;">R8_UART1_MCR</b>//   UART1 modem control</summary>
<ul>
<li class="content" name="fld_4040D804.1" onclick="ElemClick('fld_4040D804.1');">
[1]<b style="margin: 20px;">RB_MCR_RTS</b> (def=0x0)    //    UART1 control RTS output
</li>
<li class="content" name="fld_4040D804.3" onclick="ElemClick('fld_4040D804.3');">
[3]<b style="margin: 20px;">RB_MCR_OUT2</b> (def=0x0)    //    UART interrupt required output control
</li>
<li class="content" name="fld_4040D804.5" onclick="ElemClick('fld_4040D804.5');">
[5]<b style="margin: 20px;">RB_MCR_AU_FLOW_EN</b> (def=0x0)    //    UART1 enable autoflow control
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D805"><details ontoggle="ElemCh('reg_4040D805');"><summary>0x4040D805<b style="margin: 20px;">R8_UART1_LSR</b>//   UART1 line status</summary>
<ul>
<li class="content" name="fld_4040D805.0" onclick="ElemClick('fld_4040D805.0');">
[0]<b style="margin: 20px;">RB_LSR_DATA_RDY</b> (def=0x0)    //    UART receiver fifo data ready status
</li>
<li class="content" name="fld_4040D805.1" onclick="ElemClick('fld_4040D805.1');">
[1]<b style="margin: 20px;">RB_LSR_OVER_ERR</b> (def=0x0)    //    UART receiver overrun error
</li>
<li class="content" name="fld_4040D805.2" onclick="ElemClick('fld_4040D805.2');">
[2]<b style="margin: 20px;">RB_LSR_PAR_ERR</b> (def=0x0)    //    UART receiver frame error
</li>
<li class="content" name="fld_4040D805.3" onclick="ElemClick('fld_4040D805.3');">
[3]<b style="margin: 20px;">RB_LSR_FRAME_ERR</b> (def=0x0)    //    UART receiver frame error
</li>
<li class="content" name="fld_4040D805.4" onclick="ElemClick('fld_4040D805.4');">
[4]<b style="margin: 20px;">RB_LSR_BREAK_ERR</b> (def=0x0)    //    UART receiver break error
</li>
<li class="content" name="fld_4040D805.5" onclick="ElemClick('fld_4040D805.5');">
[5]<b style="margin: 20px;">RB_LSR_TX_FIFO_EMP</b> (def=0x0)    //    UART transmitter fifo empty status
</li>
<li class="content" name="fld_4040D805.6" onclick="ElemClick('fld_4040D805.6');">
[6]<b style="margin: 20px;">RB_LSR_TX_ALL_EMP</b> (def=0x1)    //    UART transmitter all empty status
</li>
<li class="content" name="fld_4040D805.7" onclick="ElemClick('fld_4040D805.7');">
[7]<b style="margin: 20px;">RB_LSR_ERR_RX_FIFO</b> (def=0x1)    //    indicate error in UART receiver fifo
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D806"><details ontoggle="ElemCh('reg_4040D806');"><summary>0x4040D806<b style="margin: 20px;">R8_UART1_MSR</b>//   UART1 modem status</summary>
<ul>
<li class="content" name="fld_4040D806.0" onclick="ElemClick('fld_4040D806.0');">
[0]<b style="margin: 20px;">RB_MSR_CTS_CHG</b> (def=0x0)    //    UART1 CTS changed status, high action
</li>
<li class="content" name="fld_4040D806.4" onclick="ElemClick('fld_4040D806.4');">
[4]<b style="margin: 20px;">RB_MSR_CTS</b> (def=0x0)    //    UART1 CTS action status
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D807"><details ontoggle="ElemCh('reg_4040D807');"><summary>0x4040D807<b style="margin: 20px;">R8_UART1_DIV</b>//   UART1 pre-frequency divisiono register</summary>
<ul>
<li class="content" name="fld_4040D807.0" onclick="ElemClick('fld_4040D807.0');">
[0:7]<b style="margin: 20px;">UART1_DIV</b> (def=0x0)    //    System clock is pre-divided after frequency doubling to generate the internal reference clo
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D808"><details ontoggle="ElemCh('reg_4040D808');"><summary>0x4040D808<b style="margin: 20px;">R8_UART1_DMA_CTRL</b>//   DMA Control register</summary>
<ul>
<li class="content" name="fld_4040D808.0" onclick="ElemClick('fld_4040D808.0');">
[0]<b style="margin: 20px;">RB_DMA_RD_EN</b> (def=0x0)    //    DMA enabled when receiving data
</li>
<li class="content" name="fld_4040D808.1" onclick="ElemClick('fld_4040D808.1');">
[1]<b style="margin: 20px;">RB_DMA_RD_LOOP_EN</b> (def=0x0)    //    DMA loop mode enabled when receiving data
</li>
<li class="content" name="fld_4040D808.2" onclick="ElemClick('fld_4040D808.2');">
[2]<b style="margin: 20px;">RB_DMA_RD_END_EN</b> (def=0x0)    //    the end of DMA interrupt when receiving data is enabled
</li>
<li class="content" name="fld_4040D808.4" onclick="ElemClick('fld_4040D808.4');">
[4]<b style="margin: 20px;">RB_DMA_WR_EN</b> (def=0x0)    //    DMA enabled when sending data
</li>
<li class="content" name="fld_4040D808.5" onclick="ElemClick('fld_4040D808.5');">
[5]<b style="margin: 20px;">RB_DMA_WR_LOOP_EN</b> (def=0x0)    //    DMA loop mode enabled when sending data
</li>
<li class="content" name="fld_4040D808.6" onclick="ElemClick('fld_4040D808.6');">
[6]<b style="margin: 20px;">RB_DMA_WR_END_EN</b> (def=0x0)    //    the end of DMA interrupt when sending data is enabled
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D809"><details ontoggle="ElemCh('reg_4040D809');"><summary>0x4040D809<b style="margin: 20px;">R8_UART1_DMA_IF</b>//   DMA status register</summary>
<ul>
<li class="content" name="fld_4040D809.3" onclick="ElemClick('fld_4040D809.3');">
[3]<b style="margin: 20px;">RB_DMA_PAR_ERR</b> (def=0x0)    //    PARITY error flag bit in DMA mode
</li>
<li class="content" name="fld_4040D809.2" onclick="ElemClick('fld_4040D809.2');">
[2]<b style="margin: 20px;">RB_DMA_IF_TX_END</b> (def=0x0)    //    DMA end flag when data is sended
</li>
<li class="content" name="fld_4040D809.1" onclick="ElemClick('fld_4040D809.1');">
[1]<b style="margin: 20px;">RB_DMA_FRAME_ERR</b> (def=0x0)    //    FRAME error flag bit in DMA mode
</li>
<li class="content" name="fld_4040D809.0" onclick="ElemClick('fld_4040D809.0');">
[0]<b style="margin: 20px;">RB_DMA_IF_RX_END</b> (def=0x0)    //    DMA end flag when data is received
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D80C"><details ontoggle="ElemCh('reg_4040D80C');"><summary>0x4040D80C<b style="margin: 20px;">R32_UART1_DMA_WR_NOW_ADDR</b>//   DMA receive mode current address register</summary>
<ul>
<li class="content" name="fld_4040D80C.0" onclick="ElemClick('fld_4040D80C.0');">
[0:17]<b style="margin: 20px;">DMA_WR_NOW_ADDR</b> (def=0x0)    //    DMA receive mode current address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D810"><details ontoggle="ElemCh('reg_4040D810');"><summary>0x4040D810<b style="margin: 20px;">R32_UART1_DMA_WR_START_ADDR</b>//   DMA receive mode start address register</summary>
<ul>
<li class="content" name="fld_4040D810.0" onclick="ElemClick('fld_4040D810.0');">
[0:17]<b style="margin: 20px;">DMA_WR_START_ADDR</b> (def=0x0)    //    DMA receive mode start address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D814"><details ontoggle="ElemCh('reg_4040D814');"><summary>0x4040D814<b style="margin: 20px;">R32_UART1_DMA_WR_END_ADDR</b>//   DMA received mode end address register</summary>
<ul>
<li class="content" name="fld_4040D814.0" onclick="ElemClick('fld_4040D814.0');">
[0:17]<b style="margin: 20px;">DMA_WR_END_ADDR</b> (def=0x0)    //    DMA receivek mode end address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D818"><details ontoggle="ElemCh('reg_4040D818');"><summary>0x4040D818<b style="margin: 20px;">R32_UART1_DMA_RD_NOW_ADDR</b>//   DMA send mode current address register</summary>
<ul>
<li class="content" name="fld_4040D818.0" onclick="ElemClick('fld_4040D818.0');">
[0:17]<b style="margin: 20px;">DMA_WR_RD_ADDR</b> (def=0x0)    //    DMA send mode current address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D81C"><details ontoggle="ElemCh('reg_4040D81C');"><summary>0x4040D81C<b style="margin: 20px;">R32_UART1_DMA_RD_START_ADDR</b>//   DMA send mode start address register</summary>
<ul>
<li class="content" name="fld_4040D81C.0" onclick="ElemClick('fld_4040D81C.0');">
[0:17]<b style="margin: 20px;">DMA_RD_START_ADDR</b> (def=0x0)    //    DMA send mode start address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040D820"><details ontoggle="ElemCh('reg_4040D820');"><summary>0x4040D820<b style="margin: 20px;">R32_UART1_DMA_RD_END_ADDR</b>//   DMA send mode end address register</summary>
<ul>
<li class="content" name="fld_4040D820.0" onclick="ElemClick('fld_4040D820.0');">
[0:17]<b style="margin: 20px;">DMA_RD_END_ADDR</b> (def=0x0)    //    DMA send mode end address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_4040D800.27" onclick="ElemClick('isr_4040D800.27');">[27]  <b>UART1</b>    //    UART1 Global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40409000"><details ontoggle="ElemCh('per_40409000');"><summary>0x40409000<b style="margin: 20px;">UART2</b>// UART2 register</summary>
<ul>
<li class="content" name="reg_40409000"><details ontoggle="ElemCh('reg_40409000');"><summary>0x40409000<b style="margin: 20px;">R8_UART1_RBR_R8_UART1_THR_R8_UART1_DLL</b>//   UART1 receiver buffer, receiving byte / UART1 transmitter holding, transmittal byte/DLL is lo</summary>
<ul>
<li class="content" name="fld_40409000.0" onclick="ElemClick('fld_40409000.0');">
[0:7]<b style="margin: 20px;">R8_UART1_RBR_R8_UART1_THR_UART1_DLL</b> (def=0x0)    //    UART receiver buffer, receiving byte / UART transmitter holding, transmittal byte
</li>
</ul>
</details></li>
<li class="content" name="reg_40409001"><details ontoggle="ElemCh('reg_40409001');"><summary>0x40409001<b style="margin: 20px;">R8_UART1_IER_R8_UART1_DLM</b>//   UART1 interrupt enable/baud rate divisor register, DLL is low-byte,DLM is high-byte,together </summary>
<ul>
<li class="content" name="fld_40409001.0" onclick="ElemClick('fld_40409001.0');">
[0]<b style="margin: 20px;">RB_IER_RECV_RDY_UART1_DLM</b> (def=0x0)    //    UART interrupt enable for receiver data ready
</li>
<li class="content" name="fld_40409001.1" onclick="ElemClick('fld_40409001.1');">
[1]<b style="margin: 20px;">RB_IER_THR_EMPTY_UART1_DLL_UART1_DLM</b> (def=0x0)    //    UART interrupt enable for THR empty
</li>
<li class="content" name="fld_40409001.2" onclick="ElemClick('fld_40409001.2');">
[2]<b style="margin: 20px;">RB_IER_LINE_STAT_UART1_DLL_UART1_DLM</b> (def=0x0)    //    UART interrupt enable for receiver line status
</li>
<li class="content" name="fld_40409001.3" onclick="ElemClick('fld_40409001.3');">
[3]<b style="margin: 20px;">RB_IER_MODEM_CHG_UART1_DLL_UART1_DLM</b> (def=0x0)    //    UART1 interrupt enable for modem status change
</li>
<li class="content" name="fld_40409001.4" onclick="ElemClick('fld_40409001.4');">
[4]<b style="margin: 20px;">RB_IER_MODEM_IO_UART1_DLL_UART1_DLM</b> (def=0x0)    //    serial modem MODEM signal pin selection bit
</li>
<li class="content" name="fld_40409001.5" onclick="ElemClick('fld_40409001.5');">
[5]<b style="margin: 20px;">RB_IER_MOUT_EN_UART1_DLL_UART1_DLM</b> (def=0x0)    //    UART1 RTS/DTR output pin enable
</li>
<li class="content" name="fld_40409001.6" onclick="ElemClick('fld_40409001.6');">
[6]<b style="margin: 20px;">RB_IER_TXD_EN_UART1_DLL_UART1_DLM</b> (def=0x0)    //    UART TXD pin enable
</li>
<li class="content" name="fld_40409001.7" onclick="ElemClick('fld_40409001.7');">
[7]<b style="margin: 20px;">RB_IER_RESET_UART1_DLL_UART1_DLM</b> (def=0x0)    //    UART software reset control, high action, auto clear
</li>
</ul>
</details></li>
<li class="content" name="reg_40409002"><details ontoggle="ElemCh('reg_40409002');"><summary>0x40409002<b style="margin: 20px;">R8_UART1_IIR_R8_UART1_FCR</b>//   UART1 interrupt identification/FIFO control register</summary>
<ul>
<li class="content" name="fld_40409002.0" onclick="ElemClick('fld_40409002.0');">
[0]<b style="margin: 20px;">RB_IIR_NO_INT_RB_FCR_FIFO_EN</b> (def=0x1)    //    UART interrupt status flag/FIFO enable bit
</li>
<li class="content" name="fld_40409002.1" onclick="ElemClick('fld_40409002.1');">
[1]<b style="margin: 20px;">RB_IIR_INT_MASK_RB_FCR_RX_FIFO_CLR</b> (def=0x0)    //    UART interrupt flag bit mask/clear UART receiver FIFO, high action, auto clear
</li>
<li class="content" name="fld_40409002.2" onclick="ElemClick('fld_40409002.2');">
[2]<b style="margin: 20px;">RB_IIR_INT_MASK_RB_FCR_TX_FIFO_CLR</b> (def=0x0)    //    UART interrupt flag bit mask/clear UART transmitter FIFO, high action, auto clear
</li>
<li class="content" name="fld_40409002.3" onclick="ElemClick('fld_40409002.3');">
[3]<b style="margin: 20px;">RB_IIR_INT_MASK</b> (def=0x0)    //    UART interrupt flag bit mask
</li>
<li class="content" name="fld_40409002.6" onclick="ElemClick('fld_40409002.6');">
[6:7]<b style="margin: 20px;">RB_IIR_FIFO_EN_RB_FCR_FIFO_TRIG</b> (def=0x0)    //    UART FIFO enabled flag/UART receiver FIFO trigger level
</li>
</ul>
</details></li>
<li class="content" name="reg_40409003"><details ontoggle="ElemCh('reg_40409003');"><summary>0x40409003<b style="margin: 20px;">R8_UART1_LCR</b>//   UART1 line control</summary>
<ul>
<li class="content" name="fld_40409003.0" onclick="ElemClick('fld_40409003.0');">
[0:1]<b style="margin: 20px;">RB_LCR_WORD_SZ</b> (def=0x0)    //    UART word bit length
</li>
<li class="content" name="fld_40409003.2" onclick="ElemClick('fld_40409003.2');">
[2]<b style="margin: 20px;">RB_LCR_STOP_BIT</b> (def=0x0)    //    UART stop bit length
</li>
<li class="content" name="fld_40409003.3" onclick="ElemClick('fld_40409003.3');">
[3]<b style="margin: 20px;">RB_LCR_PAR_EN</b> (def=0x0)    //    UART parity enable
</li>
<li class="content" name="fld_40409003.4" onclick="ElemClick('fld_40409003.4');">
[4:5]<b style="margin: 20px;">RB_LCR_PAR_MOD</b> (def=0x0)    //    UART parity mode
</li>
<li class="content" name="fld_40409003.6" onclick="ElemClick('fld_40409003.6');">
[6]<b style="margin: 20px;">RB_LCR_BREAK_EN</b> (def=0x0)    //    UART break control enable
</li>
<li class="content" name="fld_40409003.7" onclick="ElemClick('fld_40409003.7');">
[7]<b style="margin: 20px;">RB_LCR_DLAB</b> (def=0x0)    //    UART divisor latch access enable bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40409004"><details ontoggle="ElemCh('reg_40409004');"><summary>0x40409004<b style="margin: 20px;">R8_UART1_MCR</b>//   UART1 modem control</summary>
<ul>
<li class="content" name="fld_40409004.1" onclick="ElemClick('fld_40409004.1');">
[1]<b style="margin: 20px;">RB_MCR_RTS</b> (def=0x0)    //    UART1 control RTS output
</li>
<li class="content" name="fld_40409004.3" onclick="ElemClick('fld_40409004.3');">
[3]<b style="margin: 20px;">RB_MCR_OUT2</b> (def=0x0)    //    UART interrupt required output control
</li>
<li class="content" name="fld_40409004.5" onclick="ElemClick('fld_40409004.5');">
[5]<b style="margin: 20px;">RB_MCR_AU_FLOW_EN</b> (def=0x0)    //    UART1 enable autoflow control
</li>
</ul>
</details></li>
<li class="content" name="reg_40409005"><details ontoggle="ElemCh('reg_40409005');"><summary>0x40409005<b style="margin: 20px;">R8_UART1_LSR</b>//   UART1 line status</summary>
<ul>
<li class="content" name="fld_40409005.0" onclick="ElemClick('fld_40409005.0');">
[0]<b style="margin: 20px;">RB_LSR_DATA_RDY</b> (def=0x0)    //    UART receiver fifo data ready status
</li>
<li class="content" name="fld_40409005.1" onclick="ElemClick('fld_40409005.1');">
[1]<b style="margin: 20px;">RB_LSR_OVER_ERR</b> (def=0x0)    //    UART receiver overrun error
</li>
<li class="content" name="fld_40409005.2" onclick="ElemClick('fld_40409005.2');">
[2]<b style="margin: 20px;">RB_LSR_PAR_ERR</b> (def=0x0)    //    UART receiver frame error
</li>
<li class="content" name="fld_40409005.3" onclick="ElemClick('fld_40409005.3');">
[3]<b style="margin: 20px;">RB_LSR_FRAME_ERR</b> (def=0x0)    //    UART receiver frame error
</li>
<li class="content" name="fld_40409005.4" onclick="ElemClick('fld_40409005.4');">
[4]<b style="margin: 20px;">RB_LSR_BREAK_ERR</b> (def=0x0)    //    UART receiver break error
</li>
<li class="content" name="fld_40409005.5" onclick="ElemClick('fld_40409005.5');">
[5]<b style="margin: 20px;">RB_LSR_TX_FIFO_EMP</b> (def=0x0)    //    UART transmitter fifo empty status
</li>
<li class="content" name="fld_40409005.6" onclick="ElemClick('fld_40409005.6');">
[6]<b style="margin: 20px;">RB_LSR_TX_ALL_EMP</b> (def=0x1)    //    UART transmitter all empty status
</li>
<li class="content" name="fld_40409005.7" onclick="ElemClick('fld_40409005.7');">
[7]<b style="margin: 20px;">RB_LSR_ERR_RX_FIFO</b> (def=0x1)    //    indicate error in UART receiver fifo
</li>
</ul>
</details></li>
<li class="content" name="reg_40409006"><details ontoggle="ElemCh('reg_40409006');"><summary>0x40409006<b style="margin: 20px;">R8_UART1_MSR</b>//   UART1 modem status</summary>
<ul>
<li class="content" name="fld_40409006.0" onclick="ElemClick('fld_40409006.0');">
[0]<b style="margin: 20px;">RB_MSR_CTS_CHG</b> (def=0x0)    //    UART1 CTS changed status, high action
</li>
<li class="content" name="fld_40409006.4" onclick="ElemClick('fld_40409006.4');">
[4]<b style="margin: 20px;">RB_MSR_CTS</b> (def=0x0)    //    UART1 CTS action status
</li>
</ul>
</details></li>
<li class="content" name="reg_40409007"><details ontoggle="ElemCh('reg_40409007');"><summary>0x40409007<b style="margin: 20px;">R8_UART1_DIV</b>//   UART1 pre-frequency divisiono register</summary>
<ul>
<li class="content" name="fld_40409007.0" onclick="ElemClick('fld_40409007.0');">
[0:7]<b style="margin: 20px;">UART1_DIV</b> (def=0x0)    //    System clock is pre-divided after frequency doubling to generate the internal reference clo
</li>
</ul>
</details></li>
<li class="content" name="reg_40409008"><details ontoggle="ElemCh('reg_40409008');"><summary>0x40409008<b style="margin: 20px;">R8_UART1_DMA_CTRL</b>//   DMA Control register</summary>
<ul>
<li class="content" name="fld_40409008.0" onclick="ElemClick('fld_40409008.0');">
[0]<b style="margin: 20px;">RB_DMA_RD_EN</b> (def=0x0)    //    DMA enabled when receiving data
</li>
<li class="content" name="fld_40409008.1" onclick="ElemClick('fld_40409008.1');">
[1]<b style="margin: 20px;">RB_DMA_RD_LOOP_EN</b> (def=0x0)    //    DMA loop mode enabled when receiving data
</li>
<li class="content" name="fld_40409008.2" onclick="ElemClick('fld_40409008.2');">
[2]<b style="margin: 20px;">RB_DMA_RD_END_EN</b> (def=0x0)    //    the end of DMA interrupt when receiving data is enabled
</li>
<li class="content" name="fld_40409008.4" onclick="ElemClick('fld_40409008.4');">
[4]<b style="margin: 20px;">RB_DMA_WR_EN</b> (def=0x0)    //    DMA enabled when sending data
</li>
<li class="content" name="fld_40409008.5" onclick="ElemClick('fld_40409008.5');">
[5]<b style="margin: 20px;">RB_DMA_WR_LOOP_EN</b> (def=0x0)    //    DMA loop mode enabled when sending data
</li>
<li class="content" name="fld_40409008.6" onclick="ElemClick('fld_40409008.6');">
[6]<b style="margin: 20px;">RB_DMA_WR_END_EN</b> (def=0x0)    //    the end of DMA interrupt when sending data is enabled
</li>
</ul>
</details></li>
<li class="content" name="reg_40409009"><details ontoggle="ElemCh('reg_40409009');"><summary>0x40409009<b style="margin: 20px;">R8_UART1_DMA_IF</b>//   DMA status register</summary>
<ul>
<li class="content" name="fld_40409009.3" onclick="ElemClick('fld_40409009.3');">
[3]<b style="margin: 20px;">RB_DMA_PAR_ERR</b> (def=0x0)    //    PARITY error flag bit in DMA mode
</li>
<li class="content" name="fld_40409009.2" onclick="ElemClick('fld_40409009.2');">
[2]<b style="margin: 20px;">RB_DMA_IF_TX_END</b> (def=0x0)    //    DMA end flag when data is sended
</li>
<li class="content" name="fld_40409009.1" onclick="ElemClick('fld_40409009.1');">
[1]<b style="margin: 20px;">RB_DMA_FRAME_ERR</b> (def=0x0)    //    FRAME error flag bit in DMA mode
</li>
<li class="content" name="fld_40409009.0" onclick="ElemClick('fld_40409009.0');">
[0]<b style="margin: 20px;">RB_DMA_IF_RX_END</b> (def=0x0)    //    DMA end flag when data is received
</li>
</ul>
</details></li>
<li class="content" name="reg_4040900C"><details ontoggle="ElemCh('reg_4040900C');"><summary>0x4040900C<b style="margin: 20px;">R32_UART1_DMA_WR_NOW_ADDR</b>//   DMA receive mode current address register</summary>
<ul>
<li class="content" name="fld_4040900C.0" onclick="ElemClick('fld_4040900C.0');">
[0:17]<b style="margin: 20px;">DMA_WR_NOW_ADDR</b> (def=0x0)    //    DMA receive mode current address
</li>
</ul>
</details></li>
<li class="content" name="reg_40409010"><details ontoggle="ElemCh('reg_40409010');"><summary>0x40409010<b style="margin: 20px;">R32_UART1_DMA_WR_START_ADDR</b>//   DMA receive mode start address register</summary>
<ul>
<li class="content" name="fld_40409010.0" onclick="ElemClick('fld_40409010.0');">
[0:17]<b style="margin: 20px;">DMA_WR_START_ADDR</b> (def=0x0)    //    DMA receive mode start address
</li>
</ul>
</details></li>
<li class="content" name="reg_40409014"><details ontoggle="ElemCh('reg_40409014');"><summary>0x40409014<b style="margin: 20px;">R32_UART1_DMA_WR_END_ADDR</b>//   DMA received mode end address register</summary>
<ul>
<li class="content" name="fld_40409014.0" onclick="ElemClick('fld_40409014.0');">
[0:17]<b style="margin: 20px;">DMA_WR_END_ADDR</b> (def=0x0)    //    DMA receivek mode end address
</li>
</ul>
</details></li>
<li class="content" name="reg_40409018"><details ontoggle="ElemCh('reg_40409018');"><summary>0x40409018<b style="margin: 20px;">R32_UART1_DMA_RD_NOW_ADDR</b>//   DMA send mode current address register</summary>
<ul>
<li class="content" name="fld_40409018.0" onclick="ElemClick('fld_40409018.0');">
[0:17]<b style="margin: 20px;">DMA_WR_RD_ADDR</b> (def=0x0)    //    DMA send mode current address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040901C"><details ontoggle="ElemCh('reg_4040901C');"><summary>0x4040901C<b style="margin: 20px;">R32_UART1_DMA_RD_START_ADDR</b>//   DMA send mode start address register</summary>
<ul>
<li class="content" name="fld_4040901C.0" onclick="ElemClick('fld_4040901C.0');">
[0:17]<b style="margin: 20px;">DMA_RD_START_ADDR</b> (def=0x0)    //    DMA send mode start address
</li>
</ul>
</details></li>
<li class="content" name="reg_40409020"><details ontoggle="ElemCh('reg_40409020');"><summary>0x40409020<b style="margin: 20px;">R32_UART1_DMA_RD_END_ADDR</b>//   DMA send mode end address register</summary>
<ul>
<li class="content" name="fld_40409020.0" onclick="ElemClick('fld_40409020.0');">
[0:17]<b style="margin: 20px;">DMA_RD_END_ADDR</b> (def=0x0)    //    DMA send mode end address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40409000.35" onclick="ElemClick('isr_40409000.35');">[35]  <b>UART2</b>    //    UART2 Global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40409800"><details ontoggle="ElemCh('per_40409800');"><summary>0x40409800<b style="margin: 20px;">UART3</b>// UART3 register</summary>
<ul>
<li class="content" name="reg_40409800"><details ontoggle="ElemCh('reg_40409800');"><summary>0x40409800<b style="margin: 20px;">R8_UART1_RBR_R8_UART1_THR_R8_UART1_DLL</b>//   UART1 receiver buffer, receiving byte / UART1 transmitter holding, transmittal byte/DLL is lo</summary>
<ul>
<li class="content" name="fld_40409800.0" onclick="ElemClick('fld_40409800.0');">
[0:7]<b style="margin: 20px;">R8_UART1_RBR_R8_UART1_THR_UART1_DLL</b> (def=0x0)    //    UART receiver buffer, receiving byte / UART transmitter holding, transmittal byte
</li>
</ul>
</details></li>
<li class="content" name="reg_40409801"><details ontoggle="ElemCh('reg_40409801');"><summary>0x40409801<b style="margin: 20px;">R8_UART1_IER_R8_UART1_DLM</b>//   UART1 interrupt enable/baud rate divisor register, DLL is low-byte,DLM is high-byte,together </summary>
<ul>
<li class="content" name="fld_40409801.0" onclick="ElemClick('fld_40409801.0');">
[0]<b style="margin: 20px;">RB_IER_RECV_RDY_UART1_DLM</b> (def=0x0)    //    UART interrupt enable for receiver data ready
</li>
<li class="content" name="fld_40409801.1" onclick="ElemClick('fld_40409801.1');">
[1]<b style="margin: 20px;">RB_IER_THR_EMPTY_UART1_DLL_UART1_DLM</b> (def=0x0)    //    UART interrupt enable for THR empty
</li>
<li class="content" name="fld_40409801.2" onclick="ElemClick('fld_40409801.2');">
[2]<b style="margin: 20px;">RB_IER_LINE_STAT_UART1_DLL_UART1_DLM</b> (def=0x0)    //    UART interrupt enable for receiver line status
</li>
<li class="content" name="fld_40409801.3" onclick="ElemClick('fld_40409801.3');">
[3]<b style="margin: 20px;">RB_IER_MODEM_CHG_UART1_DLL_UART1_DLM</b> (def=0x0)    //    UART1 interrupt enable for modem status change
</li>
<li class="content" name="fld_40409801.4" onclick="ElemClick('fld_40409801.4');">
[4]<b style="margin: 20px;">RB_IER_MODEM_IO_UART1_DLL_UART1_DLM</b> (def=0x0)    //    serial modem MODEM signal pin selection bit
</li>
<li class="content" name="fld_40409801.5" onclick="ElemClick('fld_40409801.5');">
[5]<b style="margin: 20px;">RB_IER_MOUT_EN_UART1_DLL_UART1_DLM</b> (def=0x0)    //    UART1 RTS/DTR output pin enable
</li>
<li class="content" name="fld_40409801.6" onclick="ElemClick('fld_40409801.6');">
[6]<b style="margin: 20px;">RB_IER_TXD_EN_UART1_DLL_UART1_DLM</b> (def=0x0)    //    UART TXD pin enable
</li>
<li class="content" name="fld_40409801.7" onclick="ElemClick('fld_40409801.7');">
[7]<b style="margin: 20px;">RB_IER_RESET_UART1_DLL_UART1_DLM</b> (def=0x0)    //    UART software reset control, high action, auto clear
</li>
</ul>
</details></li>
<li class="content" name="reg_40409802"><details ontoggle="ElemCh('reg_40409802');"><summary>0x40409802<b style="margin: 20px;">R8_UART1_IIR_R8_UART1_FCR</b>//   UART1 interrupt identification/FIFO control register</summary>
<ul>
<li class="content" name="fld_40409802.0" onclick="ElemClick('fld_40409802.0');">
[0]<b style="margin: 20px;">RB_IIR_NO_INT_RB_FCR_FIFO_EN</b> (def=0x1)    //    UART interrupt status flag/FIFO enable bit
</li>
<li class="content" name="fld_40409802.1" onclick="ElemClick('fld_40409802.1');">
[1]<b style="margin: 20px;">RB_IIR_INT_MASK_RB_FCR_RX_FIFO_CLR</b> (def=0x0)    //    UART interrupt flag bit mask/clear UART receiver FIFO, high action, auto clear
</li>
<li class="content" name="fld_40409802.2" onclick="ElemClick('fld_40409802.2');">
[2]<b style="margin: 20px;">RB_IIR_INT_MASK_RB_FCR_TX_FIFO_CLR</b> (def=0x0)    //    UART interrupt flag bit mask/clear UART transmitter FIFO, high action, auto clear
</li>
<li class="content" name="fld_40409802.3" onclick="ElemClick('fld_40409802.3');">
[3]<b style="margin: 20px;">RB_IIR_INT_MASK</b> (def=0x0)    //    UART interrupt flag bit mask
</li>
<li class="content" name="fld_40409802.6" onclick="ElemClick('fld_40409802.6');">
[6:7]<b style="margin: 20px;">RB_IIR_FIFO_EN_RB_FCR_FIFO_TRIG</b> (def=0x0)    //    UART FIFO enabled flag/UART receiver FIFO trigger level
</li>
</ul>
</details></li>
<li class="content" name="reg_40409803"><details ontoggle="ElemCh('reg_40409803');"><summary>0x40409803<b style="margin: 20px;">R8_UART1_LCR</b>//   UART1 line control</summary>
<ul>
<li class="content" name="fld_40409803.0" onclick="ElemClick('fld_40409803.0');">
[0:1]<b style="margin: 20px;">RB_LCR_WORD_SZ</b> (def=0x0)    //    UART word bit length
</li>
<li class="content" name="fld_40409803.2" onclick="ElemClick('fld_40409803.2');">
[2]<b style="margin: 20px;">RB_LCR_STOP_BIT</b> (def=0x0)    //    UART stop bit length
</li>
<li class="content" name="fld_40409803.3" onclick="ElemClick('fld_40409803.3');">
[3]<b style="margin: 20px;">RB_LCR_PAR_EN</b> (def=0x0)    //    UART parity enable
</li>
<li class="content" name="fld_40409803.4" onclick="ElemClick('fld_40409803.4');">
[4:5]<b style="margin: 20px;">RB_LCR_PAR_MOD</b> (def=0x0)    //    UART parity mode
</li>
<li class="content" name="fld_40409803.6" onclick="ElemClick('fld_40409803.6');">
[6]<b style="margin: 20px;">RB_LCR_BREAK_EN</b> (def=0x0)    //    UART break control enable
</li>
<li class="content" name="fld_40409803.7" onclick="ElemClick('fld_40409803.7');">
[7]<b style="margin: 20px;">RB_LCR_DLAB</b> (def=0x0)    //    UART divisor latch access enable bit
</li>
</ul>
</details></li>
<li class="content" name="reg_40409804"><details ontoggle="ElemCh('reg_40409804');"><summary>0x40409804<b style="margin: 20px;">R8_UART1_MCR</b>//   UART1 modem control</summary>
<ul>
<li class="content" name="fld_40409804.1" onclick="ElemClick('fld_40409804.1');">
[1]<b style="margin: 20px;">RB_MCR_RTS</b> (def=0x0)    //    UART1 control RTS output
</li>
<li class="content" name="fld_40409804.3" onclick="ElemClick('fld_40409804.3');">
[3]<b style="margin: 20px;">RB_MCR_OUT2</b> (def=0x0)    //    UART interrupt required output control
</li>
<li class="content" name="fld_40409804.5" onclick="ElemClick('fld_40409804.5');">
[5]<b style="margin: 20px;">RB_MCR_AU_FLOW_EN</b> (def=0x0)    //    UART1 enable autoflow control
</li>
</ul>
</details></li>
<li class="content" name="reg_40409805"><details ontoggle="ElemCh('reg_40409805');"><summary>0x40409805<b style="margin: 20px;">R8_UART1_LSR</b>//   UART1 line status</summary>
<ul>
<li class="content" name="fld_40409805.0" onclick="ElemClick('fld_40409805.0');">
[0]<b style="margin: 20px;">RB_LSR_DATA_RDY</b> (def=0x0)    //    UART receiver fifo data ready status
</li>
<li class="content" name="fld_40409805.1" onclick="ElemClick('fld_40409805.1');">
[1]<b style="margin: 20px;">RB_LSR_OVER_ERR</b> (def=0x0)    //    UART receiver overrun error
</li>
<li class="content" name="fld_40409805.2" onclick="ElemClick('fld_40409805.2');">
[2]<b style="margin: 20px;">RB_LSR_PAR_ERR</b> (def=0x0)    //    UART receiver frame error
</li>
<li class="content" name="fld_40409805.3" onclick="ElemClick('fld_40409805.3');">
[3]<b style="margin: 20px;">RB_LSR_FRAME_ERR</b> (def=0x0)    //    UART receiver frame error
</li>
<li class="content" name="fld_40409805.4" onclick="ElemClick('fld_40409805.4');">
[4]<b style="margin: 20px;">RB_LSR_BREAK_ERR</b> (def=0x0)    //    UART receiver break error
</li>
<li class="content" name="fld_40409805.5" onclick="ElemClick('fld_40409805.5');">
[5]<b style="margin: 20px;">RB_LSR_TX_FIFO_EMP</b> (def=0x0)    //    UART transmitter fifo empty status
</li>
<li class="content" name="fld_40409805.6" onclick="ElemClick('fld_40409805.6');">
[6]<b style="margin: 20px;">RB_LSR_TX_ALL_EMP</b> (def=0x1)    //    UART transmitter all empty status
</li>
<li class="content" name="fld_40409805.7" onclick="ElemClick('fld_40409805.7');">
[7]<b style="margin: 20px;">RB_LSR_ERR_RX_FIFO</b> (def=0x1)    //    indicate error in UART receiver fifo
</li>
</ul>
</details></li>
<li class="content" name="reg_40409806"><details ontoggle="ElemCh('reg_40409806');"><summary>0x40409806<b style="margin: 20px;">R8_UART1_MSR</b>//   UART1 modem status</summary>
<ul>
<li class="content" name="fld_40409806.0" onclick="ElemClick('fld_40409806.0');">
[0]<b style="margin: 20px;">RB_MSR_CTS_CHG</b> (def=0x0)    //    UART1 CTS changed status, high action
</li>
<li class="content" name="fld_40409806.4" onclick="ElemClick('fld_40409806.4');">
[4]<b style="margin: 20px;">RB_MSR_CTS</b> (def=0x0)    //    UART1 CTS action status
</li>
</ul>
</details></li>
<li class="content" name="reg_40409807"><details ontoggle="ElemCh('reg_40409807');"><summary>0x40409807<b style="margin: 20px;">R8_UART1_DIV</b>//   UART1 pre-frequency divisiono register</summary>
<ul>
<li class="content" name="fld_40409807.0" onclick="ElemClick('fld_40409807.0');">
[0:7]<b style="margin: 20px;">UART1_DIV</b> (def=0x0)    //    System clock is pre-divided after frequency doubling to generate the internal reference clo
</li>
</ul>
</details></li>
<li class="content" name="reg_40409808"><details ontoggle="ElemCh('reg_40409808');"><summary>0x40409808<b style="margin: 20px;">R8_UART1_DMA_CTRL</b>//   DMA Control register</summary>
<ul>
<li class="content" name="fld_40409808.0" onclick="ElemClick('fld_40409808.0');">
[0]<b style="margin: 20px;">RB_DMA_RD_EN</b> (def=0x0)    //    DMA enabled when receiving data
</li>
<li class="content" name="fld_40409808.1" onclick="ElemClick('fld_40409808.1');">
[1]<b style="margin: 20px;">RB_DMA_RD_LOOP_EN</b> (def=0x0)    //    DMA loop mode enabled when receiving data
</li>
<li class="content" name="fld_40409808.2" onclick="ElemClick('fld_40409808.2');">
[2]<b style="margin: 20px;">RB_DMA_RD_END_EN</b> (def=0x0)    //    the end of DMA interrupt when receiving data is enabled
</li>
<li class="content" name="fld_40409808.4" onclick="ElemClick('fld_40409808.4');">
[4]<b style="margin: 20px;">RB_DMA_WR_EN</b> (def=0x0)    //    DMA enabled when sending data
</li>
<li class="content" name="fld_40409808.5" onclick="ElemClick('fld_40409808.5');">
[5]<b style="margin: 20px;">RB_DMA_WR_LOOP_EN</b> (def=0x0)    //    DMA loop mode enabled when sending data
</li>
<li class="content" name="fld_40409808.6" onclick="ElemClick('fld_40409808.6');">
[6]<b style="margin: 20px;">RB_DMA_WR_END_EN</b> (def=0x0)    //    the end of DMA interrupt when sending data is enabled
</li>
</ul>
</details></li>
<li class="content" name="reg_40409809"><details ontoggle="ElemCh('reg_40409809');"><summary>0x40409809<b style="margin: 20px;">R8_UART1_DMA_IF</b>//   DMA status register</summary>
<ul>
<li class="content" name="fld_40409809.3" onclick="ElemClick('fld_40409809.3');">
[3]<b style="margin: 20px;">RB_DMA_PAR_ERR</b> (def=0x0)    //    PARITY error flag bit in DMA mode
</li>
<li class="content" name="fld_40409809.2" onclick="ElemClick('fld_40409809.2');">
[2]<b style="margin: 20px;">RB_DMA_IF_TX_END</b> (def=0x0)    //    DMA end flag when data is sended
</li>
<li class="content" name="fld_40409809.1" onclick="ElemClick('fld_40409809.1');">
[1]<b style="margin: 20px;">RB_DMA_FRAME_ERR</b> (def=0x0)    //    FRAME error flag bit in DMA mode
</li>
<li class="content" name="fld_40409809.0" onclick="ElemClick('fld_40409809.0');">
[0]<b style="margin: 20px;">RB_DMA_IF_RX_END</b> (def=0x0)    //    DMA end flag when data is received
</li>
</ul>
</details></li>
<li class="content" name="reg_4040980C"><details ontoggle="ElemCh('reg_4040980C');"><summary>0x4040980C<b style="margin: 20px;">R32_UART1_DMA_WR_NOW_ADDR</b>//   DMA receive mode current address register</summary>
<ul>
<li class="content" name="fld_4040980C.0" onclick="ElemClick('fld_4040980C.0');">
[0:17]<b style="margin: 20px;">DMA_WR_NOW_ADDR</b> (def=0x0)    //    DMA receive mode current address
</li>
</ul>
</details></li>
<li class="content" name="reg_40409810"><details ontoggle="ElemCh('reg_40409810');"><summary>0x40409810<b style="margin: 20px;">R32_UART1_DMA_WR_START_ADDR</b>//   DMA receive mode start address register</summary>
<ul>
<li class="content" name="fld_40409810.0" onclick="ElemClick('fld_40409810.0');">
[0:17]<b style="margin: 20px;">DMA_WR_START_ADDR</b> (def=0x0)    //    DMA receive mode start address
</li>
</ul>
</details></li>
<li class="content" name="reg_40409814"><details ontoggle="ElemCh('reg_40409814');"><summary>0x40409814<b style="margin: 20px;">R32_UART1_DMA_WR_END_ADDR</b>//   DMA received mode end address register</summary>
<ul>
<li class="content" name="fld_40409814.0" onclick="ElemClick('fld_40409814.0');">
[0:17]<b style="margin: 20px;">DMA_WR_END_ADDR</b> (def=0x0)    //    DMA receivek mode end address
</li>
</ul>
</details></li>
<li class="content" name="reg_40409818"><details ontoggle="ElemCh('reg_40409818');"><summary>0x40409818<b style="margin: 20px;">R32_UART1_DMA_RD_NOW_ADDR</b>//   DMA send mode current address register</summary>
<ul>
<li class="content" name="fld_40409818.0" onclick="ElemClick('fld_40409818.0');">
[0:17]<b style="margin: 20px;">DMA_WR_RD_ADDR</b> (def=0x0)    //    DMA send mode current address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040981C"><details ontoggle="ElemCh('reg_4040981C');"><summary>0x4040981C<b style="margin: 20px;">R32_UART1_DMA_RD_START_ADDR</b>//   DMA send mode start address register</summary>
<ul>
<li class="content" name="fld_4040981C.0" onclick="ElemClick('fld_4040981C.0');">
[0:17]<b style="margin: 20px;">DMA_RD_START_ADDR</b> (def=0x0)    //    DMA send mode start address
</li>
</ul>
</details></li>
<li class="content" name="reg_40409820"><details ontoggle="ElemCh('reg_40409820');"><summary>0x40409820<b style="margin: 20px;">R32_UART1_DMA_RD_END_ADDR</b>//   DMA send mode end address register</summary>
<ul>
<li class="content" name="fld_40409820.0" onclick="ElemClick('fld_40409820.0');">
[0:17]<b style="margin: 20px;">DMA_RD_END_ADDR</b> (def=0x0)    //    DMA send mode end address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40409800.36" onclick="ElemClick('isr_40409800.36');">[36]  <b>UART3</b>    //    UART3 Global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_4040C000"><details ontoggle="ElemCh('per_4040C000');"><summary>0x4040C000<b style="margin: 20px;">SPI0</b>// SPI0 register</summary>
<ul>
<li class="content" name="reg_4040C000"><details ontoggle="ElemCh('reg_4040C000');"><summary>0x4040C000<b style="margin: 20px;">R8_SPI0_CTRL_MOD</b>//   SPI0 mode control</summary>
<ul>
<li class="content" name="fld_4040C000.0" onclick="ElemClick('fld_4040C000.0');">
[0]<b style="margin: 20px;">RB_SPI_MODE_SLAVE</b> (def=0x0)    //    SPI slave mode
</li>
<li class="content" name="fld_4040C000.1" onclick="ElemClick('fld_4040C000.1');">
[1]<b style="margin: 20px;">RB_SPI_ALL_CLEAR</b> (def=0x1)    //    force clear SPI FIFO and count
</li>
<li class="content" name="fld_4040C000.2" onclick="ElemClick('fld_4040C000.2');">
[2]<b style="margin: 20px;">RB_SPI_2WIRE_MOD</b> (def=0x0)    //    SPI enable 2 wire mode
</li>
<li class="content" name="fld_4040C000.3" onclick="ElemClick('fld_4040C000.3');">
[3]<b style="margin: 20px;">RB_SPI_MST_SCK_MOD__RB_SPI_SLV_CMD_MOD</b> (def=0x0)    //    SPI master clock mode _ SPI slave command mode
</li>
<li class="content" name="fld_4040C000.4" onclick="ElemClick('fld_4040C000.4');">
[4]<b style="margin: 20px;">RB_SPI_FIFO_DIR</b> (def=0x0)    //    SPI FIFO direction
</li>
<li class="content" name="fld_4040C000.5" onclick="ElemClick('fld_4040C000.5');">
[5]<b style="margin: 20px;">RB_SPI_SCK_OE</b> (def=0x0)    //    SPI SCK output enable
</li>
<li class="content" name="fld_4040C000.6" onclick="ElemClick('fld_4040C000.6');">
[6]<b style="margin: 20px;">RB_SPI_MOSI_OE</b> (def=0x0)    //    SPI MOSI output enable
</li>
<li class="content" name="fld_4040C000.7" onclick="ElemClick('fld_4040C000.7');">
[7]<b style="margin: 20px;">RB_SPI_MISO_OE</b> (def=0x0)    //    SPI MISO output enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C001"><details ontoggle="ElemCh('reg_4040C001');"><summary>0x4040C001<b style="margin: 20px;">R8_SPI0_CTRL_DMA</b>//   SPI0 DMA control</summary>
<ul>
<li class="content" name="fld_4040C001.0" onclick="ElemClick('fld_4040C001.0');">
[0]<b style="margin: 20px;">RB_SPI_DMA_ENABLE</b> (def=0x0)    //    SPI DMA enable
</li>
<li class="content" name="fld_4040C001.1" onclick="ElemClick('fld_4040C001.1');">
[1]<b style="margin: 20px;">RB_SPI_DMA_BURST</b> (def=0x0)    //    DMA block operates on the enable bit
</li>
<li class="content" name="fld_4040C001.2" onclick="ElemClick('fld_4040C001.2');">
[2]<b style="margin: 20px;">RB_SPI_DMA_LOOP</b> (def=0x0)    //    SPI DMA address loop enable
</li>
<li class="content" name="fld_4040C001.7" onclick="ElemClick('fld_4040C001.7');">
[7]<b style="margin: 20px;">RB_SPI_HS_HOST</b> (def=0x0)    //    High speed host receive mode control bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C002"><details ontoggle="ElemCh('reg_4040C002');"><summary>0x4040C002<b style="margin: 20px;">R8_SPI0_INTER_EN</b>//   SPI0 interrupt enable</summary>
<ul>
<li class="content" name="fld_4040C002.0" onclick="ElemClick('fld_4040C002.0');">
[0]<b style="margin: 20px;">RB_SPI_IE_CNT_END</b> (def=0x0)    //    enable interrupt for SPI total byte count end
</li>
<li class="content" name="fld_4040C002.1" onclick="ElemClick('fld_4040C002.1');">
[1]<b style="margin: 20px;">RB_SPI_IE_BYTE_END</b> (def=0x0)    //    enable interrupt for SPI single byte exchanged
</li>
<li class="content" name="fld_4040C002.2" onclick="ElemClick('fld_4040C002.2');">
[2]<b style="margin: 20px;">RB_SPI_IE_FIFO_HF</b> (def=0x0)    //    enable interrupt for SPI FIFO half
</li>
<li class="content" name="fld_4040C002.3" onclick="ElemClick('fld_4040C002.3');">
[3]<b style="margin: 20px;">RB_SPI_IE_DMA_END</b> (def=0x0)    //    enable interrupt for SPI DMA completion
</li>
<li class="content" name="fld_4040C002.4" onclick="ElemClick('fld_4040C002.4');">
[4]<b style="margin: 20px;">RB_SPI_IE_FIFO_OV</b> (def=0x0)    //    enable interrupt for SPI FIFO overflow
</li>
<li class="content" name="fld_4040C002.5" onclick="ElemClick('fld_4040C002.5');">
[5]<b style="margin: 20px;">RB_SPI_IE_DMA_ERR</b> (def=0x0)    //    enable interrupt for DMA transfer error
</li>
<li class="content" name="fld_4040C002.7" onclick="ElemClick('fld_4040C002.7');">
[7]<b style="margin: 20px;">RB_SPI_IE_FST_BYTE</b> (def=0x0)    //    enable interrupt for SPI slave mode first byte received
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C003"><details ontoggle="ElemCh('reg_4040C003');"><summary>0x4040C003<b style="margin: 20px;">R8_SPI0_CLOCK_DIV_R8_SPI0_SLAVE_PRE</b>//   SPI0 master clock divisor / SPI0 slave preset value</summary>
<ul>
<li class="content" name="fld_4040C003.0" onclick="ElemClick('fld_4040C003.0');">
[0:7]<b style="margin: 20px;">SPI0_CLOCK_DIV_SPI0_SLAVE_PRE</b> (def=0x10)    //    master clock divisor / SPI0 slave preset value
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C004"><details ontoggle="ElemCh('reg_4040C004');"><summary>0x4040C004<b style="margin: 20px;">R8_SPI0_BUFFER</b>//   SPI0 data buffer</summary>
<ul>
<li class="content" name="fld_4040C004.0" onclick="ElemClick('fld_4040C004.0');">
[0:7]<b style="margin: 20px;">SPI0_BUFFER</b> (def=0x0)    //    SPI data buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C005"><details ontoggle="ElemCh('reg_4040C005');"><summary>0x4040C005<b style="margin: 20px;">R8_SPI0_RUN_FLAG</b>//   SPI0 work flag</summary>
<ul>
<li class="content" name="fld_4040C005.4" onclick="ElemClick('fld_4040C005.4');">
[4]<b style="margin: 20px;">RB_SPI_SLV_CMD_ACT</b> (def=0x0)    //    SPI slave command flag
</li>
<li class="content" name="fld_4040C005.5" onclick="ElemClick('fld_4040C005.5');">
[5]<b style="margin: 20px;">RB_SPI_FIFO_READY</b> (def=0x0)    //    SPI FIFO ready status
</li>
<li class="content" name="fld_4040C005.6" onclick="ElemClick('fld_4040C005.6');">
[6]<b style="margin: 20px;">RB_SPI_SLV_CS_LOAD</b> (def=0x0)    //    SPI slave chip-select loading status
</li>
<li class="content" name="fld_4040C005.7" onclick="ElemClick('fld_4040C005.7');">
[7]<b style="margin: 20px;">RB_SPI_SLV_SELECT</b> (def=0x0)    //    SPI slave selection status
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C006"><details ontoggle="ElemCh('reg_4040C006');"><summary>0x4040C006<b style="margin: 20px;">R8_SPI0_INT_FLAG</b>//   SPI0 interrupt flag</summary>
<ul>
<li class="content" name="fld_4040C006.0" onclick="ElemClick('fld_4040C006.0');">
[0]<b style="margin: 20px;">RB_SPI_IF_CNT_END</b> (def=0x0)    //    interrupt flag for SPI total byte count end
</li>
<li class="content" name="fld_4040C006.1" onclick="ElemClick('fld_4040C006.1');">
[1]<b style="margin: 20px;">RB_SPI_IF_BYTE_END</b> (def=0x0)    //    interrupt flag for SPI byte exchanged
</li>
<li class="content" name="fld_4040C006.2" onclick="ElemClick('fld_4040C006.2');">
[2]<b style="margin: 20px;">RB_SPI_IF_FIFO_HF</b> (def=0x0)    //    interrupt flag for SPI FIFO half
</li>
<li class="content" name="fld_4040C006.3" onclick="ElemClick('fld_4040C006.3');">
[3]<b style="margin: 20px;">RB_SPI_IF_DMA_END</b> (def=0x0)    //    interrupt flag for SPI DMA completion
</li>
<li class="content" name="fld_4040C006.4" onclick="ElemClick('fld_4040C006.4');">
[4]<b style="margin: 20px;">RB_SPI_IF_FIFO_OV</b> (def=0x0)    //    interrupt flag for SPI FIFO overflow
</li>
<li class="content" name="fld_4040C006.5" onclick="ElemClick('fld_4040C006.5');">
[5]<b style="margin: 20px;">RB_SPI_IF_DMA_ERR</b> (def=0x0)    //    interrupt flag for SPI DMA transfer error 
</li>
<li class="content" name="fld_4040C006.6" onclick="ElemClick('fld_4040C006.6');">
[6]<b style="margin: 20px;">RB_SPI_FREE</b> (def=0x0)    //    current SPI free status
</li>
<li class="content" name="fld_4040C006.7" onclick="ElemClick('fld_4040C006.7');">
[7]<b style="margin: 20px;">RB_SPI_IF_FST_BYTE</b> (def=0x0)    //    interrupt flag for SPI slave mode first byte received
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C007"><details ontoggle="ElemCh('reg_4040C007');"><summary>0x4040C007<b style="margin: 20px;">R8_SPI0_FIFO_COUNT</b>//   SPI0 FIFO count status</summary>
<ul>
<li class="content" name="fld_4040C007.0" onclick="ElemClick('fld_4040C007.0');">
[0:7]<b style="margin: 20px;">SPI0_FIFO_COUNT</b> (def=0x0)    //    SPI FIFO count status
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C008"><details ontoggle="ElemCh('reg_4040C008');"><summary>0x4040C008<b style="margin: 20px;">R8_SPI0_RESET_CMD</b>//   SPI0 reset command word register</summary>
<ul>
<li class="content" name="fld_4040C008.0" onclick="ElemClick('fld_4040C008.0');">
[0:7]<b style="margin: 20px;">SPI0_RESET_CMD</b> (def=0x0)    //    A global reset is generated when this command is received
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C009"><details ontoggle="ElemCh('reg_4040C009');"><summary>0x4040C009<b style="margin: 20px;">R8_SPI0_BUSY</b>//   SPI0 busy flag register</summary>
<ul>
<li class="content" name="fld_4040C009.0" onclick="ElemClick('fld_4040C009.0');">
[0]<b style="margin: 20px;">SPI0_BUSY</b> (def=0x0)    //    busy flag bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C00C"><details ontoggle="ElemCh('reg_4040C00C');"><summary>0x4040C00C<b style="margin: 20px;">R16_SPI0_TOTAL_CNT</b>//   SPI0 total byte count, only low 12 bit</summary>
<ul>
<li class="content" name="fld_4040C00C.0" onclick="ElemClick('fld_4040C00C.0');">
[0:11]<b style="margin: 20px;">SPI0_TOTAL_CNT</b> (def=0x0)    //    SPI total byte count, only low 12 bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C010"><details ontoggle="ElemCh('reg_4040C010');"><summary>0x4040C010<b style="margin: 20px;">R8_SPI0_FIFO</b>//   SPI0 FIFO register</summary>
<ul>
<li class="content" name="fld_4040C010.0" onclick="ElemClick('fld_4040C010.0');">
[0:7]<b style="margin: 20px;">SPI0_FIFO</b> (def=0x0)    //    SPI FIFO register
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C013"><details ontoggle="ElemCh('reg_4040C013');"><summary>0x4040C013<b style="margin: 20px;">R8_SPI0_FIFO_COUNT1</b>//   SPI0 FIFO count status</summary>
<ul>
<li class="content" name="fld_4040C013.0" onclick="ElemClick('fld_4040C013.0');">
[0:7]<b style="margin: 20px;">SPI0_FIFO_COUNT1</b> (def=0x0)    //    SPI FIFO count statu
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C014"><details ontoggle="ElemCh('reg_4040C014');"><summary>0x4040C014<b style="margin: 20px;">R32_SPI0_DMA_NOW</b>//   SPI0 DMA current address</summary>
<ul>
<li class="content" name="fld_4040C014.0" onclick="ElemClick('fld_4040C014.0');">
[0:17]<b style="margin: 20px;">SPI0_DMA_NOW</b> (def=0x0)    //    SPI DMA current address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C018"><details ontoggle="ElemCh('reg_4040C018');"><summary>0x4040C018<b style="margin: 20px;">R32_SPI0_DMA_BEG</b>//   SPI0 DMA begin address</summary>
<ul>
<li class="content" name="fld_4040C018.0" onclick="ElemClick('fld_4040C018.0');">
[0:17]<b style="margin: 20px;">SPI0_DMA_BEG</b> (def=0x0)    //    SPI DMA begin address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C01C"><details ontoggle="ElemCh('reg_4040C01C');"><summary>0x4040C01C<b style="margin: 20px;">R32_SPI0_DMA_END</b>//   SPI0 DMA end address</summary>
<ul>
<li class="content" name="fld_4040C01C.0" onclick="ElemClick('fld_4040C01C.0');">
[0:17]<b style="margin: 20px;">SPI0_DMA_END</b> (def=0x0)    //    SPI DMA end address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_4040C000.24" onclick="ElemClick('isr_4040C000.24');">[24]  <b>SPI0</b>    //    SPI0 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_4040C800"><details ontoggle="ElemCh('per_4040C800');"><summary>0x4040C800<b style="margin: 20px;">SPI1</b>// SPI1 register</summary>
<ul>
<li class="content" name="reg_4040C800"><details ontoggle="ElemCh('reg_4040C800');"><summary>0x4040C800<b style="margin: 20px;">R8_SPI1_CTRL_MOD</b>//   SPI1 mode control</summary>
<ul>
<li class="content" name="fld_4040C800.1" onclick="ElemClick('fld_4040C800.1');">
[1]<b style="margin: 20px;">RB_SPI_ALL_CLEAR</b> (def=0x1)    //    force clear SPI FIFO and count
</li>
<li class="content" name="fld_4040C800.3" onclick="ElemClick('fld_4040C800.3');">
[3]<b style="margin: 20px;">RB_SPI_SLV_CMD_MOD</b> (def=0x0)    //    SPI slave command mode
</li>
<li class="content" name="fld_4040C800.4" onclick="ElemClick('fld_4040C800.4');">
[4]<b style="margin: 20px;">RB_SPI_FIFO_DIR</b> (def=0x0)    //    SPI FIFO direction
</li>
<li class="content" name="fld_4040C800.5" onclick="ElemClick('fld_4040C800.5');">
[5]<b style="margin: 20px;">RB_SPI_SCK_OE</b> (def=0x0)    //    SPI SCK output enable
</li>
<li class="content" name="fld_4040C800.6" onclick="ElemClick('fld_4040C800.6');">
[6]<b style="margin: 20px;">RB_SPI_MOSI_OE</b> (def=0x0)    //    SPI MOSI output enable
</li>
<li class="content" name="fld_4040C800.7" onclick="ElemClick('fld_4040C800.7');">
[7]<b style="margin: 20px;">RB_SPI_MISO_OE</b> (def=0x0)    //    SPI 2 wire or 3 wire SPI mode configuration bits
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C801"><details ontoggle="ElemCh('reg_4040C801');"><summary>0x4040C801<b style="margin: 20px;">R8_SPI1_CTRL_DMA</b>//   SPI1 DMA control</summary>
<ul>
<li class="content" name="fld_4040C801.7" onclick="ElemClick('fld_4040C801.7');">
[7]<b style="margin: 20px;">RB_SPI_HS_HOST</b> (def=0x0)    //    High speed host receive mode control bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C802"><details ontoggle="ElemCh('reg_4040C802');"><summary>0x4040C802<b style="margin: 20px;">R8_SPI1_INTER_EN</b>//   SPI1 interrupt enable</summary>
<ul>
<li class="content" name="fld_4040C802.0" onclick="ElemClick('fld_4040C802.0');">
[0]<b style="margin: 20px;">RB_SPI_IE_CNT_END</b> (def=0x0)    //    enable interrupt for SPI total byte count end
</li>
<li class="content" name="fld_4040C802.1" onclick="ElemClick('fld_4040C802.1');">
[1]<b style="margin: 20px;">RB_SPI_IE_BYTE_END</b> (def=0x0)    //    enable interrupt for SPI single byte exchanged
</li>
<li class="content" name="fld_4040C802.2" onclick="ElemClick('fld_4040C802.2');">
[2]<b style="margin: 20px;">RB_SPI_IE_FIFO_HF</b> (def=0x0)    //    enable interrupt for SPI FIFO half
</li>
<li class="content" name="fld_4040C802.4" onclick="ElemClick('fld_4040C802.4');">
[4]<b style="margin: 20px;">RB_SPI_IE_FIFO_OV</b> (def=0x0)    //    enable interrupt for SPI FIFO overflow
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C803"><details ontoggle="ElemCh('reg_4040C803');"><summary>0x4040C803<b style="margin: 20px;">R8_SPI1_CLOCK_DIV</b>//   SPI1 master clock divisor</summary>
<ul>
<li class="content" name="fld_4040C803.0" onclick="ElemClick('fld_4040C803.0');">
[0:7]<b style="margin: 20px;">SPI1_CLOCK_DIV</b> (def=0x2)    //    master clock divisor
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C804"><details ontoggle="ElemCh('reg_4040C804');"><summary>0x4040C804<b style="margin: 20px;">R8_SPI1_BUFFER</b>//   SPI1 data buffer</summary>
<ul>
<li class="content" name="fld_4040C804.0" onclick="ElemClick('fld_4040C804.0');">
[0:7]<b style="margin: 20px;">SPI1_BUFFER</b> (def=0x0)    //    SPI data buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C805"><details ontoggle="ElemCh('reg_4040C805');"><summary>0x4040C805<b style="margin: 20px;">R8_SPI1_RUN_FLAG</b>//   SPI1 work flag</summary>
<ul>
<li class="content" name="fld_4040C805.5" onclick="ElemClick('fld_4040C805.5');">
[5]<b style="margin: 20px;">RB_SPI_FIFO_READY</b> (def=0x0)    //    SPI FIFO ready status
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C806"><details ontoggle="ElemCh('reg_4040C806');"><summary>0x4040C806<b style="margin: 20px;">R8_SPI1_INT_FLAG</b>//   SPI1 interrupt flag</summary>
<ul>
<li class="content" name="fld_4040C806.0" onclick="ElemClick('fld_4040C806.0');">
[0]<b style="margin: 20px;">RB_SPI_IF_CNT_END</b> (def=0x0)    //    interrupt flag for SPI total byte count end
</li>
<li class="content" name="fld_4040C806.1" onclick="ElemClick('fld_4040C806.1');">
[1]<b style="margin: 20px;">RB_SPI_IF_BYTE_END</b> (def=0x0)    //    interrupt flag for SPI byte exchanged
</li>
<li class="content" name="fld_4040C806.2" onclick="ElemClick('fld_4040C806.2');">
[2]<b style="margin: 20px;">RB_SPI_IF_FIFO_HF</b> (def=0x0)    //    interrupt flag for SPI FIFO half
</li>
<li class="content" name="fld_4040C806.4" onclick="ElemClick('fld_4040C806.4');">
[4]<b style="margin: 20px;">RB_SPI_IF_FIFO_OV</b> (def=0x0)    //    interrupt flag for SPI FIFO overflow
</li>
<li class="content" name="fld_4040C806.6" onclick="ElemClick('fld_4040C806.6');">
[6]<b style="margin: 20px;">RB_SPI_FREE</b> (def=0x0)    //    current SPI free status
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C807"><details ontoggle="ElemCh('reg_4040C807');"><summary>0x4040C807<b style="margin: 20px;">R8_SPI1_FIFO_COUNT</b>//   SPI1 FIFO count status</summary>
<ul>
<li class="content" name="fld_4040C807.0" onclick="ElemClick('fld_4040C807.0');">
[0:7]<b style="margin: 20px;">SPI1_FIFO_COUNT</b> (def=0x0)    //    SPI FIFO count status
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C80C"><details ontoggle="ElemCh('reg_4040C80C');"><summary>0x4040C80C<b style="margin: 20px;">R16_SPI1_TOTAL_CNT</b>//   SPI1 total byte count, only low 12 bit</summary>
<ul>
<li class="content" name="fld_4040C80C.0" onclick="ElemClick('fld_4040C80C.0');">
[0:11]<b style="margin: 20px;">SPI1_TOTAL_CNT</b> (def=0x0)    //    SPI total byte count, only low 12 bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C810"><details ontoggle="ElemCh('reg_4040C810');"><summary>0x4040C810<b style="margin: 20px;">R8_SPI1_FIFO</b>//   SPI1 FIFO register</summary>
<ul>
<li class="content" name="fld_4040C810.0" onclick="ElemClick('fld_4040C810.0');">
[0:7]<b style="margin: 20px;">SPI1_FIFO</b> (def=0x0)    //    SPI FIFO register
</li>
</ul>
</details></li>
<li class="content" name="reg_4040C813"><details ontoggle="ElemCh('reg_4040C813');"><summary>0x4040C813<b style="margin: 20px;">R8_SPI1_FIFO_COUNT1</b>//   SPI1 FIFO count status</summary>
<ul>
<li class="content" name="fld_4040C813.0" onclick="ElemClick('fld_4040C813.0');">
[0:7]<b style="margin: 20px;">R8_SPI1_FIFO_COUNT1</b> (def=0x0)    //    SPI FIFO count statu
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_4040C800.25" onclick="ElemClick('isr_4040C800.25');">[25]  <b>SPI1</b>    //    SPI1 global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_4040F000"><details ontoggle="ElemCh('per_4040F000');"><summary>0x4040F000<b style="margin: 20px;">I2C1</b>// Inter integrated circuit</summary>
<ul>
<li class="content" name="reg_4040F000"><details ontoggle="ElemCh('reg_4040F000');"><summary>0x4040F000<b style="margin: 20px;">R16_I2C1_CTLR1</b>//   Control register 1</summary>
<ul>
<li class="content" name="fld_4040F000.15" onclick="ElemClick('fld_4040F000.15');">
[15]<b style="margin: 20px;">SWRST</b> (def=0x0)    //    Software reset
</li>
<li class="content" name="fld_4040F000.13" onclick="ElemClick('fld_4040F000.13');">
[13]<b style="margin: 20px;">ALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content" name="fld_4040F000.12" onclick="ElemClick('fld_4040F000.12');">
[12]<b style="margin: 20px;">PEC</b> (def=0x0)    //    Packet error checking
</li>
<li class="content" name="fld_4040F000.11" onclick="ElemClick('fld_4040F000.11');">
[11]<b style="margin: 20px;">POS</b> (def=0x0)    //    Acknowledge_PEC Position (for data reception)
</li>
<li class="content" name="fld_4040F000.10" onclick="ElemClick('fld_4040F000.10');">
[10]<b style="margin: 20px;">ACK</b> (def=0x0)    //    Acknowledge enable
</li>
<li class="content" name="fld_4040F000.9" onclick="ElemClick('fld_4040F000.9');">
[9]<b style="margin: 20px;">STOP</b> (def=0x0)    //    Stop generation
</li>
<li class="content" name="fld_4040F000.8" onclick="ElemClick('fld_4040F000.8');">
[8]<b style="margin: 20px;">START</b> (def=0x0)    //    Start generation
</li>
<li class="content" name="fld_4040F000.7" onclick="ElemClick('fld_4040F000.7');">
[7]<b style="margin: 20px;">NOSTRETCH</b> (def=0x0)    //    Clock stretching disable (Slave mode)
</li>
<li class="content" name="fld_4040F000.6" onclick="ElemClick('fld_4040F000.6');">
[6]<b style="margin: 20px;">ENGC</b> (def=0x0)    //    General call enable
</li>
<li class="content" name="fld_4040F000.5" onclick="ElemClick('fld_4040F000.5');">
[5]<b style="margin: 20px;">ENPEC</b> (def=0x0)    //    PEC enable
</li>
<li class="content" name="fld_4040F000.4" onclick="ElemClick('fld_4040F000.4');">
[4]<b style="margin: 20px;">ENARP</b> (def=0x0)    //    ARP enable
</li>
<li class="content" name="fld_4040F000.3" onclick="ElemClick('fld_4040F000.3');">
[3]<b style="margin: 20px;">SMBTYPE</b> (def=0x0)    //    SMBus type
</li>
<li class="content" name="fld_4040F000.1" onclick="ElemClick('fld_4040F000.1');">
[1]<b style="margin: 20px;">SMBUS</b> (def=0x0)    //    SMBus mode
</li>
<li class="content" name="fld_4040F000.0" onclick="ElemClick('fld_4040F000.0');">
[0]<b style="margin: 20px;">PE</b> (def=0x0)    //    Peripheral enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4040F004"><details ontoggle="ElemCh('reg_4040F004');"><summary>0x4040F004<b style="margin: 20px;">R16_I2C1_CTLR2</b>//   Control register 2</summary>
<ul>
<li class="content" name="fld_4040F004.10" onclick="ElemClick('fld_4040F004.10');">
[10]<b style="margin: 20px;">ITBUFEN</b> (def=0x0)    //    Buffer interrupt enable
</li>
<li class="content" name="fld_4040F004.9" onclick="ElemClick('fld_4040F004.9');">
[9]<b style="margin: 20px;">ITEVTEN</b> (def=0x0)    //    Event interrupt enable
</li>
<li class="content" name="fld_4040F004.8" onclick="ElemClick('fld_4040F004.8');">
[8]<b style="margin: 20px;">ITERREN</b> (def=0x0)    //    Error interrupt enable
</li>
<li class="content" name="fld_4040F004.0" onclick="ElemClick('fld_4040F004.0');">
[0:5]<b style="margin: 20px;">FREQ</b> (def=0x0)    //    Peripheral clock frequency
</li>
</ul>
</details></li>
<li class="content" name="reg_4040F008"><details ontoggle="ElemCh('reg_4040F008');"><summary>0x4040F008<b style="margin: 20px;">R16_I2C1_OADDR1</b>//   Own address register 1</summary>
<ul>
<li class="content" name="fld_4040F008.15" onclick="ElemClick('fld_4040F008.15');">
[15]<b style="margin: 20px;">ADDMODE</b> (def=0x0)    //    Addressing mode (slave mode)
</li>
<li class="content" name="fld_4040F008.8" onclick="ElemClick('fld_4040F008.8');">
[8:9]<b style="margin: 20px;">ADD9_8</b> (def=0x0)    //    Interface address
</li>
<li class="content" name="fld_4040F008.1" onclick="ElemClick('fld_4040F008.1');">
[1:7]<b style="margin: 20px;">ADD7_1</b> (def=0x0)    //    Interface address
</li>
<li class="content" name="fld_4040F008.0" onclick="ElemClick('fld_4040F008.0');">
[0]<b style="margin: 20px;">ADD0</b> (def=0x0)    //    Interface address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040F00C"><details ontoggle="ElemCh('reg_4040F00C');"><summary>0x4040F00C<b style="margin: 20px;">R16_I2C1_OADDR2</b>//   Own address register 2</summary>
<ul>
<li class="content" name="fld_4040F00C.1" onclick="ElemClick('fld_4040F00C.1');">
[1:7]<b style="margin: 20px;">ADD2</b> (def=0x0)    //    Interface address
</li>
<li class="content" name="fld_4040F00C.0" onclick="ElemClick('fld_4040F00C.0');">
[0]<b style="margin: 20px;">ENDUAL</b> (def=0x0)    //    Dual addressing mode enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4040F010"><details ontoggle="ElemCh('reg_4040F010');"><summary>0x4040F010<b style="margin: 20px;">R16_I2C1_DATAR</b>//   Data register</summary>
<ul>
<li class="content" name="fld_4040F010.0" onclick="ElemClick('fld_4040F010.0');">
[0:7]<b style="margin: 20px;">DR</b> (def=0x0)    //    8-bit data register
</li>
</ul>
</details></li>
<li class="content" name="reg_4040F014"><details ontoggle="ElemCh('reg_4040F014');"><summary>0x4040F014<b style="margin: 20px;">R16_I2C1_STAR1</b>//   Status register 1</summary>
<ul>
<li class="content" name="fld_4040F014.15" onclick="ElemClick('fld_4040F014.15');">
[15]<b style="margin: 20px;">SMBALERT</b> (def=0x0)    //    SMBus alert
</li>
<li class="content" name="fld_4040F014.14" onclick="ElemClick('fld_4040F014.14');">
[14]<b style="margin: 20px;">TIMEOUT</b> (def=0x0)    //    Timeout or Tlow error
</li>
<li class="content" name="fld_4040F014.12" onclick="ElemClick('fld_4040F014.12');">
[12]<b style="margin: 20px;">PECERR</b> (def=0x0)    //    PEC Error in reception
</li>
<li class="content" name="fld_4040F014.11" onclick="ElemClick('fld_4040F014.11');">
[11]<b style="margin: 20px;">OVR</b> (def=0x0)    //    Overrun_Underrun
</li>
<li class="content" name="fld_4040F014.10" onclick="ElemClick('fld_4040F014.10');">
[10]<b style="margin: 20px;">AF</b> (def=0x0)    //    Acknowledge failure
</li>
<li class="content" name="fld_4040F014.9" onclick="ElemClick('fld_4040F014.9');">
[9]<b style="margin: 20px;">ARLO</b> (def=0x0)    //    Arbitration lost (master mode)
</li>
<li class="content" name="fld_4040F014.8" onclick="ElemClick('fld_4040F014.8');">
[8]<b style="margin: 20px;">BERR</b> (def=0x0)    //    Bus error
</li>
<li class="content" name="fld_4040F014.7" onclick="ElemClick('fld_4040F014.7');">
[7]<b style="margin: 20px;">TxE</b> (def=0x0)    //    Data register empty (transmitters)
</li>
<li class="content" name="fld_4040F014.6" onclick="ElemClick('fld_4040F014.6');">
[6]<b style="margin: 20px;">RxNE</b> (def=0x0)    //    Data register not empty (receivers)
</li>
<li class="content" name="fld_4040F014.4" onclick="ElemClick('fld_4040F014.4');">
[4]<b style="margin: 20px;">STOPF</b> (def=0x0)    //    Stop detection (slave mode)
</li>
<li class="content" name="fld_4040F014.3" onclick="ElemClick('fld_4040F014.3');">
[3]<b style="margin: 20px;">ADD10</b> (def=0x0)    //    10-bit header sent (Master mode)
</li>
<li class="content" name="fld_4040F014.2" onclick="ElemClick('fld_4040F014.2');">
[2]<b style="margin: 20px;">BTF</b> (def=0x0)    //    Byte transfer finished
</li>
<li class="content" name="fld_4040F014.1" onclick="ElemClick('fld_4040F014.1');">
[1]<b style="margin: 20px;">ADDR</b> (def=0x0)    //    Address sent (master mode)/matched (slave mode)
</li>
<li class="content" name="fld_4040F014.0" onclick="ElemClick('fld_4040F014.0');">
[0]<b style="margin: 20px;">SB</b> (def=0x0)    //    Start bit (Master mode)
</li>
</ul>
</details></li>
<li class="content" name="reg_4040F018"><details ontoggle="ElemCh('reg_4040F018');"><summary>0x4040F018<b style="margin: 20px;">R16_I2C1_STAR2</b>//   Status register 2</summary>
<ul>
<li class="content" name="fld_4040F018.8" onclick="ElemClick('fld_4040F018.8');">
[8:15]<b style="margin: 20px;">PEC</b> (def=0x0)    //    acket error checking register
</li>
<li class="content" name="fld_4040F018.7" onclick="ElemClick('fld_4040F018.7');">
[7]<b style="margin: 20px;">DUALF</b> (def=0x0)    //    Dual flag (Slave mode)
</li>
<li class="content" name="fld_4040F018.6" onclick="ElemClick('fld_4040F018.6');">
[6]<b style="margin: 20px;">SMBHOST</b> (def=0x0)    //    SMBus host header (Slave mode)
</li>
<li class="content" name="fld_4040F018.5" onclick="ElemClick('fld_4040F018.5');">
[5]<b style="margin: 20px;">SMBDEFAULT</b> (def=0x0)    //    SMBus device default address (Slave mode)
</li>
<li class="content" name="fld_4040F018.4" onclick="ElemClick('fld_4040F018.4');">
[4]<b style="margin: 20px;">GENCALL</b> (def=0x0)    //    General call address (Slave mode)
</li>
<li class="content" name="fld_4040F018.2" onclick="ElemClick('fld_4040F018.2');">
[2]<b style="margin: 20px;">TRA</b> (def=0x0)    //    Transmitter/receiver
</li>
<li class="content" name="fld_4040F018.1" onclick="ElemClick('fld_4040F018.1');">
[1]<b style="margin: 20px;">BUSY</b> (def=0x0)    //    Bus busy
</li>
<li class="content" name="fld_4040F018.0" onclick="ElemClick('fld_4040F018.0');">
[0]<b style="margin: 20px;">MSL</b> (def=0x0)    //    Master_slave
</li>
</ul>
</details></li>
<li class="content" name="reg_4040F01C"><details ontoggle="ElemCh('reg_4040F01C');"><summary>0x4040F01C<b style="margin: 20px;">R16_I2C1_CKCFGR</b>//   Clock control register</summary>
<ul>
<li class="content" name="fld_4040F01C.15" onclick="ElemClick('fld_4040F01C.15');">
[15]<b style="margin: 20px;">F_S</b> (def=0x0)    //    I2C master mode selection
</li>
<li class="content" name="fld_4040F01C.14" onclick="ElemClick('fld_4040F01C.14');">
[14]<b style="margin: 20px;">DUTY</b> (def=0x0)    //    Fast mode duty cycle
</li>
<li class="content" name="fld_4040F01C.0" onclick="ElemClick('fld_4040F01C.0');">
[0:11]<b style="margin: 20px;">CCR</b> (def=0x0)    //    Clock control register in Fast_Standard mode (Master mode)
</li>
</ul>
</details></li>
<li class="content" name="reg_4040F020"><details ontoggle="ElemCh('reg_4040F020');"><summary>0x4040F020<b style="margin: 20px;">R16_I2C1_RTR</b>//   Raise time register</summary>
<ul>
<li class="content" name="fld_4040F020.0" onclick="ElemClick('fld_4040F020.0');">
[0:5]<b style="margin: 20px;">TRISE</b> (def=0x2)    //    Maximum rise time in Fast_Standard mode (Master mode)
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_4040F000.16" onclick="ElemClick('isr_4040F000.16');">[16]  <b>I2C_EV</b>    //    I2C event interrupt</li>
<li class="content" name="isr_4040F000.17" onclick="ElemClick('isr_4040F000.17');">[17]  <b>I2C_ER</b>    //    I2C1 error interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_4040E000"><details ontoggle="ElemCh('per_4040E000');"><summary>0x4040E000<b style="margin: 20px;">USBPD</b>//  USBPD configuration</summary>
<ul>
<li class="content" name="reg_4040E000"><details ontoggle="ElemCh('reg_4040E000');"><summary>0x4040E000<b style="margin: 20px;">CONFIG</b>//   PD interrupt enable register</summary>
<ul>
<li class="content" name="fld_4040E000.0" onclick="ElemClick('fld_4040E000.0');">
[0]<b style="margin: 20px;">PD_FILT_EN</b> (def=0x0)    //    PIN filtering enabled
</li>
<li class="content" name="fld_4040E000.1" onclick="ElemClick('fld_4040E000.1');">
[1]<b style="margin: 20px;">PD_ALL_CLR</b> (def=0x1)    //    PD mode Clears all interrupt flags
</li>
<li class="content" name="fld_4040E000.2" onclick="ElemClick('fld_4040E000.2');">
[2]<b style="margin: 20px;">CC_SEL</b> (def=0x0)    //    PD Commutation port
</li>
<li class="content" name="fld_4040E000.3" onclick="ElemClick('fld_4040E000.3');">
[3]<b style="margin: 20px;">PD_DMA_EN</b> (def=0x0)    //    PD DMA mode enabled
</li>
<li class="content" name="fld_4040E000.4" onclick="ElemClick('fld_4040E000.4');">
[4]<b style="margin: 20px;">PD_RST_EN</b> (def=0x0)    //    PD mode reset command Enabled
</li>
<li class="content" name="fld_4040E000.5" onclick="ElemClick('fld_4040E000.5');">
[5]<b style="margin: 20px;">WAKE_POLAR</b> (def=0x0)    //    wakeup polarity
</li>
<li class="content" name="fld_4040E000.10" onclick="ElemClick('fld_4040E000.10');">
[10]<b style="margin: 20px;">IE_PD_IO</b> (def=0x0)    //    IO Enable
</li>
<li class="content" name="fld_4040E000.11" onclick="ElemClick('fld_4040E000.11');">
[11]<b style="margin: 20px;">IE_RX_BIT</b> (def=0x0)    //    bit interrupt Enable
</li>
<li class="content" name="fld_4040E000.12" onclick="ElemClick('fld_4040E000.12');">
[12]<b style="margin: 20px;">IE_RX_BYTE</b> (def=0x0)    //    Receive byte register
</li>
<li class="content" name="fld_4040E000.13" onclick="ElemClick('fld_4040E000.13');">
[13]<b style="margin: 20px;">IE_RX_ACT</b> (def=0x0)    //    Receive complete register
</li>
<li class="content" name="fld_4040E000.14" onclick="ElemClick('fld_4040E000.14');">
[14]<b style="margin: 20px;">IE_RX_RESET</b> (def=0x0)    //    Receive complete rst register
</li>
<li class="content" name="fld_4040E000.15" onclick="ElemClick('fld_4040E000.15');">
[15]<b style="margin: 20px;">IE_TX_END</b> (def=0x0)    //    transfer complete register
</li>
</ul>
</details></li>
<li class="content" name="reg_4040E002"><details ontoggle="ElemCh('reg_4040E002');"><summary>0x4040E002<b style="margin: 20px;">BMC_CLK_CNT</b>//   BMC sampling clock counter</summary>
<ul>
<li class="content" name="fld_4040E002.0" onclick="ElemClick('fld_4040E002.0');">
[0:8]<b style="margin: 20px;">BMC_CLK_CNT</b> (def=0x0)    //    R/T counter
</li>
</ul>
</details></li>
<li class="content" name="reg_4040E004"><details ontoggle="ElemCh('reg_4040E004');"><summary>0x4040E004<b style="margin: 20px;">CONTROL</b>//   PD Send and receive enable register</summary>
<ul>
<li class="content" name="fld_4040E004.0" onclick="ElemClick('fld_4040E004.0');">
[0]<b style="margin: 20px;">PD_TX_EN</b> (def=0x0)    //    PD_TX_EN value
</li>
<li class="content" name="fld_4040E004.1" onclick="ElemClick('fld_4040E004.1');">
[1]<b style="margin: 20px;">BMC_START</b> (def=0x0)    //    BMC_START value
</li>
<li class="content" name="fld_4040E004.5" onclick="ElemClick('fld_4040E004.5');">
[5]<b style="margin: 20px;">DATA_FLAG</b> (def=0x0)    //    DATA_FLAG value
</li>
<li class="content" name="fld_4040E004.6" onclick="ElemClick('fld_4040E004.6');">
[6]<b style="margin: 20px;">TX_BIT_BACK</b> (def=0x0)    //    TX_BIT_BACK value
</li>
<li class="content" name="fld_4040E004.7" onclick="ElemClick('fld_4040E004.7');">
[7]<b style="margin: 20px;">BMC_BYTE_HI</b> (def=0x0)    //    BMC_BYTE_HI value
</li>
</ul>
</details></li>
<li class="content" name="reg_4040E005"><details ontoggle="ElemCh('reg_4040E005');"><summary>0x4040E005<b style="margin: 20px;">TX_SEL</b>//   SOP port selection register</summary>
<ul>
<li class="content" name="fld_4040E005.0" onclick="ElemClick('fld_4040E005.0');">
[0]<b style="margin: 20px;">TX_SEL1</b> (def=0x0)    //    K-CODE1 type selection
</li>
<li class="content" name="fld_4040E005.2" onclick="ElemClick('fld_4040E005.2');">
[2:3]<b style="margin: 20px;">TX_SEL2</b> (def=0x0)    //    K-CODE2 type selection
</li>
<li class="content" name="fld_4040E005.4" onclick="ElemClick('fld_4040E005.4');">
[4:5]<b style="margin: 20px;">TX_SEL3</b> (def=0x0)    //    K-CODE3 type selection
</li>
<li class="content" name="fld_4040E005.6" onclick="ElemClick('fld_4040E005.6');">
[6:7]<b style="margin: 20px;">TX_SEL4</b> (def=0x0)    //    K-CODE4 type selection
</li>
</ul>
</details></li>
<li class="content" name="reg_4040E006"><details ontoggle="ElemCh('reg_4040E006');"><summary>0x4040E006<b style="margin: 20px;">BMC_TX_SZ</b>//   PD send length register</summary>
<ul>
<li class="content" name="fld_4040E006.0" onclick="ElemClick('fld_4040E006.0');">
[0:8]<b style="margin: 20px;">BMC_TX_SZ</b> (def=0x0)    //    BMC_TX_SZ value
</li>
</ul>
</details></li>
<li class="content" name="reg_4040E008"><details ontoggle="ElemCh('reg_4040E008');"><summary>0x4040E008<b style="margin: 20px;">DATA_BUF</b>//   DMA cache data register</summary>
<ul>
<li class="content" name="fld_4040E008.0" onclick="ElemClick('fld_4040E008.0');">
[0:7]<b style="margin: 20px;">DATA_BUF</b> (def=0x0)    //    DATA_BUF value
</li>
</ul>
</details></li>
<li class="content" name="reg_4040E009"><details ontoggle="ElemCh('reg_4040E009');"><summary>0x4040E009<b style="margin: 20px;">STATUS</b>//   PD interrupt flag register</summary>
<ul>
<li class="content" name="fld_4040E009.0" onclick="ElemClick('fld_4040E009.0');">
[0:1]<b style="margin: 20px;">BMC_AUX</b> (def=0x0)    //    BMC_AUX value
</li>
<li class="content" name="fld_4040E009.2" onclick="ElemClick('fld_4040E009.2');">
[2]<b style="margin: 20px;">BUF_ERR</b> (def=0x0)    //    BUF_ERR value
</li>
<li class="content" name="fld_4040E009.3" onclick="ElemClick('fld_4040E009.3');">
[3]<b style="margin: 20px;">IF_RX_BIT</b> (def=0x0)    //    IF_RX_BIT value
</li>
<li class="content" name="fld_4040E009.4" onclick="ElemClick('fld_4040E009.4');">
[4]<b style="margin: 20px;">IF_RX_BYTE</b> (def=0x0)    //    IF_RX_BYTE value
</li>
<li class="content" name="fld_4040E009.5" onclick="ElemClick('fld_4040E009.5');">
[5]<b style="margin: 20px;">IF_RX_ACT</b> (def=0x0)    //    IF_RX_ACT value
</li>
<li class="content" name="fld_4040E009.6" onclick="ElemClick('fld_4040E009.6');">
[6]<b style="margin: 20px;">IF_RX_RESET</b> (def=0x0)    //    IF_RX_RESET value
</li>
<li class="content" name="fld_4040E009.7" onclick="ElemClick('fld_4040E009.7');">
[7]<b style="margin: 20px;">IF_TX_END</b> (def=0x0)    //    IF_TX_END value
</li>
</ul>
</details></li>
<li class="content" name="reg_4040E00A"><details ontoggle="ElemCh('reg_4040E00A');"><summary>0x4040E00A<b style="margin: 20px;">BMC_BYTE_CNT</b>//   Byte counter</summary>
<ul>
<li class="content" name="fld_4040E00A.0" onclick="ElemClick('fld_4040E00A.0');">
[0:8]<b style="margin: 20px;">BMC_BYTE_CNT</b> (def=0x0)    //    BMC_BYTE_CNT value
</li>
</ul>
</details></li>
<li class="content" name="reg_4040E00C"><details ontoggle="ElemCh('reg_4040E00C');"><summary>0x4040E00C<b style="margin: 20px;">PORT_CC1</b>//   CC1 port control register</summary>
<ul>
<li class="content" name="fld_4040E00C.0" onclick="ElemClick('fld_4040E00C.0');">
[0]<b style="margin: 20px;">PA_CC1_AI</b> (def=0x1)    //    CC1 port comparator analog input
</li>
<li class="content" name="fld_4040E00C.1" onclick="ElemClick('fld_4040E00C.1');">
[1]<b style="margin: 20px;">CC1_PD</b> (def=0x1)    //    CC1 port pull-down resistor enable
</li>
<li class="content" name="fld_4040E00C.2" onclick="ElemClick('fld_4040E00C.2');">
[2:3]<b style="margin: 20px;">CC1_PU</b> (def=0x0)    //    CC1 port pull-up current selection
</li>
<li class="content" name="fld_4040E00C.4" onclick="ElemClick('fld_4040E00C.4');">
[4]<b style="margin: 20px;">CC1_LVE</b> (def=0x0)    //    CC1 port output of the low voltage
</li>
<li class="content" name="fld_4040E00C.5" onclick="ElemClick('fld_4040E00C.5');">
[5:7]<b style="margin: 20px;">CC1_CE</b> (def=0x0)    //    CC1 voltage comparator enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4040E00E"><details ontoggle="ElemCh('reg_4040E00E');"><summary>0x4040E00E<b style="margin: 20px;">PORT_CC2</b>//   CC2 port control register</summary>
<ul>
<li class="content" name="fld_4040E00E.0" onclick="ElemClick('fld_4040E00E.0');">
[0]<b style="margin: 20px;">PA_CC2_AI</b> (def=0x1)    //    CC1 port comparator analog input
</li>
<li class="content" name="fld_4040E00E.1" onclick="ElemClick('fld_4040E00E.1');">
[1]<b style="margin: 20px;">CC2_PD</b> (def=0x1)    //    CC2 port pull-down resistor enable
</li>
<li class="content" name="fld_4040E00E.2" onclick="ElemClick('fld_4040E00E.2');">
[2:3]<b style="margin: 20px;">CC2_PU</b> (def=0x0)    //    CC2 port pull-up current selection
</li>
<li class="content" name="fld_4040E00E.4" onclick="ElemClick('fld_4040E00E.4');">
[4]<b style="margin: 20px;">CC2_LVE</b> (def=0x0)    //    CC2 port output of the low voltage
</li>
<li class="content" name="fld_4040E00E.5" onclick="ElemClick('fld_4040E00E.5');">
[5:7]<b style="margin: 20px;">CC2_CE</b> (def=0x0)    //    CC2 voltage comparator enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4040E010"><details ontoggle="ElemCh('reg_4040E010');"><summary>0x4040E010<b style="margin: 20px;">DMA</b>//   PD buffer start address register</summary>
<ul>
<li class="content" name="fld_4040E010.0" onclick="ElemClick('fld_4040E010.0');">
[0:11]<b style="margin: 20px;">USBPD_DMA_ADDR</b> (def=0x0)    //    USBPD_DMA_ADDR value
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_4040E000.39" onclick="ElemClick('isr_4040E000.39');">[39]  <b>USBPDWakeUP</b>    //    USBPD_WKUP global interrupt</li>
<li class="content" name="isr_4040E000.19" onclick="ElemClick('isr_4040E000.19');">[19]  <b>USBPD</b>    //    USBPD global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_4040A000"><details ontoggle="ElemCh('per_4040A000');"><summary>0x4040A000<b style="margin: 20px;">ADC</b>// ADC register</summary>
<ul>
<li class="content" name="reg_4040A000"><details ontoggle="ElemCh('reg_4040A000');"><summary>0x4040A000<b style="margin: 20px;">R8_ADC_CTRL_MOD</b>//   ADC mode control register</summary>
<ul>
<li class="content" name="fld_4040A000.7" onclick="ElemClick('fld_4040A000.7');">
[7]<b style="margin: 20px;">RB_ADC_POWER_ON</b> (def=0x0)    //    ADC function enable
</li>
<li class="content" name="fld_4040A000.6" onclick="ElemClick('fld_4040A000.6');">
[6]<b style="margin: 20px;">RB_ADC_SAMPLE_WID</b> (def=0x0)    //    ADC automatically samples the pulse width settings bit
</li>
<li class="content" name="fld_4040A000.4" onclick="ElemClick('fld_4040A000.4');">
[4:5]<b style="margin: 20px;">RB_ADC_CHAN_MOD</b> (def=0x0)    //    ADC channel selection bit
</li>
<li class="content" name="fld_4040A000.0" onclick="ElemClick('fld_4040A000.0');">
[0:3]<b style="margin: 20px;">RB_ADC_CYCLE_CLK</b> (def=0x0)    //    ADC clock sampling mode setting bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4040A001"><details ontoggle="ElemCh('reg_4040A001');"><summary>0x4040A001<b style="margin: 20px;">R8_ADC_CTRL_DMA</b>//   DMA control register</summary>
<ul>
<li class="content" name="fld_4040A001.7" onclick="ElemClick('fld_4040A001.7');">
[7]<b style="margin: 20px;">RB_ADC_MAN_SAMPLE</b> (def=0x0)    //    ADC manually sampled the control bits
</li>
<li class="content" name="fld_4040A001.6" onclick="ElemClick('fld_4040A001.6');">
[6]<b style="margin: 20px;">RB_ADC_CHAN_OE</b> (def=0x0)    //    ADC channel controls the ADCS output enable bits
</li>
<li class="content" name="fld_4040A001.2" onclick="ElemClick('fld_4040A001.2');">
[2]<b style="margin: 20px;">RB_ADC_DMA_LOOP</b> (def=0x0)    //    DMA address loop function enables
</li>
<li class="content" name="fld_4040A001.1" onclick="ElemClick('fld_4040A001.1');">
[1]<b style="margin: 20px;">RB_ADC_DMA_BURST</b> (def=0x0)    //    DMA block operation enable bit
</li>
<li class="content" name="fld_4040A001.0" onclick="ElemClick('fld_4040A001.0');">
[0]<b style="margin: 20px;">RB_ADC_DMA_ENABLE</b> (def=0x0)    //    DMA function enable bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4040A002"><details ontoggle="ElemCh('reg_4040A002');"><summary>0x4040A002<b style="margin: 20px;">R8_ADC_INTER_EN</b>//   ADC interrupt the enabling register</summary>
<ul>
<li class="content" name="fld_4040A002.7" onclick="ElemClick('fld_4040A002.7');">
[7]<b style="margin: 20px;">RB_ADC_CMP_MOD_GT</b> (def=0x0)    //    ADC reference size to compare enable bits
</li>
<li class="content" name="fld_4040A002.6" onclick="ElemClick('fld_4040A002.6');">
[6]<b style="margin: 20px;">RB_ADC_CMP_MOD_EQ</b> (def=0x0)    //    ADC reference value equal comparable enable bits
</li>
<li class="content" name="fld_4040A002.5" onclick="ElemClick('fld_4040A002.5');">
[5]<b style="margin: 20px;">RB_ADC_IE_DMA_ERR</b> (def=0x0)    //    DMA transfer process error response interrupt enable bits
</li>
<li class="content" name="fld_4040A002.4" onclick="ElemClick('fld_4040A002.4');">
[4]<b style="margin: 20px;">RB_ADC_IE_FIFO_OV</b> (def=0x0)    //    FIFO overflow interruption enable bits
</li>
<li class="content" name="fld_4040A002.3" onclick="ElemClick('fld_4040A002.3');">
[3]<b style="margin: 20px;">RB_ADC_IE_DMA_END</b> (def=0x0)    //    DMA ends the interrupt enable bits
</li>
<li class="content" name="fld_4040A002.2" onclick="ElemClick('fld_4040A002.2');">
[2]<b style="margin: 20px;">RB_ADC_IE_FIFO_HF</b> (def=0x0)    //    FIFO receives half interrupt enable bits
</li>
<li class="content" name="fld_4040A002.1" onclick="ElemClick('fld_4040A002.1');">
[1]<b style="margin: 20px;">RB_ADC_IE_ADC_END</b> (def=0x0)    //    ADC conversion complete interrupt enable bits
</li>
<li class="content" name="fld_4040A002.0" onclick="ElemClick('fld_4040A002.0');">
[0]<b style="margin: 20px;">RB_ADC_IE_ADC_CMP</b> (def=0x0)    //    current ADC comparison activates the interrupt enable bits
</li>
</ul>
</details></li>
<li class="content" name="reg_4040A003"><details ontoggle="ElemCh('reg_4040A003');"><summary>0x4040A003<b style="margin: 20px;">R8_ADC_CLOCK_DIV</b>//   ADC clock frequency partition coefficient register</summary>
<ul>
<li class="content" name="fld_4040A003.0" onclick="ElemClick('fld_4040A003.0');">
[0:7]<b style="margin: 20px;">ADC_CLOCK_DIV</b> (def=0x10)    //    sampling the clock frequency division coefficient
</li>
</ul>
</details></li>
<li class="content" name="reg_4040A004"><details ontoggle="ElemCh('reg_4040A004');"><summary>0x4040A004<b style="margin: 20px;">R16_ADC_DATA</b>//   Convert the data register</summary>
<ul>
<li class="content" name="fld_4040A004.0" onclick="ElemClick('fld_4040A004.0');">
[0:11]<b style="margin: 20px;">ADC_DATA</b> (def=0x0)    //    ADC collected the data content
</li>
</ul>
</details></li>
<li class="content" name="reg_4040A006"><details ontoggle="ElemCh('reg_4040A006');"><summary>0x4040A006<b style="margin: 20px;">R8_ADC_INT_FLAG</b>//   Interrupt the status register</summary>
<ul>
<li class="content" name="fld_4040A006.7" onclick="ElemClick('fld_4040A006.7');">
[7]<b style="margin: 20px;">RB_ADC_CHAN_INDEX</b> (def=0x0)    //    The ADC current channel in autoconversion mode
</li>
<li class="content" name="fld_4040A006.6" onclick="ElemClick('fld_4040A006.6');">
[6]<b style="margin: 20px;">RB_ADC_EOC_FLAG</b> (def=0x1)    //    The ADC transition-end state bit
</li>
<li class="content" name="fld_4040A006.5" onclick="ElemClick('fld_4040A006.5');">
[5]<b style="margin: 20px;">RB_ADC_IF_DMA_ERR</b> (def=0x0)    //    DMA transfer error interrupt flag bit
</li>
<li class="content" name="fld_4040A006.4" onclick="ElemClick('fld_4040A006.4');">
[4]<b style="margin: 20px;">RB_ADC_IF_FIFO_OV</b> (def=0x0)    //    FIFO overflow interrupt flag bit
</li>
<li class="content" name="fld_4040A006.3" onclick="ElemClick('fld_4040A006.3');">
[3]<b style="margin: 20px;">RB_ADC_IF_DMA_END</b> (def=0x0)    //    DMA end flag bit
</li>
<li class="content" name="fld_4040A006.2" onclick="ElemClick('fld_4040A006.2');">
[2]<b style="margin: 20px;">RB_ADC_IF_FIFO_HF</b> (def=0x0)    //    FIFO receives half interrupt flag bit
</li>
<li class="content" name="fld_4040A006.1" onclick="ElemClick('fld_4040A006.1');">
[1]<b style="margin: 20px;">RB_ADC_IF_ADC_END</b> (def=0x0)    //    The ADC transition-end flag bit
</li>
<li class="content" name="fld_4040A006.0" onclick="ElemClick('fld_4040A006.0');">
[0]<b style="margin: 20px;">RB_ADC_IF_ADC_CMP</b> (def=0x0)    //    ADC activated interrupt flag bits comparing the ADC current value with the reference
</li>
</ul>
</details></li>
<li class="content" name="reg_4040A007"><details ontoggle="ElemCh('reg_4040A007');"><summary>0x4040A007<b style="margin: 20px;">R8_ADC_FIFO_COUNT</b>//   FIFO count register</summary>
<ul>
<li class="content" name="fld_4040A007.0" onclick="ElemClick('fld_4040A007.0');">
[0:7]<b style="margin: 20px;">ADC_FIFO_COUNT</b> (def=0x0)    //    number of ADC converted data already stored in the FIFO
</li>
</ul>
</details></li>
<li class="content" name="reg_4040A008"><details ontoggle="ElemCh('reg_4040A008');"><summary>0x4040A008<b style="margin: 20px;">R32_ADC_CTRL</b>//   ADC control register</summary>
<ul>
<li class="content" name="fld_4040A008.0" onclick="ElemClick('fld_4040A008.0');">
[0:3]<b style="margin: 20px;">ADC_CTL_MOD1</b> (def=0x0)    //    Corresponding channel
</li>
<li class="content" name="fld_4040A008.4" onclick="ElemClick('fld_4040A008.4');">
[4:24]<b style="margin: 20px;">ADC_SMAPLE_TIME</b> (def=0x0)    //    ADC sampling and calibration time
</li>
<li class="content" name="fld_4040A008.25" onclick="ElemClick('fld_4040A008.25');">
[25:27]<b style="margin: 20px;">ADC_CYCLE_BIT_4_6</b> (def=0x0)    //    Position 4-6 of the automatic sampling period
</li>
<li class="content" name="fld_4040A008.28" onclick="ElemClick('fld_4040A008.28');">
[28]<b style="margin: 20px;">ADC_BIT_MODE</b> (def=0x0)    //    ADC resolution selection bit
</li>
</ul>
</details></li>
<li class="content" name="reg_4040A00C"><details ontoggle="ElemCh('reg_4040A00C');"><summary>0x4040A00C<b style="margin: 20px;">R16_ADC_CMP_VALUE</b>//   The comparison mode reference value register</summary>
<ul>
<li class="content" name="fld_4040A00C.0" onclick="ElemClick('fld_4040A00C.0');">
[0:11]<b style="margin: 20px;">ADC_CMP_VALUE</b> (def=0x0)    //    The comparison mode reference value
</li>
</ul>
</details></li>
<li class="content" name="reg_4040A010"><details ontoggle="ElemCh('reg_4040A010');"><summary>0x4040A010<b style="margin: 20px;">R16_ADC_FIFO</b>//   ADC FIFO register</summary>
<ul>
<li class="content" name="fld_4040A010.0" onclick="ElemClick('fld_4040A010.0');">
[0:11]<b style="margin: 20px;">ADC_FIFO</b> (def=0x0)    //    ADC Current conversion value
</li>
</ul>
</details></li>
<li class="content" name="reg_4040A014"><details ontoggle="ElemCh('reg_4040A014');"><summary>0x4040A014<b style="margin: 20px;">R32_ADC_DMA_NOW</b>//   DMA current buffer address register</summary>
<ul>
<li class="content" name="fld_4040A014.0" onclick="ElemClick('fld_4040A014.0');">
[0:17]<b style="margin: 20px;">ADC_DMA_NOW</b> (def=0x0)    //    DMA current buffer address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040A018"><details ontoggle="ElemCh('reg_4040A018');"><summary>0x4040A018<b style="margin: 20px;">R32_ADC_DMA_BEG</b>//   DMA start buffer address register</summary>
<ul>
<li class="content" name="fld_4040A018.0" onclick="ElemClick('fld_4040A018.0');">
[0:17]<b style="margin: 20px;">ADC_DMA_BEG</b> (def=0x0)    //    DMA start buffer address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040A01C"><details ontoggle="ElemCh('reg_4040A01C');"><summary>0x4040A01C<b style="margin: 20px;">R32_ADC_DMA_END</b>//   DMA end buffer address register</summary>
<ul>
<li class="content" name="fld_4040A01C.0" onclick="ElemClick('fld_4040A01C.0');">
[0:17]<b style="margin: 20px;">R32_ADC_DMA_END</b> (def=0x0)    //    DMA end buffer address
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_4040A000.31" onclick="ElemClick('isr_4040A000.31');">[31]  <b>ADC</b>    //    ADC global interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_E000E000"><details ontoggle="ElemCh('per_E000E000');"><summary>0xE000E000<b style="margin: 20px;">PFIC</b>// Programmable Fast Interrupt Controller</summary>
<ul>
<li class="content" name="reg_E000E000"><details ontoggle="ElemCh('reg_E000E000');"><summary>0xE000E000<b style="margin: 20px;">ISR1</b>//   Interrupt Status Register</summary>
<ul>
<li class="content" name="fld_E000E000.2" onclick="ElemClick('fld_E000E000.2');">
[2:3]<b style="margin: 20px;">INTENSTA2_3</b> (def=0x3)    //    Interrupt ID Status
</li>
<li class="content" name="fld_E000E000.12" onclick="ElemClick('fld_E000E000.12');">
[12]<b style="margin: 20px;">INTENSTA12</b> (def=0x0)    //    Interrupt ID Status
</li>
<li class="content" name="fld_E000E000.14" onclick="ElemClick('fld_E000E000.14');">
[14]<b style="margin: 20px;">INTENSTA14</b> (def=0x0)    //    Interrupt ID Status
</li>
<li class="content" name="fld_E000E000.16" onclick="ElemClick('fld_E000E000.16');">
[16:31]<b style="margin: 20px;">INTENSTA16_31</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E004"><details ontoggle="ElemCh('reg_E000E004');"><summary>0xE000E004<b style="margin: 20px;">ISR2</b>//   Interrupt Status Register</summary>
<ul>
<li class="content" name="fld_E000E004.0" onclick="ElemClick('fld_E000E004.0');">
[0:7]<b style="margin: 20px;">INTENSTA</b> (def=0x0)    //    Interrupt ID Status
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E020"><details ontoggle="ElemCh('reg_E000E020');"><summary>0xE000E020<b style="margin: 20px;">IPR1</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E020.2" onclick="ElemClick('fld_E000E020.2');">
[2:3]<b style="margin: 20px;">PENDSTA2_3</b> (def=0x0)    //    PENDSTA
</li>
<li class="content" name="fld_E000E020.12" onclick="ElemClick('fld_E000E020.12');">
[12]<b style="margin: 20px;">PENDSTA12</b> (def=0x0)    //    PENDSTA
</li>
<li class="content" name="fld_E000E020.14" onclick="ElemClick('fld_E000E020.14');">
[14]<b style="margin: 20px;">PENDSTA14</b> (def=0x0)    //    PENDSTA
</li>
<li class="content" name="fld_E000E020.16" onclick="ElemClick('fld_E000E020.16');">
[16:31]<b style="margin: 20px;">PENDSTA16_31</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E024"><details ontoggle="ElemCh('reg_E000E024');"><summary>0xE000E024<b style="margin: 20px;">IPR2</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E024.0" onclick="ElemClick('fld_E000E024.0');">
[0:7]<b style="margin: 20px;">PENDSTA</b> (def=0x0)    //    PENDSTA
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E040"><details ontoggle="ElemCh('reg_E000E040');"><summary>0xE000E040<b style="margin: 20px;">ITHRESDR</b>//   Interrupt Priority Register</summary>
<ul>
<li class="content" name="fld_E000E040.0" onclick="ElemClick('fld_E000E040.0');">
[0:7]<b style="margin: 20px;">THRESHOLD</b> (def=0x0)    //    THRESHOLD
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E048"><details ontoggle="ElemCh('reg_E000E048');"><summary>0xE000E048<b style="margin: 20px;">CFGR</b>//   Interrupt Config Register</summary>
<ul>
<li class="content" name="fld_E000E048.7" onclick="ElemClick('fld_E000E048.7');">
[7]<b style="margin: 20px;">RSTSYS</b> (def=0x0)    //    RESETSYS
</li>
<li class="content" name="fld_E000E048.16" onclick="ElemClick('fld_E000E048.16');">
[16:31]<b style="margin: 20px;">KEYCODE</b> (def=0x0)    //    KEYCODE
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E04C"><details ontoggle="ElemCh('reg_E000E04C');"><summary>0xE000E04C<b style="margin: 20px;">GISR</b>//   Interrupt Global Register</summary>
<ul>
<li class="content" name="fld_E000E04C.0" onclick="ElemClick('fld_E000E04C.0');">
[0:7]<b style="margin: 20px;">NESTSTA</b> (def=0x0)    //    NESTSTA
</li>
<li class="content" name="fld_E000E04C.8" onclick="ElemClick('fld_E000E04C.8');">
[8]<b style="margin: 20px;">GACTSTA</b> (def=0x0)    //    GACTSTA
</li>
<li class="content" name="fld_E000E04C.9" onclick="ElemClick('fld_E000E04C.9');">
[9]<b style="margin: 20px;">GPENDSTA</b> (def=0x0)    //    GPENDSTA
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E050"><details ontoggle="ElemCh('reg_E000E050');"><summary>0xE000E050<b style="margin: 20px;">VTFIDR</b>//   ID Config Register</summary>
<ul>
<li class="content" name="fld_E000E050.0" onclick="ElemClick('fld_E000E050.0');">
[0:7]<b style="margin: 20px;">VTFID0</b> (def=0x0)    //    VTFID0
</li>
<li class="content" name="fld_E000E050.8" onclick="ElemClick('fld_E000E050.8');">
[8:15]<b style="margin: 20px;">VTFID1</b> (def=0x0)    //    VTFID1
</li>
<li class="content" name="fld_E000E050.16" onclick="ElemClick('fld_E000E050.16');">
[16:23]<b style="margin: 20px;">VTFID2</b> (def=0x0)    //    VTFID2
</li>
<li class="content" name="fld_E000E050.24" onclick="ElemClick('fld_E000E050.24');">
[24:31]<b style="margin: 20px;">VTFID3</b> (def=0x0)    //    VTFID3
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E060"><details ontoggle="ElemCh('reg_E000E060');"><summary>0xE000E060<b style="margin: 20px;">VTFADDRR0</b>//   Interrupt 0 address Register</summary>
<ul>
<li class="content" name="fld_E000E060.0" onclick="ElemClick('fld_E000E060.0');">
[0]<b style="margin: 20px;">VTF0EN</b> (def=0x0)    //    VTF0EN
</li>
<li class="content" name="fld_E000E060.1" onclick="ElemClick('fld_E000E060.1');">
[1:31]<b style="margin: 20px;">ADDR0</b> (def=0x0)    //     ADDR0
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E064"><details ontoggle="ElemCh('reg_E000E064');"><summary>0xE000E064<b style="margin: 20px;">VTFADDRR1</b>//   Interrupt 1 address Register</summary>
<ul>
<li class="content" name="fld_E000E064.0" onclick="ElemClick('fld_E000E064.0');">
[0]<b style="margin: 20px;">VTF1EN</b> (def=0x0)    //    VTF1EN
</li>
<li class="content" name="fld_E000E064.1" onclick="ElemClick('fld_E000E064.1');">
[1:31]<b style="margin: 20px;">ADDR1</b> (def=0x0)    //    ADDR1
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E068"><details ontoggle="ElemCh('reg_E000E068');"><summary>0xE000E068<b style="margin: 20px;">VTFADDRR2</b>//   Interrupt 2 address Register</summary>
<ul>
<li class="content" name="fld_E000E068.0" onclick="ElemClick('fld_E000E068.0');">
[0]<b style="margin: 20px;">VTF2EN</b> (def=0x0)    //    VTF2EN
</li>
<li class="content" name="fld_E000E068.1" onclick="ElemClick('fld_E000E068.1');">
[1:31]<b style="margin: 20px;">ADDR2</b> (def=0x0)    //    ADDR2
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E06C"><details ontoggle="ElemCh('reg_E000E06C');"><summary>0xE000E06C<b style="margin: 20px;">VTFADDRR3</b>//   Interrupt 3 address Register</summary>
<ul>
<li class="content" name="fld_E000E06C.0" onclick="ElemClick('fld_E000E06C.0');">
[0]<b style="margin: 20px;">VTF3EN</b> (def=0x0)    //    VTF3EN
</li>
<li class="content" name="fld_E000E06C.1" onclick="ElemClick('fld_E000E06C.1');">
[1:31]<b style="margin: 20px;">ADDR3</b> (def=0x0)    //    ADDR3
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E100"><details ontoggle="ElemCh('reg_E000E100');"><summary>0xE000E100<b style="margin: 20px;">IENR1</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content" name="fld_E000E100.12" onclick="ElemClick('fld_E000E100.12');">
[12]<b style="margin: 20px;">INTEN12</b> (def=0x0)    //    INTEN12
</li>
<li class="content" name="fld_E000E100.14" onclick="ElemClick('fld_E000E100.14');">
[14]<b style="margin: 20px;">INTEN14</b> (def=0x0)    //    INTEN14
</li>
<li class="content" name="fld_E000E100.16" onclick="ElemClick('fld_E000E100.16');">
[16:31]<b style="margin: 20px;">INTEN16_31</b> (def=0x0)    //    INTEN16_31
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E104"><details ontoggle="ElemCh('reg_E000E104');"><summary>0xE000E104<b style="margin: 20px;">IENR2</b>//   Interrupt Setting Register</summary>
<ul>
<li class="content" name="fld_E000E104.0" onclick="ElemClick('fld_E000E104.0');">
[0:7]<b style="margin: 20px;">INTEN</b> (def=0x0)    //    INTEN
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E180"><details ontoggle="ElemCh('reg_E000E180');"><summary>0xE000E180<b style="margin: 20px;">IRER1</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content" name="fld_E000E180.12" onclick="ElemClick('fld_E000E180.12');">
[12]<b style="margin: 20px;">INTRSET12</b> (def=0x0)    //    INTRSET
</li>
<li class="content" name="fld_E000E180.14" onclick="ElemClick('fld_E000E180.14');">
[14]<b style="margin: 20px;">INTRSET14</b> (def=0x0)    //    INTRSET
</li>
<li class="content" name="fld_E000E180.16" onclick="ElemClick('fld_E000E180.16');">
[16:31]<b style="margin: 20px;">INTRSET16_31</b> (def=0x0)    //    INTRSET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E184"><details ontoggle="ElemCh('reg_E000E184');"><summary>0xE000E184<b style="margin: 20px;">IRER2</b>//   Interrupt Clear Register</summary>
<ul>
<li class="content" name="fld_E000E184.0" onclick="ElemClick('fld_E000E184.0');">
[0:7]<b style="margin: 20px;">INTRSET</b> (def=0x0)    //    INTRSET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E200"><details ontoggle="ElemCh('reg_E000E200');"><summary>0xE000E200<b style="margin: 20px;">IPSR1</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E200.2" onclick="ElemClick('fld_E000E200.2');">
[2:3]<b style="margin: 20px;">PENDSET2_3</b> (def=0x0)    //    PENDSET
</li>
<li class="content" name="fld_E000E200.12" onclick="ElemClick('fld_E000E200.12');">
[12]<b style="margin: 20px;">PENDSET12</b> (def=0x0)    //    PENDSET
</li>
<li class="content" name="fld_E000E200.14" onclick="ElemClick('fld_E000E200.14');">
[14]<b style="margin: 20px;">PENDSET14</b> (def=0x0)    //    PENDSET
</li>
<li class="content" name="fld_E000E200.16" onclick="ElemClick('fld_E000E200.16');">
[16:31]<b style="margin: 20px;">PENDSET16_31</b> (def=0x0)    //    PENDSET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E204"><details ontoggle="ElemCh('reg_E000E204');"><summary>0xE000E204<b style="margin: 20px;">IPSR2</b>//   Interrupt Pending Register</summary>
<ul>
<li class="content" name="fld_E000E204.0" onclick="ElemClick('fld_E000E204.0');">
[0:7]<b style="margin: 20px;">PENDSET</b> (def=0x0)    //    PENDSET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E280"><details ontoggle="ElemCh('reg_E000E280');"><summary>0xE000E280<b style="margin: 20px;">IPRR1</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content" name="fld_E000E280.2" onclick="ElemClick('fld_E000E280.2');">
[2:3]<b style="margin: 20px;">PENDRST2_3</b> (def=0x0)    //    PENDRESET
</li>
<li class="content" name="fld_E000E280.12" onclick="ElemClick('fld_E000E280.12');">
[12]<b style="margin: 20px;">PENDRST12</b> (def=0x0)    //    PENDRESET
</li>
<li class="content" name="fld_E000E280.14" onclick="ElemClick('fld_E000E280.14');">
[14]<b style="margin: 20px;">PENDRST14</b> (def=0x0)    //    PENDRESET
</li>
<li class="content" name="fld_E000E280.16" onclick="ElemClick('fld_E000E280.16');">
[16:31]<b style="margin: 20px;">PENDRST16_31</b> (def=0x0)    //    PENDRESET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E284"><details ontoggle="ElemCh('reg_E000E284');"><summary>0xE000E284<b style="margin: 20px;">IPRR2</b>//   Interrupt Pending Clear Register</summary>
<ul>
<li class="content" name="fld_E000E284.0" onclick="ElemClick('fld_E000E284.0');">
[0:7]<b style="margin: 20px;">PENDRST</b> (def=0x0)    //    PENDRESET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E300"><details ontoggle="ElemCh('reg_E000E300');"><summary>0xE000E300<b style="margin: 20px;">IACTR1</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content" name="fld_E000E300.2" onclick="ElemClick('fld_E000E300.2');">
[2:3]<b style="margin: 20px;">IACTS2_3</b> (def=0x0)    //    IACTS
</li>
<li class="content" name="fld_E000E300.12" onclick="ElemClick('fld_E000E300.12');">
[12]<b style="margin: 20px;">IACTS12</b> (def=0x0)    //    IACTS
</li>
<li class="content" name="fld_E000E300.14" onclick="ElemClick('fld_E000E300.14');">
[14]<b style="margin: 20px;">IACTS14</b> (def=0x0)    //    IACTS
</li>
<li class="content" name="fld_E000E300.16" onclick="ElemClick('fld_E000E300.16');">
[16:31]<b style="margin: 20px;">IACTS16_31</b> (def=0x0)    //    IACTS
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E304"><details ontoggle="ElemCh('reg_E000E304');"><summary>0xE000E304<b style="margin: 20px;">IACTR2</b>//   Interrupt ACTIVE Register</summary>
<ul>
<li class="content" name="fld_E000E304.0" onclick="ElemClick('fld_E000E304.0');">
[0:7]<b style="margin: 20px;">IACTS</b> (def=0x0)    //    IACTS
</li>
</ul>
</details></li>
<li class="content" name="reg_E000E400"><details ontoggle="ElemCh('reg_E000E400');"><summary>0xE000E400<b style="margin: 20px;">IPRIOR0</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E401"><details ontoggle="ElemCh('reg_E000E401');"><summary>0xE000E401<b style="margin: 20px;">IPRIOR1</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E402"><details ontoggle="ElemCh('reg_E000E402');"><summary>0xE000E402<b style="margin: 20px;">IPRIOR2</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E403"><details ontoggle="ElemCh('reg_E000E403');"><summary>0xE000E403<b style="margin: 20px;">IPRIOR3</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E404"><details ontoggle="ElemCh('reg_E000E404');"><summary>0xE000E404<b style="margin: 20px;">IPRIOR4</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E405"><details ontoggle="ElemCh('reg_E000E405');"><summary>0xE000E405<b style="margin: 20px;">IPRIOR5</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E406"><details ontoggle="ElemCh('reg_E000E406');"><summary>0xE000E406<b style="margin: 20px;">IPRIOR6</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E407"><details ontoggle="ElemCh('reg_E000E407');"><summary>0xE000E407<b style="margin: 20px;">IPRIOR7</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E408"><details ontoggle="ElemCh('reg_E000E408');"><summary>0xE000E408<b style="margin: 20px;">IPRIOR8</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E409"><details ontoggle="ElemCh('reg_E000E409');"><summary>0xE000E409<b style="margin: 20px;">IPRIOR9</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E40A"><details ontoggle="ElemCh('reg_E000E40A');"><summary>0xE000E40A<b style="margin: 20px;">IPRIOR10</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E40B"><details ontoggle="ElemCh('reg_E000E40B');"><summary>0xE000E40B<b style="margin: 20px;">IPRIOR11</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E40C"><details ontoggle="ElemCh('reg_E000E40C');"><summary>0xE000E40C<b style="margin: 20px;">IPRIOR12</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E40D"><details ontoggle="ElemCh('reg_E000E40D');"><summary>0xE000E40D<b style="margin: 20px;">IPRIOR13</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E40E"><details ontoggle="ElemCh('reg_E000E40E');"><summary>0xE000E40E<b style="margin: 20px;">IPRIOR14</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E40F"><details ontoggle="ElemCh('reg_E000E40F');"><summary>0xE000E40F<b style="margin: 20px;">IPRIOR15</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E410"><details ontoggle="ElemCh('reg_E000E410');"><summary>0xE000E410<b style="margin: 20px;">IPRIOR16</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E411"><details ontoggle="ElemCh('reg_E000E411');"><summary>0xE000E411<b style="margin: 20px;">IPRIOR17</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E412"><details ontoggle="ElemCh('reg_E000E412');"><summary>0xE000E412<b style="margin: 20px;">IPRIOR18</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E413"><details ontoggle="ElemCh('reg_E000E413');"><summary>0xE000E413<b style="margin: 20px;">IPRIOR19</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E414"><details ontoggle="ElemCh('reg_E000E414');"><summary>0xE000E414<b style="margin: 20px;">IPRIOR20</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E415"><details ontoggle="ElemCh('reg_E000E415');"><summary>0xE000E415<b style="margin: 20px;">IPRIOR21</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E416"><details ontoggle="ElemCh('reg_E000E416');"><summary>0xE000E416<b style="margin: 20px;">IPRIOR22</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E417"><details ontoggle="ElemCh('reg_E000E417');"><summary>0xE000E417<b style="margin: 20px;">IPRIOR23</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E418"><details ontoggle="ElemCh('reg_E000E418');"><summary>0xE000E418<b style="margin: 20px;">IPRIOR24</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E419"><details ontoggle="ElemCh('reg_E000E419');"><summary>0xE000E419<b style="margin: 20px;">IPRIOR25</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E41A"><details ontoggle="ElemCh('reg_E000E41A');"><summary>0xE000E41A<b style="margin: 20px;">IPRIOR26</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E41B"><details ontoggle="ElemCh('reg_E000E41B');"><summary>0xE000E41B<b style="margin: 20px;">IPRIOR27</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E41C"><details ontoggle="ElemCh('reg_E000E41C');"><summary>0xE000E41C<b style="margin: 20px;">IPRIOR28</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E41D"><details ontoggle="ElemCh('reg_E000E41D');"><summary>0xE000E41D<b style="margin: 20px;">IPRIOR29</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E41E"><details ontoggle="ElemCh('reg_E000E41E');"><summary>0xE000E41E<b style="margin: 20px;">IPRIOR30</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E41F"><details ontoggle="ElemCh('reg_E000E41F');"><summary>0xE000E41F<b style="margin: 20px;">IPRIOR31</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E420"><details ontoggle="ElemCh('reg_E000E420');"><summary>0xE000E420<b style="margin: 20px;">IPRIOR32</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E421"><details ontoggle="ElemCh('reg_E000E421');"><summary>0xE000E421<b style="margin: 20px;">IPRIOR33</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E422"><details ontoggle="ElemCh('reg_E000E422');"><summary>0xE000E422<b style="margin: 20px;">IPRIOR34</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E423"><details ontoggle="ElemCh('reg_E000E423');"><summary>0xE000E423<b style="margin: 20px;">IPRIOR35</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E424"><details ontoggle="ElemCh('reg_E000E424');"><summary>0xE000E424<b style="margin: 20px;">IPRIOR36</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E425"><details ontoggle="ElemCh('reg_E000E425');"><summary>0xE000E425<b style="margin: 20px;">IPRIOR37</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E426"><details ontoggle="ElemCh('reg_E000E426');"><summary>0xE000E426<b style="margin: 20px;">IPRIOR38</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E427"><details ontoggle="ElemCh('reg_E000E427');"><summary>0xE000E427<b style="margin: 20px;">IPRIOR39</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E428"><details ontoggle="ElemCh('reg_E000E428');"><summary>0xE000E428<b style="margin: 20px;">IPRIOR40</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E429"><details ontoggle="ElemCh('reg_E000E429');"><summary>0xE000E429<b style="margin: 20px;">IPRIOR41</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E42A"><details ontoggle="ElemCh('reg_E000E42A');"><summary>0xE000E42A<b style="margin: 20px;">IPRIOR42</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E42B"><details ontoggle="ElemCh('reg_E000E42B');"><summary>0xE000E42B<b style="margin: 20px;">IPRIOR43</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E42C"><details ontoggle="ElemCh('reg_E000E42C');"><summary>0xE000E42C<b style="margin: 20px;">IPRIOR44</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E42D"><details ontoggle="ElemCh('reg_E000E42D');"><summary>0xE000E42D<b style="margin: 20px;">IPRIOR45</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E42E"><details ontoggle="ElemCh('reg_E000E42E');"><summary>0xE000E42E<b style="margin: 20px;">IPRIOR46</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E42F"><details ontoggle="ElemCh('reg_E000E42F');"><summary>0xE000E42F<b style="margin: 20px;">IPRIOR47</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E430"><details ontoggle="ElemCh('reg_E000E430');"><summary>0xE000E430<b style="margin: 20px;">IPRIOR48</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E431"><details ontoggle="ElemCh('reg_E000E431');"><summary>0xE000E431<b style="margin: 20px;">IPRIOR49</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E432"><details ontoggle="ElemCh('reg_E000E432');"><summary>0xE000E432<b style="margin: 20px;">IPRIOR50</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E433"><details ontoggle="ElemCh('reg_E000E433');"><summary>0xE000E433<b style="margin: 20px;">IPRIOR51</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E434"><details ontoggle="ElemCh('reg_E000E434');"><summary>0xE000E434<b style="margin: 20px;">IPRIOR52</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E435"><details ontoggle="ElemCh('reg_E000E435');"><summary>0xE000E435<b style="margin: 20px;">IPRIOR53</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E436"><details ontoggle="ElemCh('reg_E000E436');"><summary>0xE000E436<b style="margin: 20px;">IPRIOR54</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E437"><details ontoggle="ElemCh('reg_E000E437');"><summary>0xE000E437<b style="margin: 20px;">IPRIOR55</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E438"><details ontoggle="ElemCh('reg_E000E438');"><summary>0xE000E438<b style="margin: 20px;">IPRIOR56</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E439"><details ontoggle="ElemCh('reg_E000E439');"><summary>0xE000E439<b style="margin: 20px;">IPRIOR57</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E43A"><details ontoggle="ElemCh('reg_E000E43A');"><summary>0xE000E43A<b style="margin: 20px;">IPRIOR58</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E43B"><details ontoggle="ElemCh('reg_E000E43B');"><summary>0xE000E43B<b style="margin: 20px;">IPRIOR59</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E43C"><details ontoggle="ElemCh('reg_E000E43C');"><summary>0xE000E43C<b style="margin: 20px;">IPRIOR60</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E43D"><details ontoggle="ElemCh('reg_E000E43D');"><summary>0xE000E43D<b style="margin: 20px;">IPRIOR61</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E43E"><details ontoggle="ElemCh('reg_E000E43E');"><summary>0xE000E43E<b style="margin: 20px;">IPRIOR62</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E43F"><details ontoggle="ElemCh('reg_E000E43F');"><summary>0xE000E43F<b style="margin: 20px;">IPRIOR63</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E440"><details ontoggle="ElemCh('reg_E000E440');"><summary>0xE000E440<b style="margin: 20px;">IPRIOR64</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E441"><details ontoggle="ElemCh('reg_E000E441');"><summary>0xE000E441<b style="margin: 20px;">IPRIOR65</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E442"><details ontoggle="ElemCh('reg_E000E442');"><summary>0xE000E442<b style="margin: 20px;">IPRIOR66</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E443"><details ontoggle="ElemCh('reg_E000E443');"><summary>0xE000E443<b style="margin: 20px;">IPRIOR67</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000E444"><details ontoggle="ElemCh('reg_E000E444');"><summary>0xE000E444<b style="margin: 20px;">IPRIOR68</b>//   Interrupt Priority Register</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_E000ED10"><details ontoggle="ElemCh('reg_E000ED10');"><summary>0xE000ED10<b style="margin: 20px;">SCTLR</b>//   System Control Register</summary>
<ul>
<li class="content" name="fld_E000ED10.1" onclick="ElemClick('fld_E000ED10.1');">
[1]<b style="margin: 20px;">SLEEPONEXIT</b> (def=0x0)    //    SLEEPONEXIT
</li>
<li class="content" name="fld_E000ED10.2" onclick="ElemClick('fld_E000ED10.2');">
[2]<b style="margin: 20px;">SLEEPDEEP</b> (def=0x0)    //    SLEEPDEEP
</li>
<li class="content" name="fld_E000ED10.3" onclick="ElemClick('fld_E000ED10.3');">
[3]<b style="margin: 20px;">WFITOWFE</b> (def=0x0)    //    WFITOWFE
</li>
<li class="content" name="fld_E000ED10.4" onclick="ElemClick('fld_E000ED10.4');">
[4]<b style="margin: 20px;">SEVONPEND</b> (def=0x0)    //    SEVONPEND
</li>
<li class="content" name="fld_E000ED10.5" onclick="ElemClick('fld_E000ED10.5');">
[5]<b style="margin: 20px;">SETEVENT</b> (def=0x0)    //    SETEVENT
</li>
<li class="content" name="fld_E000ED10.6" onclick="ElemClick('fld_E000ED10.6');">
[6]<b style="margin: 20px;">LOCKUP</b> (def=0x0)    //    Lock_up
</li>
<li class="content" name="fld_E000ED10.31" onclick="ElemClick('fld_E000ED10.31');">
[31]<b style="margin: 20px;">SYSRESET</b> (def=0x0)    //    SYSRESET
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F000"><details ontoggle="ElemCh('reg_E000F000');"><summary>0xE000F000<b style="margin: 20px;">STK_CTLR</b>//   System counter control register</summary>
<ul>
<li class="content" name="fld_E000F000.0" onclick="ElemClick('fld_E000F000.0');">
[0]<b style="margin: 20px;">STE</b> (def=0x0)    //    System counter enable
</li>
<li class="content" name="fld_E000F000.1" onclick="ElemClick('fld_E000F000.1');">
[1]<b style="margin: 20px;">STIE</b> (def=0x0)    //    System counter interrupt enable
</li>
<li class="content" name="fld_E000F000.2" onclick="ElemClick('fld_E000F000.2');">
[2]<b style="margin: 20px;">STCLK</b> (def=0x0)    //    System selects the clock source
</li>
<li class="content" name="fld_E000F000.3" onclick="ElemClick('fld_E000F000.3');">
[3]<b style="margin: 20px;">STRE</b> (def=0x0)    //    System reload register
</li>
<li class="content" name="fld_E000F000.4" onclick="ElemClick('fld_E000F000.4');">
[4]<b style="margin: 20px;">MODE</b> (def=0x0)    //    System Mode
</li>
<li class="content" name="fld_E000F000.5" onclick="ElemClick('fld_E000F000.5');">
[5]<b style="margin: 20px;">INIT</b> (def=0x0)    //    System Initialization update
</li>
<li class="content" name="fld_E000F000.31" onclick="ElemClick('fld_E000F000.31');">
[31]<b style="margin: 20px;">SWIE</b> (def=0x0)    //    System software triggered interrupts enable
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F004"><details ontoggle="ElemCh('reg_E000F004');"><summary>0xE000F004<b style="margin: 20px;">STK_SR</b>//   System START</summary>
<ul>
<li class="content" name="fld_E000F004.0" onclick="ElemClick('fld_E000F004.0');">
[0]<b style="margin: 20px;">CNTIF</b> (def=0x0)    //    CNTIF
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F008"><details ontoggle="ElemCh('reg_E000F008');"><summary>0xE000F008<b style="margin: 20px;">STK_CNTL</b>//   System counter low register</summary>
<ul>
<li class="content" name="fld_E000F008.0" onclick="ElemClick('fld_E000F008.0');">
[0:31]<b style="margin: 20px;">CNTL</b> (def=0x0)    //    CNTL
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F00C"><details ontoggle="ElemCh('reg_E000F00C');"><summary>0xE000F00C<b style="margin: 20px;">STK_CNTH</b>//   System counter high register</summary>
<ul>
<li class="content" name="fld_E000F00C.0" onclick="ElemClick('fld_E000F00C.0');">
[0:31]<b style="margin: 20px;">CNTH</b> (def=0x0)    //    CNTH
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F010"><details ontoggle="ElemCh('reg_E000F010');"><summary>0xE000F010<b style="margin: 20px;">STK_CMPLR</b>//   System compare low register</summary>
<ul>
<li class="content" name="fld_E000F010.0" onclick="ElemClick('fld_E000F010.0');">
[0:31]<b style="margin: 20px;">CMPL</b> (def=0x0)    //    CMPL
</li>
</ul>
</details></li>
<li class="content" name="reg_E000F014"><details ontoggle="ElemCh('reg_E000F014');"><summary>0xE000F014<b style="margin: 20px;">STK_CMPHR</b>//   System compare high register</summary>
<ul>
<li class="content" name="fld_E000F014.0" onclick="ElemClick('fld_E000F014.0');">
[0:31]<b style="margin: 20px;">CMPH</b> (def=0x0)    //    CMPH
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40028000"><details ontoggle="ElemCh('per_40028000');"><summary>0x40028000<b style="margin: 20px;">ETHERNET_MAC</b>// Ethernet: media access control</summary>
<ul>
<li class="content" name="reg_40028000"><details ontoggle="ElemCh('reg_40028000');"><summary>0x40028000<b style="margin: 20px;">MACCR</b>//   Ethernet MAC configuration register (ETH_MACCR)</summary>
<ul>
<li class="content" name="fld_40028000.2" onclick="ElemClick('fld_40028000.2');">
[2]<b style="margin: 20px;">RE</b> (def=0x0)    //    Receiver enable
</li>
<li class="content" name="fld_40028000.3" onclick="ElemClick('fld_40028000.3');">
[3]<b style="margin: 20px;">TE</b> (def=0x0)    //    Transmitter enable
</li>
<li class="content" name="fld_40028000.7" onclick="ElemClick('fld_40028000.7');">
[7]<b style="margin: 20px;">APCS</b> (def=0x0)    //    Automatic pad/CRC stripping
</li>
<li class="content" name="fld_40028000.9" onclick="ElemClick('fld_40028000.9');">
[9]<b style="margin: 20px;">RD</b> (def=0x0)    //    Retry disable
</li>
<li class="content" name="fld_40028000.10" onclick="ElemClick('fld_40028000.10');">
[10]<b style="margin: 20px;">IPCO</b> (def=0x0)    //    IPv4 checksum offload
</li>
<li class="content" name="fld_40028000.11" onclick="ElemClick('fld_40028000.11');">
[11]<b style="margin: 20px;">DM</b> (def=0x0)    //    Duplex mode
</li>
<li class="content" name="fld_40028000.14" onclick="ElemClick('fld_40028000.14');">
[14]<b style="margin: 20px;">FES</b> (def=0x0)    //    Fast Ethernet speed
</li>
<li class="content" name="fld_40028000.17" onclick="ElemClick('fld_40028000.17');">
[17:19]<b style="margin: 20px;">IFG</b> (def=0x0)    //    Interframe gap
</li>
<li class="content" name="fld_40028000.22" onclick="ElemClick('fld_40028000.22');">
[22]<b style="margin: 20px;">JD</b> (def=0x0)    //    Jabber disable
</li>
<li class="content" name="fld_40028000.23" onclick="ElemClick('fld_40028000.23');">
[23]<b style="margin: 20px;">WD</b> (def=0x0)    //    Watchdog disable
</li>
</ul>
</details></li>
<li class="content" name="reg_40028004"><details ontoggle="ElemCh('reg_40028004');"><summary>0x40028004<b style="margin: 20px;">MACFFR</b>//   Ethernet MAC frame filter register (ETH_MACCFFR)</summary>
<ul>
<li class="content" name="fld_40028004.0" onclick="ElemClick('fld_40028004.0');">
[0]<b style="margin: 20px;">PM</b> (def=0x0)    //    Promiscuous mode
</li>
<li class="content" name="fld_40028004.1" onclick="ElemClick('fld_40028004.1');">
[1]<b style="margin: 20px;">HU</b> (def=0x0)    //    Hash unicast
</li>
<li class="content" name="fld_40028004.2" onclick="ElemClick('fld_40028004.2');">
[2]<b style="margin: 20px;">HM</b> (def=0x0)    //    Hash multicast
</li>
<li class="content" name="fld_40028004.3" onclick="ElemClick('fld_40028004.3');">
[3]<b style="margin: 20px;">DAIF</b> (def=0x0)    //    Destination address inverse filtering
</li>
<li class="content" name="fld_40028004.4" onclick="ElemClick('fld_40028004.4');">
[4]<b style="margin: 20px;">PAM</b> (def=0x0)    //    Pass all multicast
</li>
<li class="content" name="fld_40028004.5" onclick="ElemClick('fld_40028004.5');">
[5]<b style="margin: 20px;">BFD</b> (def=0x0)    //    Broadcast frames disable
</li>
<li class="content" name="fld_40028004.6" onclick="ElemClick('fld_40028004.6');">
[6:7]<b style="margin: 20px;">PCF</b> (def=0x0)    //    Pass control frames
</li>
<li class="content" name="fld_40028004.8" onclick="ElemClick('fld_40028004.8');">
[8]<b style="margin: 20px;">SAIF</b> (def=0x0)    //    Source address inverse filtering
</li>
<li class="content" name="fld_40028004.9" onclick="ElemClick('fld_40028004.9');">
[9]<b style="margin: 20px;">SAF</b> (def=0x0)    //    Source address filter
</li>
<li class="content" name="fld_40028004.10" onclick="ElemClick('fld_40028004.10');">
[10]<b style="margin: 20px;">HPF</b> (def=0x0)    //    Hash or perfect filter
</li>
<li class="content" name="fld_40028004.31" onclick="ElemClick('fld_40028004.31');">
[31]<b style="margin: 20px;">RA</b> (def=0x0)    //    Receive all
</li>
</ul>
</details></li>
<li class="content" name="reg_40028008"><details ontoggle="ElemCh('reg_40028008');"><summary>0x40028008<b style="margin: 20px;">MACHTHR</b>//   Ethernet MAC hash table high register</summary>
<ul>
<li class="content" name="fld_40028008.0" onclick="ElemClick('fld_40028008.0');">
[0:31]<b style="margin: 20px;">HTH</b> (def=0x0)    //    Hash table high
</li>
</ul>
</details></li>
<li class="content" name="reg_4002800C"><details ontoggle="ElemCh('reg_4002800C');"><summary>0x4002800C<b style="margin: 20px;">MACHTLR</b>//   Ethernet MAC hash table low register</summary>
<ul>
<li class="content" name="fld_4002800C.0" onclick="ElemClick('fld_4002800C.0');">
[0:31]<b style="margin: 20px;">HTL</b> (def=0x0)    //    Hash table low
</li>
</ul>
</details></li>
<li class="content" name="reg_40028010"><details ontoggle="ElemCh('reg_40028010');"><summary>0x40028010<b style="margin: 20px;">MACMIIAR</b>//   Ethernet MAC MII address register (ETH_MACMIIAR)</summary>
<ul>
<li class="content" name="fld_40028010.0" onclick="ElemClick('fld_40028010.0');">
[0]<b style="margin: 20px;">MB</b> (def=0x0)    //    MII busy
</li>
<li class="content" name="fld_40028010.1" onclick="ElemClick('fld_40028010.1');">
[1]<b style="margin: 20px;">MW</b> (def=0x0)    //    MII write
</li>
<li class="content" name="fld_40028010.2" onclick="ElemClick('fld_40028010.2');">
[2:4]<b style="margin: 20px;">CR</b> (def=0x0)    //    Clock range
</li>
<li class="content" name="fld_40028010.6" onclick="ElemClick('fld_40028010.6');">
[6:10]<b style="margin: 20px;">MR</b> (def=0x0)    //    MII register
</li>
<li class="content" name="fld_40028010.11" onclick="ElemClick('fld_40028010.11');">
[11:15]<b style="margin: 20px;">PA</b> (def=0x0)    //    PHY address
</li>
</ul>
</details></li>
<li class="content" name="reg_40028014"><details ontoggle="ElemCh('reg_40028014');"><summary>0x40028014<b style="margin: 20px;">MACMIIDR</b>//   Ethernet MAC MII data register (ETH_MACMIIDR)</summary>
<ul>
<li class="content" name="fld_40028014.0" onclick="ElemClick('fld_40028014.0');">
[0:15]<b style="margin: 20px;">MD</b> (def=0x0)    //    MII data
</li>
</ul>
</details></li>
<li class="content" name="reg_40028018"><details ontoggle="ElemCh('reg_40028018');"><summary>0x40028018<b style="margin: 20px;">MACFCR</b>//   Ethernet MAC flow control register (ETH_MACFCR)</summary>
<ul>
<li class="content" name="fld_40028018.0" onclick="ElemClick('fld_40028018.0');">
[0]<b style="margin: 20px;">FCB</b> (def=0x0)    //    Flow control busy
</li>
<li class="content" name="fld_40028018.1" onclick="ElemClick('fld_40028018.1');">
[1]<b style="margin: 20px;">TFCE</b> (def=0x0)    //    Transmit flow control enable
</li>
<li class="content" name="fld_40028018.2" onclick="ElemClick('fld_40028018.2');">
[2]<b style="margin: 20px;">RFCE</b> (def=0x0)    //    Receive flow control enable
</li>
<li class="content" name="fld_40028018.3" onclick="ElemClick('fld_40028018.3');">
[3]<b style="margin: 20px;">UPFD</b> (def=0x0)    //    Unicast pause frame detect
</li>
<li class="content" name="fld_40028018.16" onclick="ElemClick('fld_40028018.16');">
[16:31]<b style="margin: 20px;">PT</b> (def=0x0)    //    Pass control frames
</li>
</ul>
</details></li>
<li class="content" name="reg_4002801C"><details ontoggle="ElemCh('reg_4002801C');"><summary>0x4002801C<b style="margin: 20px;">MACVLAN</b>//   Ethernet MAC VLAN tag register (ETH_MACVLAN)</summary>
<ul>
<li class="content" name="fld_4002801C.0" onclick="ElemClick('fld_4002801C.0');">
[0:15]<b style="margin: 20px;">VLANTI</b> (def=0x0)    //    VLAN tag identifier (for receive frames)
</li>
<li class="content" name="fld_4002801C.16" onclick="ElemClick('fld_4002801C.16');">
[16]<b style="margin: 20px;">VLANTC</b> (def=0x0)    //    12-bit VLAN tag comparison
</li>
</ul>
</details></li>
<li class="content" name="reg_40028028"><details ontoggle="ElemCh('reg_40028028');"><summary>0x40028028<b style="margin: 20px;">MACRWUFFR</b>//   Ethernet MAC remote wakeup frame filter register (ETH_MACRWUFFR)</summary>
<ul>
</ul>
</details></li>
<li class="content" name="reg_4002802C"><details ontoggle="ElemCh('reg_4002802C');"><summary>0x4002802C<b style="margin: 20px;">MACPMTCSR</b>//   Ethernet MAC PMT control and status register (ETH_MACPMTCSR)</summary>
<ul>
<li class="content" name="fld_4002802C.0" onclick="ElemClick('fld_4002802C.0');">
[0]<b style="margin: 20px;">PD</b> (def=0x0)    //    Power down
</li>
<li class="content" name="fld_4002802C.1" onclick="ElemClick('fld_4002802C.1');">
[1]<b style="margin: 20px;">MPE</b> (def=0x0)    //    Magic Packet enable
</li>
<li class="content" name="fld_4002802C.2" onclick="ElemClick('fld_4002802C.2');">
[2]<b style="margin: 20px;">WFE</b> (def=0x0)    //    Wakeup frame enable
</li>
<li class="content" name="fld_4002802C.3" onclick="ElemClick('fld_4002802C.3');">
[3]<b style="margin: 20px;">PHYE</b> (def=0x0)    //    PMEB of PHY enable
</li>
<li class="content" name="fld_4002802C.5" onclick="ElemClick('fld_4002802C.5');">
[5]<b style="margin: 20px;">MPR</b> (def=0x0)    //    Magic packet received
</li>
<li class="content" name="fld_4002802C.6" onclick="ElemClick('fld_4002802C.6');">
[6]<b style="margin: 20px;">WFR</b> (def=0x0)    //    Wakeup frame received
</li>
<li class="content" name="fld_4002802C.7" onclick="ElemClick('fld_4002802C.7');">
[7]<b style="margin: 20px;">PHYR</b> (def=0x0)    //    wake-up frame flag bit of PHY
</li>
<li class="content" name="fld_4002802C.9" onclick="ElemClick('fld_4002802C.9');">
[9]<b style="margin: 20px;">GU</b> (def=0x0)    //    Global unicast
</li>
<li class="content" name="fld_4002802C.31" onclick="ElemClick('fld_4002802C.31');">
[31]<b style="margin: 20px;">WFFRPR</b> (def=0x0)    //    Wakeup frame filter register pointer reset
</li>
</ul>
</details></li>
<li class="content" name="reg_40028038"><details ontoggle="ElemCh('reg_40028038');"><summary>0x40028038<b style="margin: 20px;">MACSR</b>//   Ethernet MAC interrupt status register (ETH_MACSR)</summary>
<ul>
<li class="content" name="fld_40028038.3" onclick="ElemClick('fld_40028038.3');">
[3]<b style="margin: 20px;">PMTS</b> (def=0x0)    //    PMT status
</li>
<li class="content" name="fld_40028038.4" onclick="ElemClick('fld_40028038.4');">
[4]<b style="margin: 20px;">MMCS</b> (def=0x0)    //    MMC status
</li>
<li class="content" name="fld_40028038.5" onclick="ElemClick('fld_40028038.5');">
[5]<b style="margin: 20px;">MMCRS</b> (def=0x0)    //    MMC receive status
</li>
<li class="content" name="fld_40028038.6" onclick="ElemClick('fld_40028038.6');">
[6]<b style="margin: 20px;">MMCTS</b> (def=0x0)    //    MMC transmit status
</li>
<li class="content" name="fld_40028038.9" onclick="ElemClick('fld_40028038.9');">
[9]<b style="margin: 20px;">TSTS</b> (def=0x0)    //    Time stamp trigger status
</li>
</ul>
</details></li>
<li class="content" name="reg_4002803C"><details ontoggle="ElemCh('reg_4002803C');"><summary>0x4002803C<b style="margin: 20px;">MACIMR</b>//   Ethernet MAC interrupt mask register (ETH_MACIMR)</summary>
<ul>
<li class="content" name="fld_4002803C.3" onclick="ElemClick('fld_4002803C.3');">
[3]<b style="margin: 20px;">PMTIM</b> (def=0x0)    //    PMT interrupt mask
</li>
<li class="content" name="fld_4002803C.9" onclick="ElemClick('fld_4002803C.9');">
[9]<b style="margin: 20px;">TSTIM</b> (def=0x0)    //    Time stamp trigger interrupt mask
</li>
</ul>
</details></li>
<li class="content" name="reg_40028040"><details ontoggle="ElemCh('reg_40028040');"><summary>0x40028040<b style="margin: 20px;">MACA0HR</b>//   Ethernet MAC address 0 high register (ETH_MACA0HR)</summary>
<ul>
<li class="content" name="fld_40028040.0" onclick="ElemClick('fld_40028040.0');">
[0:15]<b style="margin: 20px;">MACA0H</b> (def=0xFFFF)    //    MAC address0 high
</li>
<li class="content" name="fld_40028040.31" onclick="ElemClick('fld_40028040.31');">
[31]<b style="margin: 20px;">MO</b> (def=0x1)    //    Always 1
</li>
</ul>
</details></li>
<li class="content" name="reg_40028044"><details ontoggle="ElemCh('reg_40028044');"><summary>0x40028044<b style="margin: 20px;">MACA0LR</b>//   Ethernet MAC address 0 low register</summary>
<ul>
<li class="content" name="fld_40028044.0" onclick="ElemClick('fld_40028044.0');">
[0:31]<b style="margin: 20px;">MACA0L</b> (def=0xFFFFFFFF)    //    MAC address0 low
</li>
</ul>
</details></li>
<li class="content" name="reg_40028048"><details ontoggle="ElemCh('reg_40028048');"><summary>0x40028048<b style="margin: 20px;">MACA1HR</b>//   Ethernet MAC address 1 high register (ETH_MACA1HR)</summary>
<ul>
<li class="content" name="fld_40028048.0" onclick="ElemClick('fld_40028048.0');">
[0:15]<b style="margin: 20px;">MACA1H</b> (def=0xFFFF)    //    MAC address1 high
</li>
<li class="content" name="fld_40028048.24" onclick="ElemClick('fld_40028048.24');">
[24:29]<b style="margin: 20px;">MBC</b> (def=0x0)    //    Mask byte control
</li>
<li class="content" name="fld_40028048.30" onclick="ElemClick('fld_40028048.30');">
[30]<b style="margin: 20px;">SA</b> (def=0x0)    //    Source address
</li>
<li class="content" name="fld_40028048.31" onclick="ElemClick('fld_40028048.31');">
[31]<b style="margin: 20px;">AE</b> (def=0x0)    //    Address enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4002804C"><details ontoggle="ElemCh('reg_4002804C');"><summary>0x4002804C<b style="margin: 20px;">MACA1LR</b>//   Ethernet MAC address1 low register</summary>
<ul>
<li class="content" name="fld_4002804C.0" onclick="ElemClick('fld_4002804C.0');">
[0:31]<b style="margin: 20px;">MACA1L</b> (def=0xFFFFFFFF)    //    MAC address1 low
</li>
</ul>
</details></li>
<li class="content" name="reg_40028050"><details ontoggle="ElemCh('reg_40028050');"><summary>0x40028050<b style="margin: 20px;">MACA2HR</b>//   Ethernet MAC address 2 high register (ETH_MACA2HR)</summary>
<ul>
<li class="content" name="fld_40028050.0" onclick="ElemClick('fld_40028050.0');">
[0:15]<b style="margin: 20px;">MACA2H</b> (def=0xFFFF)    //    Ethernet MAC address 2 high register
</li>
<li class="content" name="fld_40028050.24" onclick="ElemClick('fld_40028050.24');">
[24:29]<b style="margin: 20px;">MBC</b> (def=0x0)    //    Mask byte control
</li>
<li class="content" name="fld_40028050.30" onclick="ElemClick('fld_40028050.30');">
[30]<b style="margin: 20px;">SA</b> (def=0x0)    //    Source address
</li>
<li class="content" name="fld_40028050.31" onclick="ElemClick('fld_40028050.31');">
[31]<b style="margin: 20px;">AE</b> (def=0x0)    //    Address enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40028054"><details ontoggle="ElemCh('reg_40028054');"><summary>0x40028054<b style="margin: 20px;">MACA2LR</b>//   Ethernet MAC address 2 low register</summary>
<ul>
<li class="content" name="fld_40028054.0" onclick="ElemClick('fld_40028054.0');">
[0:30]<b style="margin: 20px;">MACA2L</b> (def=0x7FFFFFFF)    //    MAC address2 low
</li>
</ul>
</details></li>
<li class="content" name="reg_40028058"><details ontoggle="ElemCh('reg_40028058');"><summary>0x40028058<b style="margin: 20px;">MACA3HR</b>//   Ethernet MAC address 3 high register (ETH_MACA3HR)</summary>
<ul>
<li class="content" name="fld_40028058.0" onclick="ElemClick('fld_40028058.0');">
[0:15]<b style="margin: 20px;">MACA3H</b> (def=0xFFFF)    //    MAC address3 high
</li>
<li class="content" name="fld_40028058.24" onclick="ElemClick('fld_40028058.24');">
[24:29]<b style="margin: 20px;">MBC</b> (def=0x0)    //    Mask byte control
</li>
<li class="content" name="fld_40028058.30" onclick="ElemClick('fld_40028058.30');">
[30]<b style="margin: 20px;">SA</b> (def=0x0)    //    Source address
</li>
<li class="content" name="fld_40028058.31" onclick="ElemClick('fld_40028058.31');">
[31]<b style="margin: 20px;">AE</b> (def=0x0)    //    Address enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4002805C"><details ontoggle="ElemCh('reg_4002805C');"><summary>0x4002805C<b style="margin: 20px;">MACA3LR</b>//   Ethernet MAC address 3 low register</summary>
<ul>
<li class="content" name="fld_4002805C.0" onclick="ElemClick('fld_4002805C.0');">
[0:31]<b style="margin: 20px;">MBCA3L</b> (def=0xFFFFFFFF)    //    MAC address3 low
</li>
</ul>
</details></li>
<li class="content" name="reg_40028080"><details ontoggle="ElemCh('reg_40028080');"><summary>0x40028080<b style="margin: 20px;">PHY_CR</b>//   PHY configure register</summary>
<ul>
<li class="content" name="fld_40028080.0" onclick="ElemClick('fld_40028080.0');">
[0:4]<b style="margin: 20px;">REPHYADDR</b> (def=0x1)    //    when the bit 7 set 1,bit4-0 serves as the address of the PHY
</li>
<li class="content" name="fld_40028080.7" onclick="ElemClick('fld_40028080.7');">
[7]<b style="margin: 20px;">PHYADDR_EN</b> (def=0x0)    //    Reconfigure the PHY address
</li>
<li class="content" name="fld_40028080.9" onclick="ElemClick('fld_40028080.9');">
[9]<b style="margin: 20px;">SPEED</b> (def=0x0)    //    Even Ethernet speed selection
</li>
<li class="content" name="fld_40028080.10" onclick="ElemClick('fld_40028080.10');">
[10]<b style="margin: 20px;">DUPlEX</b> (def=0x0)    //    Even Ethernet mode selection
</li>
<li class="content" name="fld_40028080.29" onclick="ElemClick('fld_40028080.29');">
[29]<b style="margin: 20px;">PHY_EEE</b> (def=0x0)    //    PHY work mode selection
</li>
<li class="content" name="fld_40028080.30" onclick="ElemClick('fld_40028080.30');">
[30]<b style="margin: 20px;">PHY_PD</b> (def=0x1)    //    PHY pd mode selection
</li>
<li class="content" name="fld_40028080.31" onclick="ElemClick('fld_40028080.31');">
[31]<b style="margin: 20px;">PHY_RSTN</b> (def=0x0)    //    Ethernet PHY global reset signal
</li>
</ul>
</details></li>
<li class="content" name="reg_40028084"><details ontoggle="ElemCh('reg_40028084');"><summary>0x40028084<b style="margin: 20px;">CHKSUM_CR</b>//   CHKSUM configure register</summary>
<ul>
<li class="content" name="fld_40028084.0" onclick="ElemClick('fld_40028084.0');">
[0:3]<b style="margin: 20px;">Byte_En1</b> (def=0x0)    //    Participate in the ip header checksum to calculate byte control bits
</li>
<li class="content" name="fld_40028084.4" onclick="ElemClick('fld_40028084.4');">
[4:7]<b style="margin: 20px;">Byte_En2</b> (def=0x0)    //    Participate in the ip header checksum to calculate byte control bits
</li>
<li class="content" name="fld_40028084.8" onclick="ElemClick('fld_40028084.8');">
[8]<b style="margin: 20px;">Chksum_En</b> (def=0x0)    //    the software sets 1 at the beginning of frame calculation and write 0 at the end of
</li>
</ul>
</details></li>
<li class="content" name="reg_40028088"><details ontoggle="ElemCh('reg_40028088');"><summary>0x40028088<b style="margin: 20px;">IP_PDR</b>//   IP packet register</summary>
<ul>
<li class="content" name="fld_40028088.0" onclick="ElemClick('fld_40028088.0');">
[0:31]<b style="margin: 20px;">IP_Payload</b> (def=0x0)    //    IP data written by software,need to be used with ETH_CHKSUM_CR
</li>
</ul>
</details></li>
<li class="content" name="reg_4002808C"><details ontoggle="ElemCh('reg_4002808C');"><summary>0x4002808C<b style="margin: 20px;">CHKSUM_HR</b>//   IP packet register</summary>
<ul>
<li class="content" name="fld_4002808C.0" onclick="ElemClick('fld_4002808C.0');">
[0:15]<b style="margin: 20px;">Chksum_Head_Result</b> (def=0x0)    //    IP header checksum
</li>
</ul>
</details></li>
<li class="content" name="reg_40028090"><details ontoggle="ElemCh('reg_40028090');"><summary>0x40028090<b style="margin: 20px;">CHKSUM_PR</b>//   IP data register</summary>
<ul>
<li class="content" name="fld_40028090.0" onclick="ElemClick('fld_40028090.0');">
[0:15]<b style="margin: 20px;">Chksum_Head_Result</b> (def=0x0)    //    IP header checksum
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40028000.18" onclick="ElemClick('isr_40028000.18');">[18]  <b>ETH</b>    //    Ethernet global interrupt</li>
<li class="content" name="isr_40028000.37" onclick="ElemClick('isr_40028000.37');">[37]  <b>ETHWakeUP</b>    //    Ethernet Wakeup through EXTI line interrupt</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40028100"><details ontoggle="ElemCh('per_40028100');"><summary>0x40028100<b style="margin: 20px;">ETHERNET_MMC</b>// Ethernet: MAC management counters</summary>
<ul>
<li class="content" name="reg_40028100"><details ontoggle="ElemCh('reg_40028100');"><summary>0x40028100<b style="margin: 20px;">MMCCR</b>//   Ethernet MMC control register (ETH_MMCCR)</summary>
<ul>
<li class="content" name="fld_40028100.0" onclick="ElemClick('fld_40028100.0');">
[0]<b style="margin: 20px;">CR</b> (def=0x0)    //    Counter reset
</li>
<li class="content" name="fld_40028100.1" onclick="ElemClick('fld_40028100.1');">
[1]<b style="margin: 20px;">CSR</b> (def=0x0)    //    Counter stop rollover
</li>
<li class="content" name="fld_40028100.2" onclick="ElemClick('fld_40028100.2');">
[2]<b style="margin: 20px;">ROR</b> (def=0x0)    //    Reset on read
</li>
<li class="content" name="fld_40028100.3" onclick="ElemClick('fld_40028100.3');">
[3]<b style="margin: 20px;">MCF</b> (def=0x0)    //    MMC counter freeze
</li>
</ul>
</details></li>
<li class="content" name="reg_40028104"><details ontoggle="ElemCh('reg_40028104');"><summary>0x40028104<b style="margin: 20px;">MMCRIR</b>//   Ethernet MMC receive interrupt register (ETH_MMCRIR)</summary>
<ul>
<li class="content" name="fld_40028104.5" onclick="ElemClick('fld_40028104.5');">
[5]<b style="margin: 20px;">RFCES</b> (def=0x0)    //    Received frames CRC error status
</li>
<li class="content" name="fld_40028104.17" onclick="ElemClick('fld_40028104.17');">
[17]<b style="margin: 20px;">RGUFS</b> (def=0x0)    //    Received Good Unicast Frames Status
</li>
</ul>
</details></li>
<li class="content" name="reg_40028108"><details ontoggle="ElemCh('reg_40028108');"><summary>0x40028108<b style="margin: 20px;">MMCTIR</b>//   Ethernet MMC transmit interrupt register (ETH_MMCTIR)</summary>
<ul>
<li class="content" name="fld_40028108.21" onclick="ElemClick('fld_40028108.21');">
[21]<b style="margin: 20px;">TGFS</b> (def=0x0)    //    Transmitted good frames status
</li>
</ul>
</details></li>
<li class="content" name="reg_4002810C"><details ontoggle="ElemCh('reg_4002810C');"><summary>0x4002810C<b style="margin: 20px;">MMCRIMR</b>//   Ethernet MMC receive interrupt mask register (ETH_MMCRIMR)</summary>
<ul>
<li class="content" name="fld_4002810C.5" onclick="ElemClick('fld_4002810C.5');">
[5]<b style="margin: 20px;">RFCEM</b> (def=0x0)    //    Received frame CRC error mask
</li>
<li class="content" name="fld_4002810C.6" onclick="ElemClick('fld_4002810C.6');">
[6]<b style="margin: 20px;">RFAEM</b> (def=0x0)    //    Received frames alignment error mask
</li>
<li class="content" name="fld_4002810C.17" onclick="ElemClick('fld_4002810C.17');">
[17]<b style="margin: 20px;">RGUFM</b> (def=0x0)    //    Received good unicast frames mask
</li>
</ul>
</details></li>
<li class="content" name="reg_40028110"><details ontoggle="ElemCh('reg_40028110');"><summary>0x40028110<b style="margin: 20px;">MMCTIMR</b>//   Ethernet MMC transmit interrupt mask register (ETH_MMCTIMR)</summary>
<ul>
<li class="content" name="fld_40028110.14" onclick="ElemClick('fld_40028110.14');">
[14]<b style="margin: 20px;">TGFSCM</b> (def=0x0)    //    Transmitted good frames single collision mask
</li>
<li class="content" name="fld_40028110.15" onclick="ElemClick('fld_40028110.15');">
[15]<b style="margin: 20px;">TGFMSCM</b> (def=0x0)    //    Transmitted good frames more single collision mask
</li>
<li class="content" name="fld_40028110.21" onclick="ElemClick('fld_40028110.21');">
[21]<b style="margin: 20px;">TGFM</b> (def=0x0)    //    Transmitted good frames mask
</li>
</ul>
</details></li>
<li class="content" name="reg_4002814C"><details ontoggle="ElemCh('reg_4002814C');"><summary>0x4002814C<b style="margin: 20px;">MMCTGFSCCR</b>//   Ethernet MMC transmitted good frames after a single collision counter</summary>
<ul>
<li class="content" name="fld_4002814C.0" onclick="ElemClick('fld_4002814C.0');">
[0:31]<b style="margin: 20px;">TGFSCC</b> (def=0x0)    //    Transmitted good frames after a single collision counter
</li>
</ul>
</details></li>
<li class="content" name="reg_40028150"><details ontoggle="ElemCh('reg_40028150');"><summary>0x40028150<b style="margin: 20px;">MMCTGFMSCCR</b>//   Ethernet MMC transmitted good frames after more than a single collision</summary>
<ul>
<li class="content" name="fld_40028150.0" onclick="ElemClick('fld_40028150.0');">
[0:31]<b style="margin: 20px;">TGFMSCC</b> (def=0x0)    //    Transmitted good frames after more than a single collision counter
</li>
</ul>
</details></li>
<li class="content" name="reg_40028168"><details ontoggle="ElemCh('reg_40028168');"><summary>0x40028168<b style="margin: 20px;">MMCTGFCR</b>//   Ethernet MMC transmitted good frames counter register</summary>
<ul>
<li class="content" name="fld_40028168.0" onclick="ElemClick('fld_40028168.0');">
[0:31]<b style="margin: 20px;">TGFC</b> (def=0x0)    //    Transmitted good frames counter
</li>
</ul>
</details></li>
<li class="content" name="reg_40028194"><details ontoggle="ElemCh('reg_40028194');"><summary>0x40028194<b style="margin: 20px;">MMCRFCECR</b>//   Ethernet MMC received frames with CRC error counter register</summary>
<ul>
<li class="content" name="fld_40028194.0" onclick="ElemClick('fld_40028194.0');">
[0:31]<b style="margin: 20px;">RFCFC</b> (def=0x0)    //    Received frames with CRC error counter
</li>
</ul>
</details></li>
<li class="content" name="reg_40028198"><details ontoggle="ElemCh('reg_40028198');"><summary>0x40028198<b style="margin: 20px;">MMCRFAECR</b>//   Ethernet MMC received frames with alignment error counter register</summary>
<ul>
<li class="content" name="fld_40028198.0" onclick="ElemClick('fld_40028198.0');">
[0:31]<b style="margin: 20px;">RFAEC</b> (def=0x0)    //    Received frames with alignment error counter
</li>
</ul>
</details></li>
<li class="content" name="reg_4002819C"><details ontoggle="ElemCh('reg_4002819C');"><summary>0x4002819C<b style="margin: 20px;">MMCRAFCR</b>//   MMC receive the frame count register</summary>
<ul>
<li class="content" name="fld_4002819C.0" onclick="ElemClick('fld_4002819C.0');">
[0:31]<b style="margin: 20px;">RAFCR</b> (def=0x0)    //    The number of all Ethernet MMC frame received
</li>
</ul>
</details></li>
<li class="content" name="reg_400281A0"><details ontoggle="ElemCh('reg_400281A0');"><summary>0x400281A0<b style="margin: 20px;">STATE</b>//   Ethernet state machine register</summary>
<ul>
<li class="content" name="fld_400281A0.0" onclick="ElemClick('fld_400281A0.0');">
[0:2]<b style="margin: 20px;">ETX_STATE</b> (def=0x0)    //    Ethernet receiving state machine
</li>
<li class="content" name="fld_400281A0.8" onclick="ElemClick('fld_400281A0.8');">
[8:10]<b style="margin: 20px;">ERX_STATE</b> (def=0x0)    //    Ethernet sending state machine
</li>
</ul>
</details></li>
<li class="content" name="reg_400281C4"><details ontoggle="ElemCh('reg_400281C4');"><summary>0x400281C4<b style="margin: 20px;">MMCRGUFCR</b>//   MMC received good unicast frames counter register</summary>
<ul>
<li class="content" name="fld_400281C4.0" onclick="ElemClick('fld_400281C4.0');">
[0:31]<b style="margin: 20px;">RGUFC</b> (def=0x0)    //    Received good unicast frames counter
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40028700"><details ontoggle="ElemCh('per_40028700');"><summary>0x40028700<b style="margin: 20px;">ETHERNET_PTP</b>// Ethernet: Precision time protocol</summary>
<ul>
<li class="content" name="reg_40028700"><details ontoggle="ElemCh('reg_40028700');"><summary>0x40028700<b style="margin: 20px;">PTPTSCR</b>//   Ethernet PTP time stamp control register (ETH_PTPTSCR)</summary>
<ul>
<li class="content" name="fld_40028700.0" onclick="ElemClick('fld_40028700.0');">
[0]<b style="margin: 20px;">TSE</b> (def=0x0)    //    Time stamp enable
</li>
<li class="content" name="fld_40028700.1" onclick="ElemClick('fld_40028700.1');">
[1]<b style="margin: 20px;">TSFCU</b> (def=0x0)    //    Time stamp fine or coarse update
</li>
<li class="content" name="fld_40028700.2" onclick="ElemClick('fld_40028700.2');">
[2]<b style="margin: 20px;">TSSTI</b> (def=0x0)    //    Time stamp system time initialize
</li>
<li class="content" name="fld_40028700.3" onclick="ElemClick('fld_40028700.3');">
[3]<b style="margin: 20px;">TSSTU</b> (def=0x0)    //    Time stamp system time update
</li>
<li class="content" name="fld_40028700.4" onclick="ElemClick('fld_40028700.4');">
[4]<b style="margin: 20px;">TSITE</b> (def=0x0)    //    Time stamp interrupt trigger enable
</li>
<li class="content" name="fld_40028700.5" onclick="ElemClick('fld_40028700.5');">
[5]<b style="margin: 20px;">TSARU</b> (def=0x0)    //    Time stamp addend register update
</li>
</ul>
</details></li>
<li class="content" name="reg_40028704"><details ontoggle="ElemCh('reg_40028704');"><summary>0x40028704<b style="margin: 20px;">PTPSSIR</b>//   Ethernet PTP subsecond increment register</summary>
<ul>
<li class="content" name="fld_40028704.0" onclick="ElemClick('fld_40028704.0');">
[0:7]<b style="margin: 20px;">STSSI</b> (def=0x0)    //    System time subsecond increment
</li>
</ul>
</details></li>
<li class="content" name="reg_40028708"><details ontoggle="ElemCh('reg_40028708');"><summary>0x40028708<b style="margin: 20px;">PTPTSHR</b>//   Ethernet PTP time stamp high register</summary>
<ul>
<li class="content" name="fld_40028708.0" onclick="ElemClick('fld_40028708.0');">
[0:31]<b style="margin: 20px;">TSHR</b> (def=0x0)    //    PTP System time value
</li>
</ul>
</details></li>
<li class="content" name="reg_4002870C"><details ontoggle="ElemCh('reg_4002870C');"><summary>0x4002870C<b style="margin: 20px;">PTPTSLR</b>//   Ethernet PTP time stamp low register (ETH_PTPTSLR)</summary>
<ul>
<li class="content" name="fld_4002870C.0" onclick="ElemClick('fld_4002870C.0');">
[0:30]<b style="margin: 20px;">STSS</b> (def=0x0)    //    System time subseconds
</li>
<li class="content" name="fld_4002870C.31" onclick="ElemClick('fld_4002870C.31');">
[31]<b style="margin: 20px;">STPNS</b> (def=0x0)    //    System time positive or negative sign
</li>
</ul>
</details></li>
<li class="content" name="reg_40028710"><details ontoggle="ElemCh('reg_40028710');"><summary>0x40028710<b style="margin: 20px;">PTPTSHUR</b>//   Ethernet PTP time stamp high update register</summary>
<ul>
<li class="content" name="fld_40028710.0" onclick="ElemClick('fld_40028710.0');">
[0:31]<b style="margin: 20px;">TSUS</b> (def=0x0)    //    Time stamp update second
</li>
</ul>
</details></li>
<li class="content" name="reg_40028714"><details ontoggle="ElemCh('reg_40028714');"><summary>0x40028714<b style="margin: 20px;">PTPTSLUR</b>//   Ethernet PTP time stamp low update register (ETH_PTPTSLUR)</summary>
<ul>
<li class="content" name="fld_40028714.0" onclick="ElemClick('fld_40028714.0');">
[0:31]<b style="margin: 20px;">TSUSS</b> (def=0x0)    //    Time stamp update subseconds
</li>
</ul>
</details></li>
<li class="content" name="reg_40028718"><details ontoggle="ElemCh('reg_40028718');"><summary>0x40028718<b style="margin: 20px;">PTPTSAR</b>//   Ethernet PTP time stamp addend register</summary>
<ul>
<li class="content" name="fld_40028718.0" onclick="ElemClick('fld_40028718.0');">
[0:31]<b style="margin: 20px;">TSA</b> (def=0x0)    //    Time stamp addend
</li>
</ul>
</details></li>
<li class="content" name="reg_4002871C"><details ontoggle="ElemCh('reg_4002871C');"><summary>0x4002871C<b style="margin: 20px;">PTPTTHR</b>//   Ethernet PTP target time high register</summary>
<ul>
<li class="content" name="fld_4002871C.0" onclick="ElemClick('fld_4002871C.0');">
[0:31]<b style="margin: 20px;">TTSH</b> (def=0x0)    //    Target time stamp high
</li>
</ul>
</details></li>
<li class="content" name="reg_40028720"><details ontoggle="ElemCh('reg_40028720');"><summary>0x40028720<b style="margin: 20px;">PTPTTLR</b>//   Ethernet PTP target time low register</summary>
<ul>
<li class="content" name="fld_40028720.0" onclick="ElemClick('fld_40028720.0');">
[0:31]<b style="margin: 20px;">TTSL</b> (def=0x0)    //    Target time stamp low
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40029000"><details ontoggle="ElemCh('per_40029000');"><summary>0x40029000<b style="margin: 20px;">ETHERNET_DMA</b>// Ethernet: DMA controller operation</summary>
<ul>
<li class="content" name="reg_40029000"><details ontoggle="ElemCh('reg_40029000');"><summary>0x40029000<b style="margin: 20px;">DMABMR</b>//   Ethernet DMA bus mode register</summary>
<ul>
<li class="content" name="fld_40029000.0" onclick="ElemClick('fld_40029000.0');">
[0]<b style="margin: 20px;">SR</b> (def=0x0)    //    Software reset
</li>
<li class="content" name="fld_40029000.2" onclick="ElemClick('fld_40029000.2');">
[2:6]<b style="margin: 20px;">DSL</b> (def=0x0)    //    Descriptor skip length
</li>
</ul>
</details></li>
<li class="content" name="reg_40029004"><details ontoggle="ElemCh('reg_40029004');"><summary>0x40029004<b style="margin: 20px;">DMATPDR</b>//   Ethernet DMA transmit poll demand register</summary>
<ul>
<li class="content" name="fld_40029004.0" onclick="ElemClick('fld_40029004.0');">
[0:31]<b style="margin: 20px;">TPDR</b> (def=0x0)    //    Transmit poll demand
</li>
</ul>
</details></li>
<li class="content" name="reg_40029008"><details ontoggle="ElemCh('reg_40029008');"><summary>0x40029008<b style="margin: 20px;">DMARPDR</b>//   EHERNET DMA receive poll demand register</summary>
<ul>
<li class="content" name="fld_40029008.0" onclick="ElemClick('fld_40029008.0');">
[0:31]<b style="margin: 20px;">RPDR</b> (def=0x0)    //    Receive poll demand
</li>
</ul>
</details></li>
<li class="content" name="reg_4002900C"><details ontoggle="ElemCh('reg_4002900C');"><summary>0x4002900C<b style="margin: 20px;">DMARDLAR</b>//   Ethernet DMA receive descriptor list address register</summary>
<ul>
<li class="content" name="fld_4002900C.0" onclick="ElemClick('fld_4002900C.0');">
[0:31]<b style="margin: 20px;">RDLAR</b> (def=0x0)    //    Start of receive list
</li>
</ul>
</details></li>
<li class="content" name="reg_40029010"><details ontoggle="ElemCh('reg_40029010');"><summary>0x40029010<b style="margin: 20px;">DMATDLAR</b>//   Ethernet DMA transmit descriptor list address register</summary>
<ul>
<li class="content" name="fld_40029010.0" onclick="ElemClick('fld_40029010.0');">
[0:31]<b style="margin: 20px;">TDLAR</b> (def=0x0)    //    Start of transmit list
</li>
</ul>
</details></li>
<li class="content" name="reg_40029014"><details ontoggle="ElemCh('reg_40029014');"><summary>0x40029014<b style="margin: 20px;">DMASR</b>//   Ethernet DMA status register</summary>
<ul>
<li class="content" name="fld_40029014.0" onclick="ElemClick('fld_40029014.0');">
[0]<b style="margin: 20px;">TS</b> (def=0x0)    //    Transmit status
</li>
<li class="content" name="fld_40029014.1" onclick="ElemClick('fld_40029014.1');">
[1]<b style="margin: 20px;">TPSS</b> (def=0x0)    //    Transmit process stopped status
</li>
<li class="content" name="fld_40029014.2" onclick="ElemClick('fld_40029014.2');">
[2]<b style="margin: 20px;">TBUS</b> (def=0x0)    //    Transmit buffer unavailable status
</li>
<li class="content" name="fld_40029014.3" onclick="ElemClick('fld_40029014.3');">
[3]<b style="margin: 20px;">TJTS</b> (def=0x0)    //    Transmit jabber timeout status
</li>
<li class="content" name="fld_40029014.4" onclick="ElemClick('fld_40029014.4');">
[4]<b style="margin: 20px;">ROS</b> (def=0x0)    //    Receive overflow status
</li>
<li class="content" name="fld_40029014.5" onclick="ElemClick('fld_40029014.5');">
[5]<b style="margin: 20px;">TUS</b> (def=0x0)    //    Transmit underflow status
</li>
<li class="content" name="fld_40029014.6" onclick="ElemClick('fld_40029014.6');">
[6]<b style="margin: 20px;">RS</b> (def=0x0)    //    Receive status
</li>
<li class="content" name="fld_40029014.7" onclick="ElemClick('fld_40029014.7');">
[7]<b style="margin: 20px;">RBUS</b> (def=0x0)    //    Receive buffer unavailable status
</li>
<li class="content" name="fld_40029014.8" onclick="ElemClick('fld_40029014.8');">
[8]<b style="margin: 20px;">RPSS</b> (def=0x0)    //    Receive process stopped status
</li>
<li class="content" name="fld_40029014.9" onclick="ElemClick('fld_40029014.9');">
[9]<b style="margin: 20px;">PWTS</b> (def=0x0)    //    Receive watchdog timeout status
</li>
<li class="content" name="fld_40029014.10" onclick="ElemClick('fld_40029014.10');">
[10]<b style="margin: 20px;">ETS</b> (def=0x0)    //    Early transmit status
</li>
<li class="content" name="fld_40029014.11" onclick="ElemClick('fld_40029014.11');">
[11]<b style="margin: 20px;">PHYLINK_SR</b> (def=0x0)    //    read interrupt source
</li>
<li class="content" name="fld_40029014.14" onclick="ElemClick('fld_40029014.14');">
[14]<b style="margin: 20px;">ERS</b> (def=0x0)    //    Early receive status
</li>
<li class="content" name="fld_40029014.15" onclick="ElemClick('fld_40029014.15');">
[15]<b style="margin: 20px;">AIS</b> (def=0x0)    //    Abnormal interrupt summary
</li>
<li class="content" name="fld_40029014.16" onclick="ElemClick('fld_40029014.16');">
[16]<b style="margin: 20px;">NIS</b> (def=0x0)    //    Normal interrupt summary
</li>
<li class="content" name="fld_40029014.17" onclick="ElemClick('fld_40029014.17');">
[17:19]<b style="margin: 20px;">RPS</b> (def=0x0)    //    Receive process state
</li>
<li class="content" name="fld_40029014.20" onclick="ElemClick('fld_40029014.20');">
[20:22]<b style="margin: 20px;">TPS</b> (def=0x0)    //    Transmit process state
</li>
<li class="content" name="fld_40029014.23" onclick="ElemClick('fld_40029014.23');">
[23:25]<b style="margin: 20px;">EBS</b> (def=0x0)    //    Error bits status
</li>
<li class="content" name="fld_40029014.27" onclick="ElemClick('fld_40029014.27');">
[27]<b style="margin: 20px;">MMCS</b> (def=0x0)    //    MMC status
</li>
<li class="content" name="fld_40029014.29" onclick="ElemClick('fld_40029014.29');">
[29]<b style="margin: 20px;">TSTS</b> (def=0x0)    //    Time stamp trigger status
</li>
</ul>
</details></li>
<li class="content" name="reg_40029018"><details ontoggle="ElemCh('reg_40029018');"><summary>0x40029018<b style="margin: 20px;">DMAOMR</b>//   Ethernet DMA operation mode register</summary>
<ul>
<li class="content" name="fld_40029018.1" onclick="ElemClick('fld_40029018.1');">
[1]<b style="margin: 20px;">SR</b> (def=0x0)    //    SR
</li>
<li class="content" name="fld_40029018.6" onclick="ElemClick('fld_40029018.6');">
[6]<b style="margin: 20px;">FUGF</b> (def=0x0)    //    FUGF
</li>
<li class="content" name="fld_40029018.7" onclick="ElemClick('fld_40029018.7');">
[7]<b style="margin: 20px;">FEF</b> (def=0x0)    //    FEF
</li>
<li class="content" name="fld_40029018.13" onclick="ElemClick('fld_40029018.13');">
[13]<b style="margin: 20px;">ST</b> (def=0x0)    //    ST
</li>
<li class="content" name="fld_40029018.20" onclick="ElemClick('fld_40029018.20');">
[20]<b style="margin: 20px;">FTF</b> (def=0x0)    //    FTF
</li>
<li class="content" name="fld_40029018.21" onclick="ElemClick('fld_40029018.21');">
[21]<b style="margin: 20px;">TSF</b> (def=0x0)    //    TSF
</li>
<li class="content" name="fld_40029018.26" onclick="ElemClick('fld_40029018.26');">
[26]<b style="margin: 20px;">DTCEFD</b> (def=0x0)    //    DTCEFD
</li>
</ul>
</details></li>
<li class="content" name="reg_4002901C"><details ontoggle="ElemCh('reg_4002901C');"><summary>0x4002901C<b style="margin: 20px;">DMAIER</b>//   Ethernet DMA interrupt enable register</summary>
<ul>
<li class="content" name="fld_4002901C.0" onclick="ElemClick('fld_4002901C.0');">
[0]<b style="margin: 20px;">TIE</b> (def=0x0)    //    Transmit interrupt enable
</li>
<li class="content" name="fld_4002901C.1" onclick="ElemClick('fld_4002901C.1');">
[1]<b style="margin: 20px;">TPSIE</b> (def=0x0)    //    Transmit process stopped interrupt enable
</li>
<li class="content" name="fld_4002901C.2" onclick="ElemClick('fld_4002901C.2');">
[2]<b style="margin: 20px;">TBUIE</b> (def=0x0)    //    Transmit buffer unavailable interrupt enable
</li>
<li class="content" name="fld_4002901C.3" onclick="ElemClick('fld_4002901C.3');">
[3]<b style="margin: 20px;">TJTIE</b> (def=0x0)    //    Transmit jabber timeout interrupt enable
</li>
<li class="content" name="fld_4002901C.4" onclick="ElemClick('fld_4002901C.4');">
[4]<b style="margin: 20px;">ROIE</b> (def=0x0)    //    Overflow interrupt enable
</li>
<li class="content" name="fld_4002901C.5" onclick="ElemClick('fld_4002901C.5');">
[5]<b style="margin: 20px;">TUIE</b> (def=0x0)    //    Underflow interrupt enable
</li>
<li class="content" name="fld_4002901C.6" onclick="ElemClick('fld_4002901C.6');">
[6]<b style="margin: 20px;">RIE</b> (def=0x0)    //    Receive interrupt enable
</li>
<li class="content" name="fld_4002901C.7" onclick="ElemClick('fld_4002901C.7');">
[7]<b style="margin: 20px;">RBUIE</b> (def=0x0)    //    Receive buffer unavailable interrupt enable
</li>
<li class="content" name="fld_4002901C.8" onclick="ElemClick('fld_4002901C.8');">
[8]<b style="margin: 20px;">RPSIE</b> (def=0x0)    //    Receive process stopped interrupt enable
</li>
<li class="content" name="fld_4002901C.9" onclick="ElemClick('fld_4002901C.9');">
[9]<b style="margin: 20px;">RWTIE</b> (def=0x0)    //    receive watchdog timeout interrupt enable
</li>
<li class="content" name="fld_4002901C.10" onclick="ElemClick('fld_4002901C.10');">
[10]<b style="margin: 20px;">ETIE</b> (def=0x0)    //    Early transmit interrupt enable
</li>
<li class="content" name="fld_4002901C.11" onclick="ElemClick('fld_4002901C.11');">
[11]<b style="margin: 20px;">PHYLINK_IER</b> (def=0x0)    //    Early send interrupt enable bit
</li>
<li class="content" name="fld_4002901C.14" onclick="ElemClick('fld_4002901C.14');">
[14]<b style="margin: 20px;">ERS</b> (def=0x0)    //    Early receive interrupt enable
</li>
<li class="content" name="fld_4002901C.15" onclick="ElemClick('fld_4002901C.15');">
[15]<b style="margin: 20px;">AISE</b> (def=0x0)    //    Abnormal interrupt summary enable
</li>
<li class="content" name="fld_4002901C.16" onclick="ElemClick('fld_4002901C.16');">
[16]<b style="margin: 20px;">NISE</b> (def=0x0)    //    Normal interrupt summary enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40029020"><details ontoggle="ElemCh('reg_40029020');"><summary>0x40029020<b style="margin: 20px;">DMAMFBOCR</b>//   Ethernet DMA missed frame and buffer overflow counter register</summary>
<ul>
<li class="content" name="fld_40029020.0" onclick="ElemClick('fld_40029020.0');">
[0:15]<b style="margin: 20px;">MFC</b> (def=0x0)    //    Missed frames by the controller
</li>
<li class="content" name="fld_40029020.16" onclick="ElemClick('fld_40029020.16');">
[16]<b style="margin: 20px;">OMFC</b> (def=0x0)    //    Overflow bit for missed frame counter
</li>
<li class="content" name="fld_40029020.17" onclick="ElemClick('fld_40029020.17');">
[17:27]<b style="margin: 20px;">MFA</b> (def=0x0)    //    Missed frames by the application
</li>
<li class="content" name="fld_40029020.28" onclick="ElemClick('fld_40029020.28');">
[28]<b style="margin: 20px;">OFOC</b> (def=0x0)    //    Overflow bit for FIFO overflow counter
</li>
</ul>
</details></li>
<li class="content" name="reg_40029048"><details ontoggle="ElemCh('reg_40029048');"><summary>0x40029048<b style="margin: 20px;">DMACHTDR</b>//   Ethernet DMA current host transmit descriptor register</summary>
<ul>
<li class="content" name="fld_40029048.0" onclick="ElemClick('fld_40029048.0');">
[0:31]<b style="margin: 20px;">HTDAP</b> (def=0x0)    //    Host transmit descriptor address pointer
</li>
</ul>
</details></li>
<li class="content" name="reg_4002904C"><details ontoggle="ElemCh('reg_4002904C');"><summary>0x4002904C<b style="margin: 20px;">DMACHRDR</b>//   Ethernet DMA current host receive descriptor register</summary>
<ul>
<li class="content" name="fld_4002904C.0" onclick="ElemClick('fld_4002904C.0');">
[0:31]<b style="margin: 20px;">HRDAP</b> (def=0x0)    //    Host receive descriptor address pointer
</li>
</ul>
</details></li>
<li class="content" name="reg_40029050"><details ontoggle="ElemCh('reg_40029050');"><summary>0x40029050<b style="margin: 20px;">DMACHTBAR</b>//   Ethernet DMA current host transmit buffer address register</summary>
<ul>
<li class="content" name="fld_40029050.0" onclick="ElemClick('fld_40029050.0');">
[0:31]<b style="margin: 20px;">HTBAP</b> (def=0x0)    //    Host transmit buffer address pointer
</li>
</ul>
</details></li>
<li class="content" name="reg_40029054"><details ontoggle="ElemCh('reg_40029054');"><summary>0x40029054<b style="margin: 20px;">DMACHRBAR</b>//   Ethernet DMA current host receive buffer address register</summary>
<ul>
<li class="content" name="fld_40029054.0" onclick="ElemClick('fld_40029054.0');">
[0:31]<b style="margin: 20px;">HRBAP</b> (def=0x0)    //    Host receive buffer address pointer
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40404000"><details ontoggle="ElemCh('per_40404000');"><summary>0x40404000<b style="margin: 20px;">USBHS_DEV</b>// USB register</summary>
<ul>
<li class="content" name="reg_40404000"><details ontoggle="ElemCh('reg_40404000');"><summary>0x40404000<b style="margin: 20px;">R8_USB_CTRL</b>//   USB base control register</summary>
<ul>
<li class="content" name="fld_40404000.0" onclick="ElemClick('fld_40404000.0');">
[0]<b style="margin: 20px;">LINK_RESET</b> (def=0x1)    //    LINK layer reset,highly effective
</li>
<li class="content" name="fld_40404000.1" onclick="ElemClick('fld_40404000.1');">
[1]<b style="margin: 20px;">SIE_RESET</b> (def=0x1)    //    USB protocol processor reset
</li>
<li class="content" name="fld_40404000.2" onclick="ElemClick('fld_40404000.2');">
[2]<b style="margin: 20px;">USB_ALL_CLR</b> (def=0x1)    //    clear all interrupt flags
</li>
<li class="content" name="fld_40404000.3" onclick="ElemClick('fld_40404000.3');">
[3]<b style="margin: 20px;">PHY_SUSPENDM</b> (def=0x0)    //    USB PHY suspend
</li>
<li class="content" name="fld_40404000.4" onclick="ElemClick('fld_40404000.4');">
[4]<b style="margin: 20px;">DEV_DMA_EN</b> (def=0x0)    //    DMA transfer enabled
</li>
<li class="content" name="fld_40404000.5" onclick="ElemClick('fld_40404000.5');">
[5]<b style="margin: 20px;">DEV_EN</b> (def=0x0)    //    USB device enabled
</li>
<li class="content" name="fld_40404000.7" onclick="ElemClick('fld_40404000.7');">
[7]<b style="margin: 20px;">DEV_LPM_EN</b> (def=0x0)    //    LPM enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40404001"><details ontoggle="ElemCh('reg_40404001');"><summary>0x40404001<b style="margin: 20px;">R8_USB_BASE_MODE</b>//   USB mode control register</summary>
<ul>
<li class="content" name="fld_40404001.0" onclick="ElemClick('fld_40404001.0');">
[0:1]<b style="margin: 20px;">EXP_SPD</b> (def=0x0)    //    The desired speed mode of the device
</li>
</ul>
</details></li>
<li class="content" name="reg_40404002"><details ontoggle="ElemCh('reg_40404002');"><summary>0x40404002<b style="margin: 20px;">R8_USB_INT_EN</b>//   USB interrupt enable register</summary>
<ul>
<li class="content" name="fld_40404002.0" onclick="ElemClick('fld_40404002.0');">
[0]<b style="margin: 20px;">BUS_REST_IE</b> (def=0x0)    //    USB bus reset interrupt enabled
</li>
<li class="content" name="fld_40404002.1" onclick="ElemClick('fld_40404002.1');">
[1]<b style="margin: 20px;">BUS_SUSP_IE</b> (def=0x0)    //    USB bus pause interrupt enabled
</li>
<li class="content" name="fld_40404002.2" onclick="ElemClick('fld_40404002.2');">
[2]<b style="margin: 20px;">BUS_SLEEP_IE</b> (def=0x0)    //    USB bus sleep interrupt enabled
</li>
<li class="content" name="fld_40404002.3" onclick="ElemClick('fld_40404002.3');">
[3]<b style="margin: 20px;">LPM_ACT_IE</b> (def=0x0)    //    LMP transfer end interrupt enabled
</li>
<li class="content" name="fld_40404002.4" onclick="ElemClick('fld_40404002.4');">
[4]<b style="margin: 20px;">RTX_ACT_IE</b> (def=0x0)    //    USB transfer end interrupt enabled
</li>
<li class="content" name="fld_40404002.5" onclick="ElemClick('fld_40404002.5');">
[5]<b style="margin: 20px;">RX_SOF_IE</b> (def=0x0)    //    Receive SOF packet interrupt enable
</li>
<li class="content" name="fld_40404002.6" onclick="ElemClick('fld_40404002.6');">
[6]<b style="margin: 20px;">LINK_RDY_IE</b> (def=0x0)    //    USB connection interrupt enable
</li>
<li class="content" name="fld_40404002.7" onclick="ElemClick('fld_40404002.7');">
[7]<b style="margin: 20px;">FIFO_OVER_IE</b> (def=0x0)    //    USB Overflow interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40404003"><details ontoggle="ElemCh('reg_40404003');"><summary>0x40404003<b style="margin: 20px;">R8_USB_DEV_AD</b>//   USB device address</summary>
<ul>
<li class="content" name="fld_40404003.0" onclick="ElemClick('fld_40404003.0');">
[0:6]<b style="margin: 20px;">RB_MASK_USB_ADDR</b> (def=0x0)    //    bit mask for USB device address
</li>
</ul>
</details></li>
<li class="content" name="reg_40404004"><details ontoggle="ElemCh('reg_40404004');"><summary>0x40404004<b style="margin: 20px;">R8_USB_WAKE_CTRL</b>//   USB remote wake up register</summary>
<ul>
<li class="content" name="fld_40404004.0" onclick="ElemClick('fld_40404004.0');">
[0]<b style="margin: 20px;">RB_RMT_WAKE</b> (def=0x0)    //    remote wake up
</li>
</ul>
</details></li>
<li class="content" name="reg_40404005"><details ontoggle="ElemCh('reg_40404005');"><summary>0x40404005<b style="margin: 20px;">R8_USB_TEST_MODE</b>//   USB test mode register</summary>
<ul>
<li class="content" name="fld_40404005.0" onclick="ElemClick('fld_40404005.0');">
[0]<b style="margin: 20px;">RB_TEST_J</b> (def=0x0)    //    test mode,output J
</li>
<li class="content" name="fld_40404005.1" onclick="ElemClick('fld_40404005.1');">
[1]<b style="margin: 20px;">RB_TEST_K</b> (def=0x0)    //    test mode,output K
</li>
<li class="content" name="fld_40404005.2" onclick="ElemClick('fld_40404005.2');">
[2]<b style="margin: 20px;">RB_TEST_PKT</b> (def=0x0)    //    test mode,output a packet
</li>
<li class="content" name="fld_40404005.3" onclick="ElemClick('fld_40404005.3');">
[3]<b style="margin: 20px;">RB_TEST_SE0NAK</b> (def=0x0)    //    test mode,output SEO
</li>
<li class="content" name="fld_40404005.7" onclick="ElemClick('fld_40404005.7');">
[7]<b style="margin: 20px;">RB_TEST_EN</b> (def=0x0)    //    test mode enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40404006"><details ontoggle="ElemCh('reg_40404006');"><summary>0x40404006<b style="margin: 20px;">LPM_DATA</b>//   USB power management register</summary>
<ul>
<li class="content" name="fld_40404006.0" onclick="ElemClick('fld_40404006.0');">
[0:10]<b style="margin: 20px;">LPM_DATA</b> (def=0x0)    //    power management data
</li>
<li class="content" name="fld_40404006.15" onclick="ElemClick('fld_40404006.15');">
[15]<b style="margin: 20px;">LPM_BUSY</b> (def=0x1)    //    power management busy
</li>
</ul>
</details></li>
<li class="content" name="reg_40404008"><details ontoggle="ElemCh('reg_40404008');"><summary>0x40404008<b style="margin: 20px;">R8_USB_INT_FG</b>//   USB interrupt flag register</summary>
<ul>
<li class="content" name="fld_40404008.0" onclick="ElemClick('fld_40404008.0');">
[0]<b style="margin: 20px;">RB_UIF_BUS_RST</b> (def=0x0)    //    USB bus reset interrupt flag
</li>
<li class="content" name="fld_40404008.1" onclick="ElemClick('fld_40404008.1');">
[1]<b style="margin: 20px;">RB_UIF_SUSPEND</b> (def=0x0)    //    USB bus suspend interrupt flag
</li>
<li class="content" name="fld_40404008.2" onclick="ElemClick('fld_40404008.2');">
[2]<b style="margin: 20px;">RB_UIF_BUS_SLEEP</b> (def=0x0)    //    USB bus sleep interrupt flag
</li>
<li class="content" name="fld_40404008.3" onclick="ElemClick('fld_40404008.3');">
[3]<b style="margin: 20px;">RB_UIF_LPM_ACT</b> (def=0x0)    //    LPM transmission end interrupt flag
</li>
<li class="content" name="fld_40404008.4" onclick="ElemClick('fld_40404008.4');">
[4]<b style="margin: 20px;">RB_UIF_RTX_ACT</b> (def=0x0)    //    USB transmission end interrupt flag
</li>
<li class="content" name="fld_40404008.5" onclick="ElemClick('fld_40404008.5');">
[5]<b style="margin: 20px;">RB_UIF_RX_SOF</b> (def=0x0)    //    Receive SOF packet interrupt flag
</li>
<li class="content" name="fld_40404008.6" onclick="ElemClick('fld_40404008.6');">
[6]<b style="margin: 20px;">RB_UIF_LINK_RDY</b> (def=0x0)    //    USB connection interrupt flag
</li>
<li class="content" name="fld_40404008.7" onclick="ElemClick('fld_40404008.7');">
[7]<b style="margin: 20px;">RB_UIF_FIFO_OV</b> (def=0x0)    //    USB Overflow interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40404009"><details ontoggle="ElemCh('reg_40404009');"><summary>0x40404009<b style="margin: 20px;">R8_USB_INT_ST</b>//   USB interrupt status</summary>
<ul>
<li class="content" name="fld_40404009.0" onclick="ElemClick('fld_40404009.0');">
[0:2]<b style="margin: 20px;">RB_UIS_EP_ID_MASK</b> (def=0x0)    //    The endpoint number at which the data transfer occurs
</li>
<li class="content" name="fld_40404009.4" onclick="ElemClick('fld_40404009.4');">
[4]<b style="margin: 20px;">RB_UIS_EP_DIR</b> (def=0x0)    //    Endpoint data transmission direction
</li>
</ul>
</details></li>
<li class="content" name="reg_4040400A"><details ontoggle="ElemCh('reg_4040400A');"><summary>0x4040400A<b style="margin: 20px;">R8_USB_MIS_ST</b>//   USB miscellaneous status</summary>
<ul>
<li class="content" name="fld_4040400A.0" onclick="ElemClick('fld_4040400A.0');">
[0]<b style="margin: 20px;">RB_UMS_READY</b> (def=0x0)    //    USB connection status
</li>
<li class="content" name="fld_4040400A.1" onclick="ElemClick('fld_4040400A.1');">
[1]<b style="margin: 20px;">RB_UMS_SUSPEND</b> (def=0x0)    //    USB suspend status
</li>
<li class="content" name="fld_4040400A.2" onclick="ElemClick('fld_4040400A.2');">
[2]<b style="margin: 20px;">RB_UMS_SLEEP</b> (def=0x0)    //    USB sleep status
</li>
<li class="content" name="fld_4040400A.3" onclick="ElemClick('fld_4040400A.3');">
[3]<b style="margin: 20px;">RB_UMS_FREE</b> (def=0x0)    //    USB free status
</li>
<li class="content" name="fld_4040400A.4" onclick="ElemClick('fld_4040400A.4');">
[4]<b style="margin: 20px;">RB_UMS_SUSP_REQ</b> (def=0x0)    //    USB suspends the request
</li>
<li class="content" name="fld_4040400A.7" onclick="ElemClick('fld_4040400A.7');">
[7]<b style="margin: 20px;">RB_UMS_HS_MOD</b> (def=0x0)    //    whether the host is high-speed
</li>
</ul>
</details></li>
<li class="content" name="reg_4040400C"><details ontoggle="ElemCh('reg_4040400C');"><summary>0x4040400C<b style="margin: 20px;">R16_USB_FRAM_NO</b>//   USB frame number</summary>
<ul>
<li class="content" name="fld_4040400C.13" onclick="ElemClick('fld_4040400C.13');">
[13:15]<b style="margin: 20px;">MICRO_FRAME</b> (def=0x0)    //    Received micro frame number
</li>
<li class="content" name="fld_4040400C.0" onclick="ElemClick('fld_4040400C.0');">
[0:10]<b style="margin: 20px;">USB_FRAME_NO</b> (def=0x0)    //    Received frame number
</li>
</ul>
</details></li>
<li class="content" name="reg_4040400E"><details ontoggle="ElemCh('reg_4040400E');"><summary>0x4040400E<b style="margin: 20px;">R16_USB_BUS</b>//   USB bus</summary>
<ul>
<li class="content" name="fld_4040400E.3" onclick="ElemClick('fld_4040400E.3');">
[3]<b style="margin: 20px;">USB_DM_ST</b> (def=0x0)    //    UDM status
</li>
<li class="content" name="fld_4040400E.2" onclick="ElemClick('fld_4040400E.2');">
[2]<b style="margin: 20px;">USB_DP_ST</b> (def=0x0)    //    UDP status
</li>
<li class="content" name="fld_4040400E.0" onclick="ElemClick('fld_4040400E.0');">
[0]<b style="margin: 20px;">USB_WAKEUP</b> (def=0x0)    //    USB wakeup
</li>
</ul>
</details></li>
<li class="content" name="reg_40404010"><details ontoggle="ElemCh('reg_40404010');"><summary>0x40404010<b style="margin: 20px;">UEP_TX_EN</b>//   USB endpoint sends the enable register</summary>
<ul>
<li class="content" name="fld_40404010.0" onclick="ElemClick('fld_40404010.0');">
[0:15]<b style="margin: 20px;">UEP_TX_EN</b> (def=0x0)    //    Endpoint 0 to 15 sends enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40404012"><details ontoggle="ElemCh('reg_40404012');"><summary>0x40404012<b style="margin: 20px;">UEP_RX_EN</b>//   USB endpoint receive the enable registers</summary>
<ul>
<li class="content" name="fld_40404012.0" onclick="ElemClick('fld_40404012.0');">
[0:15]<b style="margin: 20px;">UEP_RX_EN</b> (def=0x0)    //    Endpoint 0 to 15 receive enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40404014"><details ontoggle="ElemCh('reg_40404014');"><summary>0x40404014<b style="margin: 20px;">UEP_T_TOG_AUTO</b>//   USB endpoint sends the auto-filp enable register</summary>
<ul>
<li class="content" name="fld_40404014.0" onclick="ElemClick('fld_40404014.0');">
[0:7]<b style="margin: 20px;">UEP_T_TOG_AUTO</b> (def=0x0)    //    0 to 7 endpoint synchronization triggers bit auto-filp enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40404016"><details ontoggle="ElemCh('reg_40404016');"><summary>0x40404016<b style="margin: 20px;">UEP_R_TOG_AUTO</b>//   USB endpoint receive the auto-filp enable register</summary>
<ul>
<li class="content" name="fld_40404016.0" onclick="ElemClick('fld_40404016.0');">
[0:7]<b style="margin: 20px;">UEP_R_TOG_AUTO</b> (def=0x0)    //    0 to 7 endpoint synchronization triggers bit auto-filp enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40404018"><details ontoggle="ElemCh('reg_40404018');"><summary>0x40404018<b style="margin: 20px;">UEP_T_BURST</b>//   USB endpoint sends a burst register</summary>
<ul>
<li class="content" name="fld_40404018.0" onclick="ElemClick('fld_40404018.0');">
[0:7]<b style="margin: 20px;">UEP_T_BURST_EN</b> (def=0x0)    //    0 to 7 endpoint send burst enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40404019"><details ontoggle="ElemCh('reg_40404019');"><summary>0x40404019<b style="margin: 20px;">UEP_T_BURST_MODE</b>//   USB endpoint send the mode register</summary>
<ul>
<li class="content" name="fld_40404019.0" onclick="ElemClick('fld_40404019.0');">
[0:7]<b style="margin: 20px;">UEP_T_BURST_EN</b> (def=0x0)    //    0 to 7 endpoint send the mode enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4040401A"><details ontoggle="ElemCh('reg_4040401A');"><summary>0x4040401A<b style="margin: 20px;">UEP_R_BURST</b>//   USB endpoint receives the burst register</summary>
<ul>
<li class="content" name="fld_4040401A.0" onclick="ElemClick('fld_4040401A.0');">
[0:7]<b style="margin: 20px;">UEP_R_BURST_EN</b> (def=0x0)    //    0 to 7 endpoint receive burst enable
</li>
</ul>
</details></li>
<li class="content" name="reg_4040401B"><details ontoggle="ElemCh('reg_4040401B');"><summary>0x4040401B<b style="margin: 20px;">UEP_R_RES_MODE</b>//   USB endpoint reply mode register</summary>
<ul>
<li class="content" name="fld_4040401B.0" onclick="ElemClick('fld_4040401B.0');">
[0:7]<b style="margin: 20px;">UEP_R_RES_MODE</b> (def=0x0)    //    0 to 7 endpoint reply mode
</li>
</ul>
</details></li>
<li class="content" name="reg_4040401C"><details ontoggle="ElemCh('reg_4040401C');"><summary>0x4040401C<b style="margin: 20px;">UEP_AF_MODE</b>//   USB endpoint muitiplexing register</summary>
<ul>
<li class="content" name="fld_4040401C.1" onclick="ElemClick('fld_4040401C.1');">
[1:7]<b style="margin: 20px;">EP_T_AF</b> (def=0x0)    //    1 to 7 endpoint muitiplexing enables
</li>
</ul>
</details></li>
<li class="content" name="reg_40404020"><details ontoggle="ElemCh('reg_40404020');"><summary>0x40404020<b style="margin: 20px;">UEP0_DMA</b>//   The start address register of the endpoint 0 buffer</summary>
<ul>
<li class="content" name="fld_40404020.0" onclick="ElemClick('fld_40404020.0');">
[0:16]<b style="margin: 20px;">UEP0_DMA</b> (def=0x0)    //    The start address of the endpoint 0 buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40404024"><details ontoggle="ElemCh('reg_40404024');"><summary>0x40404024<b style="margin: 20px;">UEP1_RX_DMA</b>//   endpoint 1 receives the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40404024.0" onclick="ElemClick('fld_40404024.0');">
[0:16]<b style="margin: 20px;">UEP1_RX_DMA</b> (def=0x0)    //    endpoint receives the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40404028"><details ontoggle="ElemCh('reg_40404028');"><summary>0x40404028<b style="margin: 20px;">UEP2_RX_DMA</b>//   endpoint 2 receives the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40404028.0" onclick="ElemClick('fld_40404028.0');">
[0:16]<b style="margin: 20px;">UEP2_RX_DMA</b> (def=0x0)    //    endpoint receives the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_4040402C"><details ontoggle="ElemCh('reg_4040402C');"><summary>0x4040402C<b style="margin: 20px;">UEP3_RX_DMA</b>//   endpoint 3 receives the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_4040402C.0" onclick="ElemClick('fld_4040402C.0');">
[0:16]<b style="margin: 20px;">UEP3_RX_DMA</b> (def=0x0)    //    endpoint receives the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40404030"><details ontoggle="ElemCh('reg_40404030');"><summary>0x40404030<b style="margin: 20px;">UEP4_RX_DMA</b>//   endpoint 4 receives the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40404030.0" onclick="ElemClick('fld_40404030.0');">
[0:16]<b style="margin: 20px;">UEP4_RX_DMA</b> (def=0x0)    //    endpoint receives the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40404034"><details ontoggle="ElemCh('reg_40404034');"><summary>0x40404034<b style="margin: 20px;">UEP5_RX_DMA</b>//   endpoint 5 receives the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40404034.0" onclick="ElemClick('fld_40404034.0');">
[0:16]<b style="margin: 20px;">UEP5_RX_DMA</b> (def=0x0)    //    endpoint receives the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40404038"><details ontoggle="ElemCh('reg_40404038');"><summary>0x40404038<b style="margin: 20px;">UEP6_RX_DMA</b>//   endpoint 6 receives the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40404038.0" onclick="ElemClick('fld_40404038.0');">
[0:16]<b style="margin: 20px;">UEP6_RX_DMA</b> (def=0x0)    //    endpoint receives the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_4040403C"><details ontoggle="ElemCh('reg_4040403C');"><summary>0x4040403C<b style="margin: 20px;">UEP7_RX_DMA</b>//   endpoint 7 receives the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_4040403C.0" onclick="ElemClick('fld_4040403C.0');">
[0:16]<b style="margin: 20px;">UEP7_RX_DMA</b> (def=0x0)    //    endpoint receives the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40404040"><details ontoggle="ElemCh('reg_40404040');"><summary>0x40404040<b style="margin: 20px;">UEP1_TX_DMA</b>//   endpoint 1 sends the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40404040.0" onclick="ElemClick('fld_40404040.0');">
[0:16]<b style="margin: 20px;">UEP1_TX_DMA</b> (def=0x0)    //    endpoint sends the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40404044"><details ontoggle="ElemCh('reg_40404044');"><summary>0x40404044<b style="margin: 20px;">UEP2_TX_DMA</b>//   endpoint 2 sends the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40404044.0" onclick="ElemClick('fld_40404044.0');">
[0:16]<b style="margin: 20px;">UEP2_TX_DMA</b> (def=0x0)    //    endpoint sends the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40404048"><details ontoggle="ElemCh('reg_40404048');"><summary>0x40404048<b style="margin: 20px;">UEP3_TX_DMA</b>//   endpoint 3 sends the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40404048.0" onclick="ElemClick('fld_40404048.0');">
[0:16]<b style="margin: 20px;">UEP3_TX_DMA</b> (def=0x0)    //    endpoint sends the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_4040404C"><details ontoggle="ElemCh('reg_4040404C');"><summary>0x4040404C<b style="margin: 20px;">UEP4_TX_DMA</b>//   endpoint 4 sends the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_4040404C.0" onclick="ElemClick('fld_4040404C.0');">
[0:16]<b style="margin: 20px;">UEP4_TX_DMA</b> (def=0x0)    //    endpoint sends the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40404050"><details ontoggle="ElemCh('reg_40404050');"><summary>0x40404050<b style="margin: 20px;">UEP5_TX_DMA</b>//   endpoint 5 sends the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40404050.0" onclick="ElemClick('fld_40404050.0');">
[0:16]<b style="margin: 20px;">UEP5_TX_DMA</b> (def=0x0)    //    endpoint sends the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40404054"><details ontoggle="ElemCh('reg_40404054');"><summary>0x40404054<b style="margin: 20px;">UEP6_TX_DMA</b>//   endpoint 6 sends the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40404054.0" onclick="ElemClick('fld_40404054.0');">
[0:16]<b style="margin: 20px;">UEP6_TX_DMA</b> (def=0x0)    //    endpoint sends the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_40404058"><details ontoggle="ElemCh('reg_40404058');"><summary>0x40404058<b style="margin: 20px;">UEP7_TX_DMA</b>//   endpoint 7 sends the start address register of the buffer</summary>
<ul>
<li class="content" name="fld_40404058.0" onclick="ElemClick('fld_40404058.0');">
[0:16]<b style="margin: 20px;">UEP7_TX_DMA</b> (def=0x0)    //    endpoint sends the start address register of the buffer
</li>
</ul>
</details></li>
<li class="content" name="reg_4040405C"><details ontoggle="ElemCh('reg_4040405C');"><summary>0x4040405C<b style="margin: 20px;">UEP0_MAX_LEN</b>//   endpoint 0 max length packet register</summary>
<ul>
<li class="content" name="fld_4040405C.0" onclick="ElemClick('fld_4040405C.0');">
[0:6]<b style="margin: 20px;">UEP0_MAX_LEN</b> (def=0x0)    //    endpoint 0 max acceptable offset length
</li>
</ul>
</details></li>
<li class="content" name="reg_40404060"><details ontoggle="ElemCh('reg_40404060');"><summary>0x40404060<b style="margin: 20px;">UEP1_MAX_LEN</b>//   endpoint 1 max length packet register</summary>
<ul>
<li class="content" name="fld_40404060.0" onclick="ElemClick('fld_40404060.0');">
[0:6]<b style="margin: 20px;">UEP1_MAX_LEN</b> (def=0x0)    //    endpoint 1 max acceptable offset length
</li>
</ul>
</details></li>
<li class="content" name="reg_40404064"><details ontoggle="ElemCh('reg_40404064');"><summary>0x40404064<b style="margin: 20px;">UEP2_MAX_LEN</b>//   endpoint 2 max length packet register</summary>
<ul>
<li class="content" name="fld_40404064.0" onclick="ElemClick('fld_40404064.0');">
[0:6]<b style="margin: 20px;">UEP2_MAX_LEN</b> (def=0x0)    //    endpoint 2 max acceptable offset length
</li>
</ul>
</details></li>
<li class="content" name="reg_40404068"><details ontoggle="ElemCh('reg_40404068');"><summary>0x40404068<b style="margin: 20px;">UEP3_MAX_LEN</b>//   endpoint 3 max length packet register</summary>
<ul>
<li class="content" name="fld_40404068.0" onclick="ElemClick('fld_40404068.0');">
[0:6]<b style="margin: 20px;">UEP3_MAX_LEN</b> (def=0x0)    //    endpoint 3 max acceptable offset length
</li>
</ul>
</details></li>
<li class="content" name="reg_4040406C"><details ontoggle="ElemCh('reg_4040406C');"><summary>0x4040406C<b style="margin: 20px;">UEP4_MAX_LEN</b>//   endpoint 4 max length packet register</summary>
<ul>
<li class="content" name="fld_4040406C.0" onclick="ElemClick('fld_4040406C.0');">
[0:6]<b style="margin: 20px;">UEP4_MAX_LEN</b> (def=0x0)    //    endpoint 4 max acceptable offset length
</li>
</ul>
</details></li>
<li class="content" name="reg_40404070"><details ontoggle="ElemCh('reg_40404070');"><summary>0x40404070<b style="margin: 20px;">UEP5_MAX_LEN</b>//   endpoint 5 max length packet register</summary>
<ul>
<li class="content" name="fld_40404070.0" onclick="ElemClick('fld_40404070.0');">
[0:6]<b style="margin: 20px;">UEP5_MAX_LEN</b> (def=0x0)    //    endpoint 5 max acceptable offset length
</li>
</ul>
</details></li>
<li class="content" name="reg_40404074"><details ontoggle="ElemCh('reg_40404074');"><summary>0x40404074<b style="margin: 20px;">UEP6_MAX_LEN</b>//   endpoint 6 max length packet register</summary>
<ul>
<li class="content" name="fld_40404074.0" onclick="ElemClick('fld_40404074.0');">
[0:6]<b style="margin: 20px;">UEP6_MAX_LEN</b> (def=0x0)    //    endpoint 6 max acceptable offset length
</li>
</ul>
</details></li>
<li class="content" name="reg_40404078"><details ontoggle="ElemCh('reg_40404078');"><summary>0x40404078<b style="margin: 20px;">UEP7_MAX_LEN</b>//   endpoint 7 max length packet register</summary>
<ul>
<li class="content" name="fld_40404078.0" onclick="ElemClick('fld_40404078.0');">
[0:6]<b style="margin: 20px;">UEP7_MAX_LEN</b> (def=0x0)    //    endpoint 7 max acceptable offset length
</li>
</ul>
</details></li>
<li class="content" name="reg_4040407C"><details ontoggle="ElemCh('reg_4040407C');"><summary>0x4040407C<b style="margin: 20px;">UEP0_RX_LEN</b>//   endpoint 0 acceptable length</summary>
<ul>
<li class="content" name="fld_4040407C.0" onclick="ElemClick('fld_4040407C.0');">
[0:6]<b style="margin: 20px;">UEP0_RX_LEN</b> (def=0x0)    //    endpoint 0 acceptable data length
</li>
</ul>
</details></li>
<li class="content" name="reg_40404080"><details ontoggle="ElemCh('reg_40404080');"><summary>0x40404080<b style="margin: 20px;">UEP1_RX_LEN</b>//   endpoint 1 receives the lenth register in a single pass</summary>
<ul>
<li class="content" name="fld_40404080.0" onclick="ElemClick('fld_40404080.0');">
[0:15]<b style="margin: 20px;">UEP1_RX_LEN</b> (def=0x0)    //    the length of data received by endpoint 1 in a single pass
</li>
</ul>
</details></li>
<li class="content" name="reg_40404084"><details ontoggle="ElemCh('reg_40404084');"><summary>0x40404084<b style="margin: 20px;">UEP2_RX_LEN</b>//   endpoint 2 receives the lenth register in a single pass</summary>
<ul>
<li class="content" name="fld_40404084.0" onclick="ElemClick('fld_40404084.0');">
[0:15]<b style="margin: 20px;">UEP2_RX_LEN</b> (def=0x0)    //    the length of data received by endpoint 2 in a single pass
</li>
</ul>
</details></li>
<li class="content" name="reg_40404088"><details ontoggle="ElemCh('reg_40404088');"><summary>0x40404088<b style="margin: 20px;">UEP3_RX_LEN</b>//   endpoint 3 receives the lenth register in a single pass</summary>
<ul>
<li class="content" name="fld_40404088.0" onclick="ElemClick('fld_40404088.0');">
[0:15]<b style="margin: 20px;">UEP3_RX_LEN</b> (def=0x0)    //    the length of data received by endpoint 3 in a single pass
</li>
</ul>
</details></li>
<li class="content" name="reg_4040408C"><details ontoggle="ElemCh('reg_4040408C');"><summary>0x4040408C<b style="margin: 20px;">UEP4_RX_LEN</b>//   endpoint 4 receives the lenth register in a single pass</summary>
<ul>
<li class="content" name="fld_4040408C.0" onclick="ElemClick('fld_4040408C.0');">
[0:15]<b style="margin: 20px;">UEP4_RX_LEN</b> (def=0x0)    //    the length of data received by endpoint 4 in a single pass
</li>
</ul>
</details></li>
<li class="content" name="reg_40404090"><details ontoggle="ElemCh('reg_40404090');"><summary>0x40404090<b style="margin: 20px;">UEP5_RX_LEN</b>//   endpoint 5 receives the lenth register in a single pass</summary>
<ul>
<li class="content" name="fld_40404090.0" onclick="ElemClick('fld_40404090.0');">
[0:15]<b style="margin: 20px;">UEP5_RX_LEN</b> (def=0x0)    //    the length of data received by endpoint 5 in a single pass
</li>
</ul>
</details></li>
<li class="content" name="reg_40404094"><details ontoggle="ElemCh('reg_40404094');"><summary>0x40404094<b style="margin: 20px;">UEP6_RX_LEN</b>//   endpoint 6 receives the lenth register in a single pass</summary>
<ul>
<li class="content" name="fld_40404094.0" onclick="ElemClick('fld_40404094.0');">
[0:15]<b style="margin: 20px;">UEP6_RX_LEN</b> (def=0x0)    //    the length of data received by endpoint 6 in a single pass
</li>
</ul>
</details></li>
<li class="content" name="reg_40404098"><details ontoggle="ElemCh('reg_40404098');"><summary>0x40404098<b style="margin: 20px;">UEP7_RX_LEN</b>//   endpoint 7 receives the lenth register in a single pass</summary>
<ul>
<li class="content" name="fld_40404098.0" onclick="ElemClick('fld_40404098.0');">
[0:15]<b style="margin: 20px;">UEP7_RX_LEN</b> (def=0x0)    //    the length of data received by endpoint 7 in a single pass
</li>
</ul>
</details></li>
<li class="content" name="reg_40404082"><details ontoggle="ElemCh('reg_40404082');"><summary>0x40404082<b style="margin: 20px;">UEP1_R_SIZE</b>//   the length register of the total received data at endpoint 1</summary>
<ul>
<li class="content" name="fld_40404082.0" onclick="ElemClick('fld_40404082.0');">
[0:15]<b style="margin: 20px;">UEP1_R_SIZE</b> (def=0x0)    //    the length of the total received data at endpoint 1
</li>
</ul>
</details></li>
<li class="content" name="reg_40404086"><details ontoggle="ElemCh('reg_40404086');"><summary>0x40404086<b style="margin: 20px;">UEP2_R_SIZE</b>//   the length register of the total received data at endpoint 2</summary>
<ul>
<li class="content" name="fld_40404086.0" onclick="ElemClick('fld_40404086.0');">
[0:15]<b style="margin: 20px;">UEP2_R_SIZE</b> (def=0x0)    //    the length of the total received data at endpoint 2
</li>
</ul>
</details></li>
<li class="content" name="reg_4040408A"><details ontoggle="ElemCh('reg_4040408A');"><summary>0x4040408A<b style="margin: 20px;">UEP3_R_SIZE</b>//   the length register of the total received data at endpoint 3</summary>
<ul>
<li class="content" name="fld_4040408A.0" onclick="ElemClick('fld_4040408A.0');">
[0:15]<b style="margin: 20px;">UEP3_R_SIZE</b> (def=0x0)    //    the length of the total received data at endpoint 3
</li>
</ul>
</details></li>
<li class="content" name="reg_4040408E"><details ontoggle="ElemCh('reg_4040408E');"><summary>0x4040408E<b style="margin: 20px;">UEP4_R_SIZE</b>//   the length register of the total received data at endpoint 4</summary>
<ul>
<li class="content" name="fld_4040408E.0" onclick="ElemClick('fld_4040408E.0');">
[0:15]<b style="margin: 20px;">UEP4_R_SIZE</b> (def=0x0)    //    the length of the total received data at endpoint 4
</li>
</ul>
</details></li>
<li class="content" name="reg_40404092"><details ontoggle="ElemCh('reg_40404092');"><summary>0x40404092<b style="margin: 20px;">UEP5_R_SIZE</b>//   the length register of the total received data at endpoint 5</summary>
<ul>
<li class="content" name="fld_40404092.0" onclick="ElemClick('fld_40404092.0');">
[0:15]<b style="margin: 20px;">UEP5_R_SIZE</b> (def=0x0)    //    the length of the total received data at endpoint 5
</li>
</ul>
</details></li>
<li class="content" name="reg_40404096"><details ontoggle="ElemCh('reg_40404096');"><summary>0x40404096<b style="margin: 20px;">UEP6_R_SIZE</b>//   the length register of the total received data at endpoint 6</summary>
<ul>
<li class="content" name="fld_40404096.0" onclick="ElemClick('fld_40404096.0');">
[0:15]<b style="margin: 20px;">UEP6_R_SIZE</b> (def=0x0)    //    the length of the total received data at endpoint 6
</li>
</ul>
</details></li>
<li class="content" name="reg_4040409A"><details ontoggle="ElemCh('reg_4040409A');"><summary>0x4040409A<b style="margin: 20px;">UEP7_R_SIZE</b>//   the length register of the total received data at endpoint 7</summary>
<ul>
<li class="content" name="fld_4040409A.0" onclick="ElemClick('fld_4040409A.0');">
[0:15]<b style="margin: 20px;">UEP7_R_SIZE</b> (def=0x0)    //    the length of the total received data at endpoint 7
</li>
</ul>
</details></li>
<li class="content" name="reg_4040409C"><details ontoggle="ElemCh('reg_4040409C');"><summary>0x4040409C<b style="margin: 20px;">UEP0_T_LEN</b>//   endpoint 0 send the length</summary>
<ul>
<li class="content" name="fld_4040409C.0" onclick="ElemClick('fld_4040409C.0');">
[0:6]<b style="margin: 20px;">UEP0_T_LEN</b> (def=0x0)    //    endpoint 0 send the length
</li>
</ul>
</details></li>
<li class="content" name="reg_4040409E"><details ontoggle="ElemCh('reg_4040409E');"><summary>0x4040409E<b style="margin: 20px;">UEP0_TX_CTRL</b>//   endpoint 0 send control register</summary>
<ul>
<li class="content" name="fld_4040409E.0" onclick="ElemClick('fld_4040409E.0');">
[0:1]<b style="margin: 20px;">RB_RES_MASK</b> (def=0x0)    //     endpoint 0 control of the send response to IN transactions
</li>
<li class="content" name="fld_4040409E.2" onclick="ElemClick('fld_4040409E.2');">
[2:3]<b style="margin: 20px;">EP_TOG_MASK</b> (def=0x0)    //     endpoint 0 synchronous trigger bit for the sender to prepare
</li>
<li class="content" name="fld_4040409E.6" onclick="ElemClick('fld_4040409E.6');">
[6]<b style="margin: 20px;">UEP_T_NAK_ACT</b> (def=0x0)    //    endpoint 0 sends the end flag
</li>
<li class="content" name="fld_4040409E.7" onclick="ElemClick('fld_4040409E.7');">
[7]<b style="margin: 20px;">ENDP_T_DONE</b> (def=0x0)    //    endpoint 0 sends the end of NAK flag
</li>
</ul>
</details></li>
<li class="content" name="reg_4040409F"><details ontoggle="ElemCh('reg_4040409F');"><summary>0x4040409F<b style="margin: 20px;">UEP0_RX_CTRL</b>//   endpoint 0 send control register</summary>
<ul>
<li class="content" name="fld_4040409F.0" onclick="ElemClick('fld_4040409F.0');">
[0:1]<b style="margin: 20px;">RB_RES_MASK</b> (def=0x0)    //    endpoint 0 has control over the received response
</li>
<li class="content" name="fld_4040409F.2" onclick="ElemClick('fld_4040409F.2');">
[2]<b style="margin: 20px;">UEP_TOG_MASK</b> (def=0x0)    //    the reception of endpoint 0 expects a synchronous trigger bit
</li>
<li class="content" name="fld_4040409F.3" onclick="ElemClick('fld_4040409F.3');">
[3]<b style="margin: 20px;">RB_SETUP_IS</b> (def=0x0)    //    whether endpoint 0 receives a SETUP transaction
</li>
<li class="content" name="fld_4040409F.4" onclick="ElemClick('fld_4040409F.4');">
[4]<b style="margin: 20px;">ENDP_R_TOG_MATCH</b> (def=0x0)    //    received synchronization trigger bit matches the desired synchronization trigger bit state
</li>
<li class="content" name="fld_4040409F.5" onclick="ElemClick('fld_4040409F.5');">
[5]<b style="margin: 20px;">UEP_R_NAK_TOG</b> (def=0x0)    //    endpoint 0 for the received return NAK,packet type
</li>
<li class="content" name="fld_4040409F.6" onclick="ElemClick('fld_4040409F.6');">
[6]<b style="margin: 20px;">UEP_R_NAK_ACT</b> (def=0x0)    //    endpoint 0 receives the end of NAK flag
</li>
<li class="content" name="fld_4040409F.7" onclick="ElemClick('fld_4040409F.7');">
[7]<b style="margin: 20px;">ENDP_R_DONE</b> (def=0x0)    //    endpoint 0 receives the end flag
</li>
</ul>
</details></li>
<li class="content" name="reg_404040A0"><details ontoggle="ElemCh('reg_404040A0');"><summary>0x404040A0<b style="margin: 20px;">UEP1_T_LEN</b>//   endpoint 1 send the length register</summary>
<ul>
<li class="content" name="fld_404040A0.0" onclick="ElemClick('fld_404040A0.0');">
[0:15]<b style="margin: 20px;">UEP1_T_LEN</b> (def=0x0)    //     endpoint 1 send the length
</li>
</ul>
</details></li>
<li class="content" name="reg_404040A2"><details ontoggle="ElemCh('reg_404040A2');"><summary>0x404040A2<b style="margin: 20px;">UEP1_TX_CTRL</b>//   endpoint 1 send control register</summary>
<ul>
<li class="content" name="fld_404040A2.0" onclick="ElemClick('fld_404040A2.0');">
[0:1]<b style="margin: 20px;">RB_RES_MASK</b> (def=0x0)    //     endpoint 1 control of the send response to IN transactions
</li>
<li class="content" name="fld_404040A2.2" onclick="ElemClick('fld_404040A2.2');">
[2:3]<b style="margin: 20px;">UEP_TOG_MASK</b> (def=0x0)    //     endpoint 1 synchronous trigger bit for the sender to prepare
</li>
<li class="content" name="fld_404040A2.6" onclick="ElemClick('fld_404040A2.6');">
[6]<b style="margin: 20px;">UEP_T_NAK_ACT</b> (def=0x0)    //    endpoint 1 sends the end flag
</li>
<li class="content" name="fld_404040A2.7" onclick="ElemClick('fld_404040A2.7');">
[7]<b style="margin: 20px;">ENDP_T_DONE</b> (def=0x0)    //    endpoint 1 sends the end of NAK flag
</li>
</ul>
</details></li>
<li class="content" name="reg_404040A3"><details ontoggle="ElemCh('reg_404040A3');"><summary>0x404040A3<b style="margin: 20px;">UEP1_RX_CTRL</b>//   endpoint 1 receive control</summary>
<ul>
<li class="content" name="fld_404040A3.0" onclick="ElemClick('fld_404040A3.0');">
[0:1]<b style="margin: 20px;">RB_RES_MASK</b> (def=0x0)    //    endpoint 1 has control over the received response
</li>
<li class="content" name="fld_404040A3.2" onclick="ElemClick('fld_404040A3.2');">
[2:3]<b style="margin: 20px;">UEP_TOG_MASK</b> (def=0x0)    //    the reception of endpoint 1 expects a synchronous trigger bit
</li>
<li class="content" name="fld_404040A3.4" onclick="ElemClick('fld_404040A3.4');">
[4]<b style="margin: 20px;">ENDP_R_TOG_MATCH</b> (def=0x0)    //    received synchronization trigger bit matches the desired synchronization trigger bit state
</li>
<li class="content" name="fld_404040A3.5" onclick="ElemClick('fld_404040A3.5');">
[5]<b style="margin: 20px;">UEP_R_NAK_TOG</b> (def=0x0)    //    endpoint 1 for the received return NAK,packet type
</li>
<li class="content" name="fld_404040A3.6" onclick="ElemClick('fld_404040A3.6');">
[6]<b style="margin: 20px;">UEP_R_NAK_ACT</b> (def=0x0)    //    endpoint 1 receives the end of NAK flag
</li>
<li class="content" name="fld_404040A3.7" onclick="ElemClick('fld_404040A3.7');">
[7]<b style="margin: 20px;">ENDP_R_DONE</b> (def=0x0)    //    endpoint 1 receives the end flag
</li>
</ul>
</details></li>
<li class="content" name="reg_404040A4"><details ontoggle="ElemCh('reg_404040A4');"><summary>0x404040A4<b style="margin: 20px;">UEP2_T_LEN</b>//   endpoint 2 send the length register</summary>
<ul>
<li class="content" name="fld_404040A4.0" onclick="ElemClick('fld_404040A4.0');">
[0:15]<b style="margin: 20px;">UEP_TX_LEN</b> (def=0x0)    //     endpoint 2 send the length
</li>
</ul>
</details></li>
<li class="content" name="reg_404040A6"><details ontoggle="ElemCh('reg_404040A6');"><summary>0x404040A6<b style="margin: 20px;">UEP2_TX_CTRL</b>//   endpoint 2 send control register</summary>
<ul>
<li class="content" name="fld_404040A6.0" onclick="ElemClick('fld_404040A6.0');">
[0:1]<b style="margin: 20px;">RB_RES_MASK</b> (def=0x0)    //     endpoint 2 control of the send response to IN transactions
</li>
<li class="content" name="fld_404040A6.2" onclick="ElemClick('fld_404040A6.2');">
[2:3]<b style="margin: 20px;">UEP_TOG_MASK</b> (def=0x0)    //     endpoint 2 synchronous trigger bit for the sender to prepare
</li>
<li class="content" name="fld_404040A6.6" onclick="ElemClick('fld_404040A6.6');">
[6]<b style="margin: 20px;">UEP_T_NAK_ACT</b> (def=0x0)    //    endpoint 2 sends the end flag
</li>
<li class="content" name="fld_404040A6.7" onclick="ElemClick('fld_404040A6.7');">
[7]<b style="margin: 20px;">ENDP_T_DONE</b> (def=0x0)    //    endpoint 2 sends the end of NAK flag
</li>
</ul>
</details></li>
<li class="content" name="reg_404040A7"><details ontoggle="ElemCh('reg_404040A7');"><summary>0x404040A7<b style="margin: 20px;">UEP2_RX_CTRL</b>//   endpoint 2 receive control</summary>
<ul>
<li class="content" name="fld_404040A7.0" onclick="ElemClick('fld_404040A7.0');">
[0:1]<b style="margin: 20px;">RB_RES_MASK</b> (def=0x0)    //    endpoint 2 has control over the received response
</li>
<li class="content" name="fld_404040A7.2" onclick="ElemClick('fld_404040A7.2');">
[2:3]<b style="margin: 20px;">UEP_TOG_MASK</b> (def=0x0)    //    the reception of endpoint 2 expects a synchronous trigger bit
</li>
<li class="content" name="fld_404040A7.4" onclick="ElemClick('fld_404040A7.4');">
[4]<b style="margin: 20px;">ENDP_R_TOG_MATCH</b> (def=0x0)    //    received synchronization trigger bit matches the desired synchronization trigger bit state
</li>
<li class="content" name="fld_404040A7.5" onclick="ElemClick('fld_404040A7.5');">
[5]<b style="margin: 20px;">UEP_R_NAK_TOG</b> (def=0x0)    //    endpoint 2 for the received return NAK,packet type
</li>
<li class="content" name="fld_404040A7.6" onclick="ElemClick('fld_404040A7.6');">
[6]<b style="margin: 20px;">UEP_R_NAK_ACT</b> (def=0x0)    //    endpoint 2 receives the end of NAK flag
</li>
<li class="content" name="fld_404040A7.7" onclick="ElemClick('fld_404040A7.7');">
[7]<b style="margin: 20px;">ENDP_R_DONE</b> (def=0x0)    //    endpoint 2 receives the end flag
</li>
</ul>
</details></li>
<li class="content" name="reg_404040A8"><details ontoggle="ElemCh('reg_404040A8');"><summary>0x404040A8<b style="margin: 20px;">UEP3_T_LEN</b>//   endpoint 3 send the length register</summary>
<ul>
<li class="content" name="fld_404040A8.0" onclick="ElemClick('fld_404040A8.0');">
[0:15]<b style="margin: 20px;">UEP_TX_LEN</b> (def=0x0)    //     endpoint 3 send the length
</li>
</ul>
</details></li>
<li class="content" name="reg_404040AA"><details ontoggle="ElemCh('reg_404040AA');"><summary>0x404040AA<b style="margin: 20px;">UEP3_TX_CTRL</b>//   endpoint 3 send control register</summary>
<ul>
<li class="content" name="fld_404040AA.0" onclick="ElemClick('fld_404040AA.0');">
[0:1]<b style="margin: 20px;">RB_RES_MASK</b> (def=0x0)    //     endpoint 3 control of the send response to IN transactions
</li>
<li class="content" name="fld_404040AA.2" onclick="ElemClick('fld_404040AA.2');">
[2:3]<b style="margin: 20px;">UEP_TOG_MASK</b> (def=0x0)    //     endpoint 3 synchronous trigger bit for the sender to prepare
</li>
<li class="content" name="fld_404040AA.6" onclick="ElemClick('fld_404040AA.6');">
[6]<b style="margin: 20px;">UEP_T_NAK_ACT</b> (def=0x0)    //    endpoint 3 sends the end flag
</li>
<li class="content" name="fld_404040AA.7" onclick="ElemClick('fld_404040AA.7');">
[7]<b style="margin: 20px;">ENDP_T_DONE</b> (def=0x0)    //    endpoint 3 sends the end of NAK flag
</li>
</ul>
</details></li>
<li class="content" name="reg_404040AB"><details ontoggle="ElemCh('reg_404040AB');"><summary>0x404040AB<b style="margin: 20px;">UEP3_RX_CTRL</b>//   endpoint 3 receive control</summary>
<ul>
<li class="content" name="fld_404040AB.0" onclick="ElemClick('fld_404040AB.0');">
[0:1]<b style="margin: 20px;">RB_RES_MASK</b> (def=0x0)    //    endpoint 3 has control over the received response
</li>
<li class="content" name="fld_404040AB.2" onclick="ElemClick('fld_404040AB.2');">
[2:3]<b style="margin: 20px;">UEP_TOG_MASK</b> (def=0x0)    //    the reception of endpoint 3 expects a synchronous trigger bit
</li>
<li class="content" name="fld_404040AB.4" onclick="ElemClick('fld_404040AB.4');">
[4]<b style="margin: 20px;">ENDP_R_TOG_MATCH</b> (def=0x0)    //    received synchronization trigger bit matches the desired synchronization trigger bit state
</li>
<li class="content" name="fld_404040AB.5" onclick="ElemClick('fld_404040AB.5');">
[5]<b style="margin: 20px;">UEP_R_NAK_TOG</b> (def=0x0)    //    endpoint 3 for the received return NAK,packet type
</li>
<li class="content" name="fld_404040AB.6" onclick="ElemClick('fld_404040AB.6');">
[6]<b style="margin: 20px;">UEP_R_NAK_ACT</b> (def=0x0)    //    endpoint 3 receives the end of NAK flag
</li>
<li class="content" name="fld_404040AB.7" onclick="ElemClick('fld_404040AB.7');">
[7]<b style="margin: 20px;">ENDP_R_DONE</b> (def=0x0)    //    endpoint 3 receives the end flag
</li>
</ul>
</details></li>
<li class="content" name="reg_404040AC"><details ontoggle="ElemCh('reg_404040AC');"><summary>0x404040AC<b style="margin: 20px;">UEP4_T_LEN</b>//   endpoint 4 send the length register</summary>
<ul>
<li class="content" name="fld_404040AC.0" onclick="ElemClick('fld_404040AC.0');">
[0:15]<b style="margin: 20px;">UEP_TX_LEN</b> (def=0x0)    //     endpoint 4 send the length
</li>
</ul>
</details></li>
<li class="content" name="reg_404040AE"><details ontoggle="ElemCh('reg_404040AE');"><summary>0x404040AE<b style="margin: 20px;">UEP4_TX_CTRL</b>//   endpoint 4 send control register</summary>
<ul>
<li class="content" name="fld_404040AE.0" onclick="ElemClick('fld_404040AE.0');">
[0:1]<b style="margin: 20px;">RB_RES_MASK</b> (def=0x0)    //     endpoint 4 control of the send response to IN transactions
</li>
<li class="content" name="fld_404040AE.2" onclick="ElemClick('fld_404040AE.2');">
[2:3]<b style="margin: 20px;">UEP_TOG_MASK</b> (def=0x0)    //     endpoint 4 synchronous trigger bit for the sender to prepare
</li>
<li class="content" name="fld_404040AE.6" onclick="ElemClick('fld_404040AE.6');">
[6]<b style="margin: 20px;">UEP_T_NAK_ACT</b> (def=0x0)    //    endpoint 4 sends the end flag
</li>
<li class="content" name="fld_404040AE.7" onclick="ElemClick('fld_404040AE.7');">
[7]<b style="margin: 20px;">ENDP_T_DONE</b> (def=0x0)    //    endpoint 4 sends the end of NAK flag
</li>
</ul>
</details></li>
<li class="content" name="reg_404040AF"><details ontoggle="ElemCh('reg_404040AF');"><summary>0x404040AF<b style="margin: 20px;">UEP4_RX_CTRL</b>//   endpoint 4 receive control</summary>
<ul>
<li class="content" name="fld_404040AF.0" onclick="ElemClick('fld_404040AF.0');">
[0:1]<b style="margin: 20px;">RB_RES_MASK</b> (def=0x0)    //    endpoint 4 has control over the received response
</li>
<li class="content" name="fld_404040AF.2" onclick="ElemClick('fld_404040AF.2');">
[2:3]<b style="margin: 20px;">UEP_TOG_MASK</b> (def=0x0)    //    the reception of endpoint 4 expects a synchronous trigger bit
</li>
<li class="content" name="fld_404040AF.4" onclick="ElemClick('fld_404040AF.4');">
[4]<b style="margin: 20px;">ENDP_R_TOG_MATCH</b> (def=0x0)    //    received synchronization trigger bit matches the desired synchronization trigger bit state
</li>
<li class="content" name="fld_404040AF.5" onclick="ElemClick('fld_404040AF.5');">
[5]<b style="margin: 20px;">UEP_R_NAK_TOG</b> (def=0x0)    //    endpoint 4 for the received return NAK,packet type
</li>
<li class="content" name="fld_404040AF.6" onclick="ElemClick('fld_404040AF.6');">
[6]<b style="margin: 20px;">UEP_R_NAK_ACT</b> (def=0x0)    //    endpoint 4 receives the end of NAK flag
</li>
<li class="content" name="fld_404040AF.7" onclick="ElemClick('fld_404040AF.7');">
[7]<b style="margin: 20px;">ENDP_R_DONE</b> (def=0x0)    //    endpoint 4 receives the end flag
</li>
</ul>
</details></li>
<li class="content" name="reg_404040B0"><details ontoggle="ElemCh('reg_404040B0');"><summary>0x404040B0<b style="margin: 20px;">UEP5_T_LEN</b>//   endpoint 5 send the length register</summary>
<ul>
<li class="content" name="fld_404040B0.0" onclick="ElemClick('fld_404040B0.0');">
[0:15]<b style="margin: 20px;">UEP_TX_LEN</b> (def=0x0)    //     endpoint 5 send the length
</li>
</ul>
</details></li>
<li class="content" name="reg_404040B2"><details ontoggle="ElemCh('reg_404040B2');"><summary>0x404040B2<b style="margin: 20px;">UEP5_TX_CTRL</b>//   endpoint 5 send control register</summary>
<ul>
<li class="content" name="fld_404040B2.0" onclick="ElemClick('fld_404040B2.0');">
[0:1]<b style="margin: 20px;">RB_RES_MASK</b> (def=0x0)    //     endpoint 5 control of the send response to IN transactions
</li>
<li class="content" name="fld_404040B2.2" onclick="ElemClick('fld_404040B2.2');">
[2:3]<b style="margin: 20px;">UEP_TOG_MASK</b> (def=0x0)    //     endpoint 5 synchronous trigger bit for the sender to prepare
</li>
<li class="content" name="fld_404040B2.6" onclick="ElemClick('fld_404040B2.6');">
[6]<b style="margin: 20px;">UEP_T_NAK_ACT</b> (def=0x0)    //    endpoint 5 sends the end flag
</li>
<li class="content" name="fld_404040B2.7" onclick="ElemClick('fld_404040B2.7');">
[7]<b style="margin: 20px;">ENDP_T_DONE</b> (def=0x0)    //    endpoint 5 sends the end of NAK flag
</li>
</ul>
</details></li>
<li class="content" name="reg_404040B3"><details ontoggle="ElemCh('reg_404040B3');"><summary>0x404040B3<b style="margin: 20px;">UEP5_RX_CTRL</b>//   endpoint 5 receive control</summary>
<ul>
<li class="content" name="fld_404040B3.0" onclick="ElemClick('fld_404040B3.0');">
[0:1]<b style="margin: 20px;">RB_RES_MASK</b> (def=0x0)    //    endpoint 5 has control over the received response
</li>
<li class="content" name="fld_404040B3.2" onclick="ElemClick('fld_404040B3.2');">
[2:3]<b style="margin: 20px;">UEP_TOG_MASK</b> (def=0x0)    //    the reception of endpoint 5 expects a synchronous trigger bit
</li>
<li class="content" name="fld_404040B3.4" onclick="ElemClick('fld_404040B3.4');">
[4]<b style="margin: 20px;">ENDP_R_TOG_MATCH</b> (def=0x0)    //    received synchronization trigger bit matches the desired synchronization trigger bit state
</li>
<li class="content" name="fld_404040B3.5" onclick="ElemClick('fld_404040B3.5');">
[5]<b style="margin: 20px;">UEP_R_NAK_TOG</b> (def=0x0)    //    endpoint 5 for the received return NAK,packet type
</li>
<li class="content" name="fld_404040B3.6" onclick="ElemClick('fld_404040B3.6');">
[6]<b style="margin: 20px;">UEP_R_NAK_ACT</b> (def=0x0)    //    endpoint 5 receives the end of NAK flag
</li>
<li class="content" name="fld_404040B3.7" onclick="ElemClick('fld_404040B3.7');">
[7]<b style="margin: 20px;">ENDP_R_DONE</b> (def=0x0)    //    endpoint 5 receives the end flag
</li>
</ul>
</details></li>
<li class="content" name="reg_404040B4"><details ontoggle="ElemCh('reg_404040B4');"><summary>0x404040B4<b style="margin: 20px;">UEP6_T_LEN</b>//   endpoint 6 send the length register</summary>
<ul>
<li class="content" name="fld_404040B4.0" onclick="ElemClick('fld_404040B4.0');">
[0:15]<b style="margin: 20px;">UEP_TX_LEN</b> (def=0x0)    //     endpoint 6 send the length
</li>
</ul>
</details></li>
<li class="content" name="reg_404040B6"><details ontoggle="ElemCh('reg_404040B6');"><summary>0x404040B6<b style="margin: 20px;">UEP6_TX_CTRL</b>//   endpoint 6 send control register</summary>
<ul>
<li class="content" name="fld_404040B6.0" onclick="ElemClick('fld_404040B6.0');">
[0:1]<b style="margin: 20px;">RB_RES_MASK</b> (def=0x0)    //     endpoint 6 control of the send response to IN transactions
</li>
<li class="content" name="fld_404040B6.2" onclick="ElemClick('fld_404040B6.2');">
[2:3]<b style="margin: 20px;">UEP_TOG_MASK</b> (def=0x0)    //     endpoint 6 synchronous trigger bit for the sender to prepare
</li>
<li class="content" name="fld_404040B6.6" onclick="ElemClick('fld_404040B6.6');">
[6]<b style="margin: 20px;">UEP_T_NAK_ACT</b> (def=0x0)    //    endpoint 6 sends the end flag
</li>
<li class="content" name="fld_404040B6.7" onclick="ElemClick('fld_404040B6.7');">
[7]<b style="margin: 20px;">ENDP_T_DONE</b> (def=0x0)    //    endpoint 6 sends the end of NAK flag
</li>
</ul>
</details></li>
<li class="content" name="reg_404040B7"><details ontoggle="ElemCh('reg_404040B7');"><summary>0x404040B7<b style="margin: 20px;">UEP6_RX_CTRL</b>//   endpoint 6 receive control</summary>
<ul>
<li class="content" name="fld_404040B7.0" onclick="ElemClick('fld_404040B7.0');">
[0:1]<b style="margin: 20px;">RB_RES_MASK</b> (def=0x0)    //    endpoint 6 has control over the received response
</li>
<li class="content" name="fld_404040B7.2" onclick="ElemClick('fld_404040B7.2');">
[2:3]<b style="margin: 20px;">UEP_TOG_MASK</b> (def=0x0)    //    the reception of endpoint 6 expects a synchronous trigger bit
</li>
<li class="content" name="fld_404040B7.4" onclick="ElemClick('fld_404040B7.4');">
[4]<b style="margin: 20px;">ENDP_R_TOG_MATCH</b> (def=0x0)    //    received synchronization trigger bit matches the desired synchronization trigger bit state
</li>
<li class="content" name="fld_404040B7.5" onclick="ElemClick('fld_404040B7.5');">
[5]<b style="margin: 20px;">UEP_R_NAK_TOG</b> (def=0x0)    //    endpoint 6 for the received return NAK,packet type
</li>
<li class="content" name="fld_404040B7.6" onclick="ElemClick('fld_404040B7.6');">
[6]<b style="margin: 20px;">UEP_R_NAK_ACT</b> (def=0x0)    //    endpoint 6 receives the end of NAK flag
</li>
<li class="content" name="fld_404040B7.7" onclick="ElemClick('fld_404040B7.7');">
[7]<b style="margin: 20px;">ENDP_R_DONE</b> (def=0x0)    //    endpoint 6 receives the end flag
</li>
</ul>
</details></li>
<li class="content" name="reg_404040B8"><details ontoggle="ElemCh('reg_404040B8');"><summary>0x404040B8<b style="margin: 20px;">UEP7_T_LEN</b>//   endpoint 7 send the length register</summary>
<ul>
<li class="content" name="fld_404040B8.0" onclick="ElemClick('fld_404040B8.0');">
[0:15]<b style="margin: 20px;">UEP_TX_LEN</b> (def=0x0)    //     endpoint 7 send the length
</li>
</ul>
</details></li>
<li class="content" name="reg_404040BA"><details ontoggle="ElemCh('reg_404040BA');"><summary>0x404040BA<b style="margin: 20px;">UEP7_TX_CTRL</b>//   endpoint 7 send control register</summary>
<ul>
<li class="content" name="fld_404040BA.0" onclick="ElemClick('fld_404040BA.0');">
[0:1]<b style="margin: 20px;">RB_RES_MASK</b> (def=0x0)    //     endpoint 7 control of the send response to IN transactions
</li>
<li class="content" name="fld_404040BA.2" onclick="ElemClick('fld_404040BA.2');">
[2:3]<b style="margin: 20px;">UEP_TOG_MASK</b> (def=0x0)    //     endpoint 7 synchronous trigger bit for the sender to prepare
</li>
<li class="content" name="fld_404040BA.6" onclick="ElemClick('fld_404040BA.6');">
[6]<b style="margin: 20px;">UEP_T_NAK_ACT</b> (def=0x0)    //    endpoint 7 sends the end flag
</li>
<li class="content" name="fld_404040BA.7" onclick="ElemClick('fld_404040BA.7');">
[7]<b style="margin: 20px;">ENDP_T_DONE</b> (def=0x0)    //    endpoint 7 sends the end of NAK flag
</li>
</ul>
</details></li>
<li class="content" name="reg_404040BB"><details ontoggle="ElemCh('reg_404040BB');"><summary>0x404040BB<b style="margin: 20px;">UEP7_RX_CTRL</b>//   endpoint 7 receive control</summary>
<ul>
<li class="content" name="fld_404040BB.0" onclick="ElemClick('fld_404040BB.0');">
[0:1]<b style="margin: 20px;">RB_RES_MASK</b> (def=0x0)    //    endpoint 7 has control over the received response
</li>
<li class="content" name="fld_404040BB.2" onclick="ElemClick('fld_404040BB.2');">
[2:3]<b style="margin: 20px;">UEP_TOG_MASK</b> (def=0x0)    //    the reception of endpoint 7 expects a synchronous trigger bit
</li>
<li class="content" name="fld_404040BB.4" onclick="ElemClick('fld_404040BB.4');">
[4]<b style="margin: 20px;">ENDP_R_TOG_MATCH</b> (def=0x0)    //    received synchronization trigger bit matches the desired synchronization trigger bit state
</li>
<li class="content" name="fld_404040BB.5" onclick="ElemClick('fld_404040BB.5');">
[5]<b style="margin: 20px;">UEP_R_NAK_TOG</b> (def=0x0)    //    endpoint 7 for the received return NAK,packet type
</li>
<li class="content" name="fld_404040BB.6" onclick="ElemClick('fld_404040BB.6');">
[6]<b style="margin: 20px;">UEP_R_NAK_ACT</b> (def=0x0)    //    endpoint 7 receives the end of NAK flag
</li>
<li class="content" name="fld_404040BB.7" onclick="ElemClick('fld_404040BB.7');">
[7]<b style="margin: 20px;">ENDP_R_DONE</b> (def=0x0)    //    endpoint 7 receives the end flag
</li>
</ul>
</details></li>
<li class="content" name="reg_404040BC"><details ontoggle="ElemCh('reg_404040BC');"><summary>0x404040BC<b style="margin: 20px;">UEP_T_ISO</b>//   usb endpoint sends a synchronous mode enable register</summary>
<ul>
<li class="content" name="fld_404040BC.1" onclick="ElemClick('fld_404040BC.1');">
[1:7]<b style="margin: 20px;">UEP_T_ISO</b> (def=0x0)    //    upload endpoint(IN) synchronization mode enabled
</li>
</ul>
</details></li>
<li class="content" name="reg_404040BE"><details ontoggle="ElemCh('reg_404040BE');"><summary>0x404040BE<b style="margin: 20px;">UEP_R_ISO</b>//   usb endpoint receives a synchronous mode enable register</summary>
<ul>
<li class="content" name="fld_404040BE.1" onclick="ElemClick('fld_404040BE.1');">
[1:7]<b style="margin: 20px;">UEP_R_ISO</b> (def=0x0)    //    down endpoint(OUT) synchronization mode enabled
</li>
</ul>
</details></li>
<b>interrupts:</b><ul><li class="content" name="isr_40404000.38" onclick="ElemClick('isr_40404000.38');">[38]  <b>USBWakeup</b>    //    USBWakeup</li>
<li class="content" name="isr_40404000.33" onclick="ElemClick('isr_40404000.33');">[33]  <b>USBHS_HOST</b>    //    USBHS HOST</li>
<li class="content" name="isr_40404000.34" onclick="ElemClick('isr_40404000.34');">[34]  <b>USBHS_DEV</b>    //    USBHS device</li>
</ul>
</ul>
</details></li>
<li class="content" name="per_40404800"><details ontoggle="ElemCh('per_40404800');"><summary>0x40404800<b style="margin: 20px;">USBHS_HOST</b>// USBHS Host mode functions' registers</summary>
<ul>
<li class="content" name="reg_40404800"><details ontoggle="ElemCh('reg_40404800');"><summary>0x40404800<b style="margin: 20px;">R8_UH_CFG</b>//   USB host Configuration register</summary>
<ul>
<li class="content" name="fld_40404800.0" onclick="ElemClick('fld_40404800.0');">
[0]<b style="margin: 20px;">ROOT_LINK_RESET</b> (def=0x1)    //    USB connection controller module resets
</li>
<li class="content" name="fld_40404800.1" onclick="ElemClick('fld_40404800.1');">
[1]<b style="margin: 20px;">ROOT_SIE_RESET</b> (def=0x1)    //    USB protocol processor reset
</li>
<li class="content" name="fld_40404800.2" onclick="ElemClick('fld_40404800.2');">
[2]<b style="margin: 20px;">ROOT_ALL_CLR</b> (def=0x1)    //    clear all interrupt flags
</li>
<li class="content" name="fld_40404800.3" onclick="ElemClick('fld_40404800.3');">
[3]<b style="margin: 20px;">ROOT_PHY_SUSPENDM</b> (def=0x0)    //    PHY suspend,close utmi clock
</li>
<li class="content" name="fld_40404800.4" onclick="ElemClick('fld_40404800.4');">
[4]<b style="margin: 20px;">ROOT_DMA_EN</b> (def=0x0)    //    DMA transfer enabled
</li>
<li class="content" name="fld_40404800.5" onclick="ElemClick('fld_40404800.5');">
[5]<b style="margin: 20px;">ROOT_SOF_EN</b> (def=0x0)    //    sof packet sending function enabled
</li>
<li class="content" name="fld_40404800.6" onclick="ElemClick('fld_40404800.6');">
[6]<b style="margin: 20px;">ROOT_FORCE_FS</b> (def=0x0)    //    forced full speed FS
</li>
<li class="content" name="fld_40404800.7" onclick="ElemClick('fld_40404800.7');">
[7]<b style="margin: 20px;">ROOT_LPM_EN</b> (def=0x0)    //    LPM enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40404802"><details ontoggle="ElemCh('reg_40404802');"><summary>0x40404802<b style="margin: 20px;">R8_UH_INT_EN</b>//   USB host interrupt enable register</summary>
<ul>
<li class="content" name="fld_40404802.2" onclick="ElemClick('fld_40404802.2');">
[2]<b style="margin: 20px;">WKUP_ACT_IE</b> (def=0x0)    //    Wakeup interrupt enabled
</li>
<li class="content" name="fld_40404802.3" onclick="ElemClick('fld_40404802.3');">
[3]<b style="margin: 20px;">RESUME_ACT_IE</b> (def=0x0)    //    bus recovery interrupt was enabled
</li>
<li class="content" name="fld_40404802.4" onclick="ElemClick('fld_40404802.4');">
[4]<b style="margin: 20px;">USB_ACT_IE</b> (def=0x0)    //    USB transfer end interrupt enabled
</li>
<li class="content" name="fld_40404802.5" onclick="ElemClick('fld_40404802.5');">
[5]<b style="margin: 20px;">SOF_ACT_IE</b> (def=0x0)    //    sof packet sending interruption is enabled
</li>
<li class="content" name="fld_40404802.6" onclick="ElemClick('fld_40404802.6');">
[6]<b style="margin: 20px;">TX_HALT_IE</b> (def=0x0)    //    send pause interrupt enable
</li>
<li class="content" name="fld_40404802.7" onclick="ElemClick('fld_40404802.7');">
[7]<b style="margin: 20px;">FIFO_OV_IE</b> (def=0x0)    //    FIFO overflow interrupt enable
</li>
</ul>
</details></li>
<li class="content" name="reg_40404803"><details ontoggle="ElemCh('reg_40404803');"><summary>0x40404803<b style="margin: 20px;">R8_UH_DEV_ADDR</b>//   USB host device address register</summary>
<ul>
<li class="content" name="fld_40404803.0" onclick="ElemClick('fld_40404803.0');">
[0:7]<b style="margin: 20px;">DEV_ADDR</b> (def=0x0)    //    device address
</li>
</ul>
</details></li>
<li class="content" name="reg_40404804"><details ontoggle="ElemCh('reg_40404804');"><summary>0x40404804<b style="margin: 20px;">R32_UH_CONTROL</b>//   USB host control register</summary>
<ul>
<li class="content" name="fld_40404804.23" onclick="ElemClick('fld_40404804.23');">
[23]<b style="margin: 20px;">RX_NO_RES</b> (def=0x0)    //    IN-DATA no answer,used for synchronous transfer or high-speed SPLIT packets
</li>
<li class="content" name="fld_40404804.22" onclick="ElemClick('fld_40404804.22');">
[22]<b style="margin: 20px;">TX_NO_RES</b> (def=0x0)    //    OUT or SETUP DATA no reply is extended and is used for synchronous transmission or hign-spe
</li>
<li class="content" name="fld_40404804.21" onclick="ElemClick('fld_40404804.21');">
[21]<b style="margin: 20px;">RX_NO_DATA</b> (def=0x0)    //    DATA packets are not expected after IN token packets and are used for high-speed SP
</li>
<li class="content" name="fld_40404804.20" onclick="ElemClick('fld_40404804.20');">
[20]<b style="margin: 20px;">TX_NO_DATA</b> (def=0x0)    //    OUT or SETUP token packet packets are followed by no data packets for hign-speed SPLIT pack
</li>
<li class="content" name="fld_40404804.19" onclick="ElemClick('fld_40404804.19');">
[19]<b style="margin: 20px;">DOWN_LOWSPD</b> (def=0x0)    //    this bit is enabled when the port is operating at full speed and needs to send low speed pa
</li>
<li class="content" name="fld_40404804.18" onclick="ElemClick('fld_40404804.18');">
[18]<b style="margin: 20px;">SPLIT_VALID</b> (def=0x0)    //    valid to send SPLIT packet
</li>
<li class="content" name="fld_40404804.17" onclick="ElemClick('fld_40404804.17');">
[17]<b style="margin: 20px;">LPM_VALID</b> (def=0x0)    //    valid to send LMP packet
</li>
<li class="content" name="fld_40404804.16" onclick="ElemClick('fld_40404804.16');">
[16]<b style="margin: 20px;">HOST_ACTION</b> (def=0x0)    //    host enables the transaction
</li>
<li class="content" name="fld_40404804.10" onclick="ElemClick('fld_40404804.10');">
[10]<b style="margin: 20px;">BUF_MODE</b> (def=0x0)    //    DATA cache control bit
</li>
<li class="content" name="fld_40404804.8" onclick="ElemClick('fld_40404804.8');">
[8:9]<b style="margin: 20px;">TOG_MASK</b> (def=0x0)    //    send data PID
</li>
<li class="content" name="fld_40404804.4" onclick="ElemClick('fld_40404804.4');">
[4:7]<b style="margin: 20px;">ENDP_MASK</b> (def=0x0)    //    transaction token packet endpoint number
</li>
<li class="content" name="fld_40404804.0" onclick="ElemClick('fld_40404804.0');">
[0:3]<b style="margin: 20px;">PID_MASK</b> (def=0x0)    //    transaction token packet PID
</li>
</ul>
</details></li>
<li class="content" name="reg_40404808"><details ontoggle="ElemCh('reg_40404808');"><summary>0x40404808<b style="margin: 20px;">R8_UH_INT_FLAG</b>//   USB HOST interrupt flag register</summary>
<ul>
<li class="content" name="fld_40404808.2" onclick="ElemClick('fld_40404808.2');">
[2]<b style="margin: 20px;">RB_WKUP_IF</b> (def=0x0)    //    Wakeup interrupt flag
</li>
<li class="content" name="fld_40404808.3" onclick="ElemClick('fld_40404808.3');">
[3]<b style="margin: 20px;">RB_RESUME_ACT_IF</b> (def=0x0)    //    bus recovery interrupt flag
</li>
<li class="content" name="fld_40404808.4" onclick="ElemClick('fld_40404808.4');">
[4]<b style="margin: 20px;">RB_USB_ACT_IF</b> (def=0x0)    //    USB transaction transfer completion interrupt flag
</li>
<li class="content" name="fld_40404808.5" onclick="ElemClick('fld_40404808.5');">
[5]<b style="margin: 20px;">RB_SOF_ACT_IF</b> (def=0x0)    //    sof packet delivert completion interrupt flag
</li>
<li class="content" name="fld_40404808.6" onclick="ElemClick('fld_40404808.6');">
[6]<b style="margin: 20px;">RB_TX_HALT_IF</b> (def=0x0)    //    send pause interrupt flag
</li>
<li class="content" name="fld_40404808.7" onclick="ElemClick('fld_40404808.7');">
[7]<b style="margin: 20px;">RB_FIFO_OV_IF</b> (def=0x0)    //    FIFO overflow interrupt flag
</li>
</ul>
</details></li>
<li class="content" name="reg_40404809"><details ontoggle="ElemCh('reg_40404809');"><summary>0x40404809<b style="margin: 20px;">R8_UH_INT_ST</b>//   USB host interrupt status</summary>
<ul>
<li class="content" name="fld_40404809.0" onclick="ElemClick('fld_40404809.0');">
[0:3]<b style="margin: 20px;">THIS_PID_MASK</b> (def=0x0)    //    received PID
</li>
<li class="content" name="fld_40404809.4" onclick="ElemClick('fld_40404809.4');">
[4]<b style="margin: 20px;">PORT_RX_RESUME</b> (def=0x0)    //    A bit of indicates that the port received a wakeup signal
</li>
</ul>
</details></li>
<li class="content" name="reg_4040480A"><details ontoggle="ElemCh('reg_4040480A');"><summary>0x4040480A<b style="margin: 20px;">R8_UH_MIS_ST</b>//   USB host miscellaneous status</summary>
<ul>
<li class="content" name="fld_4040480A.0" onclick="ElemClick('fld_4040480A.0');">
[0]<b style="margin: 20px;">RB_SOF_FREE</b> (def=0x0)    //    port enabled state
</li>
<li class="content" name="fld_4040480A.1" onclick="ElemClick('fld_4040480A.1');">
[1]<b style="margin: 20px;">RB_SOF_PRE</b> (def=0x0)    //    The state of the USB SOF packet is indicated as follows
</li>
<li class="content" name="fld_4040480A.2" onclick="ElemClick('fld_4040480A.2');">
[2]<b style="margin: 20px;">RB_SOF_ST</b> (def=0x0)    //    USB bus SOF status
</li>
<li class="content" name="fld_4040480A.3" onclick="ElemClick('fld_4040480A.3');">
[3]<b style="margin: 20px;">RB_USB_WAKEUP</b> (def=0x0)    //    USB bus wakes up
</li>
<li class="content" name="fld_4040480A.4" onclick="ElemClick('fld_4040480A.4');">
[4:5]<b style="margin: 20px;">RB_LINESTATE_MASK</b> (def=0x0)    //    USB bus status
</li>
<li class="content" name="fld_4040480A.6" onclick="ElemClick('fld_4040480A.6');">
[6]<b style="margin: 20px;">RB_BUS_J</b> (def=0x0)    //    J on USB bus
</li>
<li class="content" name="fld_4040480A.7" onclick="ElemClick('fld_4040480A.7');">
[7]<b style="margin: 20px;">RB_BUS_SE0</b> (def=0x0)    //    SE0 on USB bus
</li>
</ul>
</details></li>
<li class="content" name="reg_4040480C"><details ontoggle="ElemCh('reg_4040480C');"><summary>0x4040480C<b style="margin: 20px;">R32_UH_LPM</b>//   USB host power management data register</summary>
<ul>
<li class="content" name="fld_4040480C.0" onclick="ElemClick('fld_4040480C.0');">
[0:10]<b style="margin: 20px;">LPM_DATA</b> (def=0x0)    //    power management data
</li>
</ul>
</details></li>
<li class="content" name="reg_40404810"><details ontoggle="ElemCh('reg_40404810');"><summary>0x40404810<b style="margin: 20px;">R32_UH_SPLIT</b>//   USB host SPLIT register</summary>
<ul>
<li class="content" name="fld_40404810.0" onclick="ElemClick('fld_40404810.0');">
[0:18]<b style="margin: 20px;">SPLIT_DATA</b> (def=0x0)    //    SPLIT management data
</li>
</ul>
</details></li>
<li class="content" name="reg_40404814"><details ontoggle="ElemCh('reg_40404814');"><summary>0x40404814<b style="margin: 20px;">R32_UH_FRAME</b>//   USB host frame register</summary>
<ul>
<li class="content" name="fld_40404814.0" onclick="ElemClick('fld_40404814.0');">
[0:10]<b style="margin: 20px;">FRAME_NO</b> (def=0x0)    //    the frame number
</li>
<li class="content" name="fld_40404814.16" onclick="ElemClick('fld_40404814.16');">
[16:18]<b style="margin: 20px;">MICRO_FRAME</b> (def=0x0)    //    microfame number
</li>
<li class="content" name="fld_40404814.24" onclick="ElemClick('fld_40404814.24');">
[24]<b style="margin: 20px;">SOF_CNT_EN</b> (def=0x0)    //    SOF count enabled
</li>
<li class="content" name="fld_40404814.25" onclick="ElemClick('fld_40404814.25');">
[25]<b style="margin: 20px;">SOF_CNT_CLR</b> (def=0x0)    //    the SOF count is cleared
</li>
</ul>
</details></li>
<li class="content" name="reg_40404818"><details ontoggle="ElemCh('reg_40404818');"><summary>0x40404818<b style="margin: 20px;">R32_UH_TX_LEN</b>//   USB host send length register</summary>
<ul>
<li class="content" name="fld_40404818.0" onclick="ElemClick('fld_40404818.0');">
[0:10]<b style="margin: 20px;">TX_LEN</b> (def=0x0)    //    send data length
</li>
</ul>
</details></li>
<li class="content" name="reg_4040481C"><details ontoggle="ElemCh('reg_4040481C');"><summary>0x4040481C<b style="margin: 20px;">R32_UH_RX_LEN</b>//   USB host receive length register</summary>
<ul>
<li class="content" name="fld_4040481C.0" onclick="ElemClick('fld_4040481C.0');">
[0:10]<b style="margin: 20px;">RX_LEN</b> (def=0x0)    //    Received data length
</li>
</ul>
</details></li>
<li class="content" name="reg_40404820"><details ontoggle="ElemCh('reg_40404820');"><summary>0x40404820<b style="margin: 20px;">R32_UH_RX_MAX_LEN</b>//   USB host receives the maximum length register</summary>
<ul>
<li class="content" name="fld_40404820.0" onclick="ElemClick('fld_40404820.0');">
[0:10]<b style="margin: 20px;">UH_RX_MAX_LEN</b> (def=0x0)    //    receives the maximum length
</li>
</ul>
</details></li>
<li class="content" name="reg_40404824"><details ontoggle="ElemCh('reg_40404824');"><summary>0x40404824<b style="margin: 20px;">R32_UH_RX_DMA</b>//   DMA receive address register</summary>
<ul>
<li class="content" name="fld_40404824.0" onclick="ElemClick('fld_40404824.0');">
[0:16]<b style="margin: 20px;">R16_UH_RX_DMA</b> (def=0x0)    //    Received address
</li>
</ul>
</details></li>
<li class="content" name="reg_40404828"><details ontoggle="ElemCh('reg_40404828');"><summary>0x40404828<b style="margin: 20px;">R32_UH_TX_DMA</b>//   DMA send address register</summary>
<ul>
<li class="content" name="fld_40404828.0" onclick="ElemClick('fld_40404828.0');">
[0:16]<b style="margin: 20px;">R16_UH_TX_DMA</b> (def=0x0)    //    Send address
</li>
</ul>
</details></li>
<li class="content" name="reg_4040482C"><details ontoggle="ElemCh('reg_4040482C');"><summary>0x4040482C<b style="margin: 20px;">PORT_CTRL</b>//   USB host port control register</summary>
<ul>
<li class="content" name="fld_4040482C.16" onclick="ElemClick('fld_4040482C.16');">
[16]<b style="margin: 20px;">BUS_RST_LONG</b> (def=0x0)    //    BUS reset time selection
</li>
<li class="content" name="fld_4040482C.12" onclick="ElemClick('fld_4040482C.12');">
[12:15]<b style="margin: 20px;">PORT_SLEEP_BESL</b> (def=0x0)    //    wake-up time control
</li>
<li class="content" name="fld_4040482C.8" onclick="ElemClick('fld_4040482C.8');">
[8]<b style="margin: 20px;">CLR_PORT_SLEEP</b> (def=0x0)    //    the PORT exits the sleep state (LPM)
</li>
<li class="content" name="fld_4040482C.5" onclick="ElemClick('fld_4040482C.5');">
[5]<b style="margin: 20px;">CLR_PORT_CONNECT</b> (def=0x0)    //    bring the PORT into the port state
</li>
<li class="content" name="fld_4040482C.4" onclick="ElemClick('fld_4040482C.4');">
[4]<b style="margin: 20px;">CLR_PORT_EN</b> (def=0x0)    //    PORT exits the enabled state and enters the DISABLED state
</li>
<li class="content" name="fld_4040482C.3" onclick="ElemClick('fld_4040482C.3');">
[3]<b style="margin: 20px;">SET_PORT_SLEEP</b> (def=0x0)    //    the PORT goes to sleep(LPM)
</li>
<li class="content" name="fld_4040482C.2" onclick="ElemClick('fld_4040482C.2');">
[2]<b style="margin: 20px;">CLR_PORT_SUSP</b> (def=0x0)    //    the PORT exits the suspended state
</li>
<li class="content" name="fld_4040482C.1" onclick="ElemClick('fld_4040482C.1');">
[1]<b style="margin: 20px;">SET_PORT_SUSP</b> (def=0x0)    //    the PORT is in a suspended state
</li>
<li class="content" name="fld_4040482C.0" onclick="ElemClick('fld_4040482C.0');">
[0]<b style="margin: 20px;">SET_PORT_RESET</b> (def=0x0)    //    PORT send reset
</li>
</ul>
</details></li>
<li class="content" name="reg_40404830"><details ontoggle="ElemCh('reg_40404830');"><summary>0x40404830<b style="margin: 20px;">PORT_CFG</b>//   USB host port Configuration register</summary>
<ul>
<li class="content" name="fld_40404830.7" onclick="ElemClick('fld_40404830.7');">
[7]<b style="margin: 20px;">PORT_RPD</b> (def=0x0)    //    the 15k resistance drop-down function is enable in host mode
</li>
<li class="content" name="fld_40404830.0" onclick="ElemClick('fld_40404830.0');">
[0]<b style="margin: 20px;">HOST_MODE</b> (def=0x0)    //    USB port mode selection
</li>
</ul>
</details></li>
<li class="content" name="reg_40404832"><details ontoggle="ElemCh('reg_40404832');"><summary>0x40404832<b style="margin: 20px;">PORT_INT_EN</b>//   USB host port interrupt enable register</summary>
<ul>
<li class="content" name="fld_40404832.5" onclick="ElemClick('fld_40404832.5');">
[5]<b style="margin: 20px;">PORT_SLP_IE</b> (def=0x0)    //    port sleep state change interrupt enabled
</li>
<li class="content" name="fld_40404832.4" onclick="ElemClick('fld_40404832.4');">
[4]<b style="margin: 20px;">PORT_RESET_IE</b> (def=0x0)    //    port reset state change interrupt enabled
</li>
<li class="content" name="fld_40404832.2" onclick="ElemClick('fld_40404832.2');">
[2]<b style="margin: 20px;">PORT_SUSP_IE</b> (def=0x0)    //    port pause state change interrupt enabled
</li>
<li class="content" name="fld_40404832.1" onclick="ElemClick('fld_40404832.1');">
[1]<b style="margin: 20px;">PORT_EN_IE</b> (def=0x0)    //    port enable state change interrupt enabled
</li>
<li class="content" name="fld_40404832.0" onclick="ElemClick('fld_40404832.0');">
[0]<b style="margin: 20px;">PORT_CONNECT_IE</b> (def=0x0)    //    port connection state change interrupt enabled
</li>
</ul>
</details></li>
<li class="content" name="reg_40404833"><details ontoggle="ElemCh('reg_40404833');"><summary>0x40404833<b style="margin: 20px;">PORT_TEST_CT</b>//   USB host port test mode register</summary>
<ul>
<li class="content" name="fld_40404833.2" onclick="ElemClick('fld_40404833.2');">
[2]<b style="margin: 20px;">TEST_FORCE_EN</b> (def=0x0)    //    test mode was enabled
</li>
<li class="content" name="fld_40404833.1" onclick="ElemClick('fld_40404833.1');">
[1]<b style="margin: 20px;">TEST_K</b> (def=0x0)    //    test output K
</li>
<li class="content" name="fld_40404833.0" onclick="ElemClick('fld_40404833.0');">
[0]<b style="margin: 20px;">TEST_J</b> (def=0x0)    //    test output J
</li>
</ul>
</details></li>
<li class="content" name="reg_40404834"><details ontoggle="ElemCh('reg_40404834');"><summary>0x40404834<b style="margin: 20px;">PORT_STATUS</b>//   USB host port status register</summary>
<ul>
<li class="content" name="fld_40404834.11" onclick="ElemClick('fld_40404834.11');">
[11]<b style="margin: 20px;">PORT_TEST</b> (def=0x0)    //    whether the port is in test mode
</li>
<li class="content" name="fld_40404834.10" onclick="ElemClick('fld_40404834.10');">
[10]<b style="margin: 20px;">PORT_HIGH_SPD</b> (def=0x0)    //    whether the port connection speed is hign
</li>
<li class="content" name="fld_40404834.9" onclick="ElemClick('fld_40404834.9');">
[9]<b style="margin: 20px;">PORT_LOW_SPD</b> (def=0x0)    //    whether the port connection speed is low
</li>
<li class="content" name="fld_40404834.5" onclick="ElemClick('fld_40404834.5');">
[5]<b style="margin: 20px;">PORT_SLP</b> (def=0x0)    //    port sleep
</li>
<li class="content" name="fld_40404834.4" onclick="ElemClick('fld_40404834.4');">
[4]<b style="margin: 20px;">PORT_RESTTING</b> (def=0x1)    //    port reset status
</li>
<li class="content" name="fld_40404834.2" onclick="ElemClick('fld_40404834.2');">
[2]<b style="margin: 20px;">PORT_SUSP</b> (def=0x0)    //    port pause state
</li>
<li class="content" name="fld_40404834.1" onclick="ElemClick('fld_40404834.1');">
[1]<b style="margin: 20px;">PORT_EN</b> (def=0x0)    //    port enabled
</li>
<li class="content" name="fld_40404834.0" onclick="ElemClick('fld_40404834.0');">
[0]<b style="margin: 20px;">PORT_C0NNECT</b> (def=0x0)    //    port connection state
</li>
</ul>
</details></li>
<li class="content" name="reg_4040483C"><details ontoggle="ElemCh('reg_4040483C');"><summary>0x4040483C<b style="margin: 20px;">ROOT_BC_CTRL</b>//   USB host BC charging control register</summary>
<ul>
<li class="content" name="fld_4040483C.10" onclick="ElemClick('fld_4040483C.10');">
[10]<b style="margin: 20px;">UDM_VSRC_ACT</b> (def=0x0)    //    In automatic mode, UDP outputs VBC_SRC ,otherwise it is controlled by UDM_BC_CMPE
</li>
<li class="content" name="fld_4040483C.9" onclick="ElemClick('fld_4040483C.9');">
[9]<b style="margin: 20px;">UDM_BC_VSRC</b> (def=0x0)    //    UDM pin BC protocol source voltage enabled
</li>
<li class="content" name="fld_4040483C.8" onclick="ElemClick('fld_4040483C.8');">
[8]<b style="margin: 20px;">UDP_BC_VSRC</b> (def=0x0)    //    UDP pin BC protocol source voltage enabled
</li>
<li class="content" name="fld_4040483C.6" onclick="ElemClick('fld_4040483C.6');">
[6]<b style="margin: 20px;">BC_AUTO_MODE</b> (def=0x0)    //    Automatic mode enables
</li>
<li class="content" name="fld_4040483C.5" onclick="ElemClick('fld_4040483C.5');">
[5]<b style="margin: 20px;">UDM_BC_CMPE</b> (def=0x0)    //    UDM pin BC protocol comparator enables
</li>
<li class="content" name="fld_4040483C.4" onclick="ElemClick('fld_4040483C.4');">
[4]<b style="margin: 20px;">UDP_BC_CMPE</b> (def=0x0)    //    UDP pin BC protocol comparator enables
</li>
<li class="content" name="fld_4040483C.1" onclick="ElemClick('fld_4040483C.1');">
[1]<b style="margin: 20px;">UDM_BC_CMPO</b> (def=0x0)    //    UDM pin BC protocol comparator status
</li>
<li class="content" name="fld_4040483C.0" onclick="ElemClick('fld_4040483C.0');">
[0]<b style="margin: 20px;">UDP_BC_CMPO</b> (def=0x0)    //    UDP pin BC protocol comparator status
</li>
</ul>
</details></li>
</ul>
</details></li>
<li class="content" name="per_40405000"><details ontoggle="ElemCh('per_40405000');"><summary>0x40405000<b style="margin: 20px;">USBHS_HSI</b>// USBHS HSI calibration register</summary>
<ul>
<li class="content" name="reg_40405028"><details ontoggle="ElemCh('reg_40405028');"><summary>0x40405028<b style="margin: 20px;">HSI_CAL_CTRL</b>//   HSI clock calibration control register</summary>
<ul>
<li class="content" name="fld_40405028.0" onclick="ElemClick('fld_40405028.0');">
[0]<b style="margin: 20px;">CAL_RST</b> (def=0x1)    //    the calibration module is globally reset
</li>
<li class="content" name="fld_40405028.1" onclick="ElemClick('fld_40405028.1');">
[1]<b style="margin: 20px;">CAL_EN</b> (def=0x0)    //    alignment enabled
</li>
<li class="content" name="fld_40405028.2" onclick="ElemClick('fld_40405028.2');">
[2]<b style="margin: 20px;">SFT_RST</b> (def=0x1)    //    exti fine calibration mode and receive that BUS_RESET should be set
</li>
<li class="content" name="fld_40405028.3" onclick="ElemClick('fld_40405028.3');">
[3]<b style="margin: 20px;">SOF_FREE</b> (def=0x0)    //    the uplink interface enters the enable mode
</li>
<li class="content" name="fld_40405028.28" onclick="ElemClick('fld_40405028.28');">
[28]<b style="margin: 20px;">CLK_SEL</b> (def=0x0)    //    clock selection
</li>
</ul>
</details></li>
</ul>
</details></li>
</ul>
</div>

<div id="col-2">
<form style="position:fixed; top:0px; left:50%" onsubmit="event.preventDefault();">
  <input type="file" id="LoadFile" accept=".html" onchange="LoadFromFile();"/>
  <input id="url_open" placeholder="url" required="" value="">
  <button onclick="LoadHtml();">Load</button>
</form>
<H1>CMP</H1>
<ul>
</ul>

</div>


  </body>
</html>
