#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Mar 23 14:30:23 2018
# Process ID: 5764
# Current directory: C:/Users/Sony/Desktop/vga_ps2/vga_ps2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4960 C:\Users\Sony\Desktop\vga_ps2\vga_ps2\vga_ps2.xpr
# Log file: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vivado.log
# Journal file: C:/Users/Sony/Desktop/vga_ps2/vga_ps2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:32 . Memory (MB): peak = 718.121 ; gain = 72.844
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2458] undeclared symbol clk100MHz_clk_wiz_0_en_clk, assumed default net type wire [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:212]
INFO: [VRFC 10-2458] undeclared symbol clk40MHz_clk_wiz_0_en_clk, assumed default net type wire [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v:224]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_background.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_background
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_rect.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module draw_rect
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sony/Desktop/vga_ps2/vga_ps2/tiff_writer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tiff_writer
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_example
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_timing
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sony/Desktop/vga_ps2/vga_ps2/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj testbench_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MouseCtl
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseDisplay.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity MouseDisplay
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Sony/Desktop/vga_ps2/vga_ps2/Ps2Interface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Ps2Interface
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 733.090 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '10' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 1897680fe9d249f7b55d89a07238b240 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port red_out [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:193]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package unisim.vcomponents
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.BUFGCE_default
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.ODDR
Compiling module xil_defaultlib.vga_timing
Compiling module xil_defaultlib.draw_background
Compiling module xil_defaultlib.draw_rect(rect_width=60,rect_len...
Compiling architecture behavioral of entity xil_defaultlib.Ps2Interface [ps2interface_default]
Compiling architecture behavioral of entity xil_defaultlib.MouseCtl [mousectl_default]
Compiling architecture behavioral of entity xil_defaultlib.MouseDisplay [mousedisplay_default]
Compiling module xil_defaultlib.vga_example
Compiling module xil_defaultlib.tiff_writer
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Mar 23 14:33:31 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 733.090 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
If simulation ends before the testbench
completes, use the menu option to run all.
Prepare to wait a long time...
xsim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 757.914 ; gain = 24.824
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:13 ; elapsed = 00:00:39 . Memory (MB): peak = 757.914 ; gain = 31.723
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: vga_example
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 869.426 ; gain = 107.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:37]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:37]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/.Xil/Vivado-5764-Sony-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/.Xil/Vivado-5764-Sony-PC/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'clk_wiz_0' requires 4 connections, but only 3 given [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:40]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (2#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_timing.v:14]
	Parameter VCOUNT_MIN bound to: 0 - type: integer 
	Parameter VCOUNT_MAX bound to: 627 - type: integer 
	Parameter HCOUNT_MIN bound to: 0 - type: integer 
	Parameter HCOUNT_MAX bound to: 1055 - type: integer 
	Parameter VSYNC_ON bound to: 601 - type: integer 
	Parameter VSYNC_OFF bound to: 605 - type: integer 
	Parameter HSYNC_ON bound to: 840 - type: integer 
	Parameter HSYNC_OFF bound to: 968 - type: integer 
	Parameter VBLNK_ON bound to: 600 - type: integer 
	Parameter HBLNK_ON bound to: 800 - type: integer 
WARNING: [Synth 8-290] fork/join block will be implemented as sequential block [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_timing.v:45]
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (3#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_timing.v:14]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (4#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_background.v:23]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_rect.v:3]
	Parameter rect_width bound to: 60 - type: integer 
	Parameter rect_length bound to: 90 - type: integer 
	Parameter rect_colour bound to: 315 - type: integer 
	Parameter x_pos bound to: 0 - type: integer 
	Parameter y_pos bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (5#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_rect.v:3]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:207]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/Sony/Desktop/vga_ps2/vga_ps2/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (6#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:520]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (7#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:207]
WARNING: [Synth 8-350] instance 'MouseCtl' of module 'MouseCtl' requires 16 connections, but only 5 given [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseDisplay.vhd:140]
WARNING: [Synth 8-614] signal 'ypos' is read in the process but is not in the sensitivity list [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseDisplay.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (8#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseDisplay.vhd:140]
WARNING: [Synth 8-689] width (12) of port connection 'red_out' does not match port width (4) of module 'MouseDisplay' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:206]
WARNING: [Synth 8-689] width (12) of port connection 'green_out' does not match port width (4) of module 'MouseDisplay' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:207]
WARNING: [Synth 8-689] width (12) of port connection 'blue_out' does not match port width (4) of module 'MouseDisplay' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:208]
WARNING: [Synth 8-350] instance 'MouseDisplay' of module 'MouseDisplay' requires 21 connections, but only 16 given [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:193]
INFO: [Synth 8-256] done synthesizing module 'vga_example' (9#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:13]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[11]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[10]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[9]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[8]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[7]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[6]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[5]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[4]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[3]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[2]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[1]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[0]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[11]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[10]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[9]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[8]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[7]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[6]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[5]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[4]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[3]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[2]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[1]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 918.137 ; gain = 156.250
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:rst to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[11] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[10] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[9] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[8] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[7] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[6] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[5] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[4] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[3] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[2] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[1] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[0] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:setx to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:sety to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:setmax_x to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:setmax_y to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseDisplay:pixel_clk to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:193]
WARNING: [Synth 8-3295] tying undriven pin MouseDisplay:blank to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:193]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 918.137 ; gain = 156.250
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.xdc]
Finished Parsing XDC File [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.xdc]
Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz_0/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1245.000 ; gain = 483.113
32 Infos, 55 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:51 ; elapsed = 00:00:52 . Memory (MB): peak = 1245.000 ; gain = 485.109
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run: Time (s): cpu = 00:03:31 ; elapsed = 00:24:01 . Memory (MB): peak = 1267.641 ; gain = 14.066
INFO: [Common 17-344] 'run' was cancelled
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1272.727 ; gain = 0.516
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:37]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:37]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/.Xil/Vivado-5764-Sony-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/.Xil/Vivado-5764-Sony-PC/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'clk_wiz_0' requires 4 connections, but only 3 given [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:40]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (2#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_timing.v:14]
	Parameter VCOUNT_MIN bound to: 0 - type: integer 
	Parameter VCOUNT_MAX bound to: 627 - type: integer 
	Parameter HCOUNT_MIN bound to: 0 - type: integer 
	Parameter HCOUNT_MAX bound to: 1055 - type: integer 
	Parameter VSYNC_ON bound to: 601 - type: integer 
	Parameter VSYNC_OFF bound to: 605 - type: integer 
	Parameter HSYNC_ON bound to: 840 - type: integer 
	Parameter HSYNC_OFF bound to: 968 - type: integer 
	Parameter VBLNK_ON bound to: 600 - type: integer 
	Parameter HBLNK_ON bound to: 800 - type: integer 
WARNING: [Synth 8-290] fork/join block will be implemented as sequential block [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_timing.v:45]
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (3#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_timing.v:14]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (4#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_background.v:23]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_rect.v:3]
	Parameter rect_width bound to: 60 - type: integer 
	Parameter rect_length bound to: 90 - type: integer 
	Parameter rect_colour bound to: 315 - type: integer 
	Parameter x_pos bound to: 0 - type: integer 
	Parameter y_pos bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (5#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_rect.v:3]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:207]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/Sony/Desktop/vga_ps2/vga_ps2/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (6#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:520]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (7#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:207]
WARNING: [Synth 8-350] instance 'MouseCtl' of module 'MouseCtl' requires 16 connections, but only 5 given [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseDisplay.vhd:140]
WARNING: [Synth 8-614] signal 'ypos' is read in the process but is not in the sensitivity list [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseDisplay.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (8#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseDisplay.vhd:140]
WARNING: [Synth 8-350] instance 'MouseDisplay' of module 'MouseDisplay' requires 21 connections, but only 16 given [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:195]
INFO: [Synth 8-256] done synthesizing module 'vga_example' (9#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:13]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[11]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[10]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[9]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[8]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[7]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[6]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[5]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[4]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[3]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[2]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[1]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[0]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[11]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[10]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[9]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[8]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[7]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[6]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[5]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[4]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[3]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[2]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[1]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1322.152 ; gain = 49.941
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:rst to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[11] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[10] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[9] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[8] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[7] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[6] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[5] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[4] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[3] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[2] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[1] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[0] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:setx to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:sety to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:setmax_x to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:setmax_y to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseDisplay:pixel_clk to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:195]
WARNING: [Synth 8-3295] tying undriven pin MouseDisplay:blank to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:195]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1322.152 ; gain = 49.941
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.xdc]
Finished Parsing XDC File [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.xdc]
Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz_0/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:28 . Memory (MB): peak = 1338.215 ; gain = 69.461
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/synth_1

launch_runs synth_1
[Fri Mar 23 15:01:58 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/synth_1/runme.log
launch_runs impl_1
[Fri Mar 23 15:04:52 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 23 15:09:05 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/impl_1/runme.log
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 1338.215 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:37]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:37]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/.Xil/Vivado-5764-Sony-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/.Xil/Vivado-5764-Sony-PC/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'clk_wiz_0' requires 4 connections, but only 3 given [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:40]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (2#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_timing.v:14]
	Parameter VCOUNT_MIN bound to: 0 - type: integer 
	Parameter VCOUNT_MAX bound to: 627 - type: integer 
	Parameter HCOUNT_MIN bound to: 0 - type: integer 
	Parameter HCOUNT_MAX bound to: 1055 - type: integer 
	Parameter VSYNC_ON bound to: 601 - type: integer 
	Parameter VSYNC_OFF bound to: 605 - type: integer 
	Parameter HSYNC_ON bound to: 840 - type: integer 
	Parameter HSYNC_OFF bound to: 968 - type: integer 
	Parameter VBLNK_ON bound to: 600 - type: integer 
	Parameter HBLNK_ON bound to: 800 - type: integer 
WARNING: [Synth 8-290] fork/join block will be implemented as sequential block [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_timing.v:45]
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (3#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_timing.v:14]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (4#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_background.v:23]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_rect.v:3]
	Parameter rect_width bound to: 60 - type: integer 
	Parameter rect_length bound to: 90 - type: integer 
	Parameter rect_colour bound to: 315 - type: integer 
	Parameter x_pos bound to: 0 - type: integer 
	Parameter y_pos bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (5#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_rect.v:3]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:207]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/Sony/Desktop/vga_ps2/vga_ps2/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (6#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:520]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (7#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:207]
WARNING: [Synth 8-350] instance 'MouseCtl' of module 'MouseCtl' requires 16 connections, but only 5 given [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseDisplay.vhd:140]
WARNING: [Synth 8-614] signal 'ypos' is read in the process but is not in the sensitivity list [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseDisplay.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (8#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseDisplay.vhd:140]
WARNING: [Synth 8-350] instance 'MouseDisplay' of module 'MouseDisplay' requires 21 connections, but only 17 given [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:195]
INFO: [Synth 8-256] done synthesizing module 'vga_example' (9#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:13]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[11]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[10]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[9]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[8]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[7]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[6]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[5]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[4]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[3]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[2]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[1]
WARNING: [Synth 8-3331] design draw_rect has unconnected port xpos[0]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[11]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[10]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[9]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[8]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[7]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[6]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[5]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[4]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[3]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[2]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[1]
WARNING: [Synth 8-3331] design draw_rect has unconnected port ypos[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1340.828 ; gain = 2.613
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:rst to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[11] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[10] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[9] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[8] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[7] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[6] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[5] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[4] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[3] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[2] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[1] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[0] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:setx to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:sety to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:setmax_x to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:setmax_y to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseDisplay:blank to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:195]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 1340.891 ; gain = 2.676
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.xdc]
Finished Parsing XDC File [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.xdc]
Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz_0/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:35 . Memory (MB): peak = 1361.973 ; gain = 23.758
reset_run impl_1 -prev_step 
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/synth_1

launch_runs synth_1
[Fri Mar 23 15:35:50 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/synth_1/runme.log
launch_runs impl_1
[Fri Mar 23 15:41:08 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 23 15:47:25 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183756592A
open_hw_target: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1866.621 ; gain = 504.648
set_property PROGRAM.FILE {C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 1906.305 ; gain = 32.703
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:37]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:37]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/.Xil/Vivado-5764-Sony-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/.Xil/Vivado-5764-Sony-PC/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'clk_wiz_0' requires 4 connections, but only 3 given [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:40]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (2#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_timing.v:14]
	Parameter VCOUNT_MIN bound to: 0 - type: integer 
	Parameter VCOUNT_MAX bound to: 627 - type: integer 
	Parameter HCOUNT_MIN bound to: 0 - type: integer 
	Parameter HCOUNT_MAX bound to: 1055 - type: integer 
	Parameter VSYNC_ON bound to: 601 - type: integer 
	Parameter VSYNC_OFF bound to: 605 - type: integer 
	Parameter HSYNC_ON bound to: 840 - type: integer 
	Parameter HSYNC_OFF bound to: 968 - type: integer 
	Parameter VBLNK_ON bound to: 600 - type: integer 
	Parameter HBLNK_ON bound to: 800 - type: integer 
WARNING: [Synth 8-290] fork/join block will be implemented as sequential block [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_timing.v:45]
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (3#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_timing.v:14]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (4#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_background.v:23]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_rect.v:3]
	Parameter rect_width bound to: 60 - type: integer 
	Parameter rect_length bound to: 90 - type: integer 
	Parameter rect_colour bound to: 315 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (5#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_rect.v:3]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:207]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/Sony/Desktop/vga_ps2/vga_ps2/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (6#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:520]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (7#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:207]
WARNING: [Synth 8-350] instance 'MouseCtl' of module 'MouseCtl' requires 16 connections, but only 5 given [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseDisplay.vhd:140]
WARNING: [Synth 8-614] signal 'ypos' is read in the process but is not in the sensitivity list [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseDisplay.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (8#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseDisplay.vhd:140]
WARNING: [Synth 8-350] instance 'MouseDisplay' of module 'MouseDisplay' requires 21 connections, but only 17 given [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:195]
INFO: [Synth 8-256] done synthesizing module 'vga_example' (9#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 1952.027 ; gain = 78.426
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:rst to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[11] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[10] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[9] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[8] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[7] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[6] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[5] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[4] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[3] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[2] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[1] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[0] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:setx to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:sety to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:setmax_x to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:setmax_y to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseDisplay:blank to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:195]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 1952.027 ; gain = 78.426
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.xdc]
Finished Parsing XDC File [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.xdc]
Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz_0/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:33 . Memory (MB): peak = 2047.875 ; gain = 178.309
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/synth_1

launch_runs synth_1
[Fri Mar 23 16:08:06 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/synth_1/runme.log
launch_runs impl_1
[Fri Mar 23 16:11:58 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 23 16:18:31 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183756592A
set_property PROGRAM.FILE {C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 2047.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'vga_example' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:13]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:37]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:37]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/.Xil/Vivado-5764-Sony-PC/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/.Xil/Vivado-5764-Sony-PC/realtime/clk_wiz_0_stub.v:5]
WARNING: [Synth 8-350] instance 'clk_wiz_0' of module 'clk_wiz_0' requires 4 connections, but only 3 given [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:40]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (2#1) [C:/Xilinx/Vivado/2017.4/scripts/rt/data/unisim_comp.v:30648]
INFO: [Synth 8-638] synthesizing module 'vga_timing' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_timing.v:14]
	Parameter VCOUNT_MIN bound to: 0 - type: integer 
	Parameter VCOUNT_MAX bound to: 627 - type: integer 
	Parameter HCOUNT_MIN bound to: 0 - type: integer 
	Parameter HCOUNT_MAX bound to: 1055 - type: integer 
	Parameter VSYNC_ON bound to: 601 - type: integer 
	Parameter VSYNC_OFF bound to: 605 - type: integer 
	Parameter HSYNC_ON bound to: 840 - type: integer 
	Parameter HSYNC_OFF bound to: 968 - type: integer 
	Parameter VBLNK_ON bound to: 600 - type: integer 
	Parameter HBLNK_ON bound to: 800 - type: integer 
WARNING: [Synth 8-290] fork/join block will be implemented as sequential block [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_timing.v:45]
INFO: [Synth 8-256] done synthesizing module 'vga_timing' (3#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_timing.v:14]
INFO: [Synth 8-638] synthesizing module 'draw_background' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_background.v:23]
INFO: [Synth 8-256] done synthesizing module 'draw_background' (4#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_background.v:23]
INFO: [Synth 8-638] synthesizing module 'draw_rect' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_rect.v:3]
	Parameter rect_width bound to: 60 - type: integer 
	Parameter rect_length bound to: 90 - type: integer 
	Parameter rect_colour bound to: 315 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'draw_rect' (5#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/draw_rect.v:3]
INFO: [Synth 8-638] synthesizing module 'MouseCtl' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:207]
	Parameter SYSCLK_FREQUENCY_HZ bound to: 100000000 - type: integer 
	Parameter CHECK_PERIOD_MS bound to: 500 - type: integer 
	Parameter TIMEOUT_PERIOD_MS bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'Ps2Interface' declared at 'C:/Users/Sony/Desktop/vga_ps2/vga_ps2/Ps2Interface.vhd:152' bound to instance 'Inst_Ps2Interface' of component 'Ps2Interface' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:369]
INFO: [Synth 8-638] synthesizing module 'Ps2Interface' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/Ps2Interface.vhd:180]
INFO: [Synth 8-256] done synthesizing module 'Ps2Interface' (6#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/Ps2Interface.vhd:180]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element x_inter_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:456]
WARNING: [Synth 8-6014] Unused sequential element inc_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:514]
WARNING: [Synth 8-6014] Unused sequential element y_inter_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:520]
INFO: [Synth 8-256] done synthesizing module 'MouseCtl' (7#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseCtl.vhd:207]
WARNING: [Synth 8-350] instance 'MouseCtl' of module 'MouseCtl' requires 16 connections, but only 5 given [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
INFO: [Synth 8-638] synthesizing module 'MouseDisplay' [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseDisplay.vhd:145]
WARNING: [Synth 8-614] signal 'ypos' is read in the process but is not in the sensitivity list [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseDisplay.vhd:213]
WARNING: [Synth 8-6014] Unused sequential element xpos_nxt_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseDisplay.vhd:252]
WARNING: [Synth 8-6014] Unused sequential element ypos_nxt_reg was removed.  [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseDisplay.vhd:253]
INFO: [Synth 8-256] done synthesizing module 'MouseDisplay' (8#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/MouseDisplay.vhd:145]
WARNING: [Synth 8-350] instance 'MouseDisplay' of module 'MouseDisplay' requires 21 connections, but only 17 given [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:195]
INFO: [Synth 8-256] done synthesizing module 'vga_example' (9#1) [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2047.875 ; gain = 0.000
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:rst to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[11] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[10] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[9] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[8] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[7] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[6] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[5] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[4] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[3] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[2] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[1] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:value[0] to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:setx to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:sety to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:setmax_x to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseCtl:setmax_y to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:178]
WARNING: [Synth 8-3295] tying undriven pin MouseDisplay:blank to constant 0 [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.v:195]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2047.875 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-141] Inserted 1 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/vga_example_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/vga_example_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.xdc]
Finished Parsing XDC File [C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_example.xdc]
Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [c:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_late.xdc] for cell 'clk_wiz_0/inst'
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2062.621 ; gain = 14.746
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/synth_1

launch_runs synth_1
[Fri Mar 23 16:38:29 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/synth_1/runme.log
launch_runs impl_1
[Fri Mar 23 16:41:35 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 23 16:45:13 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/impl_1/runme.log
close_design
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/synth_1

launch_runs synth_1
[Fri Mar 23 16:50:36 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/synth_1/runme.log
launch_runs impl_1
[Fri Mar 23 16:53:39 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 23 16:56:48 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/synth_1

launch_runs synth_1
[Fri Mar 23 16:58:28 2018] Launched synth_1...
Run output will be captured here: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/synth_1/runme.log
launch_runs impl_1
[Fri Mar 23 17:01:00 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream
[Fri Mar 23 17:04:11 2018] Launched impl_1...
Run output will be captured here: C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183756592A
set_property PROGRAM.FILE {C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/Sony/Desktop/vga_ps2/vga_ps2/vga_ps2.runs/impl_1/vga_example.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 2062.621 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Fri Mar 23 17:08:13 2018...
