// Seed: 300993399
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output supply1 id_2
);
  for (id_4 = -1; (id_0); id_4 += id_0) always $unsigned(71);
  ;
  assign module_1.id_0 = 0;
  integer id_5;
  ;
endmodule
module module_1 #(
    parameter id_2 = 32'd54,
    parameter id_6 = 32'd69
) (
    output uwire id_0,
    input wor id_1,
    input wire _id_2,
    input wire id_3[-1 : id_2]
    , id_8,
    input wand id_4,
    input supply0 id_5,
    input uwire _id_6
);
  assign id_8[~id_6] = 1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_0
  );
endmodule
