// Seed: 2067933323
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout supply1 id_1;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  output reg id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  output tri id_2;
  input wire id_1;
  logic id_16 = id_6;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_15
  );
  assign modCall_1.id_1 = 0;
  assign id_2 = -1;
  wire id_17;
  assign id_4 = 1;
  always
    if (-1) begin : LABEL_0
      id_8 = -1;
    end
  wire id_18, id_19;
endmodule
