csi-xmsim - CSI: Command line:
xmsim
    -f /home/eda/2023-IC-Design-Contest/xcelium.d/run.lnx8664.22.03.d/tool_21281/xmsim.args
        +define+P1+USECOLOR
        +access+r
        -INPUT xrun.tcl
        -MESSAGES
        +EMGRLOG xrun.log
        -XLSTIME 1686053572
        -XLKEEP
        -XLMODE ./xcelium.d/run.lnx8664.22.03.d
        -RUNMODE
        -CDSLIB ./xcelium.d/run.lnx8664.22.03.d/cds.lib
        -HDLVAR ./xcelium.d/run.lnx8664.22.03.d/hdl.var
        -XLNAME xrun
        -XLVERSION TOOL:	xrun(64)	22.03-s003
        -XLNAME ./xcelium.d/run.lnx8664.22.03.d/tool_21281
    -CHECK_VERSION TOOL:	xrun(64)	22.03-s003
    -LOG_FD 4
    -LOG_FD_NAME xrun.log
    -cmdnopsim
    -runlock /home/eda/2023-IC-Design-Contest/xcelium.d/run.lnx8664.22.03.d/.xmlib.lock
    -runscratch /home/eda/2023-IC-Design-Contest/xcelium.d/run.lnx8664.22.03.d/tool_21281

csi-xmsim - CSI: *F,INTERR: INTERNAL EXCEPTION
Observed simulation time : 0 FS + 0
-----------------------------------------------------------------
The tool has encountered an unexpected condition and must exit.
Contact Cadence Design Systems customer support about this
problem and provide enough information to help us reproduce it,
including the logfile that contains this error message.
  TOOL:	xmsim(64)	22.03-s003
  HOSTNAME: tool
  OPERATING SYSTEM: Linux 3.10.0-1160.90.1.el7.x86_64 #1 SMP Thu May 4 15:21:22 UTC 2023 x86_64
  MESSAGE: sv_seghandler - trapno -1 addr(0x10)
-----------------------------------------------------------------

csi-xmsim - CSI: Cadence Support Investigation, recording details
User Code in function: <unavailable> offset -65512
User Code in function: <unavailable> offset -65513
User Code in function: <unavailable> offset -65536
User Code in function: <unavailable> offset -65532
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.testfixture:sv (VST)
	File: /home/eda/2023-IC-Design-Contest/tb.sv, line 103, position 14
	Decompile: Error: csi_sighandler received SIGSEGV
	Source  : integer RET_C2Y[pat_number];
	Position:               ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in module worklib.testfixture:sv (VST)
	Decompile: integer
Verilog Syntax Tree: static array type (VST_T_STATIC_ARRAY) in module worklib.testfixture:sv (VST)
	Decompile: Error: csi_sighandler received SIGSEGV
Verilog Syntax Tree: register declaration (VST_D_REG) in module worklib.LASER:v (VST)
	File: /home/eda/2023-IC-Design-Contest/LASER.v, line 31, position 16
	Scope: LASER
	Decompile: reg array [39:0] bufferY
	Source  : reg [3:0] bufferY [39:0];
	Position:                 ^
Verilog Syntax Tree: indexed vector type (VST_T_INDEXED_VEC) in module worklib.LASER:v (VST)
	Scope: LASER
	Decompile: reg
Verilog Syntax Tree: static array type (VST_T_STATIC_ARRAY) in module worklib.LASER:v (VST)
	Scope: LASER
	Decompile: reg array [39:0]
User Code in function: <unavailable> offset -64536
User Code in function: <unavailable> offset -65504
csi-xmsim - CSI: investigation complete took 0.005 secs, send this file to Cadence Support
