// Seed: 3539320993
module module_0 (
    output wor id_0,
    input wire id_1,
    input tri0 id_2,
    output wand id_3,
    output supply0 id_4,
    input uwire id_5,
    output wire id_6,
    input wire id_7,
    output supply0 id_8,
    output tri1 id_9,
    input uwire id_10,
    output tri1 id_11,
    output wire id_12,
    output tri0 id_13,
    input uwire id_14,
    input tri id_15,
    output supply1 id_16,
    input supply1 id_17
);
  wire id_19;
  initial id_3 = id_7 == 1;
  wire id_20;
endmodule
module module_1 (
    output tri1  id_0,
    input  uwire id_1,
    input  tri   id_2
);
  assign id_0 = 1'b0;
  not (id_0, id_1);
  module_0(
      id_0,
      id_1,
      id_1,
      id_0,
      id_0,
      id_1,
      id_0,
      id_2,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_1,
      id_2,
      id_0,
      id_2
  );
endmodule
