
*** Running vivado
    with args -log top_tactico.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_tactico.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script 'C:/Users/carlo/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source top_tactico.tcl -notrace
Command: synth_design -top top_tactico -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 5296 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 700.715 ; gain = 177.293
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_tactico' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/top_tactico_machine.sv:23]
	Parameter PERIODO bound to: 0.001000 - type: float 
	Parameter IN_CONTROL_PMODALS bound to: 11'b00000000100 
INFO: [Synth 8-6157] synthesizing module 'WCLK' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Proyectos/Ejercicio3/vivado_project.runs/synth_1/.Xil/Vivado-17620-Andrey-PC/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'WCLK' (1#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Proyectos/Ejercicio3/vivado_project.runs/synth_1/.Xil/Vivado-17620-Andrey-PC/realtime/WCLK_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'top_pmodALS' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/top_pmodALS.sv:23]
	Parameter PERIODO1S bound to: 1.000000 - type: float 
INFO: [Synth 8-6157] synthesizing module 'module_state_machine_pmodALS' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/module_state_machine_pmod.sv:23]
	Parameter WAIT_PULSO bound to: 2'b00 
	Parameter WAIT_SEND bound to: 2'b01 
	Parameter PMODALS bound to: 2'b10 
	Parameter CTR_WAITP bound to: 3'b000 
	Parameter CTR_ENP bound to: 3'b001 
	Parameter CTR_WAITS bound to: 3'b010 
	Parameter CTR_FINISH bound to: 3'b011 
	Parameter CTR_PMODALS bound to: 3'b100 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/module_state_machine_pmod.sv:79]
WARNING: [Synth 8-87] always_comb on 'next_state_reg' did not result in combinational logic [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/module_state_machine_pmod.sv:85]
INFO: [Synth 8-6155] done synthesizing module 'module_state_machine_pmodALS' (2#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/module_state_machine_pmod.sv:23]
WARNING: [Synth 8-689] width (7) of port connection 'addr_pmod_i' does not match port width (1) of module 'module_state_machine_pmodALS' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/top_pmodALS.sv:57]
INFO: [Synth 8-6157] synthesizing module 'module_control_pmodALS' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/new/module_control_pmodALS.sv:22]
	Parameter CTR_WAITP bound to: 3'b000 
	Parameter CTR_ENP bound to: 3'b001 
	Parameter CTR_WAITS bound to: 3'b010 
	Parameter CTR_FINISH bound to: 3'b011 
	Parameter CTR_PMODALS bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'module_control_pmodALS' (3#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Proyectos/Ejercicio3/vivado_project.srcs/sources_1/new/module_control_pmodALS.sv:22]
WARNING: [Synth 8-689] width (1) of port connection 'send_o' does not match port width (7) of module 'module_control_pmodALS' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/top_pmodALS.sv:68]
INFO: [Synth 8-6157] synthesizing module 'module_clk1s' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/module_clk1s.sv:23]
	Parameter PERIODO bound to: 1.000000 - type: float 
INFO: [Synth 8-6155] done synthesizing module 'module_clk1s' (4#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/module_clk1s.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_pmodALS' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/module_pmodALS.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_pmodALS' (5#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/module_pmodALS.sv:23]
WARNING: [Synth 8-689] width (7) of port connection 'addr_i' does not match port width (1) of module 'module_pmodALS' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/top_pmodALS.sv:84]
WARNING: [Synth 8-689] width (32) of port connection 'dato_ram_i' does not match port width (8) of module 'module_pmodALS' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/top_pmodALS.sv:86]
WARNING: [Synth 8-689] width (32) of port connection 'dato_pmod_o' does not match port width (33) of module 'module_pmodALS' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/top_pmodALS.sv:87]
INFO: [Synth 8-6155] done synthesizing module 'top_pmodALS' (6#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/top_pmodALS.sv:23]
INFO: [Synth 8-6157] synthesizing module 'top_interface_spi' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/top_interface_spi.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_mux_we' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_mux_we.sv:2]
INFO: [Synth 8-6155] done synthesizing module 'module_mux_we' (7#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_mux_we.sv:2]
INFO: [Synth 8-6157] synthesizing module 'top_master_race_spi' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/top_master_race_spi.sv:2]
INFO: [Synth 8-6157] synthesizing module 'module_clk_divider_spi' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_clk_divider_spi.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_clk_divider_spi' (8#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_clk_divider_spi.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_state_machine_spi' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_state_machine_spi.sv:23]
	Parameter WAIT_SEND bound to: 2'b00 
	Parameter LOAD bound to: 2'b01 
	Parameter TRANSMISSION bound to: 2'b10 
	Parameter DOWNLOAD bound to: 2'b11 
	Parameter CTR_SEND bound to: 3'b000 
	Parameter CTR_PRELOAD1 bound to: 3'b001 
	Parameter CTR_LOAD bound to: 3'b010 
	Parameter CTR_TRANSFER bound to: 3'b011 
	Parameter CTR_CHECK bound to: 3'b100 
	Parameter CTR_PRELOAD2 bound to: 3'b101 
	Parameter CTR_DOWN bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'module_state_machine_spi' (9#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_state_machine_spi.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_control_spi' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_control_spi.sv:2]
	Parameter CTR_SEND bound to: 3'b000 
	Parameter CTR_PRELOAD1 bound to: 3'b001 
	Parameter CTR_LOAD bound to: 3'b010 
	Parameter CTR_TRANSFER bound to: 3'b011 
	Parameter CTR_CHECK bound to: 3'b100 
	Parameter CTR_PRELOAD2 bound to: 3'b101 
	Parameter CTR_DOWN bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'module_control_spi' (10#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_control_spi.sv:2]
INFO: [Synth 8-6157] synthesizing module 'module_reg_mosi' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_reg_mosi.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_reg_mosi.sv:49]
INFO: [Synth 8-6155] done synthesizing module 'module_reg_mosi' (11#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_reg_mosi.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_reg_miso' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_reg_miso.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_reg_miso' (12#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_reg_miso.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_master_race_spi' (13#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/top_master_race_spi.sv:2]
INFO: [Synth 8-6157] synthesizing module 'module_reg_control' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_reg_control.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_reg_control' (14#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_reg_control.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_reg_datos' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_reg_datos.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_memoria' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_memoria.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_memoria' (15#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_memoria.sv:23]
WARNING: [Synth 8-689] width (8) of port connection 'rs1_o' does not match port width (32) of module 'module_memoria' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_reg_datos.sv:78]
INFO: [Synth 8-6155] done synthesizing module 'module_reg_datos' (16#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_reg_datos.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_mux_salida' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_mux_salida.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'module_mux_salida' (17#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/module_mux_salida.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_interface_spi' (18#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio2/top_interface_spi.sv:23]
INFO: [Synth 8-6157] synthesizing module 'module_seg7_control' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Compartido/module_seg7_control.sv:23]
	Parameter PERIODO bound to: 0.001000 - type: float 
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Compartido/module_seg7_control.sv:69]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Compartido/module_seg7_control.sv:115]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-226] default block is never used [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Compartido/module_seg7_control.sv:88]
INFO: [Synth 8-6155] done synthesizing module 'module_seg7_control' (19#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Compartido/module_seg7_control.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_tactico' (20#1) [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/top_tactico_machine.sv:23]
WARNING: [Synth 8-3331] design module_reg_datos has unconnected port in1_i[10]
WARNING: [Synth 8-3331] design module_reg_datos has unconnected port in1_i[9]
WARNING: [Synth 8-3331] design module_reg_datos has unconnected port in1_i[8]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used1][5]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used1][4]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used1][3]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used1][2]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used1][1]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used1][0]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[n_rx_end][9]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[n_rx_end][8]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[n_rx_end][7]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used2][2]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used2][1]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[not_used2][0]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[n_tx_end][8]
WARNING: [Synth 8-3331] design module_control_spi has unconnected port cntr_str_i[n_tx_end][7]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[31]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[30]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[29]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[28]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[27]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[26]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[25]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[24]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[23]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[22]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[21]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[20]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[19]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[18]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[17]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[16]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[15]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[14]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[13]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[12]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[11]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[10]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[9]
WARNING: [Synth 8-3331] design top_pmodALS has unconnected port in_datos_i[8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 827.645 ; gain = 304.223
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 827.645 ; gain = 304.223
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 827.645 ; gain = 304.223
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Repo/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK/WCLK_in_context.xdc] for cell 'generate_clock_10Mhz'
Finished Parsing XDC File [c:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Repo/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK/WCLK_in_context.xdc] for cell 'generate_clock_10Mhz'
Parsing XDC File [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Constraints/contraints_spi_pmodALS.xdc]
WARNING: [Vivado 12-508] No pins matched 'generate_clock_10Mhz/clk_10Mhz'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Constraints/contraints_spi_pmodALS.xdc:695]
WARNING: [Vivado 12-627] No clocks matched 'pllclk'. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Constraints/contraints_spi_pmodALS.xdc:696]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Constraints/contraints_spi_pmodALS.xdc:696]
Finished Parsing XDC File [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Constraints/contraints_spi_pmodALS.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Constraints/contraints_spi_pmodALS.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_tactico_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Constraints/contraints_spi_pmodALS.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_tactico_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_tactico_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Proyectos/Ejercicio3/vivado_project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Proyectos/Ejercicio3/vivado_project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1054.832 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.193 . Memory (MB): peak = 1054.832 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1054.832 ; gain = 531.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1054.832 ; gain = 531.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100Mhz_pi. (constraint file  c:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Repo/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK/WCLK_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100Mhz_pi. (constraint file  c:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Repo/lab03spi-g03/Ejercicios/scr/xci/WCLK/WCLK/WCLK_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for generate_clock_10Mhz. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1054.832 ; gain = 531.410
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'module_state_machine_pmodALS'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'module_state_machine_spi'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_next_state_reg' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/module_state_machine_pmod.sv:85]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/module_state_machine_pmod.sv:85]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              WAIT_PULSO |                              001 |                               00
               WAIT_SEND |                              010 |                               01
                 PMODALS |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'module_state_machine_pmodALS'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_next_state_reg' [C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Ejercicio3/module_state_machine_pmod.sv:85]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               WAIT_SEND |                               00 |                               00
                    LOAD |                               01 |                               01
            TRANSMISSION |                               10 |                               10
                DOWNLOAD |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'module_state_machine_spi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 1054.832 ; gain = 531.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |module_memoria__GB0    |           1|     34272|
|2     |module_memoria__GB1    |           1|      8608|
|3     |module_memoria__GB2    |           1|     10755|
|4     |module_memoria__GB3    |           1|     13883|
|5     |module_memoria__GB4    |           1|     21415|
|6     |module_reg_datos__GC0  |           1|        16|
|7     |top_interface_spi__GC0 |           1|      4087|
|8     |top_tactico__GC0       |           1|      1336|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1028  
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 8     
	   3 Input     26 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 3     
	   8 Input      7 Bit        Muxes := 2     
	   6 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   4 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 36    
	   8 Input      1 Bit        Muxes := 14    
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module module_memoria 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1024  
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module module_reg_datos 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module module_mux_we 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module module_clk_divider_spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 3     
Module module_state_machine_spi 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 3     
Module module_control_spi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 2     
	   8 Input      7 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   8 Input      1 Bit        Muxes := 14    
Module module_reg_mosi 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module module_reg_miso 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module module_reg_control 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   3 Input     26 Bit        Muxes := 1     
Module module_mux_salida 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module module_state_machine_pmodALS 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input      3 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 2     
Module module_control_pmodALS 
Detailed RTL Component Info : 
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   6 Input      7 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
Module module_clk1s 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module module_pmodALS 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
Module module_seg7_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[0]' (FDRE) to 'interface_spii_7/registro_control/state_reg[1]'
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[13]' (FDRE) to 'interface_spii_7/registro_control/state_reg[14]'
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[14]' (FDRE) to 'interface_spii_7/registro_control/state_reg[15]'
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[15]' (FDRE) to 'interface_spii_7/registro_control/state_reg[26]'
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[23]' (FDRE) to 'interface_spii_7/registro_control/state_reg[24]'
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[24]' (FDRE) to 'interface_spii_7/registro_control/state_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (interface_spii_7/\registro_control/state_reg[25] )
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[26]' (FDRE) to 'interface_spii_7/registro_control/state_reg[27]'
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[27]' (FDRE) to 'interface_spii_7/registro_control/state_reg[28]'
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[28]' (FDRE) to 'interface_spii_7/registro_control/state_reg[29]'
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[29]' (FDRE) to 'interface_spii_7/registro_control/state_reg[30]'
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[30]' (FDRE) to 'interface_spii_7/registro_control/state_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (interface_spii_7/\registro_control/state_reg[31] )
INFO: [Synth 8-3886] merging instance 'i_0/pmodALS/control_pmodALS/addr_pmod_reg[1]' (FDRE) to 'i_0/pmodALS/control_pmodALS/addr_pmod_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/pmodALS/control_pmodALS/addr_pmod_reg[2]' (FDRE) to 'i_0/pmodALS/control_pmodALS/addr_pmod_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/pmodALS/control_pmodALS/addr_pmod_reg[3]' (FDRE) to 'i_0/pmodALS/control_pmodALS/addr_pmod_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/pmodALS/control_pmodALS/addr_pmod_reg[4]' (FDRE) to 'i_0/pmodALS/control_pmodALS/addr_pmod_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_0/pmodALS/control_pmodALS/addr_pmod_reg[5]' (FDRE) to 'i_0/pmodALS/control_pmodALS/addr_pmod_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\pmodALS/control_pmodALS/addr_pmod_reg[6] )
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[8]' (FDRE) to 'interface_spii_7/registro_control/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[11]' (FDRE) to 'interface_spii_7/registro_control/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[12]' (FDRE) to 'interface_spii_7/registro_control/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[9]' (FDRE) to 'interface_spii_7/registro_control/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[10]' (FDRE) to 'interface_spii_7/registro_control/state_reg[2]'
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[2]' (FDRE) to 'interface_spii_7/registro_control/state_reg[3]'
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[3]' (FDRE) to 'interface_spii_7/registro_control/state_reg[5]'
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[5]' (FDRE) to 'interface_spii_7/registro_control/state_reg[6]'
INFO: [Synth 8-3886] merging instance 'interface_spii_7/registro_control/state_reg[6]' (FDRE) to 'interface_spii_7/registro_control/state_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (interface_spii_7/\registro_control/state_reg[7] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:54 ; elapsed = 00:01:00 . Memory (MB): peak = 1054.832 ; gain = 531.410
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-----------------------+------------+----------+
|      |RTL Partition          |Replication |Instances |
+------+-----------------------+------------+----------+
|1     |module_memoria__GB0    |           1|      1016|
|2     |module_memoria__GB1    |           1|       208|
|3     |module_memoria__GB2    |           1|        51|
|4     |module_memoria__GB3    |           1|       826|
|5     |module_memoria__GB4    |           1|       151|
|6     |module_reg_datos__GC0  |           1|        24|
|7     |top_interface_spi__GC0 |           1|       550|
|8     |top_tactico__GC0       |           1|       318|
+------+-----------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'generate_clock_10Mhz/CLK_10MHZ' to pin 'generate_clock_10Mhz/bbstub_CLK_10MHZ/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:08 . Memory (MB): peak = 1054.832 ; gain = 531.410
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (95984.0/ToG.UNL 589.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:08 . Memory (MB): peak = 1072.336 ; gain = 548.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+----------------+------------+----------+
|      |RTL Partition   |Replication |Instances |
+------+----------------+------------+----------+
|1     |top_tactico_GT0 |           1|      3144|
+------+----------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 1072.336 ; gain = 548.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop interface_spi/registro_control/state_reg[22] is being inverted and renamed to interface_spi/registro_control/state_reg[22]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:12 . Memory (MB): peak = 1072.336 ; gain = 548.914
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:04 ; elapsed = 00:02:12 . Memory (MB): peak = 1072.336 ; gain = 548.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:04 ; elapsed = 00:02:13 . Memory (MB): peak = 1072.336 ; gain = 548.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:04 ; elapsed = 00:02:13 . Memory (MB): peak = 1072.336 ; gain = 548.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 1072.336 ; gain = 548.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 1072.336 ; gain = 548.914
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |WCLK          |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |WCLK   |     1|
|2     |CARRY4 |    41|
|3     |LUT1   |     4|
|4     |LUT2   |   129|
|5     |LUT3   |    34|
|6     |LUT4   |    65|
|7     |LUT5   |   169|
|8     |LUT6   |   308|
|9     |MUXF7  |   136|
|10    |MUXF8  |    64|
|11    |FDRE   |  1257|
|12    |FDSE   |     3|
|13    |LD     |     3|
|14    |IBUF   |     2|
|15    |OBUF   |    19|
+------+-------+------+

Report Instance Areas: 
+------+----------------------+-----------------------------+------+
|      |Instance              |Module                       |Cells |
+------+----------------------+-----------------------------+------+
|1     |top                   |                             |  2236|
|2     |  interface_spi       |top_interface_spi            |  2042|
|3     |    master_race_spi   |top_master_race_spi          |   523|
|4     |      clk_divider_spi |module_clk_divider_spi       |   254|
|5     |      control_spi     |module_control_spi           |   238|
|6     |      reg_miso        |module_reg_miso              |     9|
|7     |      reg_mosi        |module_reg_mosi              |    10|
|8     |      state_machine   |module_state_machine_spi     |    12|
|9     |    memoria_ram       |module_reg_datos             |  1504|
|10    |      memoria_1       |module_memoria               |  1504|
|11    |    registro_control  |module_reg_control           |    15|
|12    |  pmodALS             |top_pmodALS                  |    99|
|13    |    control_pmodALS   |module_control_pmodALS       |    10|
|14    |    machine_pmodALS   |module_state_machine_pmodALS |    14|
|15    |    module_clk1s      |module_clk1s                 |    53|
|16    |    module_pmodALS1   |module_pmodALS               |    22|
|17    |  seg7_control        |module_seg7_control          |    72|
+------+----------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 1072.336 ; gain = 548.914
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 3 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:02:05 . Memory (MB): peak = 1072.336 ; gain = 321.727
Synthesis Optimization Complete : Time (s): cpu = 00:02:05 ; elapsed = 00:02:13 . Memory (MB): peak = 1072.336 ; gain = 548.914
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 244 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1072.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  LD => LDCE: 3 instances

INFO: [Common 17-83] Releasing license: Synthesis
101 Infos, 54 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:10 ; elapsed = 00:02:20 . Memory (MB): peak = 1072.336 ; gain = 781.609
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1072.336 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/carlo/Andrey/TEC/Semestre_II_2022/Taller_Digitales/Laboratorios/Lab3/Respaldo/Ejercicios_v7/Proyectos/Ejercicio3/vivado_project.runs/synth_1/top_tactico.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_tactico_utilization_synth.rpt -pb top_tactico_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Sep 24 15:53:48 2022...
