{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575003694193 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575003694200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 23:01:34 2019 " "Processing started: Thu Nov 28 23:01:34 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575003694200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575003694200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Raiz -c Raiz " "Command: quartus_map --read_settings_files=on --write_settings_files=off Raiz -c Raiz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575003694200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575003694840 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575003694840 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "R1 " "Variable or input pin \"R1\" is defined but never used." {  } { { "Raiz.tdf" "" { Text "C:/Users/israe/Documents/Maestria/Sistemas Digitales/14_Raiz/Raiz.tdf" 9 2 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1575003707832 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "R2 " "Variable or input pin \"R2\" is defined but never used." {  } { { "Raiz.tdf" "" { Text "C:/Users/israe/Documents/Maestria/Sistemas Digitales/14_Raiz/Raiz.tdf" 9 6 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1575003707833 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "R3 " "Variable or input pin \"R3\" is defined but never used." {  } { { "Raiz.tdf" "" { Text "C:/Users/israe/Documents/Maestria/Sistemas Digitales/14_Raiz/Raiz.tdf" 9 9 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1575003707833 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "R4 " "Variable or input pin \"R4\" is defined but never used." {  } { { "Raiz.tdf" "" { Text "C:/Users/israe/Documents/Maestria/Sistemas Digitales/14_Raiz/Raiz.tdf" 9 12 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1575003707833 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "F2 " "Variable or input pin \"F2\" is defined but never used." {  } { { "Raiz.tdf" "" { Text "C:/Users/israe/Documents/Maestria/Sistemas Digitales/14_Raiz/Raiz.tdf" 10 3 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1575003707833 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "F1 " "Variable or input pin \"F1\" is defined but never used." {  } { { "Raiz.tdf" "" { Text "C:/Users/israe/Documents/Maestria/Sistemas Digitales/14_Raiz/Raiz.tdf" 10 3 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1575003707833 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "F0 " "Variable or input pin \"F0\" is defined but never used." {  } { { "Raiz.tdf" "" { Text "C:/Users/israe/Documents/Maestria/Sistemas Digitales/14_Raiz/Raiz.tdf" 10 3 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1575003707833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "raiz.tdf 1 1 " "Found 1 design units, including 1 entities, in source file raiz.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 Raiz " "Found entity 1: Raiz" {  } { { "Raiz.tdf" "" { Text "C:/Users/israe/Documents/Maestria/Sistemas Digitales/14_Raiz/Raiz.tdf" 4 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575003707836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575003707836 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Raiz " "Elaborating entity \"Raiz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1575003707879 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "fin " "Variable or input pin \"fin\" is defined but never used." {  } { { "Raiz.tdf" "" { Text "C:/Users/israe/Documents/Maestria/Sistemas Digitales/14_Raiz/Raiz.tdf" 5 2 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1575003707880 "|Raiz"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "reset " "Variable or input pin \"reset\" is defined but never used." {  } { { "Raiz.tdf" "" { Text "C:/Users/israe/Documents/Maestria/Sistemas Digitales/14_Raiz/Raiz.tdf" 5 7 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1575003707880 "|Raiz"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "clk " "Variable or input pin \"clk\" is defined but never used." {  } { { "Raiz.tdf" "" { Text "C:/Users/israe/Documents/Maestria/Sistemas Digitales/14_Raiz/Raiz.tdf" 5 14 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1575003707880 "|Raiz"}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1575003708515 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1575003708515 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fin " "No output dependent on input pin \"fin\"" {  } { { "Raiz.tdf" "" { Text "C:/Users/israe/Documents/Maestria/Sistemas Digitales/14_Raiz/Raiz.tdf" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575003708597 "|Raiz|fin"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "Raiz.tdf" "" { Text "C:/Users/israe/Documents/Maestria/Sistemas Digitales/14_Raiz/Raiz.tdf" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575003708597 "|Raiz|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Raiz.tdf" "" { Text "C:/Users/israe/Documents/Maestria/Sistemas Digitales/14_Raiz/Raiz.tdf" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1575003708597 "|Raiz|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1575003708597 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1575003708598 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1575003708598 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1575003708598 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4749 " "Peak virtual memory: 4749 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575003708644 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 23:01:48 2019 " "Processing ended: Thu Nov 28 23:01:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575003708644 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575003708644 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:34 " "Total CPU time (on all processors): 00:00:34" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575003708644 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575003708644 ""}
