// Seed: 981115536
module module_0 (
    output tri   id_0,
    output uwire id_1,
    output tri1  id_2
);
  assign id_2 = 1;
  logic id_4;
endmodule
module module_1 #(
    parameter id_6 = 32'd63
) (
    input wand id_0,
    input tri id_1,
    inout uwire id_2,
    output uwire id_3,
    output wor id_4,
    output wor id_5,
    input wire _id_6,
    input wor id_7,
    output supply0 id_8
);
  wire [id_6 : 1  <  -1] id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  wire  id_19;
  logic id_20;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
  assign id_4 = id_10 - id_0 ^ -1'b0;
  assign id_18 = id_0;
endmodule
