INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gahym/EE4301_Labs/lab04/lab04.srcs/sources_1/new/MovingText.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MovingText
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gahym/EE4301_Labs/lab04/lab04.srcs/sources_1/imports/new/clock_divider.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_divider
WARNING: [VRFC 10-9336] redeclaration of ANSI port 'cout' is not allowed [C:/Users/gahym/EE4301_Labs/lab04/lab04.srcs/sources_1/imports/new/clock_divider.v:10]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gahym/EE4301_Labs/lab04/lab04.srcs/sim_1/new/movingtext_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module movingtext_tb
