Drill report for E:/Project/KiCad/16ch_PWM/16ch_PWM.kicad_pcb
Created on 6/1/2017 8:35:37 PM

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'E:16ch_PWM.drl' contains
    plated through holes:
    =============================================================
    T1  0.40mm  0.016"  (19 holes)
    T2  1.00mm  0.039"  (36 holes)

    Total plated holes count 55


Not plated through holes are merged with plated holes
    unplated through holes:
    =============================================================
    T3  3.20mm  0.126"  (2 holes)

    Total unplated holes count 2
