/* Copyright (c) 2018-2019, The Linux Foundation. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include <dt-bindings/clock/mdss-28nm-pll-clk.h>

&soc {
	mdss_mdp: qcom,mdss_mdp@1a00000 {
		compatible = "qcom,mdss_mdp";
		reg = <0x01a00000 0x90000>,
		      <0x01ab0000 0x1040>;
		reg-names = "mdp_phys", "vbif_phys";
		interrupts = <0 72 0>;
		vdd-supply = <&gdsc_mdss>;

		/* Bus Scale Settings */
		qcom,msm-bus,name = "mdss_mdp";
		qcom,msm-bus,num-cases = <3>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
			<22 512 0 0>,
			<22 512 0 6400000>,
			<22 512 0 6400000>;

		/* Fudge factors */
		qcom,mdss-ab-factor = <1 1>;		/* 1 time  */
		qcom,mdss-ib-factor = <1 1>;		/* 1 time  */
		qcom,mdss-clk-factor = <105 100>;	/* 1.05 times */

		qcom,max-mixer-width = <2048>;
		qcom,max-pipe-width = <2048>;

		/* VBIF QoS remapper settings*/
		qcom,mdss-vbif-qos-rt-setting = <1 2 2 2>;
		qcom,mdss-vbif-qos-nrt-setting = <1 1 1 1>;

		qcom,mdss-has-panic-ctrl;
		qcom,mdss-per-pipe-panic-luts = <0x000f>,
						<0x0>,
						<0xfffc>,
						<0x0>;

		qcom,mdss-mdp-reg-offset = <0x00001000>;
		qcom,max-bandwidth-low-kbps = <1800000>;
		qcom,max-bandwidth-high-kbps = <1800000>;
		qcom,max-bandwidth-per-pipe-kbps = <1000000>;

		/* Bandwidth limit settings */
		qcom,max-bw-settings = <1 3100000>,	/* Default */
				       <2 1700000>;	/* Camera */

		qcom,max-clk-rate = <320000000>;
		qcom,mdss-default-ot-rd-limit = <32>;
		qcom,mdss-default-ot-wr-limit = <16>;

		qcom,mdss-pipe-vig-off = <0x00005000>;
		qcom,mdss-pipe-rgb-off = <0x00015000 0x00017000>;
		qcom,mdss-pipe-dma-off = <0x00025000>;
		qcom,mdss-pipe-cursor-off = <0x00035000>;

		qcom,mdss-pipe-vig-xin-id = <0>;
		qcom,mdss-pipe-rgb-xin-id = <1 5>;
		qcom,mdss-pipe-dma-xin-id = <2>;
		qcom,mdss-pipe-cursor-xin-id = <7>;

		/* Offsets relative to "mdp_phys + mdp-reg-offset" address */
		qcom,mdss-pipe-vig-clk-ctrl-offsets = <0x2AC 0 0>;
		qcom,mdss-pipe-rgb-clk-ctrl-offsets = <0x2AC 4 8>,
						      <0x2B4 4 8>;
		qcom,mdss-pipe-dma-clk-ctrl-offsets = <0x2AC 8 12>;
		qcom,mdss-pipe-cursor-clk-ctrl-offsets = <0x3A8 16 15>;


		qcom,mdss-ctl-off = <0x00002000 0x00002200 0x00002400
						0x00002600 0x00002800>;
		qcom,mdss-mixer-intf-off = <0x00045000 0x00046000>;
		qcom,mdss-dspp-off = <0x00055000>;
		qcom,mdss-wb-off = <0x00066000>;
		qcom,mdss-intf-off = <0x00000000 0x0006B800
						0x00000000 0x0006C800>;
		qcom,mdss-pingpong-off = <0x00071000 0x00071800>;
		qcom,mdss-wfd-mode = "intf";
		qcom,mdss-has-decimation;
		qcom,mdss-has-non-scalar-rgb;
		qcom,mdss-has-rotator-downscale;
		qcom,mdss-rot-downscale-min = <2>;
		qcom,mdss-rot-downscale-max = <16>;
		qcom,mdss-idle-power-collapse-enabled;
		qcom,mdss-rot-block-size = <64>;

		clocks = <&clock_gcc GCC_MDSS_AHB_CLK>,
			 <&clock_gcc GCC_MDSS_AXI_CLK>,
			 <&clock_gcc GCC_MDSS_MDP_CLK>,
			 <&clock_gcc_mdss MDSS_MDP_VOTE_CLK>,
			 <&clock_gcc GCC_MDSS_VSYNC_CLK>,
			 <&clock_gcc GCC_BIMC_MDSS_CLK>;
		clock-names = "iface_clk", "bus_clk", "core_clk_src",
				"core_clk", "vsync_clk", "bimc_clk";

		qcom,mdp-settings = <0x0506c 0x00000000>,
				    <0x1506c 0x00000000>,
				    <0x1706c 0x00000000>,
				    <0x2506c 0x00000000>;

		qcom,regs-dump-mdp = <0x01000 0x01454>,
				     <0x02000 0x02064>,
				     <0x02200 0x02264>,
				     <0x02400 0x02464>,
				     <0x05000 0x05150>,
				     <0x05200 0x05230>,
				     <0x15000 0x15150>,
				     <0x17000 0x17150>,
				     <0x25000 0x25150>,
				     <0x35000 0x35150>,
				     <0x45000 0x452bc>,
				     <0x46000 0x462bc>,
				     <0x55000 0x5522c>,
				     <0x65000 0x652c0>,
				     <0x66000 0x662c0>,
				     <0x6b800 0x6ba68>,
				     <0x6c800 0x6c268>,
				     <0x71000 0x710d4>,
				     <0x71800 0x718d4>;

		qcom,regs-dump-names-mdp = "MDP",
			"CTL_0",    "CTL_1", "CTL_2",
			"VIG0_SSPP", "VIG0",
			"RGB0_SSPP", "RGB1_SSPP",
			"DMA0_SSPP",
			"CURSOR0_SSPP",
			"LAYER_0", "LAYER_1",
			"DSPP_0",
			"WB_0",    "WB_2",
			"INTF_1",  "INTF_3",
			"PP_0",    "PP_1";

		/* buffer parameters to calculate prefill bandwidth */
		qcom,mdss-prefill-outstanding-buffer-bytes = <0>;
		qcom,mdss-prefill-y-buffer-bytes = <0>;
		qcom,mdss-prefill-scaler-buffer-lines-bilinear = <2>;
		qcom,mdss-prefill-scaler-buffer-lines-caf = <4>;
		qcom,mdss-prefill-post-scaler-buffer-pixels = <2048>;
		qcom,mdss-prefill-pingpong-buffer-pixels = <4096>;

		qcom,mdss-pp-offsets {
			qcom,mdss-sspp-mdss-igc-lut-off = <0x2000>;
			qcom,mdss-sspp-vig-pcc-off = <0x1780>;
			qcom,mdss-sspp-rgb-pcc-off = <0x380>;
			qcom,mdss-sspp-dma-pcc-off = <0x380>;
			qcom,mdss-lm-pgc-off = <0x3C0>;
			qcom,mdss-dspp-pcc-off = <0x1700>;
			qcom,mdss-dspp-pgc-off = <0x17C0>;
		};

		qcom,mdss-reg-bus {
			/* Reg Bus Scale Settings */
			qcom,msm-bus,name = "mdss_reg";
			qcom,msm-bus,num-cases = <4>;
			qcom,msm-bus,num-paths = <1>;
			qcom,msm-bus,active-only;
			qcom,msm-bus,vectors-KBps =
				<1 590 0 0>,
				<1 590 0 76800>,
				<1 590 0 160000>,
				<1 590 0 320000>;
		};

		qcom,mdss-hw-rt-bus {
			/* Bus Scale Settings */
			qcom,msm-bus,name = "mdss_hw_rt";
			qcom,msm-bus,num-cases = <2>;
			qcom,msm-bus,num-paths = <1>;
			qcom,msm-bus,vectors-KBps =
				<22 512 0 0>,
				<22 512 0 1000>;
		};

		smmu_mdp_unsec: qcom,smmu_mdp_unsec_cb {
			compatible = "qcom,smmu_mdp_unsec";
			iommus = <&apps_smmu 0xC00 0>; /* For NS ctx bank */
		};

		mdss_fb0: qcom,mdss_fb_primary {
			cell-index = <0>;
			compatible = "qcom,mdss-fb";
		};

		mdss_fb1: qcom,mdss_fb_hdmi {
			cell-index = <1>;
			compatible = "qcom,mdss-fb";
			qcom,mdss-intf = <&mdss_hdmi_tx>;
		};

		mdss_fb2: qcom,mdss_fb_wfd {
			cell-index = <2>;
			compatible = "qcom,mdss-fb";
		};
	};

	mdss_rgb: qcom,mdss_rgb@0 {
		compatible = "qcom,mdss-rgb";
		#address-cells = <1>;
		#size-cells = <1>;

		ranges = <0x1a94400 0x1a94400 0x280
			0x1a94b80 0x1a94b80 0x30
			0x193e000 0x193e000 0x30>;

		reg = <0x1a94400 0x280>,
			<0x1a94b80 0x30>,
			<0x193e000 0x30>;
		reg-names = "dsi_phy",
		      "dsi_phy_regulator", "mmss_misc_phys";

		gdsc-supply = <&gdsc_mdss>;
		vdda-1p2-supply = <&pms405_l4>;
		vdda-1p8-supply = <&pms405_l5>;
		vddio-supply = <&pms405_l6>;

		/* Bus Scale Settings */
		qcom,msm-bus,name = "mdss_rgb";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
			<22 512 0 0>,
			<22 512 0 1000>;

		clocks = <&clock_gcc_mdss MDSS_MDP_VOTE_CLK>,
			<&clock_gcc GCC_MDSS_AHB_CLK>,
			<&clock_gcc GCC_MDSS_AXI_CLK>,
			<&mdss_dsi0_pll BYTECLK_SRC_0_CLK>,
			<&mdss_dsi0_pll PCLK_SRC_0_CLK>,
			<&clock_gcc_mdss GCC_MDSS_BYTE0_CLK>,
			<&clock_gcc_mdss GCC_MDSS_PCLK0_CLK>,
			<&clock_gcc GCC_MDSS_ESC0_CLK>,
			<&clock_gcc_mdss BYTE0_CLK_SRC>,
			<&clock_gcc_mdss PCLK0_CLK_SRC>;
		clock-names = "mdp_core_clk", "iface_clk", "bus_clk",
			"ext_byte0_clk", "ext_pixel0_clk",
			"byte_clk", "pixel_clk", "core_clk",
			"byte_clk_rcg", "pixel_clk_rcg";

		qcom,mdss-fb-map = <&mdss_fb0>;
		qcom,mdss-mdp = <&mdss_mdp>;

		qcom,core-supply-entries {
			#address-cells = <1>;
			#size-cells = <0>;

			qcom,core-supply-entry@0 {
				reg = <0>;
				qcom,supply-name = "gdsc";
				qcom,supply-min-voltage = <0>;
				qcom,supply-max-voltage = <0>;
				qcom,supply-enable-load = <0>;
				qcom,supply-disable-load = <0>;
			};
		};

		qcom,ctrl-supply-entries {
			#address-cells = <1>;
			#size-cells = <0>;

			qcom,ctrl-supply-entry@0 {
				reg = <0>;
				qcom,supply-name = "vdda-1p2";
				qcom,supply-min-voltage = <1200000>;
				qcom,supply-max-voltage = <1200000>;
				qcom,supply-enable-load = <100000>;
				qcom,supply-disable-load = <100>;
				qcom,supply-post-on-sleep = <20>;
			};
		};

		qcom,phy-supply-entries {
			#address-cells = <1>;
			#size-cells = <0>;

			qcom,phy-supply-entry@0 {
				reg = <0>;
				qcom,supply-name = "vdda-1p8";
				qcom,supply-min-voltage = <1800000>;
				qcom,supply-max-voltage = <1800000>;
				qcom,supply-enable-load = <100000>;
				qcom,supply-disable-load = <100>;
			};
		};
	};

	mdss_dsi: qcom,mdss_dsi@0 {
		compatible = "qcom,mdss-dsi";
		hw-config = "single_dsi";
		#address-cells = <1>;
		#size-cells = <1>;
		gdsc-supply = <&gdsc_mdss>;
		vdda-1p2-supply = <&pms405_l4>;
		vdda-1p8-supply = <&pms405_l5>;

		/* Bus Scale Settings */
		qcom,msm-bus,name = "mdss_dsi";
		qcom,msm-bus,num-cases = <2>;
		qcom,msm-bus,num-paths = <1>;
		qcom,msm-bus,vectors-KBps =
			<22 512 0 0>,
			<22 512 0 1000>;

		ranges = <0x1a94000 0x1a94000 0x300
			0x1a94400 0x1a94400 0x280
			0x1a94b80 0x1a94b80 0x30
			0x193e000 0x193e000 0x30
			0x1a96000 0x1a96000 0x300
			0x1a96400 0x1a96400 0x280
			0x1a96b80 0x1a96b80 0x30
			0x193e000 0x193e000 0x30>;

		clocks = <&clock_gcc_mdss MDSS_MDP_VOTE_CLK>,
			 <&clock_gcc GCC_MDSS_AHB_CLK>,
			<&clock_gcc GCC_MDSS_AXI_CLK>,
			<&mdss_dsi0_pll BYTECLK_SRC_0_CLK>,
			<&mdss_dsi0_pll PCLK_SRC_0_CLK>;
		clock-names = "mdp_core_clk", "iface_clk", "bus_clk",
			"ext_byte0_clk", "ext_pixel0_clk";

		qcom,mmss-ulp-clamp-ctrl-offset = <0x20>;
		qcom,mmss-phyreset-ctrl-offset = <0x24>;

		qcom,mdss-fb-map-prim = <&mdss_fb0>;
		qcom,core-supply-entries {
			#address-cells = <1>;
			#size-cells = <0>;

			qcom,core-supply-entry@0 {
				reg = <0>;
				qcom,supply-name = "gdsc";
				qcom,supply-min-voltage = <0>;
				qcom,supply-max-voltage = <0>;
				qcom,supply-enable-load = <0>;
				qcom,supply-disable-load = <0>;
			};
		};

		qcom,ctrl-supply-entries {
			#address-cells = <1>;
			#size-cells = <0>;

			qcom,ctrl-supply-entry@0 {
				reg = <0>;
				qcom,supply-name = "vdda-1p2";
				qcom,supply-min-voltage = <1200000>;
				qcom,supply-max-voltage = <1200000>;
				qcom,supply-enable-load = <100000>;
				qcom,supply-disable-load = <100>;
				qcom,supply-post-on-sleep = <20>;
			};
		};

		qcom,phy-supply-entries {
			#address-cells = <1>;
			#size-cells = <0>;

			qcom,phy-supply-entry@0 {
				reg = <0>;
				qcom,supply-name = "vdda-1p8";
				qcom,supply-min-voltage = <1800000>;
				qcom,supply-max-voltage = <1800000>;
				qcom,supply-enable-load = <100000>;
				qcom,supply-disable-load = <100>;
			};
		};

		mdss_dsi0: qcom,mdss_dsi_ctrl0@1a94000 {
			compatible = "qcom,mdss-dsi-ctrl";
			label = "MDSS DSI CTRL->0";
			cell-index = <0>;
			reg = <0x1a94000 0x300>,
				<0x1a94400 0x280>,
				<0x1a94b80 0x30>,
				<0x193e000 0x30>;
			reg-names = "dsi_ctrl", "dsi_phy",
			      "dsi_phy_regulator", "mmss_misc_phys";

			qcom,timing-db-mode;
			qcom,mdss-mdp = <&mdss_mdp>;
			vddio-supply = <&pms405_l6>;

			clocks = <&clock_gcc_mdss GCC_MDSS_BYTE0_CLK>,
				<&clock_gcc_mdss GCC_MDSS_PCLK0_CLK>,
				<&clock_gcc GCC_MDSS_ESC0_CLK>,
				<&clock_gcc_mdss BYTE0_CLK_SRC>,
				<&clock_gcc_mdss PCLK0_CLK_SRC>;
			clock-names = "byte_clk", "pixel_clk", "core_clk",
				"byte_clk_rcg", "pixel_clk_rcg";

			qcom,platform-strength-ctrl = [ff 06];
			qcom,platform-bist-ctrl = [00 00 b1 ff 00 00];
			qcom,platform-regulator-settings = [03 08 07 00
				20 07 01];
			qcom,platform-lane-config = [01 c0 00 00 00 00 00 01 97
				01 c0 00 00 05 00 00 01 97
				01 c0 00 00 0a 00 00 01 97
				01 c0 00 00 0f 00 00 01 97
				00 40 00 00 00 00 00 01 ff];
		};
	};

	msm_ext_disp: qcom,msm_ext_disp {
		compatible = "qcom,msm-ext-disp";

		ext_disp_audio_codec: qcom,msm-ext-disp-audio-codec-rx {
			compatible = "qcom,msm-ext-disp-audio-codec-rx";
			qcom,msm_ext_disp = <&msm_ext_disp>;
		};
	};

	mdss_hdmi_tx: qcom,hdmi_tx@1aa0000 {
		cell-index = <0>;
		compatible = "qcom,hdmi-tx";

		reg =   <0x1aa0000 0x50c>,
			<0xa0000 0x6400>,
			<0x1ae0000 0x28>;
		reg-names = "core_physical", "qfprom_physical", "hdcp_physical";

		hpd-gdsc-supply = <&gdsc_mdss>;

		qcom,supply-names = "hpd-gdsc";
		qcom,min-voltage-level = <0>;
		qcom,max-voltage-level = <0>;
		qcom,enable-load = <0>;
		qcom,disable-load = <0>;

		qcom,msm_ext_disp = <&msm_ext_disp>;

		clocks = <&clock_gcc GCC_MDSS_AHB_CLK>,
			 <&clock_gcc_mdss MDSS_MDP_VOTE_CLK>,
			 <&clock_gcc GCC_MDSS_HDMI_APP_CLK>,
			 <&clock_gcc GCC_MDSS_HDMI_PCLK_CLK>,
			 <&clock_gcc HDMI_PCLK_CLK_SRC>,
			 <&mdss_hdmi_pll HDMI_PCLK_SRC>;

		clock-names = "hpd_iface_clk", "hpd_mdp_core_clk",
				"hpd_core_clk", "core_extp_clk",
				"hdmi_pclk_rcg", "ext_hdmi_pixel_clk";

		qcom,mdss-fb-map = <&mdss_fb1>;
		qcom,pluggable;
		qcom,max-pclk-frequency-khz = <148500>;
	};

	qcom,mdss_wb_panel {
		status = "disabled";
		compatible = "qcom,mdss_wb";
		qcom,mdss_pan_res = <640 640>;
		qcom,mdss_pan_bpp = <24>;
		qcom,mdss-fb-map = <&mdss_fb2>;
	};

};
