# TCL File Generated by Component Editor 21.1
# Mon Mar 07 12:33:44 KST 2022
# DO NOT MODIFY


# 
# simple_SDC_State_Machine "simple_SDC_SM" v1.0
#  2022.03.07.12:33:44
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module simple_SDC_State_Machine
# 
set_module_property DESCRIPTION ""
set_module_property NAME simple_SDC_State_Machine
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME simple_SDC_SM
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL simple_SDC_sm
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file simple_SDC_sm.vhd VHDL PATH src/simple_SDC_sm.vhd TOP_LEVEL_FILE


# 
# parameters
# 
add_parameter DATA_WIDTH INTEGER 8
set_parameter_property DATA_WIDTH DEFAULT_VALUE 8
set_parameter_property DATA_WIDTH DISPLAY_NAME DATA_WIDTH
set_parameter_property DATA_WIDTH TYPE INTEGER
set_parameter_property DATA_WIDTH UNITS None
set_parameter_property DATA_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property DATA_WIDTH HDL_PARAMETER true
add_parameter ADDR_WIDTH INTEGER 7 ""
set_parameter_property ADDR_WIDTH DEFAULT_VALUE 7
set_parameter_property ADDR_WIDTH DISPLAY_NAME ADDR_WIDTH
set_parameter_property ADDR_WIDTH WIDTH ""
set_parameter_property ADDR_WIDTH TYPE INTEGER
set_parameter_property ADDR_WIDTH UNITS None
set_parameter_property ADDR_WIDTH ALLOWED_RANGES -2147483648:2147483647
set_parameter_property ADDR_WIDTH DESCRIPTION ""
set_parameter_property ADDR_WIDTH HDL_PARAMETER true


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink rst reset Input 1


# 
# connection point givetargetsynapseaddr
# 
add_interface givetargetsynapseaddr avalon end
set_interface_property givetargetsynapseaddr addressUnits WORDS
set_interface_property givetargetsynapseaddr associatedClock clock
set_interface_property givetargetsynapseaddr associatedReset reset_sink
set_interface_property givetargetsynapseaddr bitsPerSymbol 8
set_interface_property givetargetsynapseaddr burstOnBurstBoundariesOnly false
set_interface_property givetargetsynapseaddr burstcountUnits WORDS
set_interface_property givetargetsynapseaddr explicitAddressSpan 0
set_interface_property givetargetsynapseaddr holdTime 0
set_interface_property givetargetsynapseaddr linewrapBursts false
set_interface_property givetargetsynapseaddr maximumPendingReadTransactions 0
set_interface_property givetargetsynapseaddr maximumPendingWriteTransactions 0
set_interface_property givetargetsynapseaddr readLatency 0
set_interface_property givetargetsynapseaddr readWaitTime 1
set_interface_property givetargetsynapseaddr setupTime 0
set_interface_property givetargetsynapseaddr timingUnits Cycles
set_interface_property givetargetsynapseaddr writeWaitTime 0
set_interface_property givetargetsynapseaddr ENABLED true
set_interface_property givetargetsynapseaddr EXPORT_OF ""
set_interface_property givetargetsynapseaddr PORT_NAME_MAP ""
set_interface_property givetargetsynapseaddr CMSIS_SVD_VARIABLES ""
set_interface_property givetargetsynapseaddr SVD_ADDRESS_GROUP ""

add_interface_port givetargetsynapseaddr avs_giveTargetSynapseAddr_address address Input "(addr_width) - (0) + 1"
add_interface_port givetargetsynapseaddr avs_giveTargetSynapseAddr_waitrequest waitrequest Output 1
add_interface_port givetargetsynapseaddr avs_giveTargetSynapseAddr_read read Input 1
add_interface_port givetargetsynapseaddr avs_giveTargetSynapseAddr_readdata readdata Output "(addr_width) - (0) + 1"
set_interface_assignment givetargetsynapseaddr embeddedsw.configuration.isFlash 0
set_interface_assignment givetargetsynapseaddr embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment givetargetsynapseaddr embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment givetargetsynapseaddr embeddedsw.configuration.isPrintableDevice 0

