{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588240022917 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588240022923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 04:47:02 2020 " "Processing started: Thu Apr 30 04:47:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588240022923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240022923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4_BUCUR_S -c Lab4_BUCUR_S " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4_BUCUR_S -c Lab4_BUCUR_S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240022923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588240023670 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588240023671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab4_bucur_s/src/lab4_bucur_s.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab4_bucur_s/src/lab4_bucur_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab4_BUCUR_S " "Found entity 1: Lab4_BUCUR_S" {  } { { "../src/Lab4_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/Lab4_BUCUR_S.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588240033071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240033071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab4_bucur_s/src/trng.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab4_bucur_s/src/trng.v" { { "Info" "ISGN_ENTITY_NAME" "1 trng " "Found entity 1: trng" {  } { { "../src/trng.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/trng.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588240033077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240033077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab4_bucur_s/src/timer_1ms.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab4_bucur_s/src/timer_1ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_1ms " "Found entity 1: timer_1ms" {  } { { "../src/timer_1ms.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/timer_1ms.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588240033085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240033085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab4_bucur_s/src/sectimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab4_bucur_s/src/sectimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 secTimer " "Found entity 1: secTimer" {  } { { "../src/secTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/secTimer.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588240033091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240033091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab4_bucur_s/src/rom_bucur_s.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab4_bucur_s/src/rom_bucur_s.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_BUCUR_S " "Found entity 1: ROM_BUCUR_S" {  } { { "../src/ROM_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/ROM_BUCUR_S.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588240033097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240033097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab4_bucur_s/src/loadreg.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab4_bucur_s/src/loadreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 loadreg " "Found entity 1: loadreg" {  } { { "../src/loadreg.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/loadreg.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588240033103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240033103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab4_bucur_s/src/digittimer_2.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab4_bucur_s/src/digittimer_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitTimer_2 " "Found entity 1: digitTimer_2" {  } { { "../src/digitTimer_2.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer_2.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588240033109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240033109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab4_bucur_s/src/digittimer.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab4_bucur_s/src/digittimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitTimer " "Found entity 1: digitTimer" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588240033117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240033117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab4_bucur_s/src/decoder7.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab4_bucur_s/src/decoder7.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder7 " "Found entity 1: decoder7" {  } { { "../src/decoder7.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/decoder7.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588240033123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240033123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab4_bucur_s/src/cnt1000.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab4_bucur_s/src/cnt1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt1000 " "Found entity 1: cnt1000" {  } { { "../src/cnt1000.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/cnt1000.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588240033129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240033129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab4_bucur_s/src/cnt4.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab4_bucur_s/src/cnt4.v" { { "Info" "ISGN_ENTITY_NAME" "1 cnt4 " "Found entity 1: cnt4" {  } { { "../src/cnt4.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/cnt4.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588240033135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240033135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab4_bucur_s/src/check.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab4_bucur_s/src/check.v" { { "Info" "ISGN_ENTITY_NAME" "1 check " "Found entity 1: check" {  } { { "../src/check.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/check.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588240033141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240033141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab4_bucur_s/src/button_press.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab4_bucur_s/src/button_press.v" { { "Info" "ISGN_ENTITY_NAME" "1 button_press " "Found entity 1: button_press" {  } { { "../src/button_press.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/button_press.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588240033148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240033148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab4_bucur_s/src/bshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab4_bucur_s/src/bshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 bshaper " "Found entity 1: bshaper" {  } { { "../src/bshaper.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/bshaper.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588240033154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240033154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab4_bucur_s/src/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab4_bucur_s/src/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../src/adder.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588240033160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240033160 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "access access.v(25) " "Verilog Module Declaration warning at access.v(25): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"access\"" {  } { { "../src/access.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/access.v" 25 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240033165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/intelfpga_lite/18.1/lab4_bucur_s/src/access.v 1 1 " "Found 1 design units, including 1 entities, in source file /intelfpga_lite/18.1/lab4_bucur_s/src/access.v" { { "Info" "ISGN_ENTITY_NAME" "1 access " "Found entity 1: access" {  } { { "../src/access.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/access.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588240033167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240033167 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4_BUCUR_S " "Elaborating entity \"Lab4_BUCUR_S\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588240033251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder7 decoder7:bot_dec " "Elaborating entity \"decoder7\" for hierarchy \"decoder7:bot_dec\"" {  } { { "../src/Lab4_BUCUR_S.v" "bot_dec" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/Lab4_BUCUR_S.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240033260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder adder:player_sum " "Elaborating entity \"adder\" for hierarchy \"adder:player_sum\"" {  } { { "../src/Lab4_BUCUR_S.v" "player_sum" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/Lab4_BUCUR_S.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240033276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "check check:sum_result " "Elaborating entity \"check\" for hierarchy \"check:sum_result\"" {  } { { "../src/Lab4_BUCUR_S.v" "sum_result" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/Lab4_BUCUR_S.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240033280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "trng trng:pbot " "Elaborating entity \"trng\" for hierarchy \"trng:pbot\"" {  } { { "../src/Lab4_BUCUR_S.v" "pbot" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/Lab4_BUCUR_S.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240033284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt4 trng:pbot\|cnt4:counter " "Elaborating entity \"cnt4\" for hierarchy \"trng:pbot\|cnt4:counter\"" {  } { { "../src/trng.v" "counter" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/trng.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240033287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loadreg loadreg:player_num " "Elaborating entity \"loadreg\" for hierarchy \"loadreg:player_num\"" {  } { { "../src/Lab4_BUCUR_S.v" "player_num" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/Lab4_BUCUR_S.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240033292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "access access:acc_ctrl " "Elaborating entity \"access\" for hierarchy \"access:acc_ctrl\"" {  } { { "../src/Lab4_BUCUR_S.v" "acc_ctrl" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/Lab4_BUCUR_S.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240033297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_BUCUR_S ROM_BUCUR_S:ROM_acc " "Elaborating entity \"ROM_BUCUR_S\" for hierarchy \"ROM_BUCUR_S:ROM_acc\"" {  } { { "../src/Lab4_BUCUR_S.v" "ROM_acc" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/Lab4_BUCUR_S.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240033310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_BUCUR_S:ROM_acc\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_BUCUR_S:ROM_acc\|altsyncram:altsyncram_component\"" {  } { { "../src/ROM_BUCUR_S.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/ROM_BUCUR_S.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240033387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_BUCUR_S:ROM_acc\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_BUCUR_S:ROM_acc\|altsyncram:altsyncram_component\"" {  } { { "../src/ROM_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/ROM_BUCUR_S.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240033388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_BUCUR_S:ROM_acc\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_BUCUR_S:ROM_acc\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588240033388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588240033388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588240033388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ROM_BUCUR_S.mif " "Parameter \"init_file\" = \"ROM_BUCUR_S.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588240033388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588240033388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588240033388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588240033388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588240033388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588240033388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588240033388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588240033388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588240033388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588240033388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588240033388 ""}  } { { "../src/ROM_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/ROM_BUCUR_S.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588240033388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dl91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dl91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dl91 " "Found entity 1: altsyncram_dl91" {  } { { "db/altsyncram_dl91.tdf" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/db/altsyncram_dl91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588240033459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240033459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dl91 ROM_BUCUR_S:ROM_acc\|altsyncram:altsyncram_component\|altsyncram_dl91:auto_generated " "Elaborating entity \"altsyncram_dl91\" for hierarchy \"ROM_BUCUR_S:ROM_acc\|altsyncram:altsyncram_component\|altsyncram_dl91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240033461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bshaper bshaper:player_button " "Elaborating entity \"bshaper\" for hierarchy \"bshaper:player_button\"" {  } { { "../src/Lab4_BUCUR_S.v" "player_button" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/Lab4_BUCUR_S.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240033484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitTimer_2 digitTimer_2:timer " "Elaborating entity \"digitTimer_2\" for hierarchy \"digitTimer_2:timer\"" {  } { { "../src/Lab4_BUCUR_S.v" "timer" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/Lab4_BUCUR_S.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240033491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "digitTimer digitTimer_2:timer\|digitTimer:tens " "Elaborating entity \"digitTimer\" for hierarchy \"digitTimer_2:timer\|digitTimer:tens\"" {  } { { "../src/digitTimer_2.v" "tens" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer_2.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240033498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "secTimer secTimer:timer_clk " "Elaborating entity \"secTimer\" for hierarchy \"secTimer:timer_clk\"" {  } { { "../src/Lab4_BUCUR_S.v" "timer_clk" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/Lab4_BUCUR_S.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240033504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt1000 secTimer:timer_clk\|cnt1000:counter " "Elaborating entity \"cnt1000\" for hierarchy \"secTimer:timer_clk\|cnt1000:counter\"" {  } { { "../src/secTimer.v" "counter" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/secTimer.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240033507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timer_1ms secTimer:timer_clk\|timer_1ms:timer " "Elaborating entity \"timer_1ms\" for hierarchy \"secTimer:timer_clk\|timer_1ms:timer\"" {  } { { "../src/secTimer.v" "timer" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/secTimer.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240033511 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 29 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1588240034155 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1588240034155 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[0\] digitTimer_2:timer\|digitTimer:tens\|count\[0\]~_emulated digitTimer_2:timer\|digitTimer:tens\|count\[0\]~1 " "Register \"digitTimer_2:timer\|digitTimer:tens\|count\[0\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:tens\|count\[0\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:tens\|count\[0\]~1\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588240034155 "|Lab4_BUCUR_S|digitTimer_2:timer|digitTimer:tens|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[1\] digitTimer_2:timer\|digitTimer:tens\|count\[1\]~_emulated digitTimer_2:timer\|digitTimer:tens\|count\[1\]~5 " "Register \"digitTimer_2:timer\|digitTimer:tens\|count\[1\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:tens\|count\[1\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:tens\|count\[1\]~5\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588240034155 "|Lab4_BUCUR_S|digitTimer_2:timer|digitTimer:tens|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[2\] digitTimer_2:timer\|digitTimer:tens\|count\[2\]~_emulated digitTimer_2:timer\|digitTimer:tens\|count\[2\]~9 " "Register \"digitTimer_2:timer\|digitTimer:tens\|count\[2\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:tens\|count\[2\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:tens\|count\[2\]~9\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588240034155 "|Lab4_BUCUR_S|digitTimer_2:timer|digitTimer:tens|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[3\] digitTimer_2:timer\|digitTimer:tens\|count\[3\]~_emulated digitTimer_2:timer\|digitTimer:tens\|count\[3\]~13 " "Register \"digitTimer_2:timer\|digitTimer:tens\|count\[3\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:tens\|count\[3\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:tens\|count\[3\]~13\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588240034155 "|Lab4_BUCUR_S|digitTimer_2:timer|digitTimer:tens|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[0\] digitTimer_2:timer\|digitTimer:ones\|count\[0\]~_emulated digitTimer_2:timer\|digitTimer:ones\|count\[0\]~1 " "Register \"digitTimer_2:timer\|digitTimer:ones\|count\[0\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:ones\|count\[0\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:ones\|count\[0\]~1\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588240034155 "|Lab4_BUCUR_S|digitTimer_2:timer|digitTimer:ones|count[0]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[1\] digitTimer_2:timer\|digitTimer:ones\|count\[1\]~_emulated digitTimer_2:timer\|digitTimer:ones\|count\[1\]~5 " "Register \"digitTimer_2:timer\|digitTimer:ones\|count\[1\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:ones\|count\[1\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:ones\|count\[1\]~5\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588240034155 "|Lab4_BUCUR_S|digitTimer_2:timer|digitTimer:ones|count[1]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[2\] digitTimer_2:timer\|digitTimer:ones\|count\[2\]~_emulated digitTimer_2:timer\|digitTimer:ones\|count\[2\]~9 " "Register \"digitTimer_2:timer\|digitTimer:ones\|count\[2\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:ones\|count\[2\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:ones\|count\[2\]~9\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588240034155 "|Lab4_BUCUR_S|digitTimer_2:timer|digitTimer:ones|count[2]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[3\] digitTimer_2:timer\|digitTimer:ones\|count\[3\]~_emulated digitTimer_2:timer\|digitTimer:ones\|count\[3\]~13 " "Register \"digitTimer_2:timer\|digitTimer:ones\|count\[3\]\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:ones\|count\[3\]~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:ones\|count\[3\]~13\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 56 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588240034155 "|Lab4_BUCUR_S|digitTimer_2:timer|digitTimer:ones|count[3]"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:ones\|noborrow_dn digitTimer_2:timer\|digitTimer:ones\|noborrow_dn~_emulated digitTimer_2:timer\|digitTimer:ones\|noborrow_dn~1 " "Register \"digitTimer_2:timer\|digitTimer:ones\|noborrow_dn\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:ones\|noborrow_dn~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:ones\|noborrow_dn~1\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588240034155 "|Lab4_BUCUR_S|digitTimer_2:timer|digitTimer:ones|noborrow_dn"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "digitTimer_2:timer\|digitTimer:tens\|noborrow_dn digitTimer_2:timer\|digitTimer:tens\|noborrow_dn~_emulated digitTimer_2:timer\|digitTimer:tens\|noborrow_dn~1 " "Register \"digitTimer_2:timer\|digitTimer:tens\|noborrow_dn\" is converted into an equivalent circuit using register \"digitTimer_2:timer\|digitTimer:tens\|noborrow_dn~_emulated\" and latch \"digitTimer_2:timer\|digitTimer:tens\|noborrow_dn~1\"" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 29 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Design Software" 0 -1 1588240034155 "|Lab4_BUCUR_S|digitTimer_2:timer|digitTimer:tens|noborrow_dn"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Analysis & Synthesis" 0 -1 1588240034155 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1588240034286 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 " "6 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588240034733 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588240034946 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588240034946 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "266 " "Implemented 266 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588240035043 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588240035043 ""} { "Info" "ICUT_CUT_TM_LCELLS" "201 " "Implemented 201 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588240035043 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588240035043 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588240035043 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4837 " "Peak virtual memory: 4837 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588240035086 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 04:47:15 2020 " "Processing ended: Thu Apr 30 04:47:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588240035086 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588240035086 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588240035086 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588240035086 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1588240036429 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588240036435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 04:47:15 2020 " "Processing started: Thu Apr 30 04:47:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588240036435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1588240036435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab4_BUCUR_S -c Lab4_BUCUR_S " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab4_BUCUR_S -c Lab4_BUCUR_S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1588240036435 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1588240036627 ""}
{ "Info" "0" "" "Project  = Lab4_BUCUR_S" {  } {  } 0 0 "Project  = Lab4_BUCUR_S" 0 0 "Fitter" 0 0 1588240036627 ""}
{ "Info" "0" "" "Revision = Lab4_BUCUR_S" {  } {  } 0 0 "Revision = Lab4_BUCUR_S" 0 0 "Fitter" 0 0 1588240036628 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1588240036719 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1588240036719 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Lab4_BUCUR_S EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"Lab4_BUCUR_S\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1588240036727 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588240036791 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1588240036791 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1588240037124 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1588240037134 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588240037524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588240037524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588240037524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588240037524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588240037524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588240037524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588240037524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588240037524 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1588240037524 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1588240037524 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588240037528 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588240037528 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588240037528 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 638 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588240037528 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/18.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 640 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1588240037528 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1588240037528 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1588240037530 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1588240037595 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 61 " "No exact pin location assignment(s) for 1 pins of 61 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1588240038484 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1588240038726 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4_BUCUR_S.sdc " "Synopsys Design Constraints File file not found: 'Lab4_BUCUR_S.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1588240038726 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1588240038727 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1588240038731 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1588240038732 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1588240038732 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588240038759 ""}  } { { "../src/Lab4_BUCUR_S.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/Lab4_BUCUR_S.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 607 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588240038759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "Automatically promoted node secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588240038759 ""}  } { { "../src/timer_1ms.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/timer_1ms.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588240038759 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "access:acc_ctrl\|reconf  " "Automatically promoted node access:acc_ctrl\|reconf " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588240038760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[0\]~2 " "Destination node digitTimer_2:timer\|digitTimer:tens\|count\[0\]~2" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 292 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588240038760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[1\]~6 " "Destination node digitTimer_2:timer\|digitTimer:tens\|count\[1\]~6" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 296 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588240038760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[2\]~10 " "Destination node digitTimer_2:timer\|digitTimer:tens\|count\[2\]~10" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 300 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588240038760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitTimer_2:timer\|digitTimer:tens\|count\[3\]~14 " "Destination node digitTimer_2:timer\|digitTimer:tens\|count\[3\]~14" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 304 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588240038760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[0\]~2 " "Destination node digitTimer_2:timer\|digitTimer:ones\|count\[0\]~2" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 308 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588240038760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[1\]~6 " "Destination node digitTimer_2:timer\|digitTimer:ones\|count\[1\]~6" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588240038760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[2\]~10 " "Destination node digitTimer_2:timer\|digitTimer:ones\|count\[2\]~10" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 316 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588240038760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitTimer_2:timer\|digitTimer:ones\|count\[3\]~14 " "Destination node digitTimer_2:timer\|digitTimer:ones\|count\[3\]~14" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 56 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 320 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588240038760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "digitTimer_2:timer\|digitTimer:ones\|noborrow_dn~2 " "Destination node digitTimer_2:timer\|digitTimer:ones\|noborrow_dn~2" {  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 324 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588240038760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "access:acc_ctrl\|Selector8~0 " "Destination node access:acc_ctrl\|Selector8~0" {  } { { "../src/access.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/access.v" 85 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1588240038760 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1588240038760 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1588240038760 ""}  } { { "../src/access.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/access.v" 36 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588240038760 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "Automatically promoted node digitTimer_2:timer\|digitTimer:ones\|borrow_up " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588240038760 ""}  } { { "../src/digitTimer.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/digitTimer.v" 29 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 232 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588240038760 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "Automatically promoted node secTimer:timer_clk\|cnt1000:counter\|pulse_sec " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1588240038760 ""}  } { { "../src/cnt1000.v" "" { Text "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/src/cnt1000.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 0 { 0 ""} 0 143 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1588240038760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1588240039022 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588240039023 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1588240039023 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588240039024 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1588240039025 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1588240039026 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1588240039026 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1588240039026 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1588240039045 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1588240039045 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1588240039045 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 0 1 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1588240039059 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1588240039059 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1588240039059 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 52 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588240039060 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588240039060 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588240039060 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 19 52 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 19 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588240039060 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 25 40 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 25 total pin(s) used --  40 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588240039060 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 9 49 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 9 total pin(s) used --  49 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588240039060 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 7 65 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 7 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588240039060 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1588240039060 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1588240039060 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1588240039060 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588240039157 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1588240039168 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1588240041123 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588240041272 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1588240041313 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1588240054787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:14 " "Fitter placement operations ending: elapsed time is 00:00:14" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588240054787 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1588240055043 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 12 { 0 ""} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1588240058075 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1588240058075 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1588240059023 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1588240059023 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588240059026 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.40 " "Total time spent on timing analysis during the Fitter is 0.40 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1588240059152 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588240059164 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588240059414 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1588240059414 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1588240059625 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1588240060017 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/output_files/Lab4_BUCUR_S.fit.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Lab4_BUCUR_S/syn/output_files/Lab4_BUCUR_S.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1588240060499 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6319 " "Peak virtual memory: 6319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588240060890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 04:47:40 2020 " "Processing ended: Thu Apr 30 04:47:40 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588240060890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588240060890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588240060890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1588240060890 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1588240062008 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588240062014 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 04:47:41 2020 " "Processing started: Thu Apr 30 04:47:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588240062014 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1588240062014 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Lab4_BUCUR_S -c Lab4_BUCUR_S " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Lab4_BUCUR_S -c Lab4_BUCUR_S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1588240062014 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1588240062390 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1588240065070 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1588240065169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588240066564 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 04:47:46 2020 " "Processing ended: Thu Apr 30 04:47:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588240066564 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588240066564 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588240066564 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1588240066564 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1588240067207 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1588240067906 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588240067912 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 30 04:47:47 2020 " "Processing started: Thu Apr 30 04:47:47 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588240067912 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1588240067912 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Lab4_BUCUR_S -c Lab4_BUCUR_S " "Command: quartus_sta Lab4_BUCUR_S -c Lab4_BUCUR_S" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1588240067912 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1588240068102 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1588240068562 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1588240068562 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588240068625 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588240068625 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "10 " "The Timing Analyzer is analyzing 10 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1588240069041 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Lab4_BUCUR_S.sdc " "Synopsys Design Constraints File file not found: 'Lab4_BUCUR_S.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1588240069072 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1588240069072 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK CLOCK " "create_clock -period 1.000 -name CLOCK CLOCK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588240069074 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secTimer:timer_clk\|cnt1000:counter\|pulse_sec secTimer:timer_clk\|cnt1000:counter\|pulse_sec " "create_clock -period 1.000 -name secTimer:timer_clk\|cnt1000:counter\|pulse_sec secTimer:timer_clk\|cnt1000:counter\|pulse_sec" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588240069074 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name access:acc_ctrl\|reconf access:acc_ctrl\|reconf " "create_clock -period 1.000 -name access:acc_ctrl\|reconf access:acc_ctrl\|reconf" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588240069074 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name digitTimer_2:timer\|digitTimer:ones\|borrow_up digitTimer_2:timer\|digitTimer:ones\|borrow_up " "create_clock -period 1.000 -name digitTimer_2:timer\|digitTimer:ones\|borrow_up digitTimer_2:timer\|digitTimer:ones\|borrow_up" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588240069074 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " "create_clock -period 1.000 -name secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1588240069074 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588240069074 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1588240069076 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588240069077 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1588240069078 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1588240069088 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588240069116 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588240069116 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.612 " "Worst-case setup slack is -3.612" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.612            -164.846 CLOCK  " "   -3.612            -164.846 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.764             -14.438 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "   -2.764             -14.438 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.011             -11.151 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "   -2.011             -11.151 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.580             -14.806 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "   -1.580             -14.806 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588240069123 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.345 " "Worst-case hold slack is 0.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.345               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "    0.345               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 CLOCK  " "    0.403               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.533               0.000 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "    0.533               0.000 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.549               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "    0.549               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588240069131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.386 " "Worst-case recovery slack is 0.386" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.386               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "    0.386               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069138 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.058               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "    1.058               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069138 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588240069138 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.007 " "Worst-case removal slack is -1.007" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.007              -6.042 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "   -1.007              -6.042 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069145 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.422              -2.531 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "   -0.422              -2.531 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069145 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588240069145 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -108.985 CLOCK  " "   -3.000            -108.985 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -14.135 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "   -1.285             -14.135 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "   -1.285              -7.710 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "   -1.285              -7.710 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.452               0.000 access:acc_ctrl\|reconf  " "    0.452               0.000 access:acc_ctrl\|reconf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588240069152 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588240069300 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1588240069321 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1588240069575 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588240069617 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588240069633 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588240069633 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.299 " "Worst-case setup slack is -3.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.299            -145.146 CLOCK  " "   -3.299            -145.146 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.461             -12.775 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "   -2.461             -12.775 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.787              -9.813 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "   -1.787              -9.813 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069641 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.348             -12.425 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "   -1.348             -12.425 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069641 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588240069641 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.321 " "Worst-case hold slack is 0.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.321               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "    0.321               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 CLOCK  " "    0.354               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.475               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "    0.475               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.483               0.000 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "    0.483               0.000 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588240069653 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.424 " "Worst-case recovery slack is 0.424" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.424               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "    0.424               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069661 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.988               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "    0.988               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069661 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588240069661 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.899 " "Worst-case removal slack is -0.899" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.899              -5.394 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "   -0.899              -5.394 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.408              -2.447 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "   -0.408              -2.447 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588240069670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -108.765 CLOCK  " "   -3.000            -108.765 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285             -14.135 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "   -1.285             -14.135 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "   -1.285              -7.710 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -7.710 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "   -1.285              -7.710 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069679 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.459               0.000 access:acc_ctrl\|reconf  " "    0.459               0.000 access:acc_ctrl\|reconf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069679 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588240069679 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1588240069844 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1588240069919 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1588240069921 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1588240069921 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.354 " "Worst-case setup slack is -1.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.354             -46.698 CLOCK  " "   -1.354             -46.698 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.180              -5.740 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "   -1.180              -5.740 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.488              -2.609 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "   -0.488              -2.609 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069931 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.237              -1.343 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "   -0.237              -1.343 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069931 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588240069931 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.181 " "Worst-case hold slack is 0.181" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.181               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "    0.181               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 CLOCK  " "    0.182               0.000 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240               0.000 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "    0.240               0.000 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069942 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.310               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "    0.310               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069942 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588240069942 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 0.396 " "Worst-case recovery slack is 0.396" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.396               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "    0.396               0.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "    0.836               0.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588240069953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.566 " "Worst-case removal slack is -0.566" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.566              -3.396 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "   -0.566              -3.396 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069963 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.206              -1.235 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "   -0.206              -1.235 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069963 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588240069963 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -85.419 CLOCK  " "   -3.000             -85.419 CLOCK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000             -11.000 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms  " "   -1.000             -11.000 secTimer:timer_clk\|timer_1ms:timer\|pulse_1ms " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up  " "   -1.000              -6.000 digitTimer_2:timer\|digitTimer:ones\|borrow_up " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -6.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec  " "   -1.000              -6.000 secTimer:timer_clk\|cnt1000:counter\|pulse_sec " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069973 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.432               0.000 access:acc_ctrl\|reconf  " "    0.432               0.000 access:acc_ctrl\|reconf " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1588240069973 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1588240069973 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588240070567 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1588240070569 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588240070708 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 30 04:47:50 2020 " "Processing ended: Thu Apr 30 04:47:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588240070708 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588240070708 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588240070708 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588240070708 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 26 s " "Quartus Prime Full Compilation was successful. 0 errors, 26 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1588240071487 ""}
