@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":287:47:287:47|Input EXTFEEDBACK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":288:48:288:48|Input DYNAMICDELAY on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":291:51:291:51|Input LATCHINPUTVALUE on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":293:39:293:39|Input SDI on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":295:40:295:40|Input SCLK on instance latticehx1k_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input LATCH_INPUT_VALUE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input CLOCK_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input OUTPUT_CLK on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input OUTPUT_ENABLE on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input D_OUT_1 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":47:33:47:35|Input D_OUT_0 on instance _io is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG1273 :"C:\Users\Arman\Desktop\Lab4\latticehx1k.v":48:21:48:23|An input port (port pin) is the target of an assignment - please check if this is intentional
@W: CG360 :"C:\Users\Arman\Desktop\Lab4\uarttxbuf.v":77:22:77:28|Removing wire txState, as there is no assignment to it.
@W: CL265 :"C:\Users\Arman\Desktop\Lab4\buart.v":185:2:185:7|Removing unused bit 2 of hh[2:0]. Either assign all bits or reduce the width of the signal.
@W: CG296 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":325:9:325:30|Incomplete sensitivity list; assuming completeness. Make sure all referenced variables in message CG290 are included in the sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":338:12:338:18|Referenced variable de_bigD is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":336:7:336:13|Referenced variable de_bigE is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":340:12:340:18|Referenced variable de_bigL is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":360:13:360:18|Referenced variable de_hex is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":349:7:349:11|Referenced variable de_cr is not in sensitivity list.
@W: CG290 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":334:7:334:11|Referenced variable state is not in sensitivity list.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal next_state[3:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal EmsLoaded; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal sccLdKey[7:0]; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal nibbleIn2; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal nibbleIn1; possible missing assignment in an if or case statement.
@W: CL118 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":326:1:326:2|Latch generated from always block for signal LdLFSR; possible missing assignment in an if or case statement.
@W: CG360 :"C:\Users\Arman\Desktop\Lab4\Lab4_140L.v":20:12:20:24|Removing wire sccDByteValid, as there is no assignment to it.

