{
	"author": [
		"John G. Maneatis",
		"Jaeha Kim",
		"Iain McClatchie",
		"Jay Maxey",
		"Manjusha Shankaradas"
	],
	"booktitle": "Proceedings of the 40th Design Automation Conference",
	"booktitleshort": "DAC",
	"crossref": "conf/dac/2003",
	"dblpkey": "conf/dac/ManeatisKMMS03",
	"doi": "10.1145/775832.776006",
	"ee": "http://doi.acm.org/10.1145/775832.776006",
	"pages": "688-690",
	"publisher": "ACM",
	"stemmed": [
		"self",
		"bias",
		"high",
		"bandwidth",
		"low",
		"jitter",
		"to",
		"multipli",
		"clock",
		"generat",
		"pll"
	],
	"tag": [
		"generative",
		"multi",
		"self"
	],
	"title": "Self-biased high-bandwidth low-jitter 1-to-4096 multiplier clock generator PLL",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2003
}