INPUT(START)
INPUT(B0)
INPUT(B1)
INPUT(B2)
INPUT(B3)
INPUT(A0)
INPUT(A1)
INPUT(A2)
INPUT(A3)

OUTPUT(CNTVCO2)
OUTPUT(CNTVCON2)
OUTPUT(READY)
OUTPUT(P0)
OUTPUT(P1)
OUTPUT(P2)
OUTPUT(P3)
OUTPUT(P4)
OUTPUT(P5)
OUTPUT(P6)
OUTPUT(P7)

DFF_MRVG4VD_0 = DFF(MRVG4VD)
DFF_AM2_0 = DFF(AM2)
DFF_CNTVG2VD_0 = DFF(CNTVG2VD)
DFF_MRVG1VD_0 = DFF(MRVG1VD)
DFF_ACVG4VD1_0 = DFF(ACVG4VD1)
DFF_ACVG2VD1_0 = DFF(ACVG2VD1)
DFF_CNTVG3VD_0 = DFF(CNTVG3VD)
DFF_MRVG2VD_0 = DFF(MRVG2VD)
DFF_ACVG1VD1_0 = DFF(ACVG1VD1)
DFF_AM1_0 = DFF(AM1)
DFF_AM0_0 = DFF(AM0)
DFF_AM3_0 = DFF(AM3)
DFF_CNTVG1VD_0 = DFF(CNTVG1VD)
DFF_MRVG3VD_0 = DFF(MRVG3VD)
DFF_ACVG3VD1_0 = DFF(ACVG3VD1)

AMVG2VG1VAD2NF = AND(A0,AMVG2VS0P)
SMVG4VG1VAD1NF = AND(P6,SMVS0N)
MRVG3VDVAD1NF = AND(P3,ADSH)
AMVG2VX = NOR(AMVG2VG1VAD1NF,AMVG2VG1VAD2NF)
BMVG2VX = NOR(BMVG2VG1VAD2NF,BMVG2VG1VAD1NF)
BMVG4VS0P = NOT(BMVS0N)
BMVG3VX = NOR(BMVG3VG1VAD1NF,BMVG3VG1VAD2NF)
CNTVG2VG2VOR1NF = OR(CNTVG2VD1)
ADDVG2VCNVOR2NF = OR(ADDVC1,P5,AD1)
INIT = NOR(NOR)
ADDVG4VCNVAD1NF = AND(P7,AD3)
MRVG2VDVAD1NF = AND(P2,ADSH)
BMVG4VX = NOR(BMVG4VG1VAD2NF,BMVG4VG1VAD1NF)
BMVG2VG1VAD2NF = AND(B0,BMVG2VS0P)
ADDVG3VCNVOR1NF = OR(P6,AD2)
CNTVG2VD = NOR(CNTVG2VZ,START)
MRVG1VDVAD2NF = AND(BM0,MRVSHLDN)
CNTVG2VQN = NOT(NOT)
MRVG3VDVAD2NF = AND(BM2,MRVSHLDN)
MRVG1VDVAD1NF = AND(P1,ADSH)
SMVG5VG1VAD2NF = AND(SMVG5VS0P,CO)
BMVG2VG1VAD1NF = AND(BMVS0N,P0)
CNTVG2VZ = OR(CNTVG2VG2VOR1NF,CNTVG2VZ1)
AMVG2VG1VAD1NF = AND(AMVS0N,DFF_AM0_0)
ADDVG4VCNVAD3NF = AND(ADDVG4VCN,ADDVG4VCNVOR2NF)
CNTVCO2 = NOR(CNTVCON1,CNTVG3VQN)
BMVG4VG1VAD2NF = AND(BMVG4VS0P,B2)
READY = NOT(READYN)
BMVS0N = NOT(READYN)
CNTVG1VQN = NOT(NOT)
CNTVG1VD1 = NOT(READY)
ADDVG2VCNVAD1NF = AND(P5,AD1)
CNTVG3VZ = OR(CNTVG3VG2VOR1NF,CNTVG3VZ1)
CNTVG3VG2VOR1NF = OR(CNTVG3VD1)
ADDVG2VCN = NOR(ADDVG2VCNVAD1NF,ADDVG2VCNVAD2NF)
CNTVCON1 = NAND(CNTVCO0)
SM0 = NOT(SMVG2VX)
P7 = NOT(DFF_ACVG4VD1_0)
P4 = NOT(DFF_ACVG1VD1_0)
BMVG5VS0P = NOT(BMVS0N)
AMVG5VX = NOR(AMVG5VG1VAD1NF,AMVG5VG1VAD2NF)
SMVG2VG1VAD2NF = AND(S1,SMVG2VS0P)
P5 = NOT(DFF_ACVG2VD1_0)
MRVG2VD = NOR(MRVG2VDVAD1NF,MRVG2VDVAD2NF)
ADDVG3VCNVAD1NF = AND(P6,AD2)
MRVG4VDVAD2NF = AND(BM3,MRVSHLDN)
AMVG4VG1VAD1NF = AND(AMVS0N,DFF_AM2_0)
AD3N = NAND(P0)
AMVG3VG1VAD2NF = AND(AMVG3VS0P,A1)
P2 = NOT(DFF_MRVG3VD_0)
P3 = NOT(DFF_MRVG4VD_0)
P0 = NOT(DFF_MRVG1VD_0)
P1 = NOT(DFF_MRVG2VD_0)
P6 = NOT(DFF_ACVG3VD1_0)
CNTVCON0 = NOT(DFF_CNTVG1VD_0)
SMVG5VS0P = NOT(SMVS0N)
AMVS0N = NOT(INIT)
ADDVG4VSN = NOR(ADDVG4VCNVAD3NF,ADDVG4VCNVAD4NF)
CNTVG3VQN = NOT(DFF_CNTVG3VD_0)
CNTVCON2 = NAND(CNTVCO1)
AMVG2VS0P = NOT(AMVS0N)
BM2 = NOT(BMVG4VX)
BM3 = NOT(BMVG5VX)
BM0 = NOT(BMVG2VX)
BM1 = NOT(BMVG3VX)
ACVPCN = NOT(START)
AM1 = NOT(AMVG3VX)
AM0 = NOT(AMVG2VX)
AM3 = NOT(AMVG5VX)
SMVG5VX = NOR(SMVG5VG1VAD1NF,SMVG5VG1VAD2NF)
SMVG4VX = NOR(SMVG4VG1VAD1NF,SMVG4VG1VAD2NF)
AD3 = NOT(AD3N)
SMVG3VX = NOR(SMVG3VG1VAD2NF,SMVG3VG1VAD1NF)
ADDVG2VSN = NOR(ADDVG2VCNVAD3NF,ADDVG2VCNVAD4NF)
SMVG2VX = NOR(SMVG2VG1VAD2NF,SMVG2VG1VAD1NF)
BMVG5VX = NOR(BMVG5VG1VAD2NF,BMVG5VG1VAD1NF)
ADDVG2VCNVAD3NF = AND(ADDVG2VCN,ADDVG2VCNVOR2NF)
ADDVG2VCNVAD2NF = AND(ADDVC1,ADDVG2VCNVOR1NF)
AMVG4VS0P = NOT(AMVS0N)
ADDVG4VCN = NOR(ADDVG4VCNVAD1NF,ADDVG4VCNVAD2NF)
ADDVG1VP = OR(ADDVG1VPVOR1NF,ADDVG1VCN)
READYN = NAND(CT1N)
AMVG3VG1VAD1NF = AND(AMVS0N,DFF_AM1_0)
BMVG3VS0P = NOT(BMVS0N)
S3 = NOT(ADDVG4VSN)
S2 = NOT(ADDVG3VSN)
S1 = NOT(ADDVG2VSN)
S0 = NOT(ADDVG1VP)
ACVG2VD1 = NAND(ACVPCN,SM1)
ADDVG4VCNVOR2NF = OR(P7,AD3,ADDVC3)
ADDVG4VCNVOR1NF = OR(P7,AD3)
ADDVG4VCNVAD4NF = AND(P7,AD3,ADDVC3)
ADSH = NOR(INIT,READY)
CNTVG1VZ1 = NAND(CNTVG1VD1)
ADDVG2VCNVAD4NF = AND(ADDVC1,P5,AD1)
AD2 = NOT(AD2N)
ADDVG3VSN = NOR(ADDVG3VCNVAD3NF,ADDVG3VCNVAD4NF)
AD0 = NOT(AD0N)
AD1 = NOT(AD1N)
CNTVG1VG2VOR1NF = OR(CNTVG1VD1)
ADDVG3VCNVAD3NF = AND(ADDVG3VCN,ADDVG3VCNVOR2NF)
CO = NOT(ADDVG4VCN)
CNTVG1VZ = OR(CNTVG1VZ1,CNTVG1VG2VOR1NF)
AMVG3VS0P = NOT(AMVS0N)
ADDVG3VCNVAD2NF = AND(ADDVG3VCNVOR1NF,ADDVC2)
CNTVG3VZ1 = NAND(CNTVG3VD1)
MRVSHLDN = NOT(ADSH)
CNTVG1VD = NOR(CNTVG1VZ,START)
AMVG5VG1VAD1NF = AND(AMVS0N,DFF_AM3_0)
AD0N = NAND(P0)
MRVG4VD = NOR(MRVG4VDVAD2NF,MRVG4VDVAD1NF)
AM2 = NOT(AMVG4VX)
MRVG1VD = NOR(MRVG1VDVAD2NF,MRVG1VDVAD1NF)
ADDVG1VCN = NAND(P4,AD0)
SM3 = NOT(SMVG5VX)
SM2 = NOT(SMVG4VX)
SM1 = NOT(SMVG3VX)
ADDVG1VPVOR1NF = OR(P4,AD0)
SMVG4VG1VAD2NF = AND(S3,SMVG4VS0P)
AD1N = NAND(P0)
ADDVG3VCN = NOR(ADDVG3VCNVAD1NF,ADDVG3VCNVAD2NF)
ADDVG3VCNVOR2NF = OR(P6,AD2,ADDVC2)
ADDVG3VCNVAD4NF = AND(P6,AD2,ADDVC2)
ACVG1VD1 = NAND(ACVPCN,SM0)
ADDVG4VCNVAD2NF = AND(ADDVG4VCNVOR1NF,ADDVC3)
AD2N = NAND(P0)
BMVG4VG1VAD1NF = AND(BMVS0N,P2)
SMVG4VS0P = NOT(SMVS0N)
SMVG2VS0P = NOT(SMVS0N)
SMVG3VG1VAD2NF = AND(S2,SMVG3VS0P)
CNTVG3VD = NOR(CNTVG3VZ,START)
SMVG5VG1VAD1NF = AND(P7,SMVS0N)
ADDVG2VCNVOR1NF = OR(P5,AD1)
AMVG5VS0P = NOT(AMVS0N)
AMVG5VG1VAD2NF = AND(AMVG5VS0P,A3)
AMVG4VX = NOR(AMVG4VG1VAD1NF,AMVG4VG1VAD2NF)
ADDVC2 = NOT(ADDVG2VCN)
ADDVC3 = NOT(ADDVG3VCN)
ADDVC1 = NOT(ADDVG1VCN)
MRVG2VDVAD2NF = AND(BM1,MRVSHLDN)
SMVG3VS0P = NOT(SMVS0N)
BMVG5VG1VAD2NF = AND(B3,BMVG5VS0P)
CNTVCO0 = NOT(CNTVG1VQN)
CNTVCO1 = NOR(CNTVCON0,CNTVG2VQN)
CNTVG3VD1 = NOR(READY,CNTVCON1)
SMVS0N = NOT(ADSH)
AMVG4VG1VAD2NF = AND(AMVG4VS0P,A2)
BMVG3VG1VAD1NF = AND(BMVS0N,P1)
BMVG5VG1VAD1NF = AND(BMVS0N,P3)
CNTVG2VZ1 = NAND(CNTVG2VD1)
SMVG3VG1VAD1NF = AND(P5,SMVS0N)
CNTVG2VD1 = NOR(READY,CNTVCON0)
ACVG3VD1 = NAND(ACVPCN,SM2)
SMVG2VG1VAD1NF = AND(P4,SMVS0N)
BMVG3VG1VAD2NF = AND(B1,BMVG3VS0P)
ACVG4VD1 = NAND(ACVPCN,SM3)
AMVG3VX = NOR(AMVG3VG1VAD1NF,AMVG3VG1VAD2NF)
CT1N = NOT(DFF_CNTVG2VD_0)
MRVG4VDVAD1NF = AND(S0,ADSH)
BMVG2VS0P = NOT(BMVS0N)
MRVG3VD = NOR(MRVG3VDVAD1NF,MRVG3VDVAD2NF)
