
*** Running vivado
    with args -log kuz_apb.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kuz_apb.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source kuz_apb.tcl -notrace
Command: synth_design -top kuz_apb -part xc7k70tfbv676-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k70t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 40096 
WARNING: [Synth 8-6901] identifier 'l_phase_out' is used before its declaration [C:/Vivado_project/PR_VER/LAB_1/pr1/project_3.srcs/sources_1/new/kuznechik_cipher.sv:128]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 510.781 ; gain = 211.957
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'kuz_apb' [C:/Vivado_project/PR_VER/LAB_1/pr1/project_3.srcs/sources_1/new/kuznechik_cipher_apb_wrapper.sv:1]
	Parameter WIDTH_8 bound to: 8 - type: integer 
	Parameter ADDR_LEN bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'kuznechik_cipher' [C:/Vivado_project/PR_VER/LAB_1/pr1/project_3.srcs/sources_1/new/kuznechik_cipher.sv:23]
INFO: [Synth 8-3876] $readmem data file 'keys.mem' is read successfully [C:/Vivado_project/PR_VER/LAB_1/pr1/project_3.srcs/sources_1/new/kuznechik_cipher.sv:50]
INFO: [Synth 8-3876] $readmem data file 'S_box.mem' is read successfully [C:/Vivado_project/PR_VER/LAB_1/pr1/project_3.srcs/sources_1/new/kuznechik_cipher.sv:51]
INFO: [Synth 8-3876] $readmem data file 'L_16.mem' is read successfully [C:/Vivado_project/PR_VER/LAB_1/pr1/project_3.srcs/sources_1/new/kuznechik_cipher.sv:53]
INFO: [Synth 8-3876] $readmem data file 'L_32.mem' is read successfully [C:/Vivado_project/PR_VER/LAB_1/pr1/project_3.srcs/sources_1/new/kuznechik_cipher.sv:54]
INFO: [Synth 8-3876] $readmem data file 'L_133.mem' is read successfully [C:/Vivado_project/PR_VER/LAB_1/pr1/project_3.srcs/sources_1/new/kuznechik_cipher.sv:55]
INFO: [Synth 8-3876] $readmem data file 'L_148.mem' is read successfully [C:/Vivado_project/PR_VER/LAB_1/pr1/project_3.srcs/sources_1/new/kuznechik_cipher.sv:56]
INFO: [Synth 8-3876] $readmem data file 'L_192.mem' is read successfully [C:/Vivado_project/PR_VER/LAB_1/pr1/project_3.srcs/sources_1/new/kuznechik_cipher.sv:57]
INFO: [Synth 8-3876] $readmem data file 'L_194.mem' is read successfully [C:/Vivado_project/PR_VER/LAB_1/pr1/project_3.srcs/sources_1/new/kuznechik_cipher.sv:58]
INFO: [Synth 8-3876] $readmem data file 'L_251.mem' is read successfully [C:/Vivado_project/PR_VER/LAB_1/pr1/project_3.srcs/sources_1/new/kuznechik_cipher.sv:59]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Vivado_project/PR_VER/LAB_1/pr1/project_3.srcs/sources_1/new/kuznechik_cipher.sv:76]
INFO: [Synth 8-6155] done synthesizing module 'kuznechik_cipher' (1#1) [C:/Vivado_project/PR_VER/LAB_1/pr1/project_3.srcs/sources_1/new/kuznechik_cipher.sv:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_sp_reg_out_reg' and it is trimmed from '4' to '2' bits. [C:/Vivado_project/PR_VER/LAB_1/pr1/project_3.srcs/sources_1/new/kuznechik_cipher_apb_wrapper.sv:92]
INFO: [Synth 8-6155] done synthesizing module 'kuz_apb' (2#1) [C:/Vivado_project/PR_VER/LAB_1/pr1/project_3.srcs/sources_1/new/kuznechik_cipher_apb_wrapper.sv:1]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[31]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[30]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[29]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[28]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[27]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[26]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[25]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[24]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[23]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[22]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[21]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[20]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[19]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[18]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[17]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[16]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[15]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[14]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[13]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[12]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[11]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[10]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[9]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[8]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[7]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 567.020 ; gain = 268.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 567.020 ; gain = 268.195
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k70tfbv676-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 567.020 ; gain = 268.195
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k70tfbv676-1
INFO: [Synth 8-5544] ROM "key_mem" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 573.832 ; gain = 275.008
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	  16 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 49    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---ROMs : 
	                              ROMs := 16    
+---Muxes : 
	  11 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   6 Input     32 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 3     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 20    
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module kuz_apb 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 18    
	                1 Bit    Registers := 4     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module kuznechik_cipher 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	  16 Input      8 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	                8 Bit    Registers := 31    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 16    
+---Muxes : 
	  11 Input    128 Bit        Muxes := 1     
	   2 Input    128 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 14    
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'key_phase_out_reg_rep' and it is trimmed from '128' to '8' bits. [C:/Vivado_project/PR_VER/LAB_1/pr1/project_3.srcs/sources_1/new/kuznechik_cipher.sv:131]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[31]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[30]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[29]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[28]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[27]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[26]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[25]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[24]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[23]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[22]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[21]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[20]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[19]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[18]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[17]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[16]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[15]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[14]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[13]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[12]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[11]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[10]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[9]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[8]
WARNING: [Synth 8-3331] design kuz_apb has unconnected port paddr_i[7]
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[24]' (FDRE) to 'cipher/fsm_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[25]' (FDRE) to 'cipher/fsm_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[26]' (FDRE) to 'cipher/fsm_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[27]' (FDRE) to 'cipher/fsm_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[28]' (FDRE) to 'cipher/fsm_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[29]' (FDRE) to 'cipher/fsm_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[30]' (FDRE) to 'cipher/fsm_state_reg[31]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[31]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[3]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[4]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[5]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[6]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[7]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[8]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[9]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[10]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[11]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[12]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[13]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[14]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[15]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[16]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[17]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[18]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[19]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[20]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[21]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3886] merging instance 'cipher/fsm_state_reg[22]' (FDRE) to 'cipher/fsm_state_reg[23]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cipher/fsm_state_reg[23] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 777.336 ; gain = 478.512
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------+-----------------------+---------------+----------------+
|Module Name      | RTL Object            | Depth x Width | Implemented As | 
+-----------------+-----------------------+---------------+----------------+
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | key_phase_out_reg_rep | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                   | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                   | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                   | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                   | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                   | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                   | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                   | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                   | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                   | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                   | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                   | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                   | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                   | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                   | 256x8         | Block RAM      | 
|kuznechik_cipher | sel                   | 256x8         | Block RAM      | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
|kuznechik_cipher | p_0_out               | 256x8         | LUT            | 
+-----------------+-----------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 778.199 ; gain = 479.375
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 778.387 ; gain = 479.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 778.387 ; gain = 479.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 778.387 ; gain = 479.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 778.387 ; gain = 479.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 778.387 ; gain = 479.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 778.387 ; gain = 479.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 778.387 ; gain = 479.562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT1     |     2|
|3     |LUT2     |    30|
|4     |LUT3     |   126|
|5     |LUT4     |   133|
|6     |LUT5     |    93|
|7     |LUT6     |   232|
|8     |MUXF7    |     1|
|9     |RAMB18E1 |     8|
|10    |FDRE     |   573|
|11    |FDSE     |     8|
|12    |IBUF     |    48|
|13    |OBUF     |    34|
+------+---------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |  1289|
|2     |  cipher |kuznechik_cipher |   960|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 778.387 ; gain = 479.562
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 53 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 778.387 ; gain = 479.562
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 778.387 ; gain = 479.562
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 790.324 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 852.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
53 Infos, 53 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 852.270 ; gain = 553.445
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 852.270 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Vivado_project/PR_VER/LAB_1/pr1/project_3.runs/synth_1/kuz_apb.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kuz_apb_utilization_synth.rpt -pb kuz_apb_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Apr 17 19:19:17 2023...
