Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,492
design__inferred_latch__count,0
design__instance__count,13818
design__instance__area,101343
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,79
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,393
design__max_cap_violation__count__corner:nom_tt_025C_1v80,1
power__internal__total,0.0007678108522668481
power__switching__total,0.0002924564469140023
power__leakage__total,9.392480393444202e-08
power__total,0.0010603612754493952
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.1665
clock__skew__worst_setup__corner:nom_tt_025C_1v80,-0.1665
timing__hold__ws__corner:nom_tt_025C_1v80,0.296426
timing__setup__ws__corner:nom_tt_025C_1v80,58.312744
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0.0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.296426
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,93.181526
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,893
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,393
design__max_cap_violation__count__corner:nom_ss_100C_1v60,4
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.278474
clock__skew__worst_setup__corner:nom_ss_100C_1v60,-0.278474
timing__hold__ws__corner:nom_ss_100C_1v60,0.853462
timing__setup__ws__corner:nom_ss_100C_1v60,57.11359
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0.0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.853462
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,87.012146
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,13
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,393
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,1
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.115846
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,-0.115846
timing__hold__ws__corner:nom_ff_n40C_1v95,0.097766
timing__setup__ws__corner:nom_ff_n40C_1v95,58.807774
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0.0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.097766
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,95.649261
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,1204
design__max_fanout_violation__count,393
design__max_cap_violation__count,5
clock__skew__worst_hold,-0.104485
clock__skew__worst_setup,-0.303716
timing__hold__ws,0.095649
timing__setup__ws,57.005104
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0.0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.095649
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,86.709946
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 350.0 350.0
design__core__bbox,5.52 10.88 344.08 337.28
flow__warnings__count,1
flow__errors__count,0
design__io,211
design__die__area,122500
design__core__area,110506
design__instance__count__stdcell,13818
design__instance__area__stdcell,101343
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.917086
design__instance__utilization__stdcell,0.917086
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,209
design__io__hpwl,19277028
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,247082
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,857
antenna__violating__nets,9
antenna__violating__pins,9
route__antenna_violation__count,9
route__net,8684
route__net__special,2
route__drc_errors__iter:1,10962
route__wirelength__iter:1,320523
route__drc_errors__iter:2,4419
route__wirelength__iter:2,316812
route__drc_errors__iter:3,4198
route__wirelength__iter:3,315125
route__drc_errors__iter:4,585
route__wirelength__iter:4,313996
route__drc_errors__iter:5,66
route__wirelength__iter:5,313913
route__drc_errors__iter:6,1
route__wirelength__iter:6,313897
route__drc_errors__iter:7,0
route__wirelength__iter:7,313905
route__drc_errors,0
route__wirelength,313905
route__vias,77248
route__vias__singlecut,77248
route__vias__multicut,0
design__disconnected_pin__count,25
design__critical_disconnected_pin__count,0
route__wirelength__max,1110.57
timing__unannotated_net__count__corner:nom_tt_025C_1v80,99
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,99
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,99
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,55
design__max_fanout_violation__count__corner:min_tt_025C_1v80,393
design__max_cap_violation__count__corner:min_tt_025C_1v80,1
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.149931
clock__skew__worst_setup__corner:min_tt_025C_1v80,-0.149931
timing__hold__ws__corner:min_tt_025C_1v80,0.295175
timing__setup__ws__corner:min_tt_025C_1v80,58.378925
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0.0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.295175
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,93.382416
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,99
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,534
design__max_fanout_violation__count__corner:min_ss_100C_1v60,393
design__max_cap_violation__count__corner:min_ss_100C_1v60,2
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.252457
clock__skew__worst_setup__corner:min_ss_100C_1v60,-0.252457
timing__hold__ws__corner:min_ss_100C_1v60,0.85158
timing__setup__ws__corner:min_ss_100C_1v60,57.213902
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0.0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.85158
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,87.344856
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,99
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,13
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,393
design__max_cap_violation__count__corner:min_ff_n40C_1v95,1
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.104485
clock__skew__worst_setup__corner:min_ff_n40C_1v95,-0.104485
timing__hold__ws__corner:min_ff_n40C_1v95,0.095649
timing__setup__ws__corner:min_ff_n40C_1v95,58.851711
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0.0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.095649
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,95.782211
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,99
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,90
design__max_fanout_violation__count__corner:max_tt_025C_1v80,393
design__max_cap_violation__count__corner:max_tt_025C_1v80,1
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.184107
clock__skew__worst_setup__corner:max_tt_025C_1v80,-0.184107
timing__hold__ws__corner:max_tt_025C_1v80,0.298941
timing__setup__ws__corner:max_tt_025C_1v80,58.256184
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0.0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.298941
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,92.98349
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,99
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,1204
design__max_fanout_violation__count__corner:max_ss_100C_1v60,393
design__max_cap_violation__count__corner:max_ss_100C_1v60,5
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.303716
clock__skew__worst_setup__corner:max_ss_100C_1v60,-0.303716
timing__hold__ws__corner:max_ss_100C_1v60,0.863855
timing__setup__ws__corner:max_ss_100C_1v60,57.005104
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0.0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.863855
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,86.709946
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,99
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,35
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,393
design__max_cap_violation__count__corner:max_ff_n40C_1v95,1
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.128572
clock__skew__worst_setup__corner:max_ff_n40C_1v95,-0.128572
timing__hold__ws__corner:max_ff_n40C_1v95,0.101392
timing__setup__ws__corner:max_ff_n40C_1v95,58.769531
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0.0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.101392
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,95.519096
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,99
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,99
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79992
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000820472
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000692625
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.000015948
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000692625
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.0000165000000000000012650470948560865735998959280550479888916015625
ir__drop__worst,0.000082000000000000000948026379621325077096116729080677032470703125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
