
STM32 AI MNIST Handwriting Recognition2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00016a20  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0006680c  08016bd0  08016bd0  00026bd0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0807d3dc  0807d3dc  00090e00  2**0
                  CONTENTS
  4 .ARM          00000008  0807d3dc  0807d3dc  0008d3dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0807d3e4  0807d3e4  00090e00  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0807d3e4  0807d3e4  0008d3e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0807d3e8  0807d3e8  0008d3e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000e00  20000000  0807d3ec  00090000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00019018  20000e00  0807e1ec  00090e00  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20019e18  0807e1ec  00099e18  2**0
                  ALLOC
 11 .ARM.attributes 00000034  00000000  00000000  00090e00  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022283  00000000  00000000  00090e34  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000058bf  00000000  00000000  000b30b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001e40  00000000  00000000  000b8978  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001b50  00000000  00000000  000ba7b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002c737  00000000  00000000  000bc308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00025e27  00000000  00000000  000e8a3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f59fa  00000000  00000000  0010e866  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00006176  00000000  00000000  00204260  2**0
                  CONTENTS, READONLY
 20 .iar.rtmodel  000001e7  00000000  00000000  0020a3d6  2**0
                  CONTENTS, READONLY
 21 .iar_vfe_header 00000024  00000000  00000000  0020a5c0  2**2
                  CONTENTS, READONLY
 22 .debug_frame  0000da58  00000000  00000000  0020a5e4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000e00 	.word	0x20000e00
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08016bb8 	.word	0x08016bb8

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000e04 	.word	0x20000e04
 80001ec:	08016bb8 	.word	0x08016bb8

080001f0 <_ai_platform_get_io_buffers_info>:
 80001f0:	e92d 4ff2 	stmdb	sp!, {r1, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80001f4:	2500      	movs	r5, #0
 80001f6:	46aa      	mov	sl, r5
 80001f8:	b082      	sub	sp, #8
 80001fa:	4607      	mov	r7, r0
 80001fc:	46ab      	mov	fp, r5
 80001fe:	46d0      	mov	r8, sl
 8000200:	46d1      	mov	r9, sl
 8000202:	e028      	b.n	8000256 <_ai_platform_get_io_buffers_info+0x66>
 8000204:	2000      	movs	r0, #0
 8000206:	e01c      	b.n	8000242 <_ai_platform_get_io_buffers_info+0x52>
 8000208:	f850 400a 	ldr.w	r4, [r0, sl]
 800020c:	b364      	cbz	r4, 8000268 <_ai_platform_get_io_buffers_info+0x78>
 800020e:	68b8      	ldr	r0, [r7, #8]
 8000210:	6841      	ldr	r1, [r0, #4]
 8000212:	6880      	ldr	r0, [r0, #8]
 8000214:	4440      	add	r0, r8
 8000216:	eb01 0609 	add.w	r6, r1, r9
 800021a:	9000      	str	r0, [sp, #0]
 800021c:	69a1      	ldr	r1, [r4, #24]
 800021e:	6808      	ldr	r0, [r1, #0]
 8000220:	f005 fd58 	bl	8005cd4 <ai_array_to_buffer_fmt>
 8000224:	6030      	str	r0, [r6, #0]
 8000226:	2101      	movs	r1, #1
 8000228:	80b1      	strh	r1, [r6, #4]
 800022a:	68e0      	ldr	r0, [r4, #12]
 800022c:	68c1      	ldr	r1, [r0, #12]
 800022e:	80f1      	strh	r1, [r6, #6]
 8000230:	6882      	ldr	r2, [r0, #8]
 8000232:	8132      	strh	r2, [r6, #8]
 8000234:	6840      	ldr	r0, [r0, #4]
 8000236:	60f0      	str	r0, [r6, #12]
 8000238:	69a1      	ldr	r1, [r4, #24]
 800023a:	688a      	ldr	r2, [r1, #8]
 800023c:	6132      	str	r2, [r6, #16]
 800023e:	9800      	ldr	r0, [sp, #0]
 8000240:	b9e0      	cbnz	r0, 800027c <_ai_platform_get_io_buffers_info+0x8c>
 8000242:	6170      	str	r0, [r6, #20]
 8000244:	1c6d      	adds	r5, r5, #1
 8000246:	f10b 0b01 	add.w	fp, fp, #1
 800024a:	f109 0918 	add.w	r9, r9, #24
 800024e:	f108 0808 	add.w	r8, r8, #8
 8000252:	f10a 0a04 	add.w	sl, sl, #4
 8000256:	2f00      	cmp	r7, #0
 8000258:	bf14      	ite	ne
 800025a:	8838      	ldrhne	r0, [r7, #0]
 800025c:	2000      	moveq	r0, #0
 800025e:	4583      	cmp	fp, r0
 8000260:	d202      	bcs.n	8000268 <_ai_platform_get_io_buffers_info+0x78>
 8000262:	6878      	ldr	r0, [r7, #4]
 8000264:	2800      	cmp	r0, #0
 8000266:	d1cf      	bne.n	8000208 <_ai_platform_get_io_buffers_info+0x18>
 8000268:	b2a8      	uxth	r0, r5
 800026a:	b118      	cbz	r0, 8000274 <_ai_platform_get_io_buffers_info+0x84>
 800026c:	68b9      	ldr	r1, [r7, #8]
 800026e:	9802      	ldr	r0, [sp, #8]
 8000270:	684a      	ldr	r2, [r1, #4]
 8000272:	6002      	str	r2, [r0, #0]
 8000274:	b2a8      	uxth	r0, r5
 8000276:	b003      	add	sp, #12
 8000278:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800027c:	9900      	ldr	r1, [sp, #0]
 800027e:	2000      	movs	r0, #0
 8000280:	6008      	str	r0, [r1, #0]
 8000282:	9a00      	ldr	r2, [sp, #0]
 8000284:	6820      	ldr	r0, [r4, #0]
 8000286:	6050      	str	r0, [r2, #4]
 8000288:	2800      	cmp	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	8840      	ldrhne	r0, [r0, #2]
 800028e:	2800      	cmpne	r0, #0
 8000290:	d0b8      	beq.n	8000204 <_ai_platform_get_io_buffers_info+0x14>
 8000292:	9800      	ldr	r0, [sp, #0]
 8000294:	2101      	movs	r1, #1
 8000296:	6001      	str	r1, [r0, #0]
 8000298:	9800      	ldr	r0, [sp, #0]
 800029a:	e7d2      	b.n	8000242 <_ai_platform_get_io_buffers_info+0x52>

0800029c <_platform_network_state_setup>:
 800029c:	b430      	push	{r4, r5}
 800029e:	68d3      	ldr	r3, [r2, #12]
 80002a0:	6955      	ldr	r5, [r2, #20]
 80002a2:	68dc      	ldr	r4, [r3, #12]
 80002a4:	68eb      	ldr	r3, [r5, #12]
 80002a6:	435c      	muls	r4, r3
 80002a8:	6084      	str	r4, [r0, #8]
 80002aa:	888d      	ldrh	r5, [r1, #4]
 80002ac:	436c      	muls	r4, r5
 80002ae:	60c4      	str	r4, [r0, #12]
 80002b0:	6909      	ldr	r1, [r1, #16]
 80002b2:	68c3      	ldr	r3, [r0, #12]
 80002b4:	6041      	str	r1, [r0, #4]
 80002b6:	4419      	add	r1, r3
 80002b8:	6001      	str	r1, [r0, #0]
 80002ba:	6992      	ldr	r2, [r2, #24]
 80002bc:	6814      	ldr	r4, [r2, #0]
 80002be:	00a1      	lsls	r1, r4, #2
 80002c0:	d407      	bmi.n	80002d2 <_platform_network_state_setup+0x36>
 80002c2:	6894      	ldr	r4, [r2, #8]
 80002c4:	68d1      	ldr	r1, [r2, #12]
 80002c6:	6843      	ldr	r3, [r0, #4]
 80002c8:	1a64      	subs	r4, r4, r1
 80002ca:	1919      	adds	r1, r3, r4
 80002cc:	6091      	str	r1, [r2, #8]
 80002ce:	6840      	ldr	r0, [r0, #4]
 80002d0:	60d0      	str	r0, [r2, #12]
 80002d2:	bc30      	pop	{r4, r5}
 80002d4:	4770      	bx	lr

080002d6 <ai_platform_runtime_get_revision>:
 80002d6:	f8df 0814 	ldr.w	r0, [pc, #2068]	; 8000aec <.text_18>
 80002da:	6801      	ldr	r1, [r0, #0]
 80002dc:	0849      	lsrs	r1, r1, #1
 80002de:	0049      	lsls	r1, r1, #1
 80002e0:	6001      	str	r1, [r0, #0]
 80002e2:	2001      	movs	r0, #1
 80002e4:	f8df 1808 	ldr.w	r1, [pc, #2056]	; 8000af0 <.text_19>
 80002e8:	6088      	str	r0, [r1, #8]
 80002ea:	6888      	ldr	r0, [r1, #8]
 80002ec:	2800      	cmp	r0, #0
 80002ee:	d1fc      	bne.n	80002ea <ai_platform_runtime_get_revision+0x14>
 80002f0:	f8df 2800 	ldr.w	r2, [pc, #2048]	; 8000af4 <.text_20>
 80002f4:	600a      	str	r2, [r1, #0]
 80002f6:	6808      	ldr	r0, [r1, #0]
 80002f8:	f8df 17fc 	ldr.w	r1, [pc, #2044]	; 8000af8 <.text_21>
 80002fc:	4288      	cmp	r0, r1
 80002fe:	d000      	beq.n	8000302 <ai_platform_runtime_get_revision+0x2c>
 8000300:	e7fe      	b.n	8000300 <ai_platform_runtime_get_revision+0x2a>
 8000302:	a0ad      	add	r0, pc, #692	; (adr r0, 80005b8 <.text_13>)
 8000304:	4770      	bx	lr

08000306 <ai_platform_runtime_get_version>:
 8000306:	f8df 07e4 	ldr.w	r0, [pc, #2020]	; 8000aec <.text_18>
 800030a:	6801      	ldr	r1, [r0, #0]
 800030c:	0849      	lsrs	r1, r1, #1
 800030e:	0049      	lsls	r1, r1, #1
 8000310:	6001      	str	r1, [r0, #0]
 8000312:	2001      	movs	r0, #1
 8000314:	f8df 17d8 	ldr.w	r1, [pc, #2008]	; 8000af0 <.text_19>
 8000318:	6088      	str	r0, [r1, #8]
 800031a:	6888      	ldr	r0, [r1, #8]
 800031c:	2800      	cmp	r0, #0
 800031e:	d1fc      	bne.n	800031a <ai_platform_runtime_get_version+0x14>
 8000320:	f8df 27d0 	ldr.w	r2, [pc, #2000]	; 8000af4 <.text_20>
 8000324:	600a      	str	r2, [r1, #0]
 8000326:	6808      	ldr	r0, [r1, #0]
 8000328:	f8df 17cc 	ldr.w	r1, [pc, #1996]	; 8000af8 <.text_21>
 800032c:	4288      	cmp	r0, r1
 800032e:	d000      	beq.n	8000332 <ai_platform_runtime_get_version+0x2c>
 8000330:	e7fe      	b.n	8000330 <ai_platform_runtime_get_version+0x2a>
 8000332:	f20f 72d0 	addw	r2, pc, #2000	; 0x7d0
 8000336:	6810      	ldr	r0, [r2, #0]
 8000338:	4770      	bx	lr

0800033a <ai_platform_api_get_version>:
 800033a:	f8df 07b0 	ldr.w	r0, [pc, #1968]	; 8000aec <.text_18>
 800033e:	6801      	ldr	r1, [r0, #0]
 8000340:	0849      	lsrs	r1, r1, #1
 8000342:	0049      	lsls	r1, r1, #1
 8000344:	6001      	str	r1, [r0, #0]
 8000346:	2001      	movs	r0, #1
 8000348:	f8df 17a4 	ldr.w	r1, [pc, #1956]	; 8000af0 <.text_19>
 800034c:	6088      	str	r0, [r1, #8]
 800034e:	6888      	ldr	r0, [r1, #8]
 8000350:	2800      	cmp	r0, #0
 8000352:	d1fc      	bne.n	800034e <ai_platform_api_get_version+0x14>
 8000354:	f8df 279c 	ldr.w	r2, [pc, #1948]	; 8000af4 <.text_20>
 8000358:	600a      	str	r2, [r1, #0]
 800035a:	6808      	ldr	r0, [r1, #0]
 800035c:	f8df 1798 	ldr.w	r1, [pc, #1944]	; 8000af8 <.text_21>
 8000360:	4288      	cmp	r0, r1
 8000362:	d000      	beq.n	8000366 <ai_platform_api_get_version+0x2c>
 8000364:	e7fe      	b.n	8000364 <ai_platform_api_get_version+0x2a>
 8000366:	f20f 72a0 	addw	r2, pc, #1952	; 0x7a0
 800036a:	6810      	ldr	r0, [r2, #0]
 800036c:	4770      	bx	lr

0800036e <ai_platform_interface_api_get_version>:
 800036e:	f8df 077c 	ldr.w	r0, [pc, #1916]	; 8000aec <.text_18>
 8000372:	6801      	ldr	r1, [r0, #0]
 8000374:	0849      	lsrs	r1, r1, #1
 8000376:	0049      	lsls	r1, r1, #1
 8000378:	6001      	str	r1, [r0, #0]
 800037a:	2001      	movs	r0, #1
 800037c:	f8df 1770 	ldr.w	r1, [pc, #1904]	; 8000af0 <.text_19>
 8000380:	6088      	str	r0, [r1, #8]
 8000382:	6888      	ldr	r0, [r1, #8]
 8000384:	2800      	cmp	r0, #0
 8000386:	d1fc      	bne.n	8000382 <ai_platform_interface_api_get_version+0x14>
 8000388:	f8df 2768 	ldr.w	r2, [pc, #1896]	; 8000af4 <.text_20>
 800038c:	600a      	str	r2, [r1, #0]
 800038e:	6808      	ldr	r0, [r1, #0]
 8000390:	f8df 1764 	ldr.w	r1, [pc, #1892]	; 8000af8 <.text_21>
 8000394:	4288      	cmp	r0, r1
 8000396:	d000      	beq.n	800039a <ai_platform_interface_api_get_version+0x2c>
 8000398:	e7fe      	b.n	8000398 <ai_platform_interface_api_get_version+0x2a>
 800039a:	f20f 7270 	addw	r2, pc, #1904	; 0x770
 800039e:	6810      	ldr	r0, [r2, #0]
 80003a0:	4770      	bx	lr

080003a2 <ai_platform_context_acquire>:
 80003a2:	b120      	cbz	r0, 80003ae <ai_platform_context_acquire+0xc>
 80003a4:	6801      	ldr	r1, [r0, #0]
 80003a6:	f8df 2754 	ldr.w	r2, [pc, #1876]	; 8000afc <.text_22>
 80003aa:	4291      	cmp	r1, r2
 80003ac:	d000      	beq.n	80003b0 <ai_platform_context_acquire+0xe>
 80003ae:	2000      	movs	r0, #0
 80003b0:	f8df 1738 	ldr.w	r1, [pc, #1848]	; 8000aec <.text_18>
 80003b4:	680a      	ldr	r2, [r1, #0]
 80003b6:	0852      	lsrs	r2, r2, #1
 80003b8:	0052      	lsls	r2, r2, #1
 80003ba:	600a      	str	r2, [r1, #0]
 80003bc:	2101      	movs	r1, #1
 80003be:	f8df 2730 	ldr.w	r2, [pc, #1840]	; 8000af0 <.text_19>
 80003c2:	6091      	str	r1, [r2, #8]
 80003c4:	6891      	ldr	r1, [r2, #8]
 80003c6:	2900      	cmp	r1, #0
 80003c8:	d1fc      	bne.n	80003c4 <ai_platform_context_acquire+0x22>
 80003ca:	f8df 3728 	ldr.w	r3, [pc, #1832]	; 8000af4 <.text_20>
 80003ce:	6013      	str	r3, [r2, #0]
 80003d0:	6811      	ldr	r1, [r2, #0]
 80003d2:	f8df 2724 	ldr.w	r2, [pc, #1828]	; 8000af8 <.text_21>
 80003d6:	4291      	cmp	r1, r2
 80003d8:	d000      	beq.n	80003dc <ai_platform_context_acquire+0x3a>
 80003da:	e7fe      	b.n	80003da <ai_platform_context_acquire+0x38>
 80003dc:	4770      	bx	lr

080003de <ai_platform_context_release>:
 80003de:	f8df 171c 	ldr.w	r1, [pc, #1820]	; 8000afc <.text_22>
 80003e2:	6001      	str	r1, [r0, #0]
 80003e4:	4770      	bx	lr

080003e6 <ai_platform_network_get_error>:
 80003e6:	b120      	cbz	r0, 80003f2 <ai_platform_network_get_error+0xc>
 80003e8:	6801      	ldr	r1, [r0, #0]
 80003ea:	f8df 2710 	ldr.w	r2, [pc, #1808]	; 8000afc <.text_22>
 80003ee:	4291      	cmp	r1, r2
 80003f0:	d000      	beq.n	80003f4 <ai_platform_network_get_error+0xe>
 80003f2:	2000      	movs	r0, #0
 80003f4:	f8df 16f4 	ldr.w	r1, [pc, #1780]	; 8000aec <.text_18>
 80003f8:	680a      	ldr	r2, [r1, #0]
 80003fa:	0852      	lsrs	r2, r2, #1
 80003fc:	0052      	lsls	r2, r2, #1
 80003fe:	600a      	str	r2, [r1, #0]
 8000400:	2101      	movs	r1, #1
 8000402:	f8df 26ec 	ldr.w	r2, [pc, #1772]	; 8000af0 <.text_19>
 8000406:	6091      	str	r1, [r2, #8]
 8000408:	6891      	ldr	r1, [r2, #8]
 800040a:	2900      	cmp	r1, #0
 800040c:	d1fc      	bne.n	8000408 <ai_platform_network_get_error+0x22>
 800040e:	f8df 36e4 	ldr.w	r3, [pc, #1764]	; 8000af4 <.text_20>
 8000412:	6013      	str	r3, [r2, #0]
 8000414:	6811      	ldr	r1, [r2, #0]
 8000416:	f8df 26e0 	ldr.w	r2, [pc, #1760]	; 8000af8 <.text_21>
 800041a:	4291      	cmp	r1, r2
 800041c:	d000      	beq.n	8000420 <ai_platform_network_get_error+0x3a>
 800041e:	e7fe      	b.n	800041e <ai_platform_network_get_error+0x38>
 8000420:	2800      	cmp	r0, #0
 8000422:	bf1c      	itt	ne
 8000424:	3010      	addne	r0, #16
 8000426:	f000 bb83 	bne.w	8000b30 <core_get_error>
 800042a:	f20f 60f4 	addw	r0, pc, #1780	; 0x6f4
 800042e:	6800      	ldr	r0, [r0, #0]
 8000430:	4770      	bx	lr

08000432 <ai_platform_network_set_error>:
 8000432:	2800      	cmp	r0, #0
 8000434:	bf1c      	itt	ne
 8000436:	3010      	addne	r0, #16
 8000438:	f000 bb7f 	bne.w	8000b3a <core_set_error>
 800043c:	4770      	bx	lr

0800043e <ai_platform_api_get_network_report>:
 800043e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000442:	ea5f 0900 	movs.w	r9, r0
 8000446:	b081      	sub	sp, #4
 8000448:	460c      	mov	r4, r1
 800044a:	d005      	beq.n	8000458 <ai_platform_api_get_network_report+0x1a>
 800044c:	f8d9 0000 	ldr.w	r0, [r9]
 8000450:	f8df 16a8 	ldr.w	r1, [pc, #1704]	; 8000afc <.text_22>
 8000454:	4288      	cmp	r0, r1
 8000456:	d001      	beq.n	800045c <ai_platform_api_get_network_report+0x1e>
 8000458:	f04f 0900 	mov.w	r9, #0
 800045c:	f8df 568c 	ldr.w	r5, [pc, #1676]	; 8000aec <.text_18>
 8000460:	f8df 668c 	ldr.w	r6, [pc, #1676]	; 8000af0 <.text_19>
 8000464:	6828      	ldr	r0, [r5, #0]
 8000466:	0840      	lsrs	r0, r0, #1
 8000468:	0040      	lsls	r0, r0, #1
 800046a:	6028      	str	r0, [r5, #0]
 800046c:	2101      	movs	r1, #1
 800046e:	60b1      	str	r1, [r6, #8]
 8000470:	68b0      	ldr	r0, [r6, #8]
 8000472:	2800      	cmp	r0, #0
 8000474:	d1fc      	bne.n	8000470 <ai_platform_api_get_network_report+0x32>
 8000476:	f8df 767c 	ldr.w	r7, [pc, #1660]	; 8000af4 <.text_20>
 800047a:	f8df 867c 	ldr.w	r8, [pc, #1660]	; 8000af8 <.text_21>
 800047e:	6037      	str	r7, [r6, #0]
 8000480:	6830      	ldr	r0, [r6, #0]
 8000482:	4540      	cmp	r0, r8
 8000484:	d000      	beq.n	8000488 <ai_platform_api_get_network_report+0x4a>
 8000486:	e7fe      	b.n	8000486 <ai_platform_api_get_network_report+0x48>
 8000488:	f1b9 0f00 	cmp.w	r9, #0
 800048c:	bf18      	it	ne
 800048e:	2c00      	cmpne	r4, #0
 8000490:	d034      	beq.n	80004fc <ai_platform_api_get_network_report+0xbe>
 8000492:	2000      	movs	r0, #0
 8000494:	66e0      	str	r0, [r4, #108]	; 0x6c
 8000496:	f8d9 2050 	ldr.w	r2, [r9, #80]	; 0x50
 800049a:	b152      	cbz	r2, 80004b2 <ai_platform_api_get_network_report+0x74>
 800049c:	e000      	b.n	80004a0 <ai_platform_api_get_network_report+0x62>
 800049e:	4602      	mov	r2, r0
 80004a0:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 80004a2:	1c49      	adds	r1, r1, #1
 80004a4:	66e1      	str	r1, [r4, #108]	; 0x6c
 80004a6:	68d0      	ldr	r0, [r2, #12]
 80004a8:	4282      	cmp	r2, r0
 80004aa:	bf18      	it	ne
 80004ac:	2800      	cmpne	r0, #0
 80004ae:	d1f6      	bne.n	800049e <ai_platform_api_get_network_report+0x60>
 80004b0:	b911      	cbnz	r1, 80004b8 <ai_platform_api_get_network_report+0x7a>
 80004b2:	2218      	movs	r2, #24
 80004b4:	2111      	movs	r1, #17
 80004b6:	e01d      	b.n	80004f4 <ai_platform_api_get_network_report+0xb6>
 80004b8:	f8b9 0048 	ldrh.w	r0, [r9, #72]	; 0x48
 80004bc:	b108      	cbz	r0, 80004c2 <ai_platform_api_get_network_report+0x84>
 80004be:	f8d9 004c 	ldr.w	r0, [r9, #76]	; 0x4c
 80004c2:	f104 0134 	add.w	r1, r4, #52	; 0x34
 80004c6:	f7ff fe93 	bl	80001f0 <_ai_platform_get_io_buffers_info>
 80004ca:	8620      	strh	r0, [r4, #48]	; 0x30
 80004cc:	b910      	cbnz	r0, 80004d4 <ai_platform_api_get_network_report+0x96>
 80004ce:	2218      	movs	r2, #24
 80004d0:	2112      	movs	r1, #18
 80004d2:	e00f      	b.n	80004f4 <ai_platform_api_get_network_report+0xb6>
 80004d4:	f8b9 0048 	ldrh.w	r0, [r9, #72]	; 0x48
 80004d8:	2802      	cmp	r0, #2
 80004da:	bfa6      	itte	ge
 80004dc:	f8d9 004c 	ldrge.w	r0, [r9, #76]	; 0x4c
 80004e0:	300c      	addge	r0, #12
 80004e2:	2000      	movlt	r0, #0
 80004e4:	f104 0138 	add.w	r1, r4, #56	; 0x38
 80004e8:	f7ff fe82 	bl	80001f0 <_ai_platform_get_io_buffers_info>
 80004ec:	8660      	strh	r0, [r4, #50]	; 0x32
 80004ee:	b948      	cbnz	r0, 8000504 <ai_platform_api_get_network_report+0xc6>
 80004f0:	2218      	movs	r2, #24
 80004f2:	2113      	movs	r1, #19
 80004f4:	f109 0010 	add.w	r0, r9, #16
 80004f8:	f000 fb1f 	bl	8000b3a <core_set_error>
 80004fc:	2000      	movs	r0, #0
 80004fe:	b001      	add	sp, #4
 8000500:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8000504:	f8d9 0004 	ldr.w	r0, [r9, #4]
 8000508:	6720      	str	r0, [r4, #112]	; 0x70
 800050a:	f109 0230 	add.w	r2, r9, #48	; 0x30
 800050e:	e892 5c09 	ldmia.w	r2, {r0, r3, sl, fp, ip, lr}
 8000512:	f104 013c 	add.w	r1, r4, #60	; 0x3c
 8000516:	f109 0918 	add.w	r9, r9, #24
 800051a:	e881 5c09 	stmia.w	r1, {r0, r3, sl, fp, ip, lr}
 800051e:	e899 540e 	ldmia.w	r9, {r1, r2, r3, sl, ip, lr}
 8000522:	f104 0054 	add.w	r0, r4, #84	; 0x54
 8000526:	e880 540e 	stmia.w	r0, {r1, r2, r3, sl, ip, lr}
 800052a:	6828      	ldr	r0, [r5, #0]
 800052c:	0840      	lsrs	r0, r0, #1
 800052e:	0040      	lsls	r0, r0, #1
 8000530:	6028      	str	r0, [r5, #0]
 8000532:	2301      	movs	r3, #1
 8000534:	60b3      	str	r3, [r6, #8]
 8000536:	68b0      	ldr	r0, [r6, #8]
 8000538:	2800      	cmp	r0, #0
 800053a:	d1fc      	bne.n	8000536 <ai_platform_api_get_network_report+0xf8>
 800053c:	6037      	str	r7, [r6, #0]
 800053e:	6831      	ldr	r1, [r6, #0]
 8000540:	4541      	cmp	r1, r8
 8000542:	d000      	beq.n	8000546 <ai_platform_api_get_network_report+0x108>
 8000544:	e7fe      	b.n	8000544 <ai_platform_api_get_network_report+0x106>
 8000546:	a01c      	add	r0, pc, #112	; (adr r0, 80005b8 <.text_13>)
 8000548:	6120      	str	r0, [r4, #16]
 800054a:	6829      	ldr	r1, [r5, #0]
 800054c:	0849      	lsrs	r1, r1, #1
 800054e:	0049      	lsls	r1, r1, #1
 8000550:	6029      	str	r1, [r5, #0]
 8000552:	60b3      	str	r3, [r6, #8]
 8000554:	68b0      	ldr	r0, [r6, #8]
 8000556:	2800      	cmp	r0, #0
 8000558:	d1fc      	bne.n	8000554 <ai_platform_api_get_network_report+0x116>
 800055a:	6037      	str	r7, [r6, #0]
 800055c:	6831      	ldr	r1, [r6, #0]
 800055e:	4541      	cmp	r1, r8
 8000560:	d000      	beq.n	8000564 <ai_platform_api_get_network_report+0x126>
 8000562:	e7fe      	b.n	8000562 <ai_platform_api_get_network_report+0x124>
 8000564:	f20f 509c 	addw	r0, pc, #1436	; 0x59c
 8000568:	6802      	ldr	r2, [r0, #0]
 800056a:	6162      	str	r2, [r4, #20]
 800056c:	6829      	ldr	r1, [r5, #0]
 800056e:	0849      	lsrs	r1, r1, #1
 8000570:	0049      	lsls	r1, r1, #1
 8000572:	6029      	str	r1, [r5, #0]
 8000574:	60b3      	str	r3, [r6, #8]
 8000576:	68b0      	ldr	r0, [r6, #8]
 8000578:	2800      	cmp	r0, #0
 800057a:	d1fc      	bne.n	8000576 <ai_platform_api_get_network_report+0x138>
 800057c:	6037      	str	r7, [r6, #0]
 800057e:	6831      	ldr	r1, [r6, #0]
 8000580:	4541      	cmp	r1, r8
 8000582:	d000      	beq.n	8000586 <ai_platform_api_get_network_report+0x148>
 8000584:	e7fe      	b.n	8000584 <ai_platform_api_get_network_report+0x146>
 8000586:	f20f 5080 	addw	r0, pc, #1408	; 0x580
 800058a:	6802      	ldr	r2, [r0, #0]
 800058c:	6262      	str	r2, [r4, #36]	; 0x24
 800058e:	6829      	ldr	r1, [r5, #0]
 8000590:	0849      	lsrs	r1, r1, #1
 8000592:	0049      	lsls	r1, r1, #1
 8000594:	6029      	str	r1, [r5, #0]
 8000596:	60b3      	str	r3, [r6, #8]
 8000598:	68b0      	ldr	r0, [r6, #8]
 800059a:	2800      	cmp	r0, #0
 800059c:	d1fc      	bne.n	8000598 <ai_platform_api_get_network_report+0x15a>
 800059e:	6037      	str	r7, [r6, #0]
 80005a0:	6831      	ldr	r1, [r6, #0]
 80005a2:	4541      	cmp	r1, r8
 80005a4:	d000      	beq.n	80005a8 <ai_platform_api_get_network_report+0x16a>
 80005a6:	e7fe      	b.n	80005a6 <ai_platform_api_get_network_report+0x168>
 80005a8:	f20f 5060 	addw	r0, pc, #1376	; 0x560
 80005ac:	6802      	ldr	r2, [r0, #0]
 80005ae:	62a2      	str	r2, [r4, #40]	; 0x28
 80005b0:	2001      	movs	r0, #1
 80005b2:	b001      	add	sp, #4
 80005b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080005b8 <.text_13>:
 80005b8:	00000000 	.word	0x00000000

080005bc <ai_platform_network_create>:
 80005bc:	b570      	push	{r4, r5, r6, lr}
 80005be:	9d04      	ldr	r5, [sp, #16]
 80005c0:	4604      	mov	r4, r0
 80005c2:	9805      	ldr	r0, [sp, #20]
 80005c4:	b2db      	uxtb	r3, r3
 80005c6:	042d      	lsls	r5, r5, #16
 80005c8:	ea45 6503 	orr.w	r5, r5, r3, lsl #24
 80005cc:	ea45 2500 	orr.w	r5, r5, r0, lsl #8
 80005d0:	f20f 5050 	addw	r0, pc, #1360	; 0x550
 80005d4:	6806      	ldr	r6, [r0, #0]
 80005d6:	f8df 0514 	ldr.w	r0, [pc, #1300]	; 8000aec <.text_18>
 80005da:	6801      	ldr	r1, [r0, #0]
 80005dc:	0849      	lsrs	r1, r1, #1
 80005de:	0049      	lsls	r1, r1, #1
 80005e0:	6001      	str	r1, [r0, #0]
 80005e2:	2001      	movs	r0, #1
 80005e4:	f8df 1508 	ldr.w	r1, [pc, #1288]	; 8000af0 <.text_19>
 80005e8:	6088      	str	r0, [r1, #8]
 80005ea:	6888      	ldr	r0, [r1, #8]
 80005ec:	2800      	cmp	r0, #0
 80005ee:	d1fc      	bne.n	80005ea <ai_platform_network_create+0x2e>
 80005f0:	f8df 3500 	ldr.w	r3, [pc, #1280]	; 8000af4 <.text_20>
 80005f4:	600b      	str	r3, [r1, #0]
 80005f6:	6808      	ldr	r0, [r1, #0]
 80005f8:	f8df 14fc 	ldr.w	r1, [pc, #1276]	; 8000af8 <.text_21>
 80005fc:	4288      	cmp	r0, r1
 80005fe:	d000      	beq.n	8000602 <ai_platform_network_create+0x46>
 8000600:	e7fe      	b.n	8000600 <ai_platform_network_create+0x44>
 8000602:	b91c      	cbnz	r4, 800060c <ai_platform_network_create+0x50>
 8000604:	f20f 5020 	addw	r0, pc, #1312	; 0x520
 8000608:	6800      	ldr	r0, [r0, #0]
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f8df 14ec 	ldr.w	r1, [pc, #1260]	; 8000afc <.text_22>
 8000610:	6011      	str	r1, [r2, #0]
 8000612:	6022      	str	r2, [r4, #0]
 8000614:	f000 fa8a 	bl	8000b2c <core_init>
 8000618:	b910      	cbnz	r0, 8000620 <ai_platform_network_create+0x64>
 800061a:	f20f 40f4 	addw	r0, pc, #1268	; 0x4f4
 800061e:	e00d      	b.n	800063c <ai_platform_network_create+0x80>
 8000620:	f8df 14dc 	ldr.w	r1, [pc, #1244]	; 8000b00 <.text_23>
 8000624:	428d      	cmp	r5, r1
 8000626:	bf28      	it	cs
 8000628:	f20f 40e8 	addwcs	r0, pc, #1256	; 0x4e8
 800062c:	d206      	bcs.n	800063c <ai_platform_network_create+0x80>
 800062e:	f20f 40e8 	addw	r0, pc, #1256	; 0x4e8
 8000632:	f000 fa97 	bl	8000b64 <ai_check_custom_types>
 8000636:	b920      	cbnz	r0, 8000642 <ai_platform_network_create+0x86>
 8000638:	f20f 40e0 	addw	r0, pc, #1248	; 0x4e0
 800063c:	6806      	ldr	r6, [r0, #0]
 800063e:	2100      	movs	r1, #0
 8000640:	6021      	str	r1, [r4, #0]
 8000642:	4630      	mov	r0, r6
 8000644:	bd70      	pop	{r4, r5, r6, pc}

08000646 <ai_platform_network_destroy>:
 8000646:	b130      	cbz	r0, 8000656 <ai_platform_network_destroy+0x10>
 8000648:	6801      	ldr	r1, [r0, #0]
 800064a:	f8df 24b0 	ldr.w	r2, [pc, #1200]	; 8000afc <.text_22>
 800064e:	4291      	cmp	r1, r2
 8000650:	bf08      	it	eq
 8000652:	4602      	moveq	r2, r0
 8000654:	d000      	beq.n	8000658 <ai_platform_network_destroy+0x12>
 8000656:	2200      	movs	r2, #0
 8000658:	f8df 1490 	ldr.w	r1, [pc, #1168]	; 8000aec <.text_18>
 800065c:	680b      	ldr	r3, [r1, #0]
 800065e:	085b      	lsrs	r3, r3, #1
 8000660:	005b      	lsls	r3, r3, #1
 8000662:	600b      	str	r3, [r1, #0]
 8000664:	2101      	movs	r1, #1
 8000666:	f8df 3488 	ldr.w	r3, [pc, #1160]	; 8000af0 <.text_19>
 800066a:	6099      	str	r1, [r3, #8]
 800066c:	6899      	ldr	r1, [r3, #8]
 800066e:	2900      	cmp	r1, #0
 8000670:	d1fc      	bne.n	800066c <ai_platform_network_destroy+0x26>
 8000672:	f8df c480 	ldr.w	ip, [pc, #1152]	; 8000af4 <.text_20>
 8000676:	f8c3 c000 	str.w	ip, [r3]
 800067a:	6819      	ldr	r1, [r3, #0]
 800067c:	f8df 3478 	ldr.w	r3, [pc, #1144]	; 8000af8 <.text_21>
 8000680:	4299      	cmp	r1, r3
 8000682:	d000      	beq.n	8000686 <ai_platform_network_destroy+0x40>
 8000684:	e7fe      	b.n	8000684 <ai_platform_network_destroy+0x3e>
 8000686:	b102      	cbz	r2, 800068a <ai_platform_network_destroy+0x44>
 8000688:	2000      	movs	r0, #0
 800068a:	4770      	bx	lr

0800068c <ai_platform_network_init>:
 800068c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000690:	b081      	sub	sp, #4
 8000692:	460a      	mov	r2, r1
 8000694:	b120      	cbz	r0, 80006a0 <ai_platform_network_init+0x14>
 8000696:	6801      	ldr	r1, [r0, #0]
 8000698:	f8df 3460 	ldr.w	r3, [pc, #1120]	; 8000afc <.text_22>
 800069c:	4299      	cmp	r1, r3
 800069e:	d000      	beq.n	80006a2 <ai_platform_network_init+0x16>
 80006a0:	2000      	movs	r0, #0
 80006a2:	f8df 1448 	ldr.w	r1, [pc, #1096]	; 8000aec <.text_18>
 80006a6:	680b      	ldr	r3, [r1, #0]
 80006a8:	085b      	lsrs	r3, r3, #1
 80006aa:	005b      	lsls	r3, r3, #1
 80006ac:	600b      	str	r3, [r1, #0]
 80006ae:	2101      	movs	r1, #1
 80006b0:	f8df 343c 	ldr.w	r3, [pc, #1084]	; 8000af0 <.text_19>
 80006b4:	6099      	str	r1, [r3, #8]
 80006b6:	6899      	ldr	r1, [r3, #8]
 80006b8:	2900      	cmp	r1, #0
 80006ba:	d1fc      	bne.n	80006b6 <ai_platform_network_init+0x2a>
 80006bc:	f8df 4434 	ldr.w	r4, [pc, #1076]	; 8000af4 <.text_20>
 80006c0:	601c      	str	r4, [r3, #0]
 80006c2:	6819      	ldr	r1, [r3, #0]
 80006c4:	f8df 3430 	ldr.w	r3, [pc, #1072]	; 8000af8 <.text_21>
 80006c8:	4299      	cmp	r1, r3
 80006ca:	d000      	beq.n	80006ce <ai_platform_network_init+0x42>
 80006cc:	e7fe      	b.n	80006cc <ai_platform_network_init+0x40>
 80006ce:	2800      	cmp	r0, #0
 80006d0:	d035      	beq.n	800073e <ai_platform_network_init+0xb2>
 80006d2:	b90a      	cbnz	r2, 80006d8 <ai_platform_network_init+0x4c>
 80006d4:	2211      	movs	r2, #17
 80006d6:	e012      	b.n	80006fe <ai_platform_network_init+0x72>
 80006d8:	6913      	ldr	r3, [r2, #16]
 80006da:	6a91      	ldr	r1, [r2, #40]	; 0x28
 80006dc:	b939      	cbnz	r1, 80006ee <ai_platform_network_init+0x62>
 80006de:	8c11      	ldrh	r1, [r2, #32]
 80006e0:	8bd5      	ldrh	r5, [r2, #30]
 80006e2:	6a54      	ldr	r4, [r2, #36]	; 0x24
 80006e4:	4369      	muls	r1, r5
 80006e6:	4361      	muls	r1, r4
 80006e8:	bf18      	it	ne
 80006ea:	2213      	movne	r2, #19
 80006ec:	d107      	bne.n	80006fe <ai_platform_network_init+0x72>
 80006ee:	b973      	cbnz	r3, 800070e <ai_platform_network_init+0x82>
 80006f0:	8911      	ldrh	r1, [r2, #8]
 80006f2:	88d4      	ldrh	r4, [r2, #6]
 80006f4:	68d3      	ldr	r3, [r2, #12]
 80006f6:	4361      	muls	r1, r4
 80006f8:	4359      	muls	r1, r3
 80006fa:	d008      	beq.n	800070e <ai_platform_network_init+0x82>
 80006fc:	2212      	movs	r2, #18
 80006fe:	2110      	movs	r1, #16
 8000700:	3010      	adds	r0, #16
 8000702:	f000 fa1a 	bl	8000b3a <core_set_error>
 8000706:	2000      	movs	r0, #0
 8000708:	b001      	add	sp, #4
 800070a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800070e:	e8b2 10f8 	ldmia.w	r2!, {r3, r4, r5, r6, r7, ip}
 8000712:	f100 0118 	add.w	r1, r0, #24
 8000716:	f100 0e30 	add.w	lr, r0, #48	; 0x30
 800071a:	e881 10f8 	stmia.w	r1, {r3, r4, r5, r6, r7, ip}
 800071e:	e892 0f0a 	ldmia.w	r2, {r1, r3, r8, r9, sl, fp}
 8000722:	e88e 0f0a 	stmia.w	lr, {r1, r3, r8, r9, sl, fp}
 8000726:	2103      	movs	r1, #3
 8000728:	6d02      	ldr	r2, [r0, #80]	; 0x50
 800072a:	60c1      	str	r1, [r0, #12]
 800072c:	b13a      	cbz	r2, 800073e <ai_platform_network_init+0xb2>
 800072e:	e000      	b.n	8000732 <ai_platform_network_init+0xa6>
 8000730:	460a      	mov	r2, r1
 8000732:	68d1      	ldr	r1, [r2, #12]
 8000734:	6090      	str	r0, [r2, #8]
 8000736:	428a      	cmp	r2, r1
 8000738:	bf18      	it	ne
 800073a:	2900      	cmpne	r1, #0
 800073c:	d1f8      	bne.n	8000730 <ai_platform_network_init+0xa4>
 800073e:	b001      	add	sp, #4
 8000740:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08000744 <ai_platform_network_process>:
 8000744:	e92d 4ff4 	stmdb	sp!, {r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000748:	b082      	sub	sp, #8
 800074a:	460a      	mov	r2, r1
 800074c:	b120      	cbz	r0, 8000758 <ai_platform_network_process+0x14>
 800074e:	6801      	ldr	r1, [r0, #0]
 8000750:	f8df 33a8 	ldr.w	r3, [pc, #936]	; 8000afc <.text_22>
 8000754:	4299      	cmp	r1, r3
 8000756:	d000      	beq.n	800075a <ai_platform_network_process+0x16>
 8000758:	2000      	movs	r0, #0
 800075a:	f8df 1390 	ldr.w	r1, [pc, #912]	; 8000aec <.text_18>
 800075e:	680b      	ldr	r3, [r1, #0]
 8000760:	085b      	lsrs	r3, r3, #1
 8000762:	005b      	lsls	r3, r3, #1
 8000764:	600b      	str	r3, [r1, #0]
 8000766:	2101      	movs	r1, #1
 8000768:	f8df 3384 	ldr.w	r3, [pc, #900]	; 8000af0 <.text_19>
 800076c:	6099      	str	r1, [r3, #8]
 800076e:	6899      	ldr	r1, [r3, #8]
 8000770:	2900      	cmp	r1, #0
 8000772:	d1fc      	bne.n	800076e <ai_platform_network_process+0x2a>
 8000774:	f8df 437c 	ldr.w	r4, [pc, #892]	; 8000af4 <.text_20>
 8000778:	601c      	str	r4, [r3, #0]
 800077a:	6819      	ldr	r1, [r3, #0]
 800077c:	f8df 3378 	ldr.w	r3, [pc, #888]	; 8000af8 <.text_21>
 8000780:	4299      	cmp	r1, r3
 8000782:	d000      	beq.n	8000786 <ai_platform_network_process+0x42>
 8000784:	e7fe      	b.n	8000784 <ai_platform_network_process+0x40>
 8000786:	2800      	cmp	r0, #0
 8000788:	f000 8113 	beq.w	80009b2 <ai_platform_network_process+0x26e>
 800078c:	f8b0 1048 	ldrh.w	r1, [r0, #72]	; 0x48
 8000790:	b101      	cbz	r1, 8000794 <ai_platform_network_process+0x50>
 8000792:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 8000794:	2300      	movs	r3, #0
 8000796:	82c3      	strh	r3, [r0, #22]
 8000798:	2400      	movs	r4, #0
 800079a:	7b03      	ldrb	r3, [r0, #12]
 800079c:	8284      	strh	r4, [r0, #20]
 800079e:	f003 0303 	and.w	r3, r3, #3
 80007a2:	2b03      	cmp	r3, #3
 80007a4:	d002      	beq.n	80007ac <ai_platform_network_process+0x68>
 80007a6:	2230      	movs	r2, #48	; 0x30
 80007a8:	2111      	movs	r1, #17
 80007aa:	e0ff      	b.n	80009ac <ai_platform_network_process+0x268>
 80007ac:	2a00      	cmp	r2, #0
 80007ae:	bf1e      	ittt	ne
 80007b0:	2900      	cmpne	r1, #0
 80007b2:	880b      	ldrhne	r3, [r1, #0]
 80007b4:	2b00      	cmpne	r3, #0
 80007b6:	f000 80f7 	beq.w	80009a8 <ai_platform_network_process+0x264>
 80007ba:	f8b2 b004 	ldrh.w	fp, [r2, #4]
 80007be:	9100      	str	r1, [sp, #0]
 80007c0:	46a0      	mov	r8, r4
 80007c2:	46a1      	mov	r9, r4
 80007c4:	2600      	movs	r6, #0
 80007c6:	1d17      	adds	r7, r2, #4
 80007c8:	4682      	mov	sl, r0
 80007ca:	e014      	b.n	80007f6 <ai_platform_network_process+0xb2>
 80007cc:	68f8      	ldr	r0, [r7, #12]
 80007ce:	2800      	cmp	r0, #0
 80007d0:	f000 80e9 	beq.w	80009a6 <ai_platform_network_process+0x262>
 80007d4:	8838      	ldrh	r0, [r7, #0]
 80007d6:	2800      	cmp	r0, #0
 80007d8:	d052      	beq.n	8000880 <ai_platform_network_process+0x13c>
 80007da:	4558      	cmp	r0, fp
 80007dc:	bf28      	it	cs
 80007de:	4683      	movcs	fp, r0
 80007e0:	4622      	mov	r2, r4
 80007e2:	1f39      	subs	r1, r7, #4
 80007e4:	4628      	mov	r0, r5
 80007e6:	f7ff fd59 	bl	800029c <_platform_network_state_setup>
 80007ea:	f108 0801 	add.w	r8, r8, #1
 80007ee:	3718      	adds	r7, #24
 80007f0:	3610      	adds	r6, #16
 80007f2:	f109 0904 	add.w	r9, r9, #4
 80007f6:	9800      	ldr	r0, [sp, #0]
 80007f8:	8801      	ldrh	r1, [r0, #0]
 80007fa:	4588      	cmp	r8, r1
 80007fc:	d24a      	bcs.n	8000894 <ai_platform_network_process+0x150>
 80007fe:	6840      	ldr	r0, [r0, #4]
 8000800:	2800      	cmp	r0, #0
 8000802:	bf1c      	itt	ne
 8000804:	f850 4009 	ldrne.w	r4, [r0, r9]
 8000808:	2c00      	cmpne	r4, #0
 800080a:	d043      	beq.n	8000894 <ai_platform_network_process+0x150>
 800080c:	9800      	ldr	r0, [sp, #0]
 800080e:	6881      	ldr	r1, [r0, #8]
 8000810:	680a      	ldr	r2, [r1, #0]
 8000812:	1995      	adds	r5, r2, r6
 8000814:	f000 80c7 	beq.w	80009a6 <ai_platform_network_process+0x262>
 8000818:	69a0      	ldr	r0, [r4, #24]
 800081a:	6841      	ldr	r1, [r0, #4]
 800081c:	887b      	ldrh	r3, [r7, #2]
 800081e:	88ba      	ldrh	r2, [r7, #4]
 8000820:	68b8      	ldr	r0, [r7, #8]
 8000822:	fb03 fc02 	mul.w	ip, r3, r2
 8000826:	fb00 fc0c 	mul.w	ip, r0, ip
 800082a:	4561      	cmp	r1, ip
 800082c:	d32d      	bcc.n	800088a <ai_platform_network_process+0x146>
 800082e:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8000832:	f8dc e00c 	ldr.w	lr, [ip, #12]
 8000836:	459e      	cmp	lr, r3
 8000838:	bf01      	itttt	eq
 800083a:	f8dc 3008 	ldreq.w	r3, [ip, #8]
 800083e:	4293      	cmpeq	r3, r2
 8000840:	f8dc 2004 	ldreq.w	r2, [ip, #4]
 8000844:	4282      	cmpeq	r2, r0
 8000846:	d120      	bne.n	800088a <ai_platform_network_process+0x146>
 8000848:	69a0      	ldr	r0, [r4, #24]
 800084a:	6800      	ldr	r0, [r0, #0]
 800084c:	f005 fb1a 	bl	8005e84 <ai_array_get_byte_size>
 8000850:	68e1      	ldr	r1, [r4, #12]
 8000852:	68ca      	ldr	r2, [r1, #12]
 8000854:	6961      	ldr	r1, [r4, #20]
 8000856:	68cb      	ldr	r3, [r1, #12]
 8000858:	435a      	muls	r2, r3
 800085a:	4290      	cmp	r0, r2
 800085c:	d315      	bcc.n	800088a <ai_platform_network_process+0x146>
 800085e:	69a0      	ldr	r0, [r4, #24]
 8000860:	6800      	ldr	r0, [r0, #0]
 8000862:	f005 fa37 	bl	8005cd4 <ai_array_to_buffer_fmt>
 8000866:	f857 1c04 	ldr.w	r1, [r7, #-4]
 800086a:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
 800086e:	f021 417e 	bic.w	r1, r1, #4261412864	; 0xfe000000
 8000872:	4288      	cmp	r0, r1
 8000874:	d0aa      	beq.n	80007cc <ai_platform_network_process+0x88>
 8000876:	2219      	movs	r2, #25
 8000878:	2112      	movs	r1, #18
 800087a:	f10a 0010 	add.w	r0, sl, #16
 800087e:	e096      	b.n	80009ae <ai_platform_network_process+0x26a>
 8000880:	2221      	movs	r2, #33	; 0x21
 8000882:	2112      	movs	r1, #18
 8000884:	f10a 0010 	add.w	r0, sl, #16
 8000888:	e091      	b.n	80009ae <ai_platform_network_process+0x26a>
 800088a:	2218      	movs	r2, #24
 800088c:	2112      	movs	r1, #18
 800088e:	f10a 0010 	add.w	r0, sl, #16
 8000892:	e08c      	b.n	80009ae <ai_platform_network_process+0x26a>
 8000894:	9902      	ldr	r1, [sp, #8]
 8000896:	2900      	cmp	r1, #0
 8000898:	4655      	mov	r5, sl
 800089a:	d075      	beq.n	8000988 <ai_platform_network_process+0x244>
 800089c:	f8b5 0048 	ldrh.w	r0, [r5, #72]	; 0x48
 80008a0:	2802      	cmp	r0, #2
 80008a2:	db7b      	blt.n	800099c <ai_platform_network_process+0x258>
 80008a4:	6ce8      	ldr	r0, [r5, #76]	; 0x4c
 80008a6:	300c      	adds	r0, #12
 80008a8:	bf1c      	itt	ne
 80008aa:	8802      	ldrhne	r2, [r0, #0]
 80008ac:	2a00      	cmpne	r2, #0
 80008ae:	d075      	beq.n	800099c <ai_platform_network_process+0x258>
 80008b0:	f04f 0800 	mov.w	r8, #0
 80008b4:	46c1      	mov	r9, r8
 80008b6:	2600      	movs	r6, #0
 80008b8:	1d0f      	adds	r7, r1, #4
 80008ba:	9000      	str	r0, [sp, #0]
 80008bc:	e013      	b.n	80008e6 <ai_platform_network_process+0x1a2>
 80008be:	68f8      	ldr	r0, [r7, #12]
 80008c0:	2800      	cmp	r0, #0
 80008c2:	d059      	beq.n	8000978 <ai_platform_network_process+0x234>
 80008c4:	8838      	ldrh	r0, [r7, #0]
 80008c6:	2800      	cmp	r0, #0
 80008c8:	d051      	beq.n	800096e <ai_platform_network_process+0x22a>
 80008ca:	4558      	cmp	r0, fp
 80008cc:	bf28      	it	cs
 80008ce:	4683      	movcs	fp, r0
 80008d0:	4622      	mov	r2, r4
 80008d2:	1f39      	subs	r1, r7, #4
 80008d4:	4628      	mov	r0, r5
 80008d6:	f7ff fce1 	bl	800029c <_platform_network_state_setup>
 80008da:	f108 0801 	add.w	r8, r8, #1
 80008de:	3718      	adds	r7, #24
 80008e0:	3610      	adds	r6, #16
 80008e2:	f109 0904 	add.w	r9, r9, #4
 80008e6:	9800      	ldr	r0, [sp, #0]
 80008e8:	8801      	ldrh	r1, [r0, #0]
 80008ea:	4588      	cmp	r8, r1
 80008ec:	d249      	bcs.n	8000982 <ai_platform_network_process+0x23e>
 80008ee:	6840      	ldr	r0, [r0, #4]
 80008f0:	2800      	cmp	r0, #0
 80008f2:	bf1c      	itt	ne
 80008f4:	f850 4009 	ldrne.w	r4, [r0, r9]
 80008f8:	2c00      	cmpne	r4, #0
 80008fa:	d042      	beq.n	8000982 <ai_platform_network_process+0x23e>
 80008fc:	9800      	ldr	r0, [sp, #0]
 80008fe:	6881      	ldr	r1, [r0, #8]
 8000900:	680a      	ldr	r2, [r1, #0]
 8000902:	1995      	adds	r5, r2, r6
 8000904:	d038      	beq.n	8000978 <ai_platform_network_process+0x234>
 8000906:	69a0      	ldr	r0, [r4, #24]
 8000908:	6841      	ldr	r1, [r0, #4]
 800090a:	887b      	ldrh	r3, [r7, #2]
 800090c:	88ba      	ldrh	r2, [r7, #4]
 800090e:	68b8      	ldr	r0, [r7, #8]
 8000910:	fb03 fc02 	mul.w	ip, r3, r2
 8000914:	fb00 fc0c 	mul.w	ip, r0, ip
 8000918:	4561      	cmp	r1, ip
 800091a:	d33e      	bcc.n	800099a <ai_platform_network_process+0x256>
 800091c:	f8d4 c00c 	ldr.w	ip, [r4, #12]
 8000920:	f8dc e00c 	ldr.w	lr, [ip, #12]
 8000924:	459e      	cmp	lr, r3
 8000926:	bf01      	itttt	eq
 8000928:	f8dc 3008 	ldreq.w	r3, [ip, #8]
 800092c:	4293      	cmpeq	r3, r2
 800092e:	f8dc 2004 	ldreq.w	r2, [ip, #4]
 8000932:	4282      	cmpeq	r2, r0
 8000934:	d131      	bne.n	800099a <ai_platform_network_process+0x256>
 8000936:	69a0      	ldr	r0, [r4, #24]
 8000938:	6800      	ldr	r0, [r0, #0]
 800093a:	f005 faa3 	bl	8005e84 <ai_array_get_byte_size>
 800093e:	68e1      	ldr	r1, [r4, #12]
 8000940:	68ca      	ldr	r2, [r1, #12]
 8000942:	6961      	ldr	r1, [r4, #20]
 8000944:	68cb      	ldr	r3, [r1, #12]
 8000946:	435a      	muls	r2, r3
 8000948:	4290      	cmp	r0, r2
 800094a:	d326      	bcc.n	800099a <ai_platform_network_process+0x256>
 800094c:	69a0      	ldr	r0, [r4, #24]
 800094e:	6800      	ldr	r0, [r0, #0]
 8000950:	f005 f9c0 	bl	8005cd4 <ai_array_to_buffer_fmt>
 8000954:	f857 1c04 	ldr.w	r1, [r7, #-4]
 8000958:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
 800095c:	f021 417e 	bic.w	r1, r1, #4261412864	; 0xfe000000
 8000960:	4288      	cmp	r0, r1
 8000962:	d0ac      	beq.n	80008be <ai_platform_network_process+0x17a>
 8000964:	2219      	movs	r2, #25
 8000966:	2113      	movs	r1, #19
 8000968:	f10a 0010 	add.w	r0, sl, #16
 800096c:	e01f      	b.n	80009ae <ai_platform_network_process+0x26a>
 800096e:	2221      	movs	r2, #33	; 0x21
 8000970:	2113      	movs	r1, #19
 8000972:	f10a 0010 	add.w	r0, sl, #16
 8000976:	e01a      	b.n	80009ae <ai_platform_network_process+0x26a>
 8000978:	2217      	movs	r2, #23
 800097a:	2113      	movs	r1, #19
 800097c:	f10a 0010 	add.w	r0, sl, #16
 8000980:	e015      	b.n	80009ae <ai_platform_network_process+0x26a>
 8000982:	4655      	mov	r5, sl
 8000984:	f8a5 b014 	strh.w	fp, [r5, #20]
 8000988:	f8b5 0048 	ldrh.w	r0, [r5, #72]	; 0x48
 800098c:	2800      	cmp	r0, #0
 800098e:	bf14      	ite	ne
 8000990:	f8d5 a04c 	ldrne.w	sl, [r5, #76]	; 0x4c
 8000994:	f04f 0a00 	moveq.w	sl, #0
 8000998:	e00f      	b.n	80009ba <ai_platform_network_process+0x276>
 800099a:	4655      	mov	r5, sl
 800099c:	2218      	movs	r2, #24
 800099e:	2113      	movs	r1, #19
 80009a0:	f105 0010 	add.w	r0, r5, #16
 80009a4:	e003      	b.n	80009ae <ai_platform_network_process+0x26a>
 80009a6:	4650      	mov	r0, sl
 80009a8:	2217      	movs	r2, #23
 80009aa:	2112      	movs	r1, #18
 80009ac:	3010      	adds	r0, #16
 80009ae:	f000 f8c4 	bl	8000b3a <core_set_error>
 80009b2:	2000      	movs	r0, #0
 80009b4:	b003      	add	sp, #12
 80009b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80009ba:	2802      	cmp	r0, #2
 80009bc:	bfa6      	itte	ge
 80009be:	6ce8      	ldrge	r0, [r5, #76]	; 0x4c
 80009c0:	f100 0b0c 	addge.w	fp, r0, #12
 80009c4:	f04f 0b00 	movlt.w	fp, #0
 80009c8:	8ae8      	ldrh	r0, [r5, #22]
 80009ca:	8aa9      	ldrh	r1, [r5, #20]
 80009cc:	ebb0 0f01 	cmp.w	r0, r1
 80009d0:	f080 8087 	bcs.w	8000ae2 <ai_platform_network_process+0x39e>
 80009d4:	f04f 0800 	mov.w	r8, #0
 80009d8:	4654      	mov	r4, sl
 80009da:	46c1      	mov	r9, r8
 80009dc:	46c2      	mov	sl, r8
 80009de:	e018      	b.n	8000a12 <ai_platform_network_process+0x2ce>
 80009e0:	6882      	ldr	r2, [r0, #8]
 80009e2:	68c3      	ldr	r3, [r0, #12]
 80009e4:	6871      	ldr	r1, [r6, #4]
 80009e6:	1ad2      	subs	r2, r2, r3
 80009e8:	4411      	add	r1, r2
 80009ea:	6081      	str	r1, [r0, #8]
 80009ec:	6872      	ldr	r2, [r6, #4]
 80009ee:	60c2      	str	r2, [r0, #12]
 80009f0:	6870      	ldr	r0, [r6, #4]
 80009f2:	68b1      	ldr	r1, [r6, #8]
 80009f4:	4408      	add	r0, r1
 80009f6:	6070      	str	r0, [r6, #4]
 80009f8:	6831      	ldr	r1, [r6, #0]
 80009fa:	4288      	cmp	r0, r1
 80009fc:	d302      	bcc.n	8000a04 <ai_platform_network_process+0x2c0>
 80009fe:	68f0      	ldr	r0, [r6, #12]
 8000a00:	4240      	negs	r0, r0
 8000a02:	4408      	add	r0, r1
 8000a04:	6070      	str	r0, [r6, #4]
 8000a06:	f10a 0a01 	add.w	sl, sl, #1
 8000a0a:	f109 0910 	add.w	r9, r9, #16
 8000a0e:	f108 0804 	add.w	r8, r8, #4
 8000a12:	2c00      	cmp	r4, #0
 8000a14:	bf14      	ite	ne
 8000a16:	8820      	ldrhne	r0, [r4, #0]
 8000a18:	2000      	moveq	r0, #0
 8000a1a:	4582      	cmp	sl, r0
 8000a1c:	d212      	bcs.n	8000a44 <ai_platform_network_process+0x300>
 8000a1e:	6860      	ldr	r0, [r4, #4]
 8000a20:	b180      	cbz	r0, 8000a44 <ai_platform_network_process+0x300>
 8000a22:	f850 0008 	ldr.w	r0, [r0, r8]
 8000a26:	b168      	cbz	r0, 8000a44 <ai_platform_network_process+0x300>
 8000a28:	68a1      	ldr	r1, [r4, #8]
 8000a2a:	6980      	ldr	r0, [r0, #24]
 8000a2c:	680a      	ldr	r2, [r1, #0]
 8000a2e:	6801      	ldr	r1, [r0, #0]
 8000a30:	eb02 0609 	add.w	r6, r2, r9
 8000a34:	008a      	lsls	r2, r1, #2
 8000a36:	d5d3      	bpl.n	80009e0 <ai_platform_network_process+0x29c>
 8000a38:	68b2      	ldr	r2, [r6, #8]
 8000a3a:	6871      	ldr	r1, [r6, #4]
 8000a3c:	6880      	ldr	r0, [r0, #8]
 8000a3e:	f010 fa76 	bl	8010f2e <__aeabi_memcpy>
 8000a42:	e7d5      	b.n	80009f0 <ai_platform_network_process+0x2ac>
 8000a44:	46a2      	mov	sl, r4
 8000a46:	4628      	mov	r0, r5
 8000a48:	f000 f936 	bl	8000cb8 <ai_layers_forward_all>
 8000a4c:	f04f 0800 	mov.w	r8, #0
 8000a50:	465c      	mov	r4, fp
 8000a52:	46c1      	mov	r9, r8
 8000a54:	46c3      	mov	fp, r8
 8000a56:	e017      	b.n	8000a88 <ai_platform_network_process+0x344>
 8000a58:	6871      	ldr	r1, [r6, #4]
 8000a5a:	68b2      	ldr	r2, [r6, #8]
 8000a5c:	4411      	add	r1, r2
 8000a5e:	6071      	str	r1, [r6, #4]
 8000a60:	6832      	ldr	r2, [r6, #0]
 8000a62:	4291      	cmp	r1, r2
 8000a64:	d302      	bcc.n	8000a6c <ai_platform_network_process+0x328>
 8000a66:	68f1      	ldr	r1, [r6, #12]
 8000a68:	4249      	negs	r1, r1
 8000a6a:	4411      	add	r1, r2
 8000a6c:	6071      	str	r1, [r6, #4]
 8000a6e:	6882      	ldr	r2, [r0, #8]
 8000a70:	68c3      	ldr	r3, [r0, #12]
 8000a72:	1ad2      	subs	r2, r2, r3
 8000a74:	4411      	add	r1, r2
 8000a76:	6081      	str	r1, [r0, #8]
 8000a78:	6872      	ldr	r2, [r6, #4]
 8000a7a:	60c2      	str	r2, [r0, #12]
 8000a7c:	f10b 0b01 	add.w	fp, fp, #1
 8000a80:	f109 0910 	add.w	r9, r9, #16
 8000a84:	f108 0804 	add.w	r8, r8, #4
 8000a88:	2c00      	cmp	r4, #0
 8000a8a:	bf14      	ite	ne
 8000a8c:	8820      	ldrhne	r0, [r4, #0]
 8000a8e:	2000      	moveq	r0, #0
 8000a90:	4583      	cmp	fp, r0
 8000a92:	d21d      	bcs.n	8000ad0 <ai_platform_network_process+0x38c>
 8000a94:	6860      	ldr	r0, [r4, #4]
 8000a96:	b1d8      	cbz	r0, 8000ad0 <ai_platform_network_process+0x38c>
 8000a98:	f850 0008 	ldr.w	r0, [r0, r8]
 8000a9c:	b1c0      	cbz	r0, 8000ad0 <ai_platform_network_process+0x38c>
 8000a9e:	68a1      	ldr	r1, [r4, #8]
 8000aa0:	6980      	ldr	r0, [r0, #24]
 8000aa2:	680a      	ldr	r2, [r1, #0]
 8000aa4:	6801      	ldr	r1, [r0, #0]
 8000aa6:	eb02 0609 	add.w	r6, r2, r9
 8000aaa:	008a      	lsls	r2, r1, #2
 8000aac:	d5d4      	bpl.n	8000a58 <ai_platform_network_process+0x314>
 8000aae:	6881      	ldr	r1, [r0, #8]
 8000ab0:	68b2      	ldr	r2, [r6, #8]
 8000ab2:	6870      	ldr	r0, [r6, #4]
 8000ab4:	f010 fa3b 	bl	8010f2e <__aeabi_memcpy>
 8000ab8:	6870      	ldr	r0, [r6, #4]
 8000aba:	68b1      	ldr	r1, [r6, #8]
 8000abc:	4408      	add	r0, r1
 8000abe:	6070      	str	r0, [r6, #4]
 8000ac0:	6831      	ldr	r1, [r6, #0]
 8000ac2:	4288      	cmp	r0, r1
 8000ac4:	d302      	bcc.n	8000acc <ai_platform_network_process+0x388>
 8000ac6:	68f0      	ldr	r0, [r6, #12]
 8000ac8:	4240      	negs	r0, r0
 8000aca:	4408      	add	r0, r1
 8000acc:	6070      	str	r0, [r6, #4]
 8000ace:	e7d5      	b.n	8000a7c <ai_platform_network_process+0x338>
 8000ad0:	8ae8      	ldrh	r0, [r5, #22]
 8000ad2:	8aa9      	ldrh	r1, [r5, #20]
 8000ad4:	1c40      	adds	r0, r0, #1
 8000ad6:	82e8      	strh	r0, [r5, #22]
 8000ad8:	46a3      	mov	fp, r4
 8000ada:	b280      	uxth	r0, r0
 8000adc:	4288      	cmp	r0, r1
 8000ade:	f4ff af79 	bcc.w	80009d4 <ai_platform_network_process+0x290>
 8000ae2:	8ae8      	ldrh	r0, [r5, #22]
 8000ae4:	b003      	add	sp, #12
 8000ae6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08000aec <.text_18>:
 8000aec:	e0002000 	.word	0xe0002000

08000af0 <.text_19>:
 8000af0:	40023000 	.word	0x40023000

08000af4 <.text_20>:
 8000af4:	f407a5c2 	.word	0xf407a5c2

08000af8 <.text_21>:
 8000af8:	b5e8b5cd 	.word	0xb5e8b5cd

08000afc <.text_22>:
 8000afc:	a1c00100 	.word	0xa1c00100

08000b00 <.text_23>:
 8000b00:	01030001 	.word	0x01030001

08000b04 <.text_24>:
 8000b04:	00000104 	.word	0x00000104

08000b08 <.text_25>:
 8000b08:	00000101 	.word	0x00000101

08000b0c <.text_26>:
 8000b0c:	00000301 	.word	0x00000301

08000b10 <.text_27>:
 8000b10:	00001030 	.word	0x00001030

08000b14 <.text_28>:
 8000b14:	00001001 	.word	0x00001001

08000b18 <_platform_network_sanity_check{5}::signatures>:
 8000b18:	84048403                                ....

08000b1c <.text_30>:
 8000b1c:	00001002 	.word	0x00001002

08000b20 <.text_31>:
 8000b20:	00001010 	.word	0x00001010

08000b24 <.text_32>:
 8000b24:	00000000 	.word	0x00000000

08000b28 <.text_33>:
 8000b28:	00001010 	.word	0x00001010

08000b2c <core_init>:
 8000b2c:	2001      	movs	r0, #1
 8000b2e:	4770      	bx	lr

08000b30 <core_get_error>:
 8000b30:	4601      	mov	r1, r0
 8000b32:	2200      	movs	r2, #0
 8000b34:	6808      	ldr	r0, [r1, #0]
 8000b36:	600a      	str	r2, [r1, #0]
 8000b38:	4770      	bx	lr

08000b3a <core_set_error>:
 8000b3a:	7803      	ldrb	r3, [r0, #0]
 8000b3c:	ea5f 6c03 	movs.w	ip, r3, lsl #24
 8000b40:	d104      	bne.n	8000b4c <core_set_error+0x12>
 8000b42:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
 8000b46:	6001      	str	r1, [r0, #0]
 8000b48:	2001      	movs	r0, #1
 8000b4a:	4770      	bx	lr
 8000b4c:	2000      	movs	r0, #0
 8000b4e:	4770      	bx	lr

08000b50 <ai_layers_forward_layer>:
 8000b50:	b510      	push	{r4, lr}
 8000b52:	4604      	mov	r4, r0
 8000b54:	6921      	ldr	r1, [r4, #16]
 8000b56:	4788      	blx	r1
 8000b58:	68e0      	ldr	r0, [r4, #12]
 8000b5a:	42a0      	cmp	r0, r4
 8000b5c:	bf08      	it	eq
 8000b5e:	2000      	moveq	r0, #0
 8000b60:	bd10      	pop	{r4, pc}
	...

08000b64 <ai_check_custom_types>:
 8000b64:	b500      	push	{lr}
 8000b66:	b081      	sub	sp, #4
 8000b68:	b160      	cbz	r0, 8000b84 <ai_check_custom_types+0x20>
 8000b6a:	7801      	ldrb	r1, [r0, #0]
 8000b6c:	2903      	cmp	r1, #3
 8000b6e:	d109      	bne.n	8000b84 <ai_check_custom_types+0x20>
 8000b70:	f05f 0204 	movs.w	r2, #4
 8000b74:	a18d      	add	r1, pc, #564	; (adr r1, 8000dac <ai_check_custom_types::ref_signatures>)
 8000b76:	f010 fa07 	bl	8010f88 <memcmp>
 8000b7a:	1e40      	subs	r0, r0, #1
 8000b7c:	4180      	sbcs	r0, r0
 8000b7e:	0fc0      	lsrs	r0, r0, #31
 8000b80:	b001      	add	sp, #4
 8000b82:	bd00      	pop	{pc}
 8000b84:	2000      	movs	r0, #0
 8000b86:	b001      	add	sp, #4
 8000b88:	bd00      	pop	{pc}
	...

08000b8c <ai_layer_type_name>:
 8000b8c:	f242 7211 	movw	r2, #10001	; 0x2711
 8000b90:	1a81      	subs	r1, r0, r2
 8000b92:	2901      	cmp	r1, #1
 8000b94:	bf81      	itttt	hi
 8000b96:	1ec9      	subhi	r1, r1, #3
 8000b98:	290d      	cmphi	r1, #13
 8000b9a:	390f      	subhi	r1, #15
 8000b9c:	2909      	cmphi	r1, #9
 8000b9e:	f200 806b 	bhi.w	8000c78 <ai_layer_type_name+0xec>
 8000ba2:	1a80      	subs	r0, r0, r2
 8000ba4:	d033      	beq.n	8000c0e <ai_layer_type_name+0x82>
 8000ba6:	1e40      	subs	r0, r0, #1
 8000ba8:	d033      	beq.n	8000c12 <ai_layer_type_name+0x86>
 8000baa:	1e80      	subs	r0, r0, #2
 8000bac:	d033      	beq.n	8000c16 <ai_layer_type_name+0x8a>
 8000bae:	1e40      	subs	r0, r0, #1
 8000bb0:	d034      	beq.n	8000c1c <ai_layer_type_name+0x90>
 8000bb2:	1e40      	subs	r0, r0, #1
 8000bb4:	d034      	beq.n	8000c20 <ai_layer_type_name+0x94>
 8000bb6:	1e40      	subs	r0, r0, #1
 8000bb8:	d034      	beq.n	8000c24 <ai_layer_type_name+0x98>
 8000bba:	1e40      	subs	r0, r0, #1
 8000bbc:	d034      	beq.n	8000c28 <ai_layer_type_name+0x9c>
 8000bbe:	1e40      	subs	r0, r0, #1
 8000bc0:	d034      	beq.n	8000c2c <ai_layer_type_name+0xa0>
 8000bc2:	1e40      	subs	r0, r0, #1
 8000bc4:	d034      	beq.n	8000c30 <ai_layer_type_name+0xa4>
 8000bc6:	1e40      	subs	r0, r0, #1
 8000bc8:	d034      	beq.n	8000c34 <ai_layer_type_name+0xa8>
 8000bca:	1e40      	subs	r0, r0, #1
 8000bcc:	d034      	beq.n	8000c38 <ai_layer_type_name+0xac>
 8000bce:	1e40      	subs	r0, r0, #1
 8000bd0:	d034      	beq.n	8000c3c <ai_layer_type_name+0xb0>
 8000bd2:	1e40      	subs	r0, r0, #1
 8000bd4:	d034      	beq.n	8000c40 <ai_layer_type_name+0xb4>
 8000bd6:	1e40      	subs	r0, r0, #1
 8000bd8:	d034      	beq.n	8000c44 <ai_layer_type_name+0xb8>
 8000bda:	1e40      	subs	r0, r0, #1
 8000bdc:	d034      	beq.n	8000c48 <ai_layer_type_name+0xbc>
 8000bde:	1e40      	subs	r0, r0, #1
 8000be0:	d034      	beq.n	8000c4c <ai_layer_type_name+0xc0>
 8000be2:	1e80      	subs	r0, r0, #2
 8000be4:	d034      	beq.n	8000c50 <ai_layer_type_name+0xc4>
 8000be6:	1e40      	subs	r0, r0, #1
 8000be8:	d034      	beq.n	8000c54 <ai_layer_type_name+0xc8>
 8000bea:	1e40      	subs	r0, r0, #1
 8000bec:	d034      	beq.n	8000c58 <ai_layer_type_name+0xcc>
 8000bee:	1e40      	subs	r0, r0, #1
 8000bf0:	d034      	beq.n	8000c5c <ai_layer_type_name+0xd0>
 8000bf2:	1e40      	subs	r0, r0, #1
 8000bf4:	d034      	beq.n	8000c60 <ai_layer_type_name+0xd4>
 8000bf6:	1e40      	subs	r0, r0, #1
 8000bf8:	d034      	beq.n	8000c64 <ai_layer_type_name+0xd8>
 8000bfa:	1e40      	subs	r0, r0, #1
 8000bfc:	d034      	beq.n	8000c68 <ai_layer_type_name+0xdc>
 8000bfe:	1e40      	subs	r0, r0, #1
 8000c00:	d034      	beq.n	8000c6c <ai_layer_type_name+0xe0>
 8000c02:	1e40      	subs	r0, r0, #1
 8000c04:	d034      	beq.n	8000c70 <ai_layer_type_name+0xe4>
 8000c06:	1e40      	subs	r0, r0, #1
 8000c08:	d034      	beq.n	8000c74 <ai_layer_type_name+0xe8>
 8000c0a:	a01c      	add	r0, pc, #112	; (adr r0, 8000c7c <.text_5>)
 8000c0c:	4770      	bx	lr
 8000c0e:	a01c      	add	r0, pc, #112	; (adr r0, 8000c80 <.text_6>)
 8000c10:	4770      	bx	lr
 8000c12:	a01c      	add	r0, pc, #112	; (adr r0, 8000c84 <.text_7>)
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop
 8000c18:	a031      	add	r0, pc, #196	; (adr r0, 8000ce0 <.text_15>)
 8000c1a:	4770      	bx	lr
 8000c1c:	a032      	add	r0, pc, #200	; (adr r0, 8000ce8 <.text_16>)
 8000c1e:	4770      	bx	lr
 8000c20:	a019      	add	r0, pc, #100	; (adr r0, 8000c88 <.text_8>)
 8000c22:	4770      	bx	lr
 8000c24:	a019      	add	r0, pc, #100	; (adr r0, 8000c8c <.text_9>)
 8000c26:	4770      	bx	lr
 8000c28:	a031      	add	r0, pc, #196	; (adr r0, 8000cf0 <.text_17>)
 8000c2a:	4770      	bx	lr
 8000c2c:	a018      	add	r0, pc, #96	; (adr r0, 8000c90 <.text_10>)
 8000c2e:	4770      	bx	lr
 8000c30:	a031      	add	r0, pc, #196	; (adr r0, 8000cf8 <.text_18>)
 8000c32:	4770      	bx	lr
 8000c34:	a032      	add	r0, pc, #200	; (adr r0, 8000d00 <.text_19>)
 8000c36:	4770      	bx	lr
 8000c38:	a036      	add	r0, pc, #216	; (adr r0, 8000d14 <.text_20>)
 8000c3a:	4770      	bx	lr
 8000c3c:	a038      	add	r0, pc, #224	; (adr r0, 8000d20 <.text_21>)
 8000c3e:	4770      	bx	lr
 8000c40:	a014      	add	r0, pc, #80	; (adr r0, 8000c94 <.text_11>)
 8000c42:	4770      	bx	lr
 8000c44:	a038      	add	r0, pc, #224	; (adr r0, 8000d28 <.text_22>)
 8000c46:	4770      	bx	lr
 8000c48:	a039      	add	r0, pc, #228	; (adr r0, 8000d30 <.text_23>)
 8000c4a:	4770      	bx	lr
 8000c4c:	a03b      	add	r0, pc, #236	; (adr r0, 8000d3c <.text_24>)
 8000c4e:	4770      	bx	lr
 8000c50:	a03f      	add	r0, pc, #252	; (adr r0, 8000d50 <.text_25>)
 8000c52:	4770      	bx	lr
 8000c54:	a040      	add	r0, pc, #256	; (adr r0, 8000d58 <.text_26>)
 8000c56:	4770      	bx	lr
 8000c58:	a041      	add	r0, pc, #260	; (adr r0, 8000d60 <.text_27>)
 8000c5a:	4770      	bx	lr
 8000c5c:	a043      	add	r0, pc, #268	; (adr r0, 8000d6c <.text_28>)
 8000c5e:	4770      	bx	lr
 8000c60:	a044      	add	r0, pc, #272	; (adr r0, 8000d74 <.text_29>)
 8000c62:	4770      	bx	lr
 8000c64:	a045      	add	r0, pc, #276	; (adr r0, 8000d7c <.text_30>)
 8000c66:	4770      	bx	lr
 8000c68:	a00b      	add	r0, pc, #44	; (adr r0, 8000c98 <.text_12>)
 8000c6a:	4770      	bx	lr
 8000c6c:	a049      	add	r0, pc, #292	; (adr r0, 8000d94 <.text_31>)
 8000c6e:	4770      	bx	lr
 8000c70:	a04a      	add	r0, pc, #296	; (adr r0, 8000d9c <.text_32>)
 8000c72:	4770      	bx	lr
 8000c74:	a04b      	add	r0, pc, #300	; (adr r0, 8000da4 <.text_33>)
 8000c76:	4770      	bx	lr
 8000c78:	a000      	add	r0, pc, #0	; (adr r0, 8000c7c <.text_5>)
 8000c7a:	4770      	bx	lr

08000c7c <.text_5>:
 8000c7c:	00000000 	.word	0x00000000

08000c80 <.text_6>:
 8000c80:	00444441 	.word	0x00444441

08000c84 <.text_7>:
 8000c84:	00004e42 	.word	0x00004e42

08000c88 <.text_8>:
 8000c88:	00555247 	.word	0x00555247

08000c8c <.text_9>:
 8000c8c:	004e524c 	.word	0x004e524c

08000c90 <.text_10>:
 8000c90:	00004c4e 	.word	0x00004c4e

08000c94 <.text_11>:
 8000c94:	00004d53 	.word	0x00004d53

08000c98 <.text_12>:
 8000c98:	00444150 	.word	0x00444150

08000c9c <ai_layer_type_is_valid>:
 8000c9c:	f242 7111 	movw	r1, #10001	; 0x2711
 8000ca0:	1a40      	subs	r0, r0, r1
 8000ca2:	2801      	cmp	r0, #1
 8000ca4:	bf81      	itttt	hi
 8000ca6:	1ec0      	subhi	r0, r0, #3
 8000ca8:	280d      	cmphi	r0, #13
 8000caa:	380f      	subhi	r0, #15
 8000cac:	2809      	cmphi	r0, #9
 8000cae:	d801      	bhi.n	8000cb4 <ai_layer_type_is_valid+0x18>
 8000cb0:	2001      	movs	r0, #1
 8000cb2:	4770      	bx	lr
 8000cb4:	2000      	movs	r0, #0
 8000cb6:	4770      	bx	lr

08000cb8 <ai_layers_forward_all>:
 8000cb8:	b530      	push	{r4, r5, lr}
 8000cba:	4604      	mov	r4, r0
 8000cbc:	b081      	sub	sp, #4
 8000cbe:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8000cc0:	b158      	cbz	r0, 8000cda <ai_layers_forward_all+0x22>
 8000cc2:	6560      	str	r0, [r4, #84]	; 0x54
 8000cc4:	6d65      	ldr	r5, [r4, #84]	; 0x54
 8000cc6:	6929      	ldr	r1, [r5, #16]
 8000cc8:	4628      	mov	r0, r5
 8000cca:	4788      	blx	r1
 8000ccc:	68e8      	ldr	r0, [r5, #12]
 8000cce:	42a8      	cmp	r0, r5
 8000cd0:	bf08      	it	eq
 8000cd2:	2000      	moveq	r0, #0
 8000cd4:	2800      	cmp	r0, #0
 8000cd6:	6560      	str	r0, [r4, #84]	; 0x54
 8000cd8:	d1f4      	bne.n	8000cc4 <ai_layers_forward_all+0xc>
 8000cda:	b001      	add	sp, #4
 8000cdc:	bd30      	pop	{r4, r5, pc}
	...

08000ce0 <.text_15>:
 8000ce0:	564e4f43 	.word	0x564e4f43
 8000ce4:	00004432 	.word	0x00004432

08000ce8 <.text_16>:
 8000ce8:	534e4544 	.word	0x534e4544
 8000cec:	0045      	.short	0x0045
	...

08000cf0 <.text_17>:
 8000cf0:	4d54534c 	.word	0x4d54534c
 8000cf4:	00          	.byte	0x00
 8000cf5:	00          	.byte	0x00
	...

08000cf8 <.text_18>:
 8000cf8:	4d524f4e 	.word	0x4d524f4e
 8000cfc:	00          	.byte	0x00
 8000cfd:	00          	.byte	0x00
	...

08000d00 <.text_19>:
 8000d00:	4954504f 	.word	0x4954504f
 8000d04:	455a494d 	.word	0x455a494d
 8000d08:	4f435f44 	.word	0x4f435f44
 8000d0c:	4432564e 	.word	0x4432564e
 8000d10:	00          	.byte	0x00
 8000d11:	00          	.byte	0x00
	...

08000d14 <.text_20>:
 8000d14:	4e415254 	.word	0x4e415254
 8000d18:	534f5053 	.word	0x534f5053
 8000d1c:	0045      	.short	0x0045
	...

08000d20 <.text_21>:
 8000d20:	4c4f4f50 	.word	0x4c4f4f50
 8000d24:	00          	.byte	0x00
 8000d25:	00          	.byte	0x00
	...

08000d28 <.text_22>:
 8000d28:	494c5053 	.word	0x494c5053
 8000d2c:	0054      	.short	0x0054
	...

08000d30 <.text_23>:
 8000d30:	454d4954 	.word	0x454d4954
 8000d34:	4c45445f 	.word	0x4c45445f
 8000d38:	00005941 	.word	0x00005941

08000d3c <.text_24>:
 8000d3c:	454d4954 	.word	0x454d4954
 8000d40:	5349445f 	.word	0x5349445f
 8000d44:	42495254 	.word	0x42495254
 8000d48:	44455455 	.word	0x44455455
 8000d4c:	00          	.byte	0x00
 8000d4d:	00          	.byte	0x00
	...

08000d50 <.text_25>:
 8000d50:	434e4f43 	.word	0x434e4f43
 8000d54:	00005441 	.word	0x00005441

08000d58 <.text_26>:
 8000d58:	4d4d4547 	.word	0x4d4d4547
 8000d5c:	00          	.byte	0x00
 8000d5d:	00          	.byte	0x00
	...

08000d60 <.text_27>:
 8000d60:	41535055 	.word	0x41535055
 8000d64:	454c504d 	.word	0x454c504d
 8000d68:	00          	.byte	0x00
 8000d69:	00          	.byte	0x00
	...

08000d6c <.text_28>:
 8000d6c:	57544c45 	.word	0x57544c45
 8000d70:	00455349 	.word	0x00455349

08000d74 <.text_29>:
 8000d74:	454e4547 	.word	0x454e4547
 8000d78:	00434952 	.word	0x00434952

08000d7c <.text_30>:
 8000d7c:	54534e49 	.word	0x54534e49
 8000d80:	45434e41 	.word	0x45434e41
 8000d84:	4d524f4e 	.word	0x4d524f4e
 8000d88:	5a494c41 	.word	0x5a494c41
 8000d8c:	4f495441 	.word	0x4f495441
 8000d90:	004e      	.short	0x004e
	...

08000d94 <.text_31>:
 8000d94:	43494c53 	.word	0x43494c53
 8000d98:	0045      	.short	0x0045
	...

08000d9c <.text_32>:
 8000d9c:	454c4954 	.word	0x454c4954
 8000da0:	00          	.byte	0x00
 8000da1:	00          	.byte	0x00
	...

08000da4 <.text_33>:
 8000da4:	55444552 	.word	0x55444552
 8000da8:	00004543 	.word	0x00004543

08000dac <ai_check_custom_types::ref_signatures>:
 8000dac:	84048403                                ....

08000db0 <ai_conv2d_stripe_f32>:
 8000db0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000db4:	b098      	sub	sp, #96	; 0x60
 8000db6:	9825      	ldr	r0, [sp, #148]	; 0x94
 8000db8:	2800      	cmp	r0, #0
 8000dba:	f000 82cb 	beq.w	8001354 <ai_conv2d_stripe_f32+0x5a4>
 8000dbe:	f9bd 40c0 	ldrsh.w	r4, [sp, #192]	; 0xc0
 8000dc2:	f8dd a0b4 	ldr.w	sl, [sp, #180]	; 0xb4
 8000dc6:	9d2b      	ldr	r5, [sp, #172]	; 0xac
 8000dc8:	9f24      	ldr	r7, [sp, #144]	; 0x90
 8000dca:	9e2c      	ldr	r6, [sp, #176]	; 0xb0
 8000dcc:	9004      	str	r0, [sp, #16]
 8000dce:	fb07 6a0a 	mla	sl, r7, sl, r6
 8000dd2:	982a      	ldr	r0, [sp, #168]	; 0xa8
 8000dd4:	f9bd 60c0 	ldrsh.w	r6, [sp, #192]	; 0xc0
 8000dd8:	f8cd a014 	str.w	sl, [sp, #20]
 8000ddc:	1904      	adds	r4, r0, r4
 8000dde:	1e64      	subs	r4, r4, #1
 8000de0:	9826      	ldr	r0, [sp, #152]	; 0x98
 8000de2:	9100      	str	r1, [sp, #0]
 8000de4:	fb94 f6f6 	sdiv	r6, r4, r6
 8000de8:	f9bd 40bc 	ldrsh.w	r4, [sp, #188]	; 0xbc
 8000dec:	9217      	str	r2, [sp, #92]	; 0x5c
 8000dee:	4346      	muls	r6, r0
 8000df0:	9616      	str	r6, [sp, #88]	; 0x58
 8000df2:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8000df6:	9e2a      	ldr	r6, [sp, #168]	; 0xa8
 8000df8:	9822      	ldr	r0, [sp, #136]	; 0x88
 8000dfa:	9306      	str	r3, [sp, #24]
 8000dfc:	4344      	muls	r4, r0
 8000dfe:	9415      	str	r4, [sp, #84]	; 0x54
 8000e00:	437e      	muls	r6, r7
 8000e02:	f9bd 40c0 	ldrsh.w	r4, [sp, #192]	; 0xc0
 8000e06:	437c      	muls	r4, r7
 8000e08:	9414      	str	r4, [sp, #80]	; 0x50
 8000e0a:	4346      	muls	r6, r0
 8000e0c:	f9bd 40c0 	ldrsh.w	r4, [sp, #192]	; 0xc0
 8000e10:	982a      	ldr	r0, [sp, #168]	; 0xa8
 8000e12:	960b      	str	r6, [sp, #44]	; 0x2c
 8000e14:	1a24      	subs	r4, r4, r0
 8000e16:	9413      	str	r4, [sp, #76]	; 0x4c
 8000e18:	4604      	mov	r4, r0
 8000e1a:	9826      	ldr	r0, [sp, #152]	; 0x98
 8000e1c:	9e26      	ldr	r6, [sp, #152]	; 0x98
 8000e1e:	4344      	muls	r4, r0
 8000e20:	9412      	str	r4, [sp, #72]	; 0x48
 8000e22:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8000e24:	4344      	muls	r4, r0
 8000e26:	9411      	str	r4, [sp, #68]	; 0x44
 8000e28:	f9bd 00c0 	ldrsh.w	r0, [sp, #192]	; 0xc0
 8000e2c:	f9bd 40bc 	ldrsh.w	r4, [sp, #188]	; 0xbc
 8000e30:	fb14 f000 	smulbb	r0, r4, r0
 8000e34:	900a      	str	r0, [sp, #40]	; 0x28
 8000e36:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 8000e38:	9829      	ldr	r0, [sp, #164]	; 0xa4
 8000e3a:	fbb4 f0f0 	udiv	r0, r4, r0
 8000e3e:	9010      	str	r0, [sp, #64]	; 0x40
 8000e40:	9c22      	ldr	r4, [sp, #136]	; 0x88
 8000e42:	9829      	ldr	r0, [sp, #164]	; 0xa4
 8000e44:	fbb4 f0f0 	udiv	r0, r4, r0
 8000e48:	900f      	str	r0, [sp, #60]	; 0x3c
 8000e4a:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 8000e4c:	9822      	ldr	r0, [sp, #136]	; 0x88
 8000e4e:	fbb4 f0f0 	udiv	r0, r4, r0
 8000e52:	9c22      	ldr	r4, [sp, #136]	; 0x88
 8000e54:	900e      	str	r0, [sp, #56]	; 0x38
 8000e56:	4374      	muls	r4, r6
 8000e58:	940d      	str	r4, [sp, #52]	; 0x34
 8000e5a:	9c2a      	ldr	r4, [sp, #168]	; 0xa8
 8000e5c:	1b2d      	subs	r5, r5, r4
 8000e5e:	950c      	str	r5, [sp, #48]	; 0x30
 8000e60:	9f2c      	ldr	r7, [sp, #176]	; 0xb0
 8000e62:	9924      	ldr	r1, [sp, #144]	; 0x90
 8000e64:	982c      	ldr	r0, [sp, #176]	; 0xb0
 8000e66:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
 8000e68:	427f      	negs	r7, r7
 8000e6a:	bfd8      	it	le
 8000e6c:	2700      	movle	r7, #0
 8000e6e:	1a09      	subs	r1, r1, r0
 8000e70:	4291      	cmp	r1, r2
 8000e72:	bf3d      	ittte	cc
 8000e74:	9824      	ldrcc	r0, [sp, #144]	; 0x90
 8000e76:	9e2c      	ldrcc	r6, [sp, #176]	; 0xb0
 8000e78:	1b86      	subcc	r6, r0, r6
 8000e7a:	4616      	movcs	r6, r2
 8000e7c:	9a05      	ldr	r2, [sp, #20]
 8000e7e:	9922      	ldr	r1, [sp, #136]	; 0x88
 8000e80:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8000e82:	18ba      	adds	r2, r7, r2
 8000e84:	434a      	muls	r2, r1
 8000e86:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8000e8a:	9821      	ldr	r0, [sp, #132]	; 0x84
 8000e8c:	b900      	cbnz	r0, 8000e90 <ai_conv2d_stripe_f32+0xe0>
 8000e8e:	9800      	ldr	r0, [sp, #0]
 8000e90:	9001      	str	r0, [sp, #4]
 8000e92:	1bf6      	subs	r6, r6, r7
 8000e94:	9829      	ldr	r0, [sp, #164]	; 0xa4
 8000e96:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8000e98:	2801      	cmp	r0, #1
 8000e9a:	bf04      	itt	eq
 8000e9c:	980a      	ldreq	r0, [sp, #40]	; 0x28
 8000e9e:	2801      	cmpeq	r0, #1
 8000ea0:	f040 80a9 	bne.w	8000ff6 <ai_conv2d_stripe_f32+0x246>
 8000ea4:	9c24      	ldr	r4, [sp, #144]	; 0x90
 8000ea6:	9826      	ldr	r0, [sp, #152]	; 0x98
 8000ea8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8000eaa:	1ba4      	subs	r4, r4, r6
 8000eac:	434c      	muls	r4, r1
 8000eae:	1b80      	subs	r0, r0, r6
 8000eb0:	4341      	muls	r1, r0
 8000eb2:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8000eb4:	1b40      	subs	r0, r0, r5
 8000eb6:	fb00 fc03 	mul.w	ip, r0, r3
 8000eba:	9811      	ldr	r0, [sp, #68]	; 0x44
 8000ebc:	9b06      	ldr	r3, [sp, #24]
 8000ebe:	4407      	add	r7, r0
 8000ec0:	9822      	ldr	r0, [sp, #136]	; 0x88
 8000ec2:	4347      	muls	r7, r0
 8000ec4:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8000ec8:	4370      	muls	r0, r6
 8000eca:	9e01      	ldr	r6, [sp, #4]
 8000ecc:	9b00      	ldr	r3, [sp, #0]
 8000ece:	429e      	cmp	r6, r3
 8000ed0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8000ed2:	eb02 0983 	add.w	r9, r2, r3, lsl #2
 8000ed6:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 8000ed8:	bf0c      	ite	eq
 8000eda:	eddf 0aaf 	vldreq	s1, [pc, #700]	; 8001198 <ai_conv2d_stripe_f32+0x3e8>
 8000ede:	eef0 0a40 	vmovne.f32	s1, s0
 8000ee2:	2a00      	cmp	r2, #0
 8000ee4:	f000 8222 	beq.w	800132c <ai_conv2d_stripe_f32+0x57c>
 8000ee8:	46b0      	mov	r8, r6
 8000eea:	462e      	mov	r6, r5
 8000eec:	4613      	mov	r3, r2
 8000eee:	f8cd c008 	str.w	ip, [sp, #8]
 8000ef2:	461d      	mov	r5, r3
 8000ef4:	f8dd e000 	ldr.w	lr, [sp]
 8000ef8:	9b00      	ldr	r3, [sp, #0]
 8000efa:	463a      	mov	r2, r7
 8000efc:	4682      	mov	sl, r0
 8000efe:	f8cd 9004 	str.w	r9, [sp, #4]
 8000f02:	46c4      	mov	ip, r8
 8000f04:	f02a 0703 	bic.w	r7, sl, #3
 8000f08:	ed9c 1a00 	vldr	s2, [ip]
 8000f0c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8000f10:	2e00      	cmp	r6, #0
 8000f12:	ee21 1a20 	vmul.f32	s2, s2, s1
 8000f16:	dd61      	ble.n	8000fdc <ai_conv2d_stripe_f32+0x22c>
 8000f18:	4630      	mov	r0, r6
 8000f1a:	2f00      	cmp	r7, #0
 8000f1c:	f04f 0900 	mov.w	r9, #0
 8000f20:	f340 801f 	ble.w	8000f62 <ai_conv2d_stripe_f32+0x1b2>
 8000f24:	edd2 4a00 	vldr	s9, [r2]
 8000f28:	ed98 5a00 	vldr	s10, [r8]
 8000f2c:	edd2 3a01 	vldr	s7, [r2, #4]
 8000f30:	ed98 4a01 	vldr	s8, [r8, #4]
 8000f34:	edd2 2a02 	vldr	s5, [r2, #8]
 8000f38:	ed98 3a02 	vldr	s6, [r8, #8]
 8000f3c:	edd2 1a03 	vldr	s3, [r2, #12]
 8000f40:	ed98 2a03 	vldr	s4, [r8, #12]
 8000f44:	ee04 1a85 	vmla.f32	s2, s9, s10
 8000f48:	ee03 1a84 	vmla.f32	s2, s7, s8
 8000f4c:	3210      	adds	r2, #16
 8000f4e:	f109 0904 	add.w	r9, r9, #4
 8000f52:	ee02 1a83 	vmla.f32	s2, s5, s6
 8000f56:	45b9      	cmp	r9, r7
 8000f58:	ee01 1a82 	vmla.f32	s2, s3, s4
 8000f5c:	f108 0810 	add.w	r8, r8, #16
 8000f60:	dbe0      	blt.n	8000f24 <ai_conv2d_stripe_f32+0x174>
 8000f62:	45d1      	cmp	r9, sl
 8000f64:	f280 8034 	bge.w	8000fd0 <ai_conv2d_stripe_f32+0x220>
 8000f68:	f109 0901 	add.w	r9, r9, #1
 8000f6c:	edd2 2a00 	vldr	s5, [r2]
 8000f70:	edd8 1a00 	vldr	s3, [r8]
 8000f74:	1d12      	adds	r2, r2, #4
 8000f76:	45d1      	cmp	r9, sl
 8000f78:	ee02 1aa1 	vmla.f32	s2, s5, s3
 8000f7c:	f108 0804 	add.w	r8, r8, #4
 8000f80:	da26      	bge.n	8000fd0 <ai_conv2d_stripe_f32+0x220>
 8000f82:	f109 0901 	add.w	r9, r9, #1
 8000f86:	ed92 3a00 	vldr	s6, [r2]
 8000f8a:	ed98 2a00 	vldr	s4, [r8]
 8000f8e:	1d12      	adds	r2, r2, #4
 8000f90:	45d1      	cmp	r9, sl
 8000f92:	ee03 1a02 	vmla.f32	s2, s6, s4
 8000f96:	f108 0804 	add.w	r8, r8, #4
 8000f9a:	da19      	bge.n	8000fd0 <ai_conv2d_stripe_f32+0x220>
 8000f9c:	f109 0901 	add.w	r9, r9, #1
 8000fa0:	edd2 2a00 	vldr	s5, [r2]
 8000fa4:	edd8 1a00 	vldr	s3, [r8]
 8000fa8:	1d12      	adds	r2, r2, #4
 8000faa:	45d1      	cmp	r9, sl
 8000fac:	ee02 1aa1 	vmla.f32	s2, s5, s3
 8000fb0:	f108 0804 	add.w	r8, r8, #4
 8000fb4:	da0c      	bge.n	8000fd0 <ai_conv2d_stripe_f32+0x220>
 8000fb6:	f109 0901 	add.w	r9, r9, #1
 8000fba:	ed92 2a00 	vldr	s4, [r2]
 8000fbe:	ed98 3a00 	vldr	s6, [r8]
 8000fc2:	1d12      	adds	r2, r2, #4
 8000fc4:	45d1      	cmp	r9, sl
 8000fc6:	ee02 1a03 	vmla.f32	s2, s4, s6
 8000fca:	f108 0804 	add.w	r8, r8, #4
 8000fce:	dbcb      	blt.n	8000f68 <ai_conv2d_stripe_f32+0x1b8>
 8000fd0:	1e40      	subs	r0, r0, #1
 8000fd2:	eb08 0884 	add.w	r8, r8, r4, lsl #2
 8000fd6:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 8000fda:	d19e      	bne.n	8000f1a <ai_conv2d_stripe_f32+0x16a>
 8000fdc:	9802      	ldr	r0, [sp, #8]
 8000fde:	ed8e 1a00 	vstr	s2, [lr]
 8000fe2:	1e6d      	subs	r5, r5, #1
 8000fe4:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 8000fe8:	f10e 0e04 	add.w	lr, lr, #4
 8000fec:	f10c 0c04 	add.w	ip, ip, #4
 8000ff0:	d18a      	bne.n	8000f08 <ai_conv2d_stripe_f32+0x158>
 8000ff2:	9300      	str	r3, [sp, #0]
 8000ff4:	e19a      	b.n	800132c <ai_conv2d_stripe_f32+0x57c>
 8000ff6:	9829      	ldr	r0, [sp, #164]	; 0xa4
 8000ff8:	4288      	cmp	r0, r1
 8000ffa:	bf04      	itt	eq
 8000ffc:	980a      	ldreq	r0, [sp, #40]	; 0x28
 8000ffe:	2801      	cmpeq	r0, #1
 8001000:	f040 80cc 	bne.w	800119c <ai_conv2d_stripe_f32+0x3ec>
 8001004:	980e      	ldr	r0, [sp, #56]	; 0x38
 8001006:	9b06      	ldr	r3, [sp, #24]
 8001008:	9c00      	ldr	r4, [sp, #0]
 800100a:	9002      	str	r0, [sp, #8]
 800100c:	9824      	ldr	r0, [sp, #144]	; 0x90
 800100e:	1b81      	subs	r1, r0, r6
 8001010:	9822      	ldr	r0, [sp, #136]	; 0x88
 8001012:	fb01 fa00 	mul.w	sl, r1, r0
 8001016:	9826      	ldr	r0, [sp, #152]	; 0x98
 8001018:	9926      	ldr	r1, [sp, #152]	; 0x98
 800101a:	eba0 0c06 	sub.w	ip, r0, r6
 800101e:	9827      	ldr	r0, [sp, #156]	; 0x9c
 8001020:	1b40      	subs	r0, r0, r5
 8001022:	4341      	muls	r1, r0
 8001024:	9812      	ldr	r0, [sp, #72]	; 0x48
 8001026:	183f      	adds	r7, r7, r0
 8001028:	eb03 0087 	add.w	r0, r3, r7, lsl #2
 800102c:	9b01      	ldr	r3, [sp, #4]
 800102e:	42a3      	cmp	r3, r4
 8001030:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8001032:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
 8001036:	bf0c      	ite	eq
 8001038:	eddf 0a57 	vldreq	s1, [pc, #348]	; 8001198 <ai_conv2d_stripe_f32+0x3e8>
 800103c:	eef0 0a40 	vmovne.f32	s1, s0
 8001040:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8001042:	2400      	movs	r4, #0
 8001044:	eb0e 0283 	add.w	r2, lr, r3, lsl #2
 8001048:	4596      	cmp	lr, r2
 800104a:	9203      	str	r2, [sp, #12]
 800104c:	f080 816e 	bcs.w	800132c <ai_conv2d_stripe_f32+0x57c>
 8001050:	9b00      	ldr	r3, [sp, #0]
 8001052:	9a02      	ldr	r2, [sp, #8]
 8001054:	2a00      	cmp	r2, #0
 8001056:	f000 8097 	beq.w	8001188 <ai_conv2d_stripe_f32+0x3d8>
 800105a:	9a01      	ldr	r2, [sp, #4]
 800105c:	9500      	str	r5, [sp, #0]
 800105e:	eb02 0784 	add.w	r7, r2, r4, lsl #2
 8001062:	eb03 0284 	add.w	r2, r3, r4, lsl #2
 8001066:	f8dd b008 	ldr.w	fp, [sp, #8]
 800106a:	9108      	str	r1, [sp, #32]
 800106c:	f8cd e01c 	str.w	lr, [sp, #28]
 8001070:	4615      	mov	r5, r2
 8001072:	9a00      	ldr	r2, [sp, #0]
 8001074:	ed97 1a00 	vldr	s2, [r7]
 8001078:	9907      	ldr	r1, [sp, #28]
 800107a:	2a00      	cmp	r2, #0
 800107c:	ee21 1a20 	vmul.f32	s2, s2, s1
 8001080:	f340 8072 	ble.w	8001168 <ai_conv2d_stripe_f32+0x3b8>
 8001084:	f026 0e03 	bic.w	lr, r6, #3
 8001088:	f1be 0f00 	cmp.w	lr, #0
 800108c:	f04f 0900 	mov.w	r9, #0
 8001090:	f340 8029 	ble.w	80010e6 <ai_conv2d_stripe_f32+0x336>
 8001094:	f8dd 8088 	ldr.w	r8, [sp, #136]	; 0x88
 8001098:	edd0 1a00 	vldr	s3, [r0]
 800109c:	ed91 2a00 	vldr	s4, [r1]
 80010a0:	eb01 0188 	add.w	r1, r1, r8, lsl #2
 80010a4:	ee01 1a82 	vmla.f32	s2, s3, s4
 80010a8:	edd0 1a01 	vldr	s3, [r0, #4]
 80010ac:	ed91 2a00 	vldr	s4, [r1]
 80010b0:	eb01 0188 	add.w	r1, r1, r8, lsl #2
 80010b4:	ee01 1a82 	vmla.f32	s2, s3, s4
 80010b8:	edd0 1a02 	vldr	s3, [r0, #8]
 80010bc:	ed91 2a00 	vldr	s4, [r1]
 80010c0:	eb01 0188 	add.w	r1, r1, r8, lsl #2
 80010c4:	ee01 1a82 	vmla.f32	s2, s3, s4
 80010c8:	f109 0904 	add.w	r9, r9, #4
 80010cc:	edd0 1a03 	vldr	s3, [r0, #12]
 80010d0:	ed91 2a00 	vldr	s4, [r1]
 80010d4:	3010      	adds	r0, #16
 80010d6:	45f1      	cmp	r9, lr
 80010d8:	ee01 1a82 	vmla.f32	s2, s3, s4
 80010dc:	eb01 0188 	add.w	r1, r1, r8, lsl #2
 80010e0:	dbda      	blt.n	8001098 <ai_conv2d_stripe_f32+0x2e8>
 80010e2:	f8cd 8088 	str.w	r8, [sp, #136]	; 0x88
 80010e6:	45b1      	cmp	r9, r6
 80010e8:	f280 8038 	bge.w	800115c <ai_conv2d_stripe_f32+0x3ac>
 80010ec:	f8dd e088 	ldr.w	lr, [sp, #136]	; 0x88
 80010f0:	f109 0901 	add.w	r9, r9, #1
 80010f4:	edd0 1a00 	vldr	s3, [r0]
 80010f8:	ed91 2a00 	vldr	s4, [r1]
 80010fc:	1d00      	adds	r0, r0, #4
 80010fe:	45b1      	cmp	r9, r6
 8001100:	ee01 1a82 	vmla.f32	s2, s3, s4
 8001104:	eb01 018e 	add.w	r1, r1, lr, lsl #2
 8001108:	da26      	bge.n	8001158 <ai_conv2d_stripe_f32+0x3a8>
 800110a:	f109 0901 	add.w	r9, r9, #1
 800110e:	ed90 2a00 	vldr	s4, [r0]
 8001112:	edd1 1a00 	vldr	s3, [r1]
 8001116:	1d00      	adds	r0, r0, #4
 8001118:	45b1      	cmp	r9, r6
 800111a:	ee02 1a21 	vmla.f32	s2, s4, s3
 800111e:	eb01 018e 	add.w	r1, r1, lr, lsl #2
 8001122:	da19      	bge.n	8001158 <ai_conv2d_stripe_f32+0x3a8>
 8001124:	f109 0901 	add.w	r9, r9, #1
 8001128:	edd0 1a00 	vldr	s3, [r0]
 800112c:	ed91 2a00 	vldr	s4, [r1]
 8001130:	1d00      	adds	r0, r0, #4
 8001132:	45b1      	cmp	r9, r6
 8001134:	ee01 1a82 	vmla.f32	s2, s3, s4
 8001138:	eb01 018e 	add.w	r1, r1, lr, lsl #2
 800113c:	da0c      	bge.n	8001158 <ai_conv2d_stripe_f32+0x3a8>
 800113e:	f109 0901 	add.w	r9, r9, #1
 8001142:	ed90 2a00 	vldr	s4, [r0]
 8001146:	edd1 1a00 	vldr	s3, [r1]
 800114a:	1d00      	adds	r0, r0, #4
 800114c:	45b1      	cmp	r9, r6
 800114e:	ee02 1a21 	vmla.f32	s2, s4, s3
 8001152:	eb01 018e 	add.w	r1, r1, lr, lsl #2
 8001156:	dbcb      	blt.n	80010f0 <ai_conv2d_stripe_f32+0x340>
 8001158:	f8cd e088 	str.w	lr, [sp, #136]	; 0x88
 800115c:	1e52      	subs	r2, r2, #1
 800115e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8001162:	eb00 008c 	add.w	r0, r0, ip, lsl #2
 8001166:	d18d      	bne.n	8001084 <ai_conv2d_stripe_f32+0x2d4>
 8001168:	9908      	ldr	r1, [sp, #32]
 800116a:	ed85 1a00 	vstr	s2, [r5]
 800116e:	1c64      	adds	r4, r4, #1
 8001170:	1d2d      	adds	r5, r5, #4
 8001172:	1d3f      	adds	r7, r7, #4
 8001174:	f1bb 0b01 	subs.w	fp, fp, #1
 8001178:	eb00 0081 	add.w	r0, r0, r1, lsl #2
 800117c:	f47f af79 	bne.w	8001072 <ai_conv2d_stripe_f32+0x2c2>
 8001180:	9d00      	ldr	r5, [sp, #0]
 8001182:	9908      	ldr	r1, [sp, #32]
 8001184:	f8dd e01c 	ldr.w	lr, [sp, #28]
 8001188:	9a03      	ldr	r2, [sp, #12]
 800118a:	f10e 0e04 	add.w	lr, lr, #4
 800118e:	4596      	cmp	lr, r2
 8001190:	f4bf af2f 	bcs.w	8000ff2 <ai_conv2d_stripe_f32+0x242>
 8001194:	e75d      	b.n	8001052 <ai_conv2d_stripe_f32+0x2a2>
 8001196:	bf00      	nop
 8001198:	00000000 	.word	0x00000000
 800119c:	f9bd 10bc 	ldrsh.w	r1, [sp, #188]	; 0xbc
 80011a0:	f8dd 9050 	ldr.w	r9, [sp, #80]	; 0x50
 80011a4:	4608      	mov	r0, r1
 80011a6:	1bcb      	subs	r3, r1, r7
 80011a8:	fb97 f4f0 	sdiv	r4, r7, r0
 80011ac:	fb00 3004 	mla	r0, r0, r4, r3
 80011b0:	fb90 faf1 	sdiv	sl, r0, r1
 80011b4:	fb01 0a1a 	mls	sl, r1, sl, r0
 80011b8:	f9bd 30c0 	ldrsh.w	r3, [sp, #192]	; 0xc0
 80011bc:	982a      	ldr	r0, [sp, #168]	; 0xa8
 80011be:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 80011c0:	fb90 f0f3 	sdiv	r0, r0, r3
 80011c4:	fb03 4000 	mla	r0, r3, r0, r4
 80011c8:	1876      	adds	r6, r6, r1
 80011ca:	fb90 fbf3 	sdiv	fp, r0, r3
 80011ce:	1e76      	subs	r6, r6, #1
 80011d0:	187f      	adds	r7, r7, r1
 80011d2:	fb03 0b1b 	mls	fp, r3, fp, r0
 80011d6:	eba6 060a 	sub.w	r6, r6, sl
 80011da:	eba5 050b 	sub.w	r5, r5, fp
 80011de:	1e7f      	subs	r7, r7, #1
 80011e0:	fb96 f0f1 	sdiv	r0, r6, r1
 80011e4:	9e27      	ldr	r6, [sp, #156]	; 0x9c
 80011e6:	9c22      	ldr	r4, [sp, #136]	; 0x88
 80011e8:	195d      	adds	r5, r3, r5
 80011ea:	1e6d      	subs	r5, r5, #1
 80011ec:	fb00 9911 	mls	r9, r0, r1, r9
 80011f0:	fb97 f1f1 	sdiv	r1, r7, r1
 80011f4:	fb95 fcf3 	sdiv	ip, r5, r3
 80011f8:	9d10      	ldr	r5, [sp, #64]	; 0x40
 80011fa:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80011fc:	9509      	str	r5, [sp, #36]	; 0x24
 80011fe:	eba6 060c 	sub.w	r6, r6, ip
 8001202:	9d26      	ldr	r5, [sp, #152]	; 0x98
 8001204:	1a2d      	subs	r5, r5, r0
 8001206:	fb05 f803 	mul.w	r8, r5, r3
 800120a:	9d26      	ldr	r5, [sp, #152]	; 0x98
 800120c:	435d      	muls	r5, r3
 800120e:	fb06 fe05 	mul.w	lr, r6, r5
 8001212:	9d16      	ldr	r5, [sp, #88]	; 0x58
 8001214:	9e06      	ldr	r6, [sp, #24]
 8001216:	194d      	adds	r5, r1, r5
 8001218:	fb04 f909 	mul.w	r9, r4, r9
 800121c:	435d      	muls	r5, r3
 800121e:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8001220:	eb06 0185 	add.w	r1, r6, r5, lsl #2
 8001224:	9d01      	ldr	r5, [sp, #4]
 8001226:	9e00      	ldr	r6, [sp, #0]
 8001228:	1ae4      	subs	r4, r4, r3
 800122a:	42b5      	cmp	r5, r6
 800122c:	9d2a      	ldr	r5, [sp, #168]	; 0xa8
 800122e:	9e24      	ldr	r6, [sp, #144]	; 0x90
 8001230:	445d      	add	r5, fp
 8001232:	fb06 aa05 	mla	sl, r6, r5, sl
 8001236:	9d22      	ldr	r5, [sp, #136]	; 0x88
 8001238:	fb0a f505 	mul.w	r5, sl, r5
 800123c:	bf0c      	ite	eq
 800123e:	eddf 0a9e 	vldreq	s1, [pc, #632]	; 80014b8 <.text_5>
 8001242:	eef0 0a40 	vmovne.f32	s1, s0
 8001246:	eb02 0785 	add.w	r7, r2, r5, lsl #2
 800124a:	9a29      	ldr	r2, [sp, #164]	; 0xa4
 800124c:	2500      	movs	r5, #0
 800124e:	2a00      	cmp	r2, #0
 8001250:	d06c      	beq.n	800132c <ai_conv2d_stripe_f32+0x57c>
 8001252:	9202      	str	r2, [sp, #8]
 8001254:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8001256:	2a00      	cmp	r2, #0
 8001258:	d062      	beq.n	8001320 <ai_conv2d_stripe_f32+0x570>
 800125a:	9a01      	ldr	r2, [sp, #4]
 800125c:	eb02 0685 	add.w	r6, r2, r5, lsl #2
 8001260:	9a00      	ldr	r2, [sp, #0]
 8001262:	f8cd c00c 	str.w	ip, [sp, #12]
 8001266:	eb02 0a85 	add.w	sl, r2, r5, lsl #2
 800126a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800126c:	f8cd e020 	str.w	lr, [sp, #32]
 8001270:	f8cd 701c 	str.w	r7, [sp, #28]
 8001274:	f8dd e00c 	ldr.w	lr, [sp, #12]
 8001278:	ed96 1a00 	vldr	s2, [r6]
 800127c:	9f07      	ldr	r7, [sp, #28]
 800127e:	f1be 0f00 	cmp.w	lr, #0
 8001282:	ee21 1a20 	vmul.f32	s2, s2, s1
 8001286:	dd3b      	ble.n	8001300 <ai_conv2d_stripe_f32+0x550>
 8001288:	2800      	cmp	r0, #0
 800128a:	dd32      	ble.n	80012f2 <ai_conv2d_stripe_f32+0x542>
 800128c:	ea4f 0c00 	mov.w	ip, r0
 8001290:	eb07 0b83 	add.w	fp, r7, r3, lsl #2
 8001294:	455f      	cmp	r7, fp
 8001296:	d227      	bcs.n	80012e8 <ai_conv2d_stripe_f32+0x538>
 8001298:	edd1 2a00 	vldr	s5, [r1]
 800129c:	edd7 1a00 	vldr	s3, [r7]
 80012a0:	1d09      	adds	r1, r1, #4
 80012a2:	1d3f      	adds	r7, r7, #4
 80012a4:	455f      	cmp	r7, fp
 80012a6:	ee02 1aa1 	vmla.f32	s2, s5, s3
 80012aa:	d21d      	bcs.n	80012e8 <ai_conv2d_stripe_f32+0x538>
 80012ac:	ed91 3a00 	vldr	s6, [r1]
 80012b0:	ed97 2a00 	vldr	s4, [r7]
 80012b4:	1d09      	adds	r1, r1, #4
 80012b6:	1d3f      	adds	r7, r7, #4
 80012b8:	455f      	cmp	r7, fp
 80012ba:	ee03 1a02 	vmla.f32	s2, s6, s4
 80012be:	d213      	bcs.n	80012e8 <ai_conv2d_stripe_f32+0x538>
 80012c0:	edd1 2a00 	vldr	s5, [r1]
 80012c4:	edd7 1a00 	vldr	s3, [r7]
 80012c8:	1d09      	adds	r1, r1, #4
 80012ca:	1d3f      	adds	r7, r7, #4
 80012cc:	455f      	cmp	r7, fp
 80012ce:	ee02 1aa1 	vmla.f32	s2, s5, s3
 80012d2:	d209      	bcs.n	80012e8 <ai_conv2d_stripe_f32+0x538>
 80012d4:	ed91 2a00 	vldr	s4, [r1]
 80012d8:	ed97 3a00 	vldr	s6, [r7]
 80012dc:	1d09      	adds	r1, r1, #4
 80012de:	1d3f      	adds	r7, r7, #4
 80012e0:	455f      	cmp	r7, fp
 80012e2:	ee02 1a03 	vmla.f32	s2, s4, s6
 80012e6:	d3d7      	bcc.n	8001298 <ai_conv2d_stripe_f32+0x4e8>
 80012e8:	f1bc 0c01 	subs.w	ip, ip, #1
 80012ec:	eb07 0784 	add.w	r7, r7, r4, lsl #2
 80012f0:	d1ce      	bne.n	8001290 <ai_conv2d_stripe_f32+0x4e0>
 80012f2:	f1be 0e01 	subs.w	lr, lr, #1
 80012f6:	eb07 0789 	add.w	r7, r7, r9, lsl #2
 80012fa:	eb01 0188 	add.w	r1, r1, r8, lsl #2
 80012fe:	d1c3      	bne.n	8001288 <ai_conv2d_stripe_f32+0x4d8>
 8001300:	9f08      	ldr	r7, [sp, #32]
 8001302:	1c6d      	adds	r5, r5, #1
 8001304:	1d36      	adds	r6, r6, #4
 8001306:	ed8a 1a00 	vstr	s2, [sl]
 800130a:	1e52      	subs	r2, r2, #1
 800130c:	eb01 0187 	add.w	r1, r1, r7, lsl #2
 8001310:	f10a 0a04 	add.w	sl, sl, #4
 8001314:	d1ae      	bne.n	8001274 <ai_conv2d_stripe_f32+0x4c4>
 8001316:	f8dd c00c 	ldr.w	ip, [sp, #12]
 800131a:	f8dd e020 	ldr.w	lr, [sp, #32]
 800131e:	9f07      	ldr	r7, [sp, #28]
 8001320:	9a02      	ldr	r2, [sp, #8]
 8001322:	1e52      	subs	r2, r2, #1
 8001324:	eb07 0783 	add.w	r7, r7, r3, lsl #2
 8001328:	9202      	str	r2, [sp, #8]
 800132a:	d193      	bne.n	8001254 <ai_conv2d_stripe_f32+0x4a4>
 800132c:	9800      	ldr	r0, [sp, #0]
 800132e:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8001330:	eb00 0281 	add.w	r2, r0, r1, lsl #2
 8001334:	982c      	ldr	r0, [sp, #176]	; 0xb0
 8001336:	f8bd 10a0 	ldrh.w	r1, [sp, #160]	; 0xa0
 800133a:	9200      	str	r2, [sp, #0]
 800133c:	1841      	adds	r1, r0, r1
 800133e:	912c      	str	r1, [sp, #176]	; 0xb0
 8001340:	9805      	ldr	r0, [sp, #20]
 8001342:	f8bd 10a0 	ldrh.w	r1, [sp, #160]	; 0xa0
 8001346:	1841      	adds	r1, r0, r1
 8001348:	9804      	ldr	r0, [sp, #16]
 800134a:	9105      	str	r1, [sp, #20]
 800134c:	1e40      	subs	r0, r0, #1
 800134e:	9004      	str	r0, [sp, #16]
 8001350:	f47f ad86 	bne.w	8000e60 <ai_conv2d_stripe_f32+0xb0>
 8001354:	b018      	add	sp, #96	; 0x60
 8001356:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800135a <func_dummy>:
 800135a:	4770      	bx	lr

0800135c <ai_dict8_dot_array_f32>:
 800135c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001360:	b081      	sub	sp, #4
 8001362:	4682      	mov	sl, r0
 8001364:	ed2d 8b02 	vpush	{d8}
 8001368:	4615      	mov	r5, r2
 800136a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800136c:	08e0      	lsrs	r0, r4, #3
 800136e:	460f      	mov	r7, r1
 8001370:	461a      	mov	r2, r3
 8001372:	ed9f 0a51 	vldr	s0, [pc, #324]	; 80014b8 <.text_5>
 8001376:	d052      	beq.n	800141e <ai_dict8_dot_array_f32+0xc2>
 8001378:	4629      	mov	r1, r5
 800137a:	783b      	ldrb	r3, [r7, #0]
 800137c:	787d      	ldrb	r5, [r7, #1]
 800137e:	78be      	ldrb	r6, [r7, #2]
 8001380:	f897 b003 	ldrb.w	fp, [r7, #3]
 8001384:	ed92 8a00 	vldr	s16, [r2]
 8001388:	ed92 7a01 	vldr	s14, [r2, #4]
 800138c:	f817 cf04 	ldrb.w	ip, [r7, #4]!
 8001390:	ed92 6a02 	vldr	s12, [r2, #8]
 8001394:	ed92 5a03 	vldr	s10, [r2, #12]
 8001398:	f897 e001 	ldrb.w	lr, [r7, #1]
 800139c:	f897 8002 	ldrb.w	r8, [r7, #2]
 80013a0:	f897 9003 	ldrb.w	r9, [r7, #3]
 80013a4:	ed92 4a04 	vldr	s8, [r2, #16]
 80013a8:	ed92 3a05 	vldr	s6, [r2, #20]
 80013ac:	ed92 2a06 	vldr	s4, [r2, #24]
 80013b0:	ed92 1a07 	vldr	s2, [r2, #28]
 80013b4:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80013b8:	eb01 0585 	add.w	r5, r1, r5, lsl #2
 80013bc:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80013c0:	edd3 7a00 	vldr	s15, [r3]
 80013c4:	edd5 6a00 	vldr	s13, [r5]
 80013c8:	eb01 0b8b 	add.w	fp, r1, fp, lsl #2
 80013cc:	ee07 0a88 	vmla.f32	s0, s15, s16
 80013d0:	eb01 0c8c 	add.w	ip, r1, ip, lsl #2
 80013d4:	edd6 5a00 	vldr	s11, [r6]
 80013d8:	eddb 4a00 	vldr	s9, [fp]
 80013dc:	eddc 3a00 	vldr	s7, [ip]
 80013e0:	ee06 0a87 	vmla.f32	s0, s13, s14
 80013e4:	eb01 0e8e 	add.w	lr, r1, lr, lsl #2
 80013e8:	ee05 0a86 	vmla.f32	s0, s11, s12
 80013ec:	eb01 0888 	add.w	r8, r1, r8, lsl #2
 80013f0:	ee04 0a85 	vmla.f32	s0, s9, s10
 80013f4:	eb01 0989 	add.w	r9, r1, r9, lsl #2
 80013f8:	edde 2a00 	vldr	s5, [lr]
 80013fc:	edd8 1a00 	vldr	s3, [r8]
 8001400:	edd9 0a00 	vldr	s1, [r9]
 8001404:	ee03 0a84 	vmla.f32	s0, s7, s8
 8001408:	1d3f      	adds	r7, r7, #4
 800140a:	ee02 0a83 	vmla.f32	s0, s5, s6
 800140e:	3220      	adds	r2, #32
 8001410:	ee01 0a82 	vmla.f32	s0, s3, s4
 8001414:	1e40      	subs	r0, r0, #1
 8001416:	ee00 0a81 	vmla.f32	s0, s1, s2
 800141a:	d1ae      	bne.n	800137a <ai_dict8_dot_array_f32+0x1e>
 800141c:	460d      	mov	r5, r1
 800141e:	f014 0007 	ands.w	r0, r4, #7
 8001422:	d03e      	beq.n	80014a2 <ai_dict8_dot_array_f32+0x146>
 8001424:	f010 0103 	ands.w	r1, r0, #3
 8001428:	f000 800d 	beq.w	8001446 <ai_dict8_dot_array_f32+0xea>
 800142c:	f817 3b01 	ldrb.w	r3, [r7], #1
 8001430:	ed92 1a00 	vldr	s2, [r2]
 8001434:	eb05 0683 	add.w	r6, r5, r3, lsl #2
 8001438:	1d12      	adds	r2, r2, #4
 800143a:	edd6 0a00 	vldr	s1, [r6]
 800143e:	1e49      	subs	r1, r1, #1
 8001440:	ee00 0a81 	vmla.f32	s0, s1, s2
 8001444:	d1f2      	bne.n	800142c <ai_dict8_dot_array_f32+0xd0>
 8001446:	0880      	lsrs	r0, r0, #2
 8001448:	f000 802b 	beq.w	80014a2 <ai_dict8_dot_array_f32+0x146>
 800144c:	f817 3b01 	ldrb.w	r3, [r7], #1
 8001450:	f817 1b01 	ldrb.w	r1, [r7], #1
 8001454:	ed92 1a00 	vldr	s2, [r2]
 8001458:	edd2 0a01 	vldr	s1, [r2, #4]
 800145c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8001460:	eb05 0181 	add.w	r1, r5, r1, lsl #2
 8001464:	ed93 2a00 	vldr	s4, [r3]
 8001468:	edd1 1a00 	vldr	s3, [r1]
 800146c:	f817 1b01 	ldrb.w	r1, [r7], #1
 8001470:	f817 3b01 	ldrb.w	r3, [r7], #1
 8001474:	ee02 0a01 	vmla.f32	s0, s4, s2
 8001478:	eb05 0181 	add.w	r1, r5, r1, lsl #2
 800147c:	ee01 0aa0 	vmla.f32	s0, s3, s1
 8001480:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8001484:	edd2 0a02 	vldr	s1, [r2, #8]
 8001488:	ed91 2a00 	vldr	s4, [r1]
 800148c:	ed92 1a03 	vldr	s2, [r2, #12]
 8001490:	edd3 1a00 	vldr	s3, [r3]
 8001494:	3210      	adds	r2, #16
 8001496:	ee02 0a20 	vmla.f32	s0, s4, s1
 800149a:	1e40      	subs	r0, r0, #1
 800149c:	ee01 0a81 	vmla.f32	s0, s3, s2
 80014a0:	d1d4      	bne.n	800144c <ai_dict8_dot_array_f32+0xf0>
 80014a2:	edda 0a00 	vldr	s1, [sl]
 80014a6:	ee30 0a80 	vadd.f32	s0, s1, s0
 80014aa:	ed8a 0a00 	vstr	s0, [sl]
 80014ae:	ecbd 8b02 	vpop	{d8}
 80014b2:	b001      	add	sp, #4
 80014b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080014b8 <.text_5>:
 80014b8:	00000000 	.word	0x00000000

080014bc <ai_dict4_dot_array_f32>:
 80014bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80014c0:	ed2d 8b02 	vpush	{d8}
 80014c4:	4680      	mov	r8, r0
 80014c6:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
 80014ca:	ea4f 005c 	mov.w	r0, ip, lsr #1
 80014ce:	461e      	mov	r6, r3
 80014d0:	0040      	lsls	r0, r0, #1
 80014d2:	ea5f 03dc 	movs.w	r3, ip, lsr #3
 80014d6:	460c      	mov	r4, r1
 80014d8:	4615      	mov	r5, r2
 80014da:	eb06 0e80 	add.w	lr, r6, r0, lsl #2
 80014de:	ed9f 0a50 	vldr	s0, [pc, #320]	; 8001620 <.text_7>
 80014e2:	d053      	beq.n	800158c <ai_dict4_dot_array_f32+0xd0>
 80014e4:	ed96 8a00 	vldr	s16, [r6]
 80014e8:	ed96 7a01 	vldr	s14, [r6, #4]
 80014ec:	ed96 6a02 	vldr	s12, [r6, #8]
 80014f0:	ed96 5a03 	vldr	s10, [r6, #12]
 80014f4:	7820      	ldrb	r0, [r4, #0]
 80014f6:	7861      	ldrb	r1, [r4, #1]
 80014f8:	78a2      	ldrb	r2, [r4, #2]
 80014fa:	78e7      	ldrb	r7, [r4, #3]
 80014fc:	ed96 4a04 	vldr	s8, [r6, #16]
 8001500:	ed96 3a05 	vldr	s6, [r6, #20]
 8001504:	ed96 2a06 	vldr	s4, [r6, #24]
 8001508:	ed96 1a07 	vldr	s2, [r6, #28]
 800150c:	f007 090f 	and.w	r9, r7, #15
 8001510:	093f      	lsrs	r7, r7, #4
 8001512:	eb05 0787 	add.w	r7, r5, r7, lsl #2
 8001516:	eb05 0a89 	add.w	sl, r5, r9, lsl #2
 800151a:	edd7 1a00 	vldr	s3, [r7]
 800151e:	edda 0a00 	vldr	s1, [sl]
 8001522:	f002 070f 	and.w	r7, r2, #15
 8001526:	0912      	lsrs	r2, r2, #4
 8001528:	eb05 0282 	add.w	r2, r5, r2, lsl #2
 800152c:	eb05 0787 	add.w	r7, r5, r7, lsl #2
 8001530:	edd2 3a00 	vldr	s7, [r2]
 8001534:	edd7 2a00 	vldr	s5, [r7]
 8001538:	f001 020f 	and.w	r2, r1, #15
 800153c:	0909      	lsrs	r1, r1, #4
 800153e:	eb05 0181 	add.w	r1, r5, r1, lsl #2
 8001542:	eb05 0782 	add.w	r7, r5, r2, lsl #2
 8001546:	edd1 5a00 	vldr	s11, [r1]
 800154a:	edd7 4a00 	vldr	s9, [r7]
 800154e:	f000 010f 	and.w	r1, r0, #15
 8001552:	0900      	lsrs	r0, r0, #4
 8001554:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 8001558:	eb05 0281 	add.w	r2, r5, r1, lsl #2
 800155c:	edd0 7a00 	vldr	s15, [r0]
 8001560:	edd2 6a00 	vldr	s13, [r2]
 8001564:	ee07 0a88 	vmla.f32	s0, s15, s16
 8001568:	ee06 0a87 	vmla.f32	s0, s13, s14
 800156c:	ee05 0a86 	vmla.f32	s0, s11, s12
 8001570:	ee04 0a85 	vmla.f32	s0, s9, s10
 8001574:	ee03 0a84 	vmla.f32	s0, s7, s8
 8001578:	1d24      	adds	r4, r4, #4
 800157a:	ee02 0a83 	vmla.f32	s0, s5, s6
 800157e:	3620      	adds	r6, #32
 8001580:	ee01 0a82 	vmla.f32	s0, s3, s4
 8001584:	1e5b      	subs	r3, r3, #1
 8001586:	ee00 0a81 	vmla.f32	s0, s1, s2
 800158a:	d1ab      	bne.n	80014e4 <ai_dict4_dot_array_f32+0x28>
 800158c:	4576      	cmp	r6, lr
 800158e:	d22f      	bcs.n	80015f0 <ai_dict4_dot_array_f32+0x134>
 8001590:	f814 0b01 	ldrb.w	r0, [r4], #1
 8001594:	edd6 1a00 	vldr	s3, [r6]
 8001598:	edd6 0a01 	vldr	s1, [r6, #4]
 800159c:	f000 010f 	and.w	r1, r0, #15
 80015a0:	0900      	lsrs	r0, r0, #4
 80015a2:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 80015a6:	eb05 0281 	add.w	r2, r5, r1, lsl #2
 80015aa:	ed90 2a00 	vldr	s4, [r0]
 80015ae:	ed92 1a00 	vldr	s2, [r2]
 80015b2:	3608      	adds	r6, #8
 80015b4:	ee02 0a21 	vmla.f32	s0, s4, s3
 80015b8:	4576      	cmp	r6, lr
 80015ba:	ee01 0a20 	vmla.f32	s0, s2, s1
 80015be:	d217      	bcs.n	80015f0 <ai_dict4_dot_array_f32+0x134>
 80015c0:	f814 0b01 	ldrb.w	r0, [r4], #1
 80015c4:	ed96 1a00 	vldr	s2, [r6]
 80015c8:	ed96 2a01 	vldr	s4, [r6, #4]
 80015cc:	f000 010f 	and.w	r1, r0, #15
 80015d0:	0900      	lsrs	r0, r0, #4
 80015d2:	eb05 0080 	add.w	r0, r5, r0, lsl #2
 80015d6:	eb05 0281 	add.w	r2, r5, r1, lsl #2
 80015da:	edd0 1a00 	vldr	s3, [r0]
 80015de:	edd2 0a00 	vldr	s1, [r2]
 80015e2:	3608      	adds	r6, #8
 80015e4:	ee01 0a81 	vmla.f32	s0, s3, s2
 80015e8:	4576      	cmp	r6, lr
 80015ea:	ee00 0a82 	vmla.f32	s0, s1, s4
 80015ee:	d3cf      	bcc.n	8001590 <ai_dict4_dot_array_f32+0xd4>
 80015f0:	ea5f 70cc 	movs.w	r0, ip, lsl #31
 80015f4:	d509      	bpl.n	800160a <ai_dict4_dot_array_f32+0x14e>
 80015f6:	7821      	ldrb	r1, [r4, #0]
 80015f8:	ed96 1a00 	vldr	s2, [r6]
 80015fc:	0909      	lsrs	r1, r1, #4
 80015fe:	eb05 0081 	add.w	r0, r5, r1, lsl #2
 8001602:	edd0 0a00 	vldr	s1, [r0]
 8001606:	ee00 0a81 	vmla.f32	s0, s1, s2
 800160a:	edd8 1a00 	vldr	s3, [r8]
 800160e:	ee31 0a80 	vadd.f32	s0, s3, s0
 8001612:	ed88 0a00 	vstr	s0, [r8]
 8001616:	ecbd 8b02 	vpop	{d8}
 800161a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08001620 <.text_7>:
 8001620:	00000000 	.word	0x00000000

08001624 <ai_dict_decompress_f32>:
 8001624:	b4f0      	push	{r4, r5, r6, r7}
 8001626:	4604      	mov	r4, r0
 8001628:	9805      	ldr	r0, [sp, #20]
 800162a:	9e04      	ldr	r6, [sp, #16]
 800162c:	2b04      	cmp	r3, #4
 800162e:	eb04 0580 	add.w	r5, r4, r0, lsl #2
 8001632:	d003      	beq.n	800163c <ai_dict_decompress_f32+0x18>
 8001634:	2b08      	cmp	r3, #8
 8001636:	d03e      	beq.n	80016b6 <ai_dict_decompress_f32+0x92>
 8001638:	bcf0      	pop	{r4, r5, r6, r7}
 800163a:	4770      	bx	lr
 800163c:	42ac      	cmp	r4, r5
 800163e:	d259      	bcs.n	80016f4 <ai_dict_decompress_f32+0xd0>
 8001640:	0870      	lsrs	r0, r6, #1
 8001642:	d02e      	beq.n	80016a2 <ai_dict_decompress_f32+0x7e>
 8001644:	07c3      	lsls	r3, r0, #31
 8001646:	d50c      	bpl.n	8001662 <ai_dict_decompress_f32+0x3e>
 8001648:	780f      	ldrb	r7, [r1, #0]
 800164a:	093f      	lsrs	r7, r7, #4
 800164c:	f852 3027 	ldr.w	r3, [r2, r7, lsl #2]
 8001650:	6023      	str	r3, [r4, #0]
 8001652:	f811 7b01 	ldrb.w	r7, [r1], #1
 8001656:	f007 070f 	and.w	r7, r7, #15
 800165a:	f852 3027 	ldr.w	r3, [r2, r7, lsl #2]
 800165e:	6063      	str	r3, [r4, #4]
 8001660:	3408      	adds	r4, #8
 8001662:	0840      	lsrs	r0, r0, #1
 8001664:	d01d      	beq.n	80016a2 <ai_dict_decompress_f32+0x7e>
 8001666:	780b      	ldrb	r3, [r1, #0]
 8001668:	091b      	lsrs	r3, r3, #4
 800166a:	f852 7023 	ldr.w	r7, [r2, r3, lsl #2]
 800166e:	6027      	str	r7, [r4, #0]
 8001670:	f811 3b01 	ldrb.w	r3, [r1], #1
 8001674:	f003 030f 	and.w	r3, r3, #15
 8001678:	f852 7023 	ldr.w	r7, [r2, r3, lsl #2]
 800167c:	6067      	str	r7, [r4, #4]
 800167e:	f104 0308 	add.w	r3, r4, #8
 8001682:	780c      	ldrb	r4, [r1, #0]
 8001684:	0924      	lsrs	r4, r4, #4
 8001686:	f852 7024 	ldr.w	r7, [r2, r4, lsl #2]
 800168a:	601f      	str	r7, [r3, #0]
 800168c:	1e40      	subs	r0, r0, #1
 800168e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001692:	f004 040f 	and.w	r4, r4, #15
 8001696:	f852 7024 	ldr.w	r7, [r2, r4, lsl #2]
 800169a:	605f      	str	r7, [r3, #4]
 800169c:	f103 0408 	add.w	r4, r3, #8
 80016a0:	d1e1      	bne.n	8001666 <ai_dict_decompress_f32+0x42>
 80016a2:	07f0      	lsls	r0, r6, #31
 80016a4:	d5ca      	bpl.n	800163c <ai_dict_decompress_f32+0x18>
 80016a6:	f811 3b01 	ldrb.w	r3, [r1], #1
 80016aa:	091b      	lsrs	r3, r3, #4
 80016ac:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80016b0:	f844 0b04 	str.w	r0, [r4], #4
 80016b4:	e7c2      	b.n	800163c <ai_dict_decompress_f32+0x18>
 80016b6:	42ac      	cmp	r4, r5
 80016b8:	d21c      	bcs.n	80016f4 <ai_dict_decompress_f32+0xd0>
 80016ba:	7808      	ldrb	r0, [r1, #0]
 80016bc:	f852 0020 	ldr.w	r0, [r2, r0, lsl #2]
 80016c0:	6020      	str	r0, [r4, #0]
 80016c2:	1d20      	adds	r0, r4, #4
 80016c4:	42a8      	cmp	r0, r5
 80016c6:	bf3f      	itttt	cc
 80016c8:	784c      	ldrbcc	r4, [r1, #1]
 80016ca:	f852 3024 	ldrcc.w	r3, [r2, r4, lsl #2]
 80016ce:	f840 3b04 	strcc.w	r3, [r0], #4
 80016d2:	42a8      	cmpcc	r0, r5
 80016d4:	d20e      	bcs.n	80016f4 <ai_dict_decompress_f32+0xd0>
 80016d6:	788b      	ldrb	r3, [r1, #2]
 80016d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016dc:	f840 3b04 	str.w	r3, [r0], #4
 80016e0:	42a8      	cmp	r0, r5
 80016e2:	d207      	bcs.n	80016f4 <ai_dict_decompress_f32+0xd0>
 80016e4:	78cc      	ldrb	r4, [r1, #3]
 80016e6:	f852 3024 	ldr.w	r3, [r2, r4, lsl #2]
 80016ea:	1d09      	adds	r1, r1, #4
 80016ec:	1d04      	adds	r4, r0, #4
 80016ee:	42ac      	cmp	r4, r5
 80016f0:	6003      	str	r3, [r0, #0]
 80016f2:	d3e2      	bcc.n	80016ba <ai_dict_decompress_f32+0x96>
 80016f4:	bcf0      	pop	{r4, r5, r6, r7}
 80016f6:	4770      	bx	lr

080016f8 <forward_conv2d>:
 80016f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80016fc:	4605      	mov	r5, r0
 80016fe:	b0a9      	sub	sp, #164	; 0xa4
 8001700:	696b      	ldr	r3, [r5, #20]
 8001702:	8819      	ldrh	r1, [r3, #0]
 8001704:	2900      	cmp	r1, #0
 8001706:	bf1a      	itte	ne
 8001708:	6858      	ldrne	r0, [r3, #4]
 800170a:	1d00      	addne	r0, r0, #4
 800170c:	2004      	moveq	r0, #4
 800170e:	6800      	ldr	r0, [r0, #0]
 8001710:	2800      	cmp	r0, #0
 8001712:	bf14      	ite	ne
 8001714:	6802      	ldrne	r2, [r0, #0]
 8001716:	2200      	moveq	r2, #0
 8001718:	2901      	cmp	r1, #1
 800171a:	bfc6      	itte	gt
 800171c:	6858      	ldrgt	r0, [r3, #4]
 800171e:	3010      	addgt	r0, #16
 8001720:	2004      	movle	r0, #4
 8001722:	6800      	ldr	r0, [r0, #0]
 8001724:	2800      	cmp	r0, #0
 8001726:	bf14      	ite	ne
 8001728:	f8d0 a000 	ldrne.w	sl, [r0]
 800172c:	f04f 0a00 	moveq.w	sl, #0
 8001730:	2902      	cmp	r1, #2
 8001732:	bfc6      	itte	gt
 8001734:	6858      	ldrgt	r0, [r3, #4]
 8001736:	f100 041c 	addgt.w	r4, r0, #28
 800173a:	2404      	movle	r4, #4
 800173c:	6820      	ldr	r0, [r4, #0]
 800173e:	2800      	cmp	r0, #0
 8001740:	bf14      	ite	ne
 8001742:	6806      	ldrne	r6, [r0, #0]
 8001744:	2600      	moveq	r6, #0
 8001746:	2902      	cmp	r1, #2
 8001748:	dd0a      	ble.n	8001760 <forward_conv2d+0x68>
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	f113 0118 	adds.w	r1, r3, #24
 8001750:	d006      	beq.n	8001760 <forward_conv2d+0x68>
 8001752:	8b19      	ldrh	r1, [r3, #24]
 8001754:	2901      	cmp	r1, #1
 8001756:	dd03      	ble.n	8001760 <forward_conv2d+0x68>
 8001758:	69d9      	ldr	r1, [r3, #28]
 800175a:	b109      	cbz	r1, 8001760 <forward_conv2d+0x68>
 800175c:	6849      	ldr	r1, [r1, #4]
 800175e:	e000      	b.n	8001762 <forward_conv2d+0x6a>
 8001760:	2100      	movs	r1, #0
 8001762:	b100      	cbz	r0, 8001766 <forward_conv2d+0x6e>
 8001764:	6880      	ldr	r0, [r0, #8]
 8001766:	68d7      	ldr	r7, [r2, #12]
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	931b      	str	r3, [sp, #108]	; 0x6c
 800176c:	f8da 300c 	ldr.w	r3, [sl, #12]
 8001770:	685c      	ldr	r4, [r3, #4]
 8001772:	9404      	str	r4, [sp, #16]
 8001774:	68dc      	ldr	r4, [r3, #12]
 8001776:	689b      	ldr	r3, [r3, #8]
 8001778:	9314      	str	r3, [sp, #80]	; 0x50
 800177a:	68fb      	ldr	r3, [r7, #12]
 800177c:	931a      	str	r3, [sp, #104]	; 0x68
 800177e:	68bf      	ldr	r7, [r7, #8]
 8001780:	9720      	str	r7, [sp, #128]	; 0x80
 8001782:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8001784:	f8ad 3040 	strh.w	r3, [sp, #64]	; 0x40
 8001788:	8d2f      	ldrh	r7, [r5, #40]	; 0x28
 800178a:	971f      	str	r7, [sp, #124]	; 0x7c
 800178c:	6bab      	ldr	r3, [r5, #56]	; 0x38
 800178e:	681f      	ldr	r7, [r3, #0]
 8001790:	f8b3 8004 	ldrh.w	r8, [r3, #4]
 8001794:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 8001796:	9319      	str	r3, [sp, #100]	; 0x64
 8001798:	6b2b      	ldr	r3, [r5, #48]	; 0x30
 800179a:	9318      	str	r3, [sp, #96]	; 0x60
 800179c:	68f3      	ldr	r3, [r6, #12]
 800179e:	f8d3 e008 	ldr.w	lr, [r3, #8]
 80017a2:	f8cd e04c 	str.w	lr, [sp, #76]	; 0x4c
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	9312      	str	r3, [sp, #72]	; 0x48
 80017aa:	69ab      	ldr	r3, [r5, #24]
 80017ac:	931e      	str	r3, [sp, #120]	; 0x78
 80017ae:	6992      	ldr	r2, [r2, #24]
 80017b0:	6893      	ldr	r3, [r2, #8]
 80017b2:	931d      	str	r3, [sp, #116]	; 0x74
 80017b4:	69b2      	ldr	r2, [r6, #24]
 80017b6:	f8d2 9008 	ldr.w	r9, [r2, #8]
 80017ba:	b119      	cbz	r1, 80017c4 <forward_conv2d+0xcc>
 80017bc:	698a      	ldr	r2, [r1, #24]
 80017be:	6893      	ldr	r3, [r2, #8]
 80017c0:	9317      	str	r3, [sp, #92]	; 0x5c
 80017c2:	e001      	b.n	80017c8 <forward_conv2d+0xd0>
 80017c4:	2200      	movs	r2, #0
 80017c6:	9217      	str	r2, [sp, #92]	; 0x5c
 80017c8:	f8da 1018 	ldr.w	r1, [sl, #24]
 80017cc:	688a      	ldr	r2, [r1, #8]
 80017ce:	9203      	str	r2, [sp, #12]
 80017d0:	69e9      	ldr	r1, [r5, #28]
 80017d2:	b118      	cbz	r0, 80017dc <forward_conv2d+0xe4>
 80017d4:	6981      	ldr	r1, [r0, #24]
 80017d6:	688a      	ldr	r2, [r1, #8]
 80017d8:	9215      	str	r2, [sp, #84]	; 0x54
 80017da:	e005      	b.n	80017e8 <forward_conv2d+0xf0>
 80017dc:	b111      	cbz	r1, 80017e4 <forward_conv2d+0xec>
 80017de:	688a      	ldr	r2, [r1, #8]
 80017e0:	9215      	str	r2, [sp, #84]	; 0x54
 80017e2:	e001      	b.n	80017e8 <forward_conv2d+0xf0>
 80017e4:	2300      	movs	r3, #0
 80017e6:	9315      	str	r3, [sp, #84]	; 0x54
 80017e8:	9915      	ldr	r1, [sp, #84]	; 0x54
 80017ea:	9102      	str	r1, [sp, #8]
 80017ec:	b920      	cbnz	r0, 80017f8 <forward_conv2d+0x100>
 80017ee:	2100      	movs	r1, #0
 80017f0:	2201      	movs	r2, #1
 80017f2:	9124      	str	r1, [sp, #144]	; 0x90
 80017f4:	9223      	str	r2, [sp, #140]	; 0x8c
 80017f6:	e008      	b.n	800180a <forward_conv2d+0x112>
 80017f8:	6941      	ldr	r1, [r0, #20]
 80017fa:	688a      	ldr	r2, [r1, #8]
 80017fc:	9224      	str	r2, [sp, #144]	; 0x90
 80017fe:	6980      	ldr	r0, [r0, #24]
 8001800:	6841      	ldr	r1, [r0, #4]
 8001802:	6800      	ldr	r0, [r0, #0]
 8001804:	f004 fb3e 	bl	8005e84 <ai_array_get_byte_size>
 8001808:	9023      	str	r0, [sp, #140]	; 0x8c
 800180a:	aa18      	add	r2, sp, #96	; 0x60
 800180c:	6a28      	ldr	r0, [r5, #32]
 800180e:	2800      	cmp	r0, #0
 8001810:	bf12      	itee	ne
 8001812:	9022      	strne	r0, [sp, #136]	; 0x88
 8001814:	f8df 1d28 	ldreq.w	r1, [pc, #3368]	; 8002540 <.text_15>
 8001818:	9122      	streq	r1, [sp, #136]	; 0x88
 800181a:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800181c:	8813      	ldrh	r3, [r2, #0]
 800181e:	1e48      	subs	r0, r1, #1
 8001820:	1e5b      	subs	r3, r3, #1
 8001822:	aa19      	add	r2, sp, #100	; 0x64
 8001824:	fb03 1100 	mla	r1, r3, r0, r1
 8001828:	9116      	str	r1, [sp, #88]	; 0x58
 800182a:	9812      	ldr	r0, [sp, #72]	; 0x48
 800182c:	8813      	ldrh	r3, [r2, #0]
 800182e:	1e41      	subs	r1, r0, #1
 8001830:	1e5b      	subs	r3, r3, #1
 8001832:	fb03 0001 	mla	r0, r3, r1, r0
 8001836:	901c      	str	r0, [sp, #112]	; 0x70
 8001838:	2200      	movs	r2, #0
 800183a:	69b6      	ldr	r6, [r6, #24]
 800183c:	6831      	ldr	r1, [r6, #0]
 800183e:	11cb      	asrs	r3, r1, #7
 8001840:	ea4f 5c61 	mov.w	ip, r1, asr #21
 8001844:	1449      	asrs	r1, r1, #17
 8001846:	f001 010f 	and.w	r1, r1, #15
 800184a:	2000      	movs	r0, #0
 800184c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001850:	f00c 0c03 	and.w	ip, ip, #3
 8001854:	2904      	cmp	r1, #4
 8001856:	4683      	mov	fp, r0
 8001858:	fa23 f30c 	lsr.w	r3, r3, ip
 800185c:	bf14      	ite	ne
 800185e:	2908      	cmpne	r1, #8
 8001860:	68f2      	ldreq	r2, [r6, #12]
 8001862:	b1da      	cbz	r2, 800189c <forward_conv2d+0x1a4>
 8001864:	6969      	ldr	r1, [r5, #20]
 8001866:	880d      	ldrh	r5, [r1, #0]
 8001868:	2d04      	cmp	r5, #4
 800186a:	bfa6      	itte	ge
 800186c:	6849      	ldrge	r1, [r1, #4]
 800186e:	3128      	addge	r1, #40	; 0x28
 8001870:	2104      	movlt	r1, #4
 8001872:	6809      	ldr	r1, [r1, #0]
 8001874:	2900      	cmp	r1, #0
 8001876:	bf1f      	itttt	ne
 8001878:	6808      	ldrne	r0, [r1, #0]
 800187a:	2800      	cmpne	r0, #0
 800187c:	6981      	ldrne	r1, [r0, #24]
 800187e:	f8d1 b008 	ldrne.w	fp, [r1, #8]
 8001882:	6980      	ldr	r0, [r0, #24]
 8001884:	6841      	ldr	r1, [r0, #4]
 8001886:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8001888:	9101      	str	r1, [sp, #4]
 800188a:	9000      	str	r0, [sp, #0]
 800188c:	4658      	mov	r0, fp
 800188e:	68b1      	ldr	r1, [r6, #8]
 8001890:	f7ff fec8 	bl	8001624 <ai_dict_decompress_f32>
 8001894:	f1bb 0f00 	cmp.w	fp, #0
 8001898:	bf18      	it	ne
 800189a:	46d9      	movne	r9, fp
 800189c:	b2bf      	uxth	r7, r7
 800189e:	427f      	negs	r7, r7
 80018a0:	2c00      	cmp	r4, #0
 80018a2:	d073      	beq.n	800198c <forward_conv2d+0x294>
 80018a4:	4622      	mov	r2, r4
 80018a6:	f1c8 0800 	rsb	r8, r8, #0
 80018aa:	9c04      	ldr	r4, [sp, #16]
 80018ac:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80018b0:	9e02      	ldr	r6, [sp, #8]
 80018b2:	f8cd 8098 	str.w	r8, [sp, #152]	; 0x98
 80018b6:	f8cd 909c 	str.w	r9, [sp, #156]	; 0x9c
 80018ba:	9711      	str	r7, [sp, #68]	; 0x44
 80018bc:	9221      	str	r2, [sp, #132]	; 0x84
 80018be:	9826      	ldr	r0, [sp, #152]	; 0x98
 80018c0:	991a      	ldr	r1, [sp, #104]	; 0x68
 80018c2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80018c4:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80018c6:	9025      	str	r0, [sp, #148]	; 0x94
 80018c8:	9811      	ldr	r0, [sp, #68]	; 0x44
 80018ca:	4240      	negs	r0, r0
 80018cc:	bfd8      	it	le
 80018ce:	2000      	movle	r0, #0
 80018d0:	1a89      	subs	r1, r1, r2
 80018d2:	4299      	cmp	r1, r3
 80018d4:	bf3d      	ittte	cc
 80018d6:	9a1a      	ldrcc	r2, [sp, #104]	; 0x68
 80018d8:	9911      	ldrcc	r1, [sp, #68]	; 0x44
 80018da:	1a51      	subcc	r1, r2, r1
 80018dc:	4619      	movcs	r1, r3
 80018de:	910a      	str	r1, [sp, #40]	; 0x28
 80018e0:	9009      	str	r0, [sp, #36]	; 0x24
 80018e2:	9402      	str	r4, [sp, #8]
 80018e4:	981e      	ldr	r0, [sp, #120]	; 0x78
 80018e6:	f8bd 1040 	ldrh.w	r1, [sp, #64]	; 0x40
 80018ea:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80018ec:	9008      	str	r0, [sp, #32]
 80018ee:	9107      	str	r1, [sp, #28]
 80018f0:	b212      	sxth	r2, r2
 80018f2:	9813      	ldr	r0, [sp, #76]	; 0x4c
 80018f4:	9912      	ldr	r1, [sp, #72]	; 0x48
 80018f6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80018f8:	920f      	str	r2, [sp, #60]	; 0x3c
 80018fa:	9006      	str	r0, [sp, #24]
 80018fc:	9105      	str	r1, [sp, #20]
 80018fe:	b21b      	sxth	r3, r3
 8001900:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8001902:	9814      	ldr	r0, [sp, #80]	; 0x50
 8001904:	9920      	ldr	r1, [sp, #128]	; 0x80
 8001906:	930e      	str	r3, [sp, #56]	; 0x38
 8001908:	920d      	str	r2, [sp, #52]	; 0x34
 800190a:	9004      	str	r0, [sp, #16]
 800190c:	9103      	str	r1, [sp, #12]
 800190e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8001910:	9a25      	ldr	r2, [sp, #148]	; 0x94
 8001912:	981b      	ldr	r0, [sp, #108]	; 0x6c
 8001914:	9917      	ldr	r1, [sp, #92]	; 0x5c
 8001916:	930c      	str	r3, [sp, #48]	; 0x30
 8001918:	920b      	str	r2, [sp, #44]	; 0x2c
 800191a:	9001      	str	r0, [sp, #4]
 800191c:	9100      	str	r1, [sp, #0]
 800191e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
 8001920:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8001922:	4659      	mov	r1, fp
 8001924:	2000      	movs	r0, #0
 8001926:	f7ff fa43 	bl	8000db0 <ai_conv2d_stripe_f32>
 800192a:	9814      	ldr	r0, [sp, #80]	; 0x50
 800192c:	b310      	cbz	r0, 8001974 <forward_conv2d+0x27c>
 800192e:	f8cd a000 	str.w	sl, [sp]
 8001932:	9d15      	ldr	r5, [sp, #84]	; 0x54
 8001934:	9f24      	ldr	r7, [sp, #144]	; 0x90
 8001936:	f8dd 808c 	ldr.w	r8, [sp, #140]	; 0x8c
 800193a:	f8dd 9088 	ldr.w	r9, [sp, #136]	; 0x88
 800193e:	4682      	mov	sl, r0
 8001940:	9800      	ldr	r0, [sp, #0]
 8001942:	6981      	ldr	r1, [r0, #24]
 8001944:	f8c1 b008 	str.w	fp, [r1, #8]
 8001948:	462b      	mov	r3, r5
 800194a:	4622      	mov	r2, r4
 800194c:	4608      	mov	r0, r1
 800194e:	47c8      	blx	r9
 8001950:	443d      	add	r5, r7
 8001952:	1ba8      	subs	r0, r5, r6
 8001954:	4540      	cmp	r0, r8
 8001956:	bfa8      	it	ge
 8001958:	4635      	movge	r5, r6
 800195a:	f1ba 0a01 	subs.w	sl, sl, #1
 800195e:	eb0b 0b84 	add.w	fp, fp, r4, lsl #2
 8001962:	d1ed      	bne.n	8001940 <forward_conv2d+0x248>
 8001964:	f8dd a000 	ldr.w	sl, [sp]
 8001968:	9515      	str	r5, [sp, #84]	; 0x54
 800196a:	9724      	str	r7, [sp, #144]	; 0x90
 800196c:	f8cd 808c 	str.w	r8, [sp, #140]	; 0x8c
 8001970:	f8cd 9088 	str.w	r9, [sp, #136]	; 0x88
 8001974:	f8da 0018 	ldr.w	r0, [sl, #24]
 8001978:	68c1      	ldr	r1, [r0, #12]
 800197a:	6081      	str	r1, [r0, #8]
 800197c:	9811      	ldr	r0, [sp, #68]	; 0x44
 800197e:	991f      	ldr	r1, [sp, #124]	; 0x7c
 8001980:	1808      	adds	r0, r1, r0
 8001982:	9011      	str	r0, [sp, #68]	; 0x44
 8001984:	9821      	ldr	r0, [sp, #132]	; 0x84
 8001986:	1e40      	subs	r0, r0, #1
 8001988:	9021      	str	r0, [sp, #132]	; 0x84
 800198a:	d198      	bne.n	80018be <forward_conv2d+0x1c6>
 800198c:	b029      	add	sp, #164	; 0xa4
 800198e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08001994 <forward_conv2d_nl_pool>:
 8001994:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001998:	4604      	mov	r4, r0
 800199a:	b0b9      	sub	sp, #228	; 0xe4
 800199c:	6963      	ldr	r3, [r4, #20]
 800199e:	8819      	ldrh	r1, [r3, #0]
 80019a0:	2900      	cmp	r1, #0
 80019a2:	bf1a      	itte	ne
 80019a4:	6858      	ldrne	r0, [r3, #4]
 80019a6:	1d00      	addne	r0, r0, #4
 80019a8:	2004      	moveq	r0, #4
 80019aa:	6800      	ldr	r0, [r0, #0]
 80019ac:	2800      	cmp	r0, #0
 80019ae:	bf14      	ite	ne
 80019b0:	6802      	ldrne	r2, [r0, #0]
 80019b2:	2200      	moveq	r2, #0
 80019b4:	2901      	cmp	r1, #1
 80019b6:	bfc6      	itte	gt
 80019b8:	6858      	ldrgt	r0, [r3, #4]
 80019ba:	3010      	addgt	r0, #16
 80019bc:	2004      	movle	r0, #4
 80019be:	6800      	ldr	r0, [r0, #0]
 80019c0:	2800      	cmp	r0, #0
 80019c2:	bf14      	ite	ne
 80019c4:	f8d0 9000 	ldrne.w	r9, [r0]
 80019c8:	f04f 0900 	moveq.w	r9, #0
 80019cc:	2902      	cmp	r1, #2
 80019ce:	bfc6      	itte	gt
 80019d0:	6858      	ldrgt	r0, [r3, #4]
 80019d2:	f100 071c 	addgt.w	r7, r0, #28
 80019d6:	2704      	movle	r7, #4
 80019d8:	6838      	ldr	r0, [r7, #0]
 80019da:	2800      	cmp	r0, #0
 80019dc:	bf14      	ite	ne
 80019de:	6806      	ldrne	r6, [r0, #0]
 80019e0:	2600      	moveq	r6, #0
 80019e2:	2902      	cmp	r1, #2
 80019e4:	dd0a      	ble.n	80019fc <forward_conv2d_nl_pool+0x68>
 80019e6:	685b      	ldr	r3, [r3, #4]
 80019e8:	f113 0118 	adds.w	r1, r3, #24
 80019ec:	d006      	beq.n	80019fc <forward_conv2d_nl_pool+0x68>
 80019ee:	8b19      	ldrh	r1, [r3, #24]
 80019f0:	2901      	cmp	r1, #1
 80019f2:	dd03      	ble.n	80019fc <forward_conv2d_nl_pool+0x68>
 80019f4:	69d9      	ldr	r1, [r3, #28]
 80019f6:	b109      	cbz	r1, 80019fc <forward_conv2d_nl_pool+0x68>
 80019f8:	6849      	ldr	r1, [r1, #4]
 80019fa:	e000      	b.n	80019fe <forward_conv2d_nl_pool+0x6a>
 80019fc:	2100      	movs	r1, #0
 80019fe:	b100      	cbz	r0, 8001a02 <forward_conv2d_nl_pool+0x6e>
 8001a00:	6880      	ldr	r0, [r0, #8]
 8001a02:	68d7      	ldr	r7, [r2, #12]
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	9323      	str	r3, [sp, #140]	; 0x8c
 8001a08:	f8d9 500c 	ldr.w	r5, [r9, #12]
 8001a0c:	686b      	ldr	r3, [r5, #4]
 8001a0e:	9310      	str	r3, [sp, #64]	; 0x40
 8001a10:	68eb      	ldr	r3, [r5, #12]
 8001a12:	9322      	str	r3, [sp, #136]	; 0x88
 8001a14:	68ab      	ldr	r3, [r5, #8]
 8001a16:	9321      	str	r3, [sp, #132]	; 0x84
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	931b      	str	r3, [sp, #108]	; 0x6c
 8001a1c:	68bf      	ldr	r7, [r7, #8]
 8001a1e:	972d      	str	r7, [sp, #180]	; 0xb4
 8001a20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8001a22:	f8ad 304c 	strh.w	r3, [sp, #76]	; 0x4c
 8001a26:	8d27      	ldrh	r7, [r4, #40]	; 0x28
 8001a28:	9720      	str	r7, [sp, #128]	; 0x80
 8001a2a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001a2c:	881f      	ldrh	r7, [r3, #0]
 8001a2e:	f8b3 8004 	ldrh.w	r8, [r3, #4]
 8001a32:	689d      	ldr	r5, [r3, #8]
 8001a34:	69a3      	ldr	r3, [r4, #24]
 8001a36:	932c      	str	r3, [sp, #176]	; 0xb0
 8001a38:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001a3a:	931f      	str	r3, [sp, #124]	; 0x7c
 8001a3c:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8001a3e:	931e      	str	r3, [sp, #120]	; 0x78
 8001a40:	68f3      	ldr	r3, [r6, #12]
 8001a42:	f8d3 e004 	ldr.w	lr, [r3, #4]
 8001a46:	f8cd e068 	str.w	lr, [sp, #104]	; 0x68
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	9319      	str	r3, [sp, #100]	; 0x64
 8001a4e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8001a50:	932b      	str	r3, [sp, #172]	; 0xac
 8001a52:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001a54:	932a      	str	r3, [sp, #168]	; 0xa8
 8001a56:	6ca3      	ldr	r3, [r4, #72]	; 0x48
 8001a58:	9311      	str	r3, [sp, #68]	; 0x44
 8001a5a:	6d23      	ldr	r3, [r4, #80]	; 0x50
 8001a5c:	f8d3 a000 	ldr.w	sl, [r3]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	9329      	str	r3, [sp, #164]	; 0xa4
 8001a64:	6992      	ldr	r2, [r2, #24]
 8001a66:	6893      	ldr	r3, [r2, #8]
 8001a68:	9328      	str	r3, [sp, #160]	; 0xa0
 8001a6a:	69b2      	ldr	r2, [r6, #24]
 8001a6c:	f8d2 b008 	ldr.w	fp, [r2, #8]
 8001a70:	b119      	cbz	r1, 8001a7a <forward_conv2d_nl_pool+0xe6>
 8001a72:	698a      	ldr	r2, [r1, #24]
 8001a74:	6893      	ldr	r3, [r2, #8]
 8001a76:	931d      	str	r3, [sp, #116]	; 0x74
 8001a78:	e001      	b.n	8001a7e <forward_conv2d_nl_pool+0xea>
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	921d      	str	r2, [sp, #116]	; 0x74
 8001a7e:	69e1      	ldr	r1, [r4, #28]
 8001a80:	b118      	cbz	r0, 8001a8a <forward_conv2d_nl_pool+0xf6>
 8001a82:	6981      	ldr	r1, [r0, #24]
 8001a84:	688a      	ldr	r2, [r1, #8]
 8001a86:	921c      	str	r2, [sp, #112]	; 0x70
 8001a88:	e005      	b.n	8001a96 <forward_conv2d_nl_pool+0x102>
 8001a8a:	b111      	cbz	r1, 8001a92 <forward_conv2d_nl_pool+0xfe>
 8001a8c:	688a      	ldr	r2, [r1, #8]
 8001a8e:	921c      	str	r2, [sp, #112]	; 0x70
 8001a90:	e001      	b.n	8001a96 <forward_conv2d_nl_pool+0x102>
 8001a92:	2300      	movs	r3, #0
 8001a94:	931c      	str	r3, [sp, #112]	; 0x70
 8001a96:	991c      	ldr	r1, [sp, #112]	; 0x70
 8001a98:	9102      	str	r1, [sp, #8]
 8001a9a:	b920      	cbnz	r0, 8001aa6 <forward_conv2d_nl_pool+0x112>
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	2201      	movs	r2, #1
 8001aa0:	9116      	str	r1, [sp, #88]	; 0x58
 8001aa2:	9215      	str	r2, [sp, #84]	; 0x54
 8001aa4:	e008      	b.n	8001ab8 <forward_conv2d_nl_pool+0x124>
 8001aa6:	6941      	ldr	r1, [r0, #20]
 8001aa8:	688a      	ldr	r2, [r1, #8]
 8001aaa:	9216      	str	r2, [sp, #88]	; 0x58
 8001aac:	6980      	ldr	r0, [r0, #24]
 8001aae:	6841      	ldr	r1, [r0, #4]
 8001ab0:	6800      	ldr	r0, [r0, #0]
 8001ab2:	f004 f9e7 	bl	8005e84 <ai_array_get_byte_size>
 8001ab6:	9015      	str	r0, [sp, #84]	; 0x54
 8001ab8:	aa1e      	add	r2, sp, #120	; 0x78
 8001aba:	6a20      	ldr	r0, [r4, #32]
 8001abc:	2800      	cmp	r0, #0
 8001abe:	bf12      	itee	ne
 8001ac0:	9030      	strne	r0, [sp, #192]	; 0xc0
 8001ac2:	f8df 1a7c 	ldreq.w	r1, [pc, #2684]	; 8002540 <.text_15>
 8001ac6:	9130      	streq	r1, [sp, #192]	; 0xc0
 8001ac8:	6d61      	ldr	r1, [r4, #84]	; 0x54
 8001aca:	9819      	ldr	r0, [sp, #100]	; 0x64
 8001acc:	8813      	ldrh	r3, [r2, #0]
 8001ace:	9127      	str	r1, [sp, #156]	; 0x9c
 8001ad0:	1e5b      	subs	r3, r3, #1
 8001ad2:	1e41      	subs	r1, r0, #1
 8001ad4:	aa1f      	add	r2, sp, #124	; 0x7c
 8001ad6:	fb03 0001 	mla	r0, r3, r1, r0
 8001ada:	9018      	str	r0, [sp, #96]	; 0x60
 8001adc:	991a      	ldr	r1, [sp, #104]	; 0x68
 8001ade:	8813      	ldrh	r3, [r2, #0]
 8001ae0:	1e48      	subs	r0, r1, #1
 8001ae2:	1e5b      	subs	r3, r3, #1
 8001ae4:	fb03 1100 	mla	r1, r3, r0, r1
 8001ae8:	9126      	str	r1, [sp, #152]	; 0x98
 8001aea:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8001aec:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8001aee:	9818      	ldr	r0, [sp, #96]	; 0x60
 8001af0:	9112      	str	r1, [sp, #72]	; 0x48
 8001af2:	1a12      	subs	r2, r2, r0
 8001af4:	18ba      	adds	r2, r7, r2
 8001af6:	9920      	ldr	r1, [sp, #128]	; 0x80
 8001af8:	fa12 f085 	uxtah	r0, r2, r5
 8001afc:	fbb0 f1f1 	udiv	r1, r0, r1
 8001b00:	1c49      	adds	r1, r1, #1
 8001b02:	9114      	str	r1, [sp, #80]	; 0x50
 8001b04:	2000      	movs	r0, #0
 8001b06:	69b6      	ldr	r6, [r6, #24]
 8001b08:	6831      	ldr	r1, [r6, #0]
 8001b0a:	2500      	movs	r5, #0
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	11cb      	asrs	r3, r1, #7
 8001b10:	ea4f 5c61 	mov.w	ip, r1, asr #21
 8001b14:	1449      	asrs	r1, r1, #17
 8001b16:	f001 010f 	and.w	r1, r1, #15
 8001b1a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001b1e:	f00c 0c03 	and.w	ip, ip, #3
 8001b22:	2904      	cmp	r1, #4
 8001b24:	fa23 f30c 	lsr.w	r3, r3, ip
 8001b28:	bf14      	ite	ne
 8001b2a:	2908      	cmpne	r1, #8
 8001b2c:	68f2      	ldreq	r2, [r6, #12]
 8001b2e:	b1da      	cbz	r2, 8001b68 <forward_conv2d_nl_pool+0x1d4>
 8001b30:	6961      	ldr	r1, [r4, #20]
 8001b32:	f8b1 c000 	ldrh.w	ip, [r1]
 8001b36:	f1bc 0f04 	cmp.w	ip, #4
 8001b3a:	bfa6      	itte	ge
 8001b3c:	6849      	ldrge	r1, [r1, #4]
 8001b3e:	3128      	addge	r1, #40	; 0x28
 8001b40:	2104      	movlt	r1, #4
 8001b42:	6809      	ldr	r1, [r1, #0]
 8001b44:	2900      	cmp	r1, #0
 8001b46:	bf1f      	itttt	ne
 8001b48:	6848      	ldrne	r0, [r1, #4]
 8001b4a:	2800      	cmpne	r0, #0
 8001b4c:	6981      	ldrne	r1, [r0, #24]
 8001b4e:	688d      	ldrne	r5, [r1, #8]
 8001b50:	6980      	ldr	r0, [r0, #24]
 8001b52:	6841      	ldr	r1, [r0, #4]
 8001b54:	9823      	ldr	r0, [sp, #140]	; 0x8c
 8001b56:	9101      	str	r1, [sp, #4]
 8001b58:	9000      	str	r0, [sp, #0]
 8001b5a:	4628      	mov	r0, r5
 8001b5c:	68b1      	ldr	r1, [r6, #8]
 8001b5e:	f7ff fd61 	bl	8001624 <ai_dict_decompress_f32>
 8001b62:	b10d      	cbz	r5, 8001b68 <forward_conv2d_nl_pool+0x1d4>
 8001b64:	4628      	mov	r0, r5
 8001b66:	e000      	b.n	8001b6a <forward_conv2d_nl_pool+0x1d6>
 8001b68:	4658      	mov	r0, fp
 8001b6a:	6963      	ldr	r3, [r4, #20]
 8001b6c:	f8dd c040 	ldr.w	ip, [sp, #64]	; 0x40
 8001b70:	881c      	ldrh	r4, [r3, #0]
 8001b72:	f8d9 1018 	ldr.w	r1, [r9, #24]
 8001b76:	2600      	movs	r6, #0
 8001b78:	2c04      	cmp	r4, #4
 8001b7a:	bfa6      	itte	ge
 8001b7c:	685b      	ldrge	r3, [r3, #4]
 8001b7e:	3328      	addge	r3, #40	; 0x28
 8001b80:	2304      	movlt	r3, #4
 8001b82:	f10d 0e44 	add.w	lr, sp, #68	; 0x44
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	bf14      	ite	ne
 8001b8c:	681d      	ldrne	r5, [r3, #0]
 8001b8e:	2500      	moveq	r5, #0
 8001b90:	427f      	negs	r7, r7
 8001b92:	69ac      	ldr	r4, [r5, #24]
 8001b94:	68eb      	ldr	r3, [r5, #12]
 8001b96:	f8d4 b008 	ldr.w	fp, [r4, #8]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	9c11      	ldr	r4, [sp, #68]	; 0x44
 8001b9e:	435c      	muls	r4, r3
 8001ba0:	fb0c f404 	mul.w	r4, ip, r4
 8001ba4:	9437      	str	r4, [sp, #220]	; 0xdc
 8001ba6:	fa0f f28a 	sxth.w	r2, sl
 8001baa:	f9be 4000 	ldrsh.w	r4, [lr]
 8001bae:	f8dd c084 	ldr.w	ip, [sp, #132]	; 0x84
 8001bb2:	9436      	str	r4, [sp, #216]	; 0xd8
 8001bb4:	f10d 0e48 	add.w	lr, sp, #72	; 0x48
 8001bb8:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8001bba:	fb0c f404 	mul.w	r4, ip, r4
 8001bbe:	9435      	str	r4, [sp, #212]	; 0xd4
 8001bc0:	f1c8 0800 	rsb	r8, r8, #0
 8001bc4:	f9be 4000 	ldrsh.w	r4, [lr]
 8001bc8:	9434      	str	r4, [sp, #208]	; 0xd0
 8001bca:	4691      	mov	r9, r2
 8001bcc:	9c10      	ldr	r4, [sp, #64]	; 0x40
 8001bce:	f8cd 80c8 	str.w	r8, [sp, #200]	; 0xc8
 8001bd2:	435c      	muls	r4, r3
 8001bd4:	9433      	str	r4, [sp, #204]	; 0xcc
 8001bd6:	9c22      	ldr	r4, [sp, #136]	; 0x88
 8001bd8:	2c00      	cmp	r4, #0
 8001bda:	f000 812e 	beq.w	8001e3a <forward_conv2d_nl_pool+0x4a6>
 8001bde:	f8dd a008 	ldr.w	sl, [sp, #8]
 8001be2:	9038      	str	r0, [sp, #224]	; 0xe0
 8001be4:	9125      	str	r1, [sp, #148]	; 0x94
 8001be6:	4614      	mov	r4, r2
 8001be8:	962f      	str	r6, [sp, #188]	; 0xbc
 8001bea:	962e      	str	r6, [sp, #184]	; 0xb8
 8001bec:	9324      	str	r3, [sp, #144]	; 0x90
 8001bee:	9717      	str	r7, [sp, #92]	; 0x5c
 8001bf0:	9814      	ldr	r0, [sp, #80]	; 0x50
 8001bf2:	2800      	cmp	r0, #0
 8001bf4:	dd6a      	ble.n	8001ccc <forward_conv2d_nl_pool+0x338>
 8001bf6:	9832      	ldr	r0, [sp, #200]	; 0xc8
 8001bf8:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8001bfa:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8001bfc:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8001bfe:	9031      	str	r0, [sp, #196]	; 0xc4
 8001c00:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8001c02:	4240      	negs	r0, r0
 8001c04:	bfd8      	it	le
 8001c06:	2000      	movle	r0, #0
 8001c08:	1a89      	subs	r1, r1, r2
 8001c0a:	4299      	cmp	r1, r3
 8001c0c:	bf3d      	ittte	cc
 8001c0e:	9a1b      	ldrcc	r2, [sp, #108]	; 0x6c
 8001c10:	9917      	ldrcc	r1, [sp, #92]	; 0x5c
 8001c12:	1a51      	subcc	r1, r2, r1
 8001c14:	4619      	movcs	r1, r3
 8001c16:	9009      	str	r0, [sp, #36]	; 0x24
 8001c18:	910a      	str	r1, [sp, #40]	; 0x28
 8001c1a:	982c      	ldr	r0, [sp, #176]	; 0xb0
 8001c1c:	f8bd 104c 	ldrh.w	r1, [sp, #76]	; 0x4c
 8001c20:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8001c22:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8001c24:	9008      	str	r0, [sp, #32]
 8001c26:	9107      	str	r1, [sp, #28]
 8001c28:	b212      	sxth	r2, r2
 8001c2a:	9819      	ldr	r0, [sp, #100]	; 0x64
 8001c2c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8001c2e:	9006      	str	r0, [sp, #24]
 8001c30:	920f      	str	r2, [sp, #60]	; 0x3c
 8001c32:	9105      	str	r1, [sp, #20]
 8001c34:	b21b      	sxth	r3, r3
 8001c36:	9824      	ldr	r0, [sp, #144]	; 0x90
 8001c38:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8001c3a:	992d      	ldr	r1, [sp, #180]	; 0xb4
 8001c3c:	9004      	str	r0, [sp, #16]
 8001c3e:	930e      	str	r3, [sp, #56]	; 0x38
 8001c40:	920d      	str	r2, [sp, #52]	; 0x34
 8001c42:	9103      	str	r1, [sp, #12]
 8001c44:	9810      	ldr	r0, [sp, #64]	; 0x40
 8001c46:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8001c48:	9a31      	ldr	r2, [sp, #196]	; 0xc4
 8001c4a:	9923      	ldr	r1, [sp, #140]	; 0x8c
 8001c4c:	9002      	str	r0, [sp, #8]
 8001c4e:	930c      	str	r3, [sp, #48]	; 0x30
 8001c50:	920b      	str	r2, [sp, #44]	; 0x2c
 8001c52:	9101      	str	r1, [sp, #4]
 8001c54:	4659      	mov	r1, fp
 8001c56:	981d      	ldr	r0, [sp, #116]	; 0x74
 8001c58:	9b38      	ldr	r3, [sp, #224]	; 0xe0
 8001c5a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
 8001c5c:	9000      	str	r0, [sp, #0]
 8001c5e:	2000      	movs	r0, #0
 8001c60:	f7ff f8a6 	bl	8000db0 <ai_conv2d_stripe_f32>
 8001c64:	9824      	ldr	r0, [sp, #144]	; 0x90
 8001c66:	b350      	cbz	r0, 8001cbe <forward_conv2d_nl_pool+0x32a>
 8001c68:	f8cd a008 	str.w	sl, [sp, #8]
 8001c6c:	9e10      	ldr	r6, [sp, #64]	; 0x40
 8001c6e:	9f1c      	ldr	r7, [sp, #112]	; 0x70
 8001c70:	f8dd 80c0 	ldr.w	r8, [sp, #192]	; 0xc0
 8001c74:	4682      	mov	sl, r0
 8001c76:	69a9      	ldr	r1, [r5, #24]
 8001c78:	463b      	mov	r3, r7
 8001c7a:	f8c1 b008 	str.w	fp, [r1, #8]
 8001c7e:	4632      	mov	r2, r6
 8001c80:	4608      	mov	r0, r1
 8001c82:	47c0      	blx	r8
 8001c84:	9816      	ldr	r0, [sp, #88]	; 0x58
 8001c86:	9902      	ldr	r1, [sp, #8]
 8001c88:	4407      	add	r7, r0
 8001c8a:	9815      	ldr	r0, [sp, #84]	; 0x54
 8001c8c:	1a79      	subs	r1, r7, r1
 8001c8e:	4281      	cmp	r1, r0
 8001c90:	69a8      	ldr	r0, [r5, #24]
 8001c92:	6841      	ldr	r1, [r0, #4]
 8001c94:	68c0      	ldr	r0, [r0, #12]
 8001c96:	bfa8      	it	ge
 8001c98:	9f02      	ldrge	r7, [sp, #8]
 8001c9a:	eb0b 0b86 	add.w	fp, fp, r6, lsl #2
 8001c9e:	eb00 0281 	add.w	r2, r0, r1, lsl #2
 8001ca2:	4593      	cmp	fp, r2
 8001ca4:	d302      	bcc.n	8001cac <forward_conv2d_nl_pool+0x318>
 8001ca6:	0089      	lsls	r1, r1, #2
 8001ca8:	4249      	negs	r1, r1
 8001caa:	448b      	add	fp, r1
 8001cac:	f1ba 0a01 	subs.w	sl, sl, #1
 8001cb0:	d1e1      	bne.n	8001c76 <forward_conv2d_nl_pool+0x2e2>
 8001cb2:	f8dd a008 	ldr.w	sl, [sp, #8]
 8001cb6:	9610      	str	r6, [sp, #64]	; 0x40
 8001cb8:	971c      	str	r7, [sp, #112]	; 0x70
 8001cba:	f8cd 80c0 	str.w	r8, [sp, #192]	; 0xc0
 8001cbe:	69a8      	ldr	r0, [r5, #24]
 8001cc0:	68c1      	ldr	r1, [r0, #12]
 8001cc2:	6081      	str	r1, [r0, #8]
 8001cc4:	f109 0001 	add.w	r0, r9, #1
 8001cc8:	fa0f f980 	sxth.w	r9, r0
 8001ccc:	9814      	ldr	r0, [sp, #80]	; 0x50
 8001cce:	1e40      	subs	r0, r0, #1
 8001cd0:	9014      	str	r0, [sp, #80]	; 0x50
 8001cd2:	d56b      	bpl.n	8001dac <forward_conv2d_nl_pool+0x418>
 8001cd4:	9833      	ldr	r0, [sp, #204]	; 0xcc
 8001cd6:	fb00 f009 	mul.w	r0, r0, r9
 8001cda:	0080      	lsls	r0, r0, #2
 8001cdc:	4240      	negs	r0, r0
 8001cde:	eb0b 0200 	add.w	r2, fp, r0
 8001ce2:	69a8      	ldr	r0, [r5, #24]
 8001ce4:	68c3      	ldr	r3, [r0, #12]
 8001ce6:	429a      	cmp	r2, r3
 8001ce8:	bf3c      	itt	cc
 8001cea:	6847      	ldrcc	r7, [r0, #4]
 8001cec:	eb02 0287 	addcc.w	r2, r2, r7, lsl #2
 8001cf0:	4293      	cmp	r3, r2
 8001cf2:	4659      	mov	r1, fp
 8001cf4:	d236      	bcs.n	8001d64 <forward_conv2d_nl_pool+0x3d0>
 8001cf6:	9e34      	ldr	r6, [sp, #208]	; 0xd0
 8001cf8:	45b1      	cmp	r9, r6
 8001cfa:	d033      	beq.n	8001d64 <forward_conv2d_nl_pool+0x3d0>
 8001cfc:	6846      	ldr	r6, [r0, #4]
 8001cfe:	eb03 0386 	add.w	r3, r3, r6, lsl #2
 8001d02:	429a      	cmp	r2, r3
 8001d04:	f080 802e 	bcs.w	8001d64 <forward_conv2d_nl_pool+0x3d0>
 8001d08:	ed92 0a00 	vldr	s0, [r2]
 8001d0c:	ed8b 0a00 	vstr	s0, [fp]
 8001d10:	68c3      	ldr	r3, [r0, #12]
 8001d12:	6846      	ldr	r6, [r0, #4]
 8001d14:	1d12      	adds	r2, r2, #4
 8001d16:	eb03 0786 	add.w	r7, r3, r6, lsl #2
 8001d1a:	42ba      	cmp	r2, r7
 8001d1c:	d222      	bcs.n	8001d64 <forward_conv2d_nl_pool+0x3d0>
 8001d1e:	edd2 0a00 	vldr	s1, [r2]
 8001d22:	edcb 0a01 	vstr	s1, [fp, #4]
 8001d26:	68c3      	ldr	r3, [r0, #12]
 8001d28:	6846      	ldr	r6, [r0, #4]
 8001d2a:	1d12      	adds	r2, r2, #4
 8001d2c:	eb03 0786 	add.w	r7, r3, r6, lsl #2
 8001d30:	42ba      	cmp	r2, r7
 8001d32:	d217      	bcs.n	8001d64 <forward_conv2d_nl_pool+0x3d0>
 8001d34:	ed92 0a00 	vldr	s0, [r2]
 8001d38:	ed8b 0a02 	vstr	s0, [fp, #8]
 8001d3c:	68c3      	ldr	r3, [r0, #12]
 8001d3e:	6846      	ldr	r6, [r0, #4]
 8001d40:	1d12      	adds	r2, r2, #4
 8001d42:	eb03 0786 	add.w	r7, r3, r6, lsl #2
 8001d46:	42ba      	cmp	r2, r7
 8001d48:	d20c      	bcs.n	8001d64 <forward_conv2d_nl_pool+0x3d0>
 8001d4a:	edd2 0a00 	vldr	s1, [r2]
 8001d4e:	edcb 0a03 	vstr	s1, [fp, #12]
 8001d52:	68c3      	ldr	r3, [r0, #12]
 8001d54:	6846      	ldr	r6, [r0, #4]
 8001d56:	1d12      	adds	r2, r2, #4
 8001d58:	eb03 0786 	add.w	r7, r3, r6, lsl #2
 8001d5c:	42ba      	cmp	r2, r7
 8001d5e:	f10b 0b10 	add.w	fp, fp, #16
 8001d62:	d3d1      	bcc.n	8001d08 <forward_conv2d_nl_pool+0x374>
 8001d64:	9a2f      	ldr	r2, [sp, #188]	; 0xbc
 8001d66:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8001d68:	189a      	adds	r2, r3, r2
 8001d6a:	eba2 0209 	sub.w	r2, r2, r9
 8001d6e:	922f      	str	r2, [sp, #188]	; 0xbc
 8001d70:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8001d72:	9b37      	ldr	r3, [sp, #220]	; 0xdc
 8001d74:	444a      	add	r2, r9
 8001d76:	fa0f f982 	sxth.w	r9, r2
 8001d7a:	eb01 0b83 	add.w	fp, r1, r3, lsl #2
 8001d7e:	68c1      	ldr	r1, [r0, #12]
 8001d80:	6842      	ldr	r2, [r0, #4]
 8001d82:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8001d86:	459b      	cmp	fp, r3
 8001d88:	460b      	mov	r3, r1
 8001d8a:	d30f      	bcc.n	8001dac <forward_conv2d_nl_pool+0x418>
 8001d8c:	6841      	ldr	r1, [r0, #4]
 8001d8e:	008a      	lsls	r2, r1, #2
 8001d90:	4252      	negs	r2, r2
 8001d92:	4493      	add	fp, r2
 8001d94:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 8001d98:	458b      	cmp	fp, r1
 8001d9a:	bf24      	itt	cs
 8001d9c:	4493      	addcs	fp, r2
 8001d9e:	458b      	cmpcs	fp, r1
 8001da0:	bf21      	itttt	cs
 8001da2:	4493      	addcs	fp, r2
 8001da4:	458b      	cmpcs	fp, r1
 8001da6:	4493      	addcs	fp, r2
 8001da8:	458b      	cmpcs	fp, r1
 8001daa:	d2ef      	bcs.n	8001d8c <forward_conv2d_nl_pool+0x3f8>
 8001dac:	9812      	ldr	r0, [sp, #72]	; 0x48
 8001dae:	4581      	cmp	r9, r0
 8001db0:	d339      	bcc.n	8001e26 <forward_conv2d_nl_pool+0x492>
 8001db2:	9911      	ldr	r1, [sp, #68]	; 0x44
 8001db4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8001db6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8001db8:	9e27      	ldr	r6, [sp, #156]	; 0x9c
 8001dba:	eba9 0001 	sub.w	r0, r9, r1
 8001dbe:	fa0f f980 	sxth.w	r9, r0
 8001dc2:	982e      	ldr	r0, [sp, #184]	; 0xb8
 8001dc4:	1c40      	adds	r0, r0, #1
 8001dc6:	902e      	str	r0, [sp, #184]	; 0xb8
 8001dc8:	2101      	movs	r1, #1
 8001dca:	9825      	ldr	r0, [sp, #148]	; 0x94
 8001dcc:	9008      	str	r0, [sp, #32]
 8001dce:	9107      	str	r1, [sp, #28]
 8001dd0:	b292      	uxth	r2, r2
 8001dd2:	9811      	ldr	r0, [sp, #68]	; 0x44
 8001dd4:	992a      	ldr	r1, [sp, #168]	; 0xa8
 8001dd6:	9206      	str	r2, [sp, #24]
 8001dd8:	b280      	uxth	r0, r0
 8001dda:	9005      	str	r0, [sp, #20]
 8001ddc:	b289      	uxth	r1, r1
 8001dde:	9829      	ldr	r0, [sp, #164]	; 0xa4
 8001de0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8001de2:	9104      	str	r1, [sp, #16]
 8001de4:	b280      	uxth	r0, r0
 8001de6:	b2a1      	uxth	r1, r4
 8001de8:	9002      	str	r0, [sp, #8]
 8001dea:	9103      	str	r1, [sp, #12]
 8001dec:	b29b      	uxth	r3, r3
 8001dee:	982b      	ldr	r0, [sp, #172]	; 0xac
 8001df0:	9912      	ldr	r1, [sp, #72]	; 0x48
 8001df2:	b280      	uxth	r0, r0
 8001df4:	b289      	uxth	r1, r1
 8001df6:	9000      	str	r0, [sp, #0]
 8001df8:	9101      	str	r1, [sp, #4]
 8001dfa:	982f      	ldr	r0, [sp, #188]	; 0xbc
 8001dfc:	9924      	ldr	r1, [sp, #144]	; 0x90
 8001dfe:	1a12      	subs	r2, r2, r0
 8001e00:	69a8      	ldr	r0, [r5, #24]
 8001e02:	b292      	uxth	r2, r2
 8001e04:	b289      	uxth	r1, r1
 8001e06:	47b0      	blx	r6
 8001e08:	9825      	ldr	r0, [sp, #148]	; 0x94
 8001e0a:	6881      	ldr	r1, [r0, #8]
 8001e0c:	9835      	ldr	r0, [sp, #212]	; 0xd4
 8001e0e:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 8001e12:	9925      	ldr	r1, [sp, #148]	; 0x94
 8001e14:	608a      	str	r2, [r1, #8]
 8001e16:	9836      	ldr	r0, [sp, #216]	; 0xd8
 8001e18:	1a20      	subs	r0, r4, r0
 8001e1a:	2800      	cmp	r0, #0
 8001e1c:	bfc3      	ittte	gt
 8001e1e:	9811      	ldrgt	r0, [sp, #68]	; 0x44
 8001e20:	1a24      	subgt	r4, r4, r0
 8001e22:	b224      	sxthgt	r4, r4
 8001e24:	2400      	movle	r4, #0
 8001e26:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8001e28:	9920      	ldr	r1, [sp, #128]	; 0x80
 8001e2a:	1808      	adds	r0, r1, r0
 8001e2c:	9017      	str	r0, [sp, #92]	; 0x5c
 8001e2e:	9922      	ldr	r1, [sp, #136]	; 0x88
 8001e30:	982e      	ldr	r0, [sp, #184]	; 0xb8
 8001e32:	4288      	cmp	r0, r1
 8001e34:	f4ff aedc 	bcc.w	8001bf0 <forward_conv2d_nl_pool+0x25c>
 8001e38:	9925      	ldr	r1, [sp, #148]	; 0x94
 8001e3a:	69a8      	ldr	r0, [r5, #24]
 8001e3c:	68c2      	ldr	r2, [r0, #12]
 8001e3e:	6082      	str	r2, [r0, #8]
 8001e40:	68c8      	ldr	r0, [r1, #12]
 8001e42:	6088      	str	r0, [r1, #8]
 8001e44:	b039      	add	sp, #228	; 0xe4
 8001e46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08001e4c <forward_dense>:
 8001e4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001e50:	b081      	sub	sp, #4
 8001e52:	ed2d 8b02 	vpush	{d8}
 8001e56:	b088      	sub	sp, #32
 8001e58:	6944      	ldr	r4, [r0, #20]
 8001e5a:	8820      	ldrh	r0, [r4, #0]
 8001e5c:	2800      	cmp	r0, #0
 8001e5e:	bf1a      	itte	ne
 8001e60:	6861      	ldrne	r1, [r4, #4]
 8001e62:	1d09      	addne	r1, r1, #4
 8001e64:	2104      	moveq	r1, #4
 8001e66:	6809      	ldr	r1, [r1, #0]
 8001e68:	2900      	cmp	r1, #0
 8001e6a:	bf14      	ite	ne
 8001e6c:	680a      	ldrne	r2, [r1, #0]
 8001e6e:	2200      	moveq	r2, #0
 8001e70:	2802      	cmp	r0, #2
 8001e72:	bfa6      	itte	ge
 8001e74:	6861      	ldrge	r1, [r4, #4]
 8001e76:	3110      	addge	r1, #16
 8001e78:	2104      	movlt	r1, #4
 8001e7a:	6809      	ldr	r1, [r1, #0]
 8001e7c:	2900      	cmp	r1, #0
 8001e7e:	bf14      	ite	ne
 8001e80:	680f      	ldrne	r7, [r1, #0]
 8001e82:	2700      	moveq	r7, #0
 8001e84:	2802      	cmp	r0, #2
 8001e86:	bfc6      	itte	gt
 8001e88:	6861      	ldrgt	r1, [r4, #4]
 8001e8a:	311c      	addgt	r1, #28
 8001e8c:	2104      	movle	r1, #4
 8001e8e:	6809      	ldr	r1, [r1, #0]
 8001e90:	2900      	cmp	r1, #0
 8001e92:	bf14      	ite	ne
 8001e94:	680b      	ldrne	r3, [r1, #0]
 8001e96:	2300      	moveq	r3, #0
 8001e98:	2802      	cmp	r0, #2
 8001e9a:	dd0b      	ble.n	8001eb4 <forward_dense+0x68>
 8001e9c:	6861      	ldr	r1, [r4, #4]
 8001e9e:	f111 0018 	adds.w	r0, r1, #24
 8001ea2:	d007      	beq.n	8001eb4 <forward_dense+0x68>
 8001ea4:	8b08      	ldrh	r0, [r1, #24]
 8001ea6:	2802      	cmp	r0, #2
 8001ea8:	db04      	blt.n	8001eb4 <forward_dense+0x68>
 8001eaa:	69c8      	ldr	r0, [r1, #28]
 8001eac:	b110      	cbz	r0, 8001eb4 <forward_dense+0x68>
 8001eae:	f8d0 a004 	ldr.w	sl, [r0, #4]
 8001eb2:	e001      	b.n	8001eb8 <forward_dense+0x6c>
 8001eb4:	f04f 0a00 	mov.w	sl, #0
 8001eb8:	68d0      	ldr	r0, [r2, #12]
 8001eba:	6844      	ldr	r4, [r0, #4]
 8001ebc:	68f8      	ldr	r0, [r7, #12]
 8001ebe:	6845      	ldr	r5, [r0, #4]
 8001ec0:	6881      	ldr	r1, [r0, #8]
 8001ec2:	68c0      	ldr	r0, [r0, #12]
 8001ec4:	699e      	ldr	r6, [r3, #24]
 8001ec6:	69bf      	ldr	r7, [r7, #24]
 8001ec8:	f8d6 e000 	ldr.w	lr, [r6]
 8001ecc:	6992      	ldr	r2, [r2, #24]
 8001ece:	68bf      	ldr	r7, [r7, #8]
 8001ed0:	4341      	muls	r1, r0
 8001ed2:	2000      	movs	r0, #0
 8001ed4:	ea4f 19ee 	mov.w	r9, lr, asr #7
 8001ed8:	ea4f 586e 	mov.w	r8, lr, asr #21
 8001edc:	ea4f 4e6e 	mov.w	lr, lr, asr #17
 8001ee0:	f00e 0e0f 	and.w	lr, lr, #15
 8001ee4:	f1be 0f04 	cmp.w	lr, #4
 8001ee8:	bf14      	ite	ne
 8001eea:	f1be 0f08 	cmpne.w	lr, #8
 8001eee:	68f0      	ldreq	r0, [r6, #12]
 8001ef0:	f009 097f 	and.w	r9, r9, #127	; 0x7f
 8001ef4:	f008 0803 	and.w	r8, r8, #3
 8001ef8:	695e      	ldr	r6, [r3, #20]
 8001efa:	6876      	ldr	r6, [r6, #4]
 8001efc:	fa29 f908 	lsr.w	r9, r9, r8
 8001f00:	f8d2 8008 	ldr.w	r8, [r2, #8]
 8001f04:	2900      	cmp	r1, #0
 8001f06:	eb07 0285 	add.w	r2, r7, r5, lsl #2
 8001f0a:	f000 80ea 	beq.w	80020e2 <forward_dense+0x296>
 8001f0e:	9307      	str	r3, [sp, #28]
 8001f10:	f8cd a014 	str.w	sl, [sp, #20]
 8001f14:	9506      	str	r5, [sp, #24]
 8001f16:	9201      	str	r2, [sp, #4]
 8001f18:	9104      	str	r1, [sp, #16]
 8001f1a:	9907      	ldr	r1, [sp, #28]
 8001f1c:	698a      	ldr	r2, [r1, #24]
 8001f1e:	9905      	ldr	r1, [sp, #20]
 8001f20:	f8d2 b008 	ldr.w	fp, [r2, #8]
 8001f24:	9b01      	ldr	r3, [sp, #4]
 8001f26:	2900      	cmp	r1, #0
 8001f28:	bf1a      	itte	ne
 8001f2a:	698a      	ldrne	r2, [r1, #24]
 8001f2c:	6892      	ldrne	r2, [r2, #8]
 8001f2e:	2200      	moveq	r2, #0
 8001f30:	2800      	cmp	r0, #0
 8001f32:	f040 80ab 	bne.w	800208c <forward_dense+0x240>
 8001f36:	429f      	cmp	r7, r3
 8001f38:	f080 80c7 	bcs.w	80020ca <forward_dense+0x27e>
 8001f3c:	9003      	str	r0, [sp, #12]
 8001f3e:	2a00      	cmp	r2, #0
 8001f40:	bf0e      	itee	eq
 8001f42:	ed9f 0a6b 	vldreq	s0, [pc, #428]	; 80020f0 <.text_12>
 8001f46:	ed92 0a00 	vldrne	s0, [r2]
 8001f4a:	1d12      	addne	r2, r2, #4
 8001f4c:	2c04      	cmp	r4, #4
 8001f4e:	4620      	mov	r0, r4
 8001f50:	46c6      	mov	lr, r8
 8001f52:	46dc      	mov	ip, fp
 8001f54:	eddf 0a66 	vldr	s1, [pc, #408]	; 80020f0 <.text_12>
 8001f58:	d35d      	bcc.n	8002016 <forward_dense+0x1ca>
 8001f5a:	08a1      	lsrs	r1, r4, #2
 8001f5c:	07cd      	lsls	r5, r1, #31
 8001f5e:	d51c      	bpl.n	8001f9a <forward_dense+0x14e>
 8001f60:	ed9c 4a00 	vldr	s8, [ip]
 8001f64:	edde 4a00 	vldr	s9, [lr]
 8001f68:	ed9c 3a01 	vldr	s6, [ip, #4]
 8001f6c:	edde 3a01 	vldr	s7, [lr, #4]
 8001f70:	ed9c 2a02 	vldr	s4, [ip, #8]
 8001f74:	edde 2a02 	vldr	s5, [lr, #8]
 8001f78:	ed9c 1a03 	vldr	s2, [ip, #12]
 8001f7c:	edde 1a03 	vldr	s3, [lr, #12]
 8001f80:	ee44 0a24 	vmla.f32	s1, s8, s9
 8001f84:	ee43 0a23 	vmla.f32	s1, s6, s7
 8001f88:	ee42 0a22 	vmla.f32	s1, s4, s5
 8001f8c:	ee41 0a21 	vmla.f32	s1, s2, s3
 8001f90:	f10e 0e10 	add.w	lr, lr, #16
 8001f94:	f10c 0c10 	add.w	ip, ip, #16
 8001f98:	1f00      	subs	r0, r0, #4
 8001f9a:	0849      	lsrs	r1, r1, #1
 8001f9c:	f000 803b 	beq.w	8002016 <forward_dense+0x1ca>
 8001fa0:	edde 4a00 	vldr	s9, [lr]
 8001fa4:	edde 3a01 	vldr	s7, [lr, #4]
 8001fa8:	edde 2a02 	vldr	s5, [lr, #8]
 8001fac:	edde 1a03 	vldr	s3, [lr, #12]
 8001fb0:	ed9c 1a03 	vldr	s2, [ip, #12]
 8001fb4:	ed9c 2a02 	vldr	s4, [ip, #8]
 8001fb8:	ed9c 3a01 	vldr	s6, [ip, #4]
 8001fbc:	ed9c 4a00 	vldr	s8, [ip]
 8001fc0:	ee44 0a24 	vmla.f32	s1, s8, s9
 8001fc4:	ee43 0a23 	vmla.f32	s1, s6, s7
 8001fc8:	ee42 0a22 	vmla.f32	s1, s4, s5
 8001fcc:	ee41 0a21 	vmla.f32	s1, s2, s3
 8001fd0:	f10e 0510 	add.w	r5, lr, #16
 8001fd4:	f10c 0c10 	add.w	ip, ip, #16
 8001fd8:	edd5 8a00 	vldr	s17, [r5]
 8001fdc:	ed9c 8a00 	vldr	s16, [ip]
 8001fe0:	ed9c 7a01 	vldr	s14, [ip, #4]
 8001fe4:	edd5 7a01 	vldr	s15, [r5, #4]
 8001fe8:	ed9c 6a02 	vldr	s12, [ip, #8]
 8001fec:	edd5 6a02 	vldr	s13, [r5, #8]
 8001ff0:	ed9c 5a03 	vldr	s10, [ip, #12]
 8001ff4:	edd5 5a03 	vldr	s11, [r5, #12]
 8001ff8:	ee48 0a28 	vmla.f32	s1, s16, s17
 8001ffc:	ee47 0a27 	vmla.f32	s1, s14, s15
 8002000:	3808      	subs	r0, #8
 8002002:	ee46 0a26 	vmla.f32	s1, s12, s13
 8002006:	1e49      	subs	r1, r1, #1
 8002008:	ee45 0a25 	vmla.f32	s1, s10, s11
 800200c:	f105 0e10 	add.w	lr, r5, #16
 8002010:	f10c 0c10 	add.w	ip, ip, #16
 8002014:	d1c4      	bne.n	8001fa0 <forward_dense+0x154>
 8002016:	b378      	cbz	r0, 8002078 <forward_dense+0x22c>
 8002018:	f010 0103 	ands.w	r1, r0, #3
 800201c:	f000 800c 	beq.w	8002038 <forward_dense+0x1ec>
 8002020:	ed9c 1a00 	vldr	s2, [ip]
 8002024:	edde 1a00 	vldr	s3, [lr]
 8002028:	1e49      	subs	r1, r1, #1
 800202a:	ee41 0a21 	vmla.f32	s1, s2, s3
 800202e:	f10e 0e04 	add.w	lr, lr, #4
 8002032:	f10c 0c04 	add.w	ip, ip, #4
 8002036:	d1f3      	bne.n	8002020 <forward_dense+0x1d4>
 8002038:	0880      	lsrs	r0, r0, #2
 800203a:	d01d      	beq.n	8002078 <forward_dense+0x22c>
 800203c:	ed9c 2a00 	vldr	s4, [ip]
 8002040:	ed9e 1a00 	vldr	s2, [lr]
 8002044:	eddc 1a01 	vldr	s3, [ip, #4]
 8002048:	edde 2a01 	vldr	s5, [lr, #4]
 800204c:	ee42 0a01 	vmla.f32	s1, s4, s2
 8002050:	ee41 0aa2 	vmla.f32	s1, s3, s5
 8002054:	ed9c 2a02 	vldr	s4, [ip, #8]
 8002058:	ed9e 1a02 	vldr	s2, [lr, #8]
 800205c:	eddc 1a03 	vldr	s3, [ip, #12]
 8002060:	edde 2a03 	vldr	s5, [lr, #12]
 8002064:	ee42 0a01 	vmla.f32	s1, s4, s2
 8002068:	1e40      	subs	r0, r0, #1
 800206a:	ee41 0aa2 	vmla.f32	s1, s3, s5
 800206e:	f10e 0e10 	add.w	lr, lr, #16
 8002072:	f10c 0c10 	add.w	ip, ip, #16
 8002076:	d1e1      	bne.n	800203c <forward_dense+0x1f0>
 8002078:	ee30 0a20 	vadd.f32	s0, s0, s1
 800207c:	ed87 0a00 	vstr	s0, [r7]
 8002080:	1d3f      	adds	r7, r7, #4
 8002082:	429f      	cmp	r7, r3
 8002084:	44b3      	add	fp, r6
 8002086:	f4ff af5a 	bcc.w	8001f3e <forward_dense+0xf2>
 800208a:	e01d      	b.n	80020c8 <forward_dense+0x27c>
 800208c:	429f      	cmp	r7, r3
 800208e:	d21c      	bcs.n	80020ca <forward_dense+0x27e>
 8002090:	469a      	mov	sl, r3
 8002092:	9003      	str	r0, [sp, #12]
 8002094:	4615      	mov	r5, r2
 8002096:	2d00      	cmp	r5, #0
 8002098:	bf14      	ite	ne
 800209a:	f855 0b04 	ldrne.w	r0, [r5], #4
 800209e:	2000      	moveq	r0, #0
 80020a0:	9002      	str	r0, [sp, #8]
 80020a2:	f1b9 0f04 	cmp.w	r9, #4
 80020a6:	9a03      	ldr	r2, [sp, #12]
 80020a8:	9400      	str	r4, [sp, #0]
 80020aa:	4643      	mov	r3, r8
 80020ac:	4659      	mov	r1, fp
 80020ae:	a802      	add	r0, sp, #8
 80020b0:	d102      	bne.n	80020b8 <forward_dense+0x26c>
 80020b2:	f7ff fa03 	bl	80014bc <ai_dict4_dot_array_f32>
 80020b6:	e001      	b.n	80020bc <forward_dense+0x270>
 80020b8:	f7ff f950 	bl	800135c <ai_dict8_dot_array_f32>
 80020bc:	9802      	ldr	r0, [sp, #8]
 80020be:	f847 0b04 	str.w	r0, [r7], #4
 80020c2:	4557      	cmp	r7, sl
 80020c4:	44b3      	add	fp, r6
 80020c6:	d3e6      	bcc.n	8002096 <forward_dense+0x24a>
 80020c8:	9803      	ldr	r0, [sp, #12]
 80020ca:	9901      	ldr	r1, [sp, #4]
 80020cc:	9a06      	ldr	r2, [sp, #24]
 80020ce:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 80020d2:	9904      	ldr	r1, [sp, #16]
 80020d4:	9301      	str	r3, [sp, #4]
 80020d6:	1e49      	subs	r1, r1, #1
 80020d8:	eb08 0884 	add.w	r8, r8, r4, lsl #2
 80020dc:	9104      	str	r1, [sp, #16]
 80020de:	f47f af1c 	bne.w	8001f1a <forward_dense+0xce>
 80020e2:	b008      	add	sp, #32
 80020e4:	ecbd 8b02 	vpop	{d8}
 80020e8:	b001      	add	sp, #4
 80020ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080020f0 <.text_12>:
 80020f0:	00000000 	.word	0x00000000

080020f4 <forward_gemm>:
 80020f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80020f8:	4604      	mov	r4, r0
 80020fa:	b091      	sub	sp, #68	; 0x44
 80020fc:	6961      	ldr	r1, [r4, #20]
 80020fe:	8808      	ldrh	r0, [r1, #0]
 8002100:	2800      	cmp	r0, #0
 8002102:	bf1a      	itte	ne
 8002104:	6848      	ldrne	r0, [r1, #4]
 8002106:	1d02      	addne	r2, r0, #4
 8002108:	2204      	moveq	r2, #4
 800210a:	460b      	mov	r3, r1
 800210c:	6810      	ldr	r0, [r2, #0]
 800210e:	8819      	ldrh	r1, [r3, #0]
 8002110:	2800      	cmp	r0, #0
 8002112:	bf14      	ite	ne
 8002114:	6805      	ldrne	r5, [r0, #0]
 8002116:	2500      	moveq	r5, #0
 8002118:	2900      	cmp	r1, #0
 800211a:	bf1d      	ittte	ne
 800211c:	6858      	ldrne	r0, [r3, #4]
 800211e:	2800      	cmpne	r0, #0
 8002120:	f8b0 c000 	ldrhne.w	ip, [r0]
 8002124:	f04f 0c00 	moveq.w	ip, #0
 8002128:	2902      	cmp	r1, #2
 800212a:	bfa6      	itte	ge
 800212c:	6858      	ldrge	r0, [r3, #4]
 800212e:	3010      	addge	r0, #16
 8002130:	2004      	movlt	r0, #4
 8002132:	6800      	ldr	r0, [r0, #0]
 8002134:	2800      	cmp	r0, #0
 8002136:	bf14      	ite	ne
 8002138:	6801      	ldrne	r1, [r0, #0]
 800213a:	2100      	moveq	r1, #0
 800213c:	2600      	movs	r6, #0
 800213e:	f1bc 0f03 	cmp.w	ip, #3
 8002142:	46b2      	mov	sl, r6
 8002144:	d107      	bne.n	8002156 <forward_gemm+0x62>
 8002146:	6810      	ldr	r0, [r2, #0]
 8002148:	2800      	cmp	r0, #0
 800214a:	d026      	beq.n	800219a <forward_gemm+0xa6>
 800214c:	6846      	ldr	r6, [r0, #4]
 800214e:	d024      	beq.n	800219a <forward_gemm+0xa6>
 8002150:	f8d0 a008 	ldr.w	sl, [r0, #8]
 8002154:	e021      	b.n	800219a <forward_gemm+0xa6>
 8002156:	f1bc 0f02 	cmp.w	ip, #2
 800215a:	d10d      	bne.n	8002178 <forward_gemm+0x84>
 800215c:	6810      	ldr	r0, [r2, #0]
 800215e:	b100      	cbz	r0, 8002162 <forward_gemm+0x6e>
 8002160:	6846      	ldr	r6, [r0, #4]
 8002162:	881a      	ldrh	r2, [r3, #0]
 8002164:	2a02      	cmp	r2, #2
 8002166:	bfc6      	itte	gt
 8002168:	6858      	ldrgt	r0, [r3, #4]
 800216a:	301c      	addgt	r0, #28
 800216c:	2004      	movle	r0, #4
 800216e:	6800      	ldr	r0, [r0, #0]
 8002170:	b198      	cbz	r0, 800219a <forward_gemm+0xa6>
 8002172:	f8d0 a000 	ldr.w	sl, [r0]
 8002176:	e010      	b.n	800219a <forward_gemm+0xa6>
 8002178:	f1bc 0f01 	cmp.w	ip, #1
 800217c:	d10d      	bne.n	800219a <forward_gemm+0xa6>
 800217e:	881a      	ldrh	r2, [r3, #0]
 8002180:	2a02      	cmp	r2, #2
 8002182:	bfc6      	itte	gt
 8002184:	6858      	ldrgt	r0, [r3, #4]
 8002186:	f100 021c 	addgt.w	r2, r0, #28
 800218a:	2204      	movle	r2, #4
 800218c:	6810      	ldr	r0, [r2, #0]
 800218e:	2800      	cmp	r0, #0
 8002190:	d003      	beq.n	800219a <forward_gemm+0xa6>
 8002192:	6806      	ldr	r6, [r0, #0]
 8002194:	bf18      	it	ne
 8002196:	f8d0 a004 	ldrne.w	sl, [r0, #4]
 800219a:	68c8      	ldr	r0, [r1, #12]
 800219c:	6989      	ldr	r1, [r1, #24]
 800219e:	688b      	ldr	r3, [r1, #8]
 80021a0:	6842      	ldr	r2, [r0, #4]
 80021a2:	68c1      	ldr	r1, [r0, #12]
 80021a4:	b292      	uxth	r2, r2
 80021a6:	b289      	uxth	r1, r1
 80021a8:	a806      	add	r0, sp, #24
 80021aa:	f004 f831 	bl	8006210 <arm_mat_init_f32>
 80021ae:	69a9      	ldr	r1, [r5, #24]
 80021b0:	68e8      	ldr	r0, [r5, #12]
 80021b2:	688b      	ldr	r3, [r1, #8]
 80021b4:	6842      	ldr	r2, [r0, #4]
 80021b6:	68c1      	ldr	r1, [r0, #12]
 80021b8:	b292      	uxth	r2, r2
 80021ba:	b289      	uxth	r1, r1
 80021bc:	a804      	add	r0, sp, #16
 80021be:	f004 f827 	bl	8006210 <arm_mat_init_f32>
 80021c2:	69b1      	ldr	r1, [r6, #24]
 80021c4:	68f0      	ldr	r0, [r6, #12]
 80021c6:	688b      	ldr	r3, [r1, #8]
 80021c8:	6842      	ldr	r2, [r0, #4]
 80021ca:	68c1      	ldr	r1, [r0, #12]
 80021cc:	b292      	uxth	r2, r2
 80021ce:	b289      	uxth	r1, r1
 80021d0:	a802      	add	r0, sp, #8
 80021d2:	f004 f81d 	bl	8006210 <arm_mat_init_f32>
 80021d6:	f8da 1018 	ldr.w	r1, [sl, #24]
 80021da:	f8da 000c 	ldr.w	r0, [sl, #12]
 80021de:	688b      	ldr	r3, [r1, #8]
 80021e0:	6842      	ldr	r2, [r0, #4]
 80021e2:	68c1      	ldr	r1, [r0, #12]
 80021e4:	b292      	uxth	r2, r2
 80021e6:	b289      	uxth	r1, r1
 80021e8:	4668      	mov	r0, sp
 80021ea:	f004 f811 	bl	8006210 <arm_mat_init_f32>
 80021ee:	f994 5021 	ldrsb.w	r5, [r4, #33]	; 0x21
 80021f2:	f994 0020 	ldrsb.w	r0, [r4, #32]
 80021f6:	9905      	ldr	r1, [sp, #20]
 80021f8:	9a03      	ldr	r2, [sp, #12]
 80021fa:	ed94 0a07 	vldr	s0, [r4, #28]
 80021fe:	edd4 0a06 	vldr	s1, [r4, #24]
 8002202:	910b      	str	r1, [sp, #44]	; 0x2c
 8002204:	920e      	str	r2, [sp, #56]	; 0x38
 8002206:	920d      	str	r2, [sp, #52]	; 0x34
 8002208:	2300      	movs	r3, #0
 800220a:	f8bd e010 	ldrh.w	lr, [sp, #16]
 800220e:	f8bd 8012 	ldrh.w	r8, [sp, #18]
 8002212:	9901      	ldr	r1, [sp, #4]
 8002214:	f8bd 7002 	ldrh.w	r7, [sp, #2]
 8002218:	f8bd c000 	ldrh.w	ip, [sp]
 800221c:	9c07      	ldr	r4, [sp, #28]
 800221e:	f8bd a008 	ldrh.w	sl, [sp, #8]
 8002222:	f8bd 6018 	ldrh.w	r6, [sp, #24]
 8002226:	f8bd b01a 	ldrh.w	fp, [sp, #26]
 800222a:	9108      	str	r1, [sp, #32]
 800222c:	0002      	movs	r2, r0
 800222e:	bf0c      	ite	eq
 8002230:	4672      	moveq	r2, lr
 8002232:	4642      	movne	r2, r8
 8002234:	2f01      	cmp	r7, #1
 8002236:	bf0c      	ite	eq
 8002238:	4699      	moveq	r9, r3
 800223a:	f04f 0904 	movne.w	r9, #4
 800223e:	f8bd 100a 	ldrh.w	r1, [sp, #10]
 8002242:	f1bc 0f01 	cmp.w	ip, #1
 8002246:	d104      	bne.n	8002252 <forward_gemm+0x15e>
 8002248:	2f01      	cmp	r7, #1
 800224a:	d004      	beq.n	8002256 <forward_gemm+0x162>
 800224c:	f1cb 0700 	rsb	r7, fp, #0
 8002250:	e002      	b.n	8002258 <forward_gemm+0x164>
 8002252:	2f01      	cmp	r7, #1
 8002254:	d000      	beq.n	8002258 <forward_gemm+0x164>
 8002256:	2700      	movs	r7, #0
 8002258:	2800      	cmp	r0, #0
 800225a:	bf0c      	ite	eq
 800225c:	46f4      	moveq	ip, lr
 800225e:	46c4      	movne	ip, r8
 8002260:	b23f      	sxth	r7, r7
 8002262:	45b4      	cmp	ip, r6
 8002264:	970c      	str	r7, [sp, #48]	; 0x30
 8002266:	f040 808b 	bne.w	8002380 <forward_gemm+0x28c>
 800226a:	2d00      	cmp	r5, #0
 800226c:	bf0c      	ite	eq
 800226e:	9109      	streq	r1, [sp, #36]	; 0x24
 8002270:	f8cd a024 	strne.w	sl, [sp, #36]	; 0x24
 8002274:	9f09      	ldr	r7, [sp, #36]	; 0x24
 8002276:	455f      	cmp	r7, fp
 8002278:	f040 8082 	bne.w	8002380 <forward_gemm+0x28c>
 800227c:	2800      	cmp	r0, #0
 800227e:	bf0c      	ite	eq
 8002280:	46c4      	moveq	ip, r8
 8002282:	46f4      	movne	ip, lr
 8002284:	2d00      	cmp	r5, #0
 8002286:	bf0c      	ite	eq
 8002288:	4657      	moveq	r7, sl
 800228a:	460f      	movne	r7, r1
 800228c:	45bc      	cmp	ip, r7
 800228e:	d177      	bne.n	8002380 <forward_gemm+0x28c>
 8002290:	9e08      	ldr	r6, [sp, #32]
 8002292:	f8dd c02c 	ldr.w	ip, [sp, #44]	; 0x2c
 8002296:	9410      	str	r4, [sp, #64]	; 0x40
 8002298:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
 800229c:	f8ad 2020 	strh.w	r2, [sp, #32]
 80022a0:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80022a2:	f8bd 3022 	ldrh.w	r3, [sp, #34]	; 0x22
 80022a6:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
 80022aa:	eb02 0783 	add.w	r7, r2, r3, lsl #2
 80022ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80022b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80022b2:	f8dd c034 	ldr.w	ip, [sp, #52]	; 0x34
 80022b6:	f8ad e028 	strh.w	lr, [sp, #40]	; 0x28
 80022ba:	ea4f 0488 	mov.w	r4, r8, lsl #2
 80022be:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
 80022c2:	2800      	cmp	r0, #0
 80022c4:	bf0c      	ite	eq
 80022c6:	f8dd 803c 	ldreq.w	r8, [sp, #60]	; 0x3c
 80022ca:	f8bd 8028 	ldrhne.w	r8, [sp, #40]	; 0x28
 80022ce:	fa1f fb88 	uxth.w	fp, r8
 80022d2:	f8dd e02c 	ldr.w	lr, [sp, #44]	; 0x2c
 80022d6:	f1bb 0f00 	cmp.w	fp, #0
 80022da:	ed9f 1a9a 	vldr	s2, [pc, #616]	; 8002544 <.text_16>
 80022de:	d019      	beq.n	8002314 <forward_gemm+0x220>
 80022e0:	2800      	cmp	r0, #0
 80022e2:	bf0c      	ite	eq
 80022e4:	f04f 0b04 	moveq.w	fp, #4
 80022e8:	46a3      	movne	fp, r4
 80022ea:	2d00      	cmp	r5, #0
 80022ec:	f1a8 0801 	sub.w	r8, r8, #1
 80022f0:	edde 1a00 	vldr	s3, [lr]
 80022f4:	ed93 2a00 	vldr	s4, [r3]
 80022f8:	44de      	add	lr, fp
 80022fa:	bf0c      	ite	eq
 80022fc:	ea4f 0b81 	moveq.w	fp, r1, lsl #2
 8002300:	f04f 0b04 	movne.w	fp, #4
 8002304:	445b      	add	r3, fp
 8002306:	fa1f fb88 	uxth.w	fp, r8
 800230a:	f1bb 0f00 	cmp.w	fp, #0
 800230e:	ee01 1a82 	vmla.f32	s2, s3, s4
 8002312:	d1e5      	bne.n	80022e0 <forward_gemm+0x1ec>
 8002314:	ee20 1a81 	vmul.f32	s2, s1, s2
 8002318:	edd6 1a00 	vldr	s3, [r6]
 800231c:	ee00 1a21 	vmla.f32	s2, s0, s3
 8002320:	ed87 1a00 	vstr	s2, [r7]
 8002324:	1d3f      	adds	r7, r7, #4
 8002326:	1e52      	subs	r2, r2, #1
 8002328:	b292      	uxth	r2, r2
 800232a:	002b      	movs	r3, r5
 800232c:	bf0e      	itee	eq
 800232e:	1a8b      	subeq	r3, r1, r2
 8002330:	ebaa 0302 	subne.w	r3, sl, r2
 8002334:	434b      	mulne	r3, r1
 8002336:	2a00      	cmp	r2, #0
 8002338:	444e      	add	r6, r9
 800233a:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 800233e:	d1c0      	bne.n	80022c2 <forward_gemm+0x1ce>
 8002340:	f8bd 7022 	ldrh.w	r7, [sp, #34]	; 0x22
 8002344:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002346:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8002348:	f8bd e028 	ldrh.w	lr, [sp, #40]	; 0x28
 800234c:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 8002350:	f8cd c034 	str.w	ip, [sp, #52]	; 0x34
 8002354:	19df      	adds	r7, r3, r7
 8002356:	f8ad 7022 	strh.w	r7, [sp, #34]	; 0x22
 800235a:	b100      	cbz	r0, 800235e <forward_gemm+0x26a>
 800235c:	2404      	movs	r4, #4
 800235e:	eb02 0c04 	add.w	ip, r2, r4
 8002362:	f8bd 4020 	ldrh.w	r4, [sp, #32]
 8002366:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002368:	1e67      	subs	r7, r4, #1
 800236a:	eb06 0682 	add.w	r6, r6, r2, lsl #2
 800236e:	f8ad 7020 	strh.w	r7, [sp, #32]
 8002372:	f8bd 2020 	ldrh.w	r2, [sp, #32]
 8002376:	2a00      	cmp	r2, #0
 8002378:	d192      	bne.n	80022a0 <forward_gemm+0x1ac>
 800237a:	b011      	add	sp, #68	; 0x44
 800237c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002380:	fb0b f606 	mul.w	r6, fp, r6
 8002384:	2e00      	cmp	r6, #0
 8002386:	ddf8      	ble.n	800237a <forward_gemm+0x286>
 8002388:	f016 0003 	ands.w	r0, r6, #3
 800238c:	d003      	beq.n	8002396 <forward_gemm+0x2a2>
 800238e:	1e40      	subs	r0, r0, #1
 8002390:	f844 3b04 	str.w	r3, [r4], #4
 8002394:	d1fb      	bne.n	800238e <forward_gemm+0x29a>
 8002396:	08b1      	lsrs	r1, r6, #2
 8002398:	d0ef      	beq.n	800237a <forward_gemm+0x286>
 800239a:	6023      	str	r3, [r4, #0]
 800239c:	6063      	str	r3, [r4, #4]
 800239e:	60a3      	str	r3, [r4, #8]
 80023a0:	60e3      	str	r3, [r4, #12]
 80023a2:	3410      	adds	r4, #16
 80023a4:	1e49      	subs	r1, r1, #1
 80023a6:	d1f8      	bne.n	800239a <forward_gemm+0x2a6>
 80023a8:	b011      	add	sp, #68	; 0x44
 80023aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

080023b0 <forward_matmul>:
 80023b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80023b4:	b08b      	sub	sp, #44	; 0x2c
 80023b6:	6944      	ldr	r4, [r0, #20]
 80023b8:	8822      	ldrh	r2, [r4, #0]
 80023ba:	2a00      	cmp	r2, #0
 80023bc:	bf1a      	itte	ne
 80023be:	6860      	ldrne	r0, [r4, #4]
 80023c0:	1d03      	addne	r3, r0, #4
 80023c2:	2304      	moveq	r3, #4
 80023c4:	6819      	ldr	r1, [r3, #0]
 80023c6:	2900      	cmp	r1, #0
 80023c8:	bf14      	ite	ne
 80023ca:	6808      	ldrne	r0, [r1, #0]
 80023cc:	2000      	moveq	r0, #0
 80023ce:	2900      	cmp	r1, #0
 80023d0:	bf14      	ite	ne
 80023d2:	f8d1 b004 	ldrne.w	fp, [r1, #4]
 80023d6:	f04f 0b00 	moveq.w	fp, #0
 80023da:	2a02      	cmp	r2, #2
 80023dc:	bfa6      	itte	ge
 80023de:	6861      	ldrge	r1, [r4, #4]
 80023e0:	3110      	addge	r1, #16
 80023e2:	2104      	movlt	r1, #4
 80023e4:	6809      	ldr	r1, [r1, #0]
 80023e6:	2900      	cmp	r1, #0
 80023e8:	bf14      	ite	ne
 80023ea:	680b      	ldrne	r3, [r1, #0]
 80023ec:	2300      	moveq	r3, #0
 80023ee:	f1bb 0f00 	cmp.w	fp, #0
 80023f2:	d108      	bne.n	8002406 <forward_matmul+0x56>
 80023f4:	2a02      	cmp	r2, #2
 80023f6:	bfc6      	itte	gt
 80023f8:	6861      	ldrgt	r1, [r4, #4]
 80023fa:	311c      	addgt	r1, #28
 80023fc:	2104      	movle	r1, #4
 80023fe:	6809      	ldr	r1, [r1, #0]
 8002400:	b109      	cbz	r1, 8002406 <forward_matmul+0x56>
 8002402:	f8d1 b000 	ldr.w	fp, [r1]
 8002406:	68dd      	ldr	r5, [r3, #12]
 8002408:	68c4      	ldr	r4, [r0, #12]
 800240a:	f8db 900c 	ldr.w	r9, [fp, #12]
 800240e:	686e      	ldr	r6, [r5, #4]
 8002410:	f8d4 e000 	ldr.w	lr, [r4]
 8002414:	f8d9 2000 	ldr.w	r2, [r9]
 8002418:	f8d5 a000 	ldr.w	sl, [r5]
 800241c:	68a1      	ldr	r1, [r4, #8]
 800241e:	f8d9 8008 	ldr.w	r8, [r9, #8]
 8002422:	f8d5 c008 	ldr.w	ip, [r5, #8]
 8002426:	68ef      	ldr	r7, [r5, #12]
 8002428:	9706      	str	r7, [sp, #24]
 800242a:	fb01 f50e 	mul.w	r5, r1, lr
 800242e:	699b      	ldr	r3, [r3, #24]
 8002430:	68e7      	ldr	r7, [r4, #12]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	434f      	muls	r7, r1
 8002436:	fb0e f707 	mul.w	r7, lr, r7
 800243a:	970a      	str	r7, [sp, #40]	; 0x28
 800243c:	f8d9 400c 	ldr.w	r4, [r9, #12]
 8002440:	fb08 f404 	mul.w	r4, r8, r4
 8002444:	4354      	muls	r4, r2
 8002446:	2e00      	cmp	r6, #0
 8002448:	9409      	str	r4, [sp, #36]	; 0x24
 800244a:	fb08 f802 	mul.w	r8, r8, r2
 800244e:	d074      	beq.n	800253a <forward_matmul+0x18a>
 8002450:	2400      	movs	r4, #0
 8002452:	46a1      	mov	r9, r4
 8002454:	9602      	str	r6, [sp, #8]
 8002456:	9e06      	ldr	r6, [sp, #24]
 8002458:	2e00      	cmp	r6, #0
 800245a:	d064      	beq.n	8002526 <forward_matmul+0x176>
 800245c:	9f06      	ldr	r7, [sp, #24]
 800245e:	9701      	str	r7, [sp, #4]
 8002460:	f8cd c00c 	str.w	ip, [sp, #12]
 8002464:	2600      	movs	r6, #0
 8002466:	9505      	str	r5, [sp, #20]
 8002468:	9d03      	ldr	r5, [sp, #12]
 800246a:	2d00      	cmp	r5, #0
 800246c:	d051      	beq.n	8002512 <forward_matmul+0x162>
 800246e:	9500      	str	r5, [sp, #0]
 8002470:	f8cd a010 	str.w	sl, [sp, #16]
 8002474:	9207      	str	r2, [sp, #28]
 8002476:	f04f 0a00 	mov.w	sl, #0
 800247a:	9a04      	ldr	r2, [sp, #16]
 800247c:	2a00      	cmp	r2, #0
 800247e:	d03f      	beq.n	8002500 <forward_matmul+0x150>
 8002480:	f04f 0c00 	mov.w	ip, #0
 8002484:	9008      	str	r0, [sp, #32]
 8002486:	9808      	ldr	r0, [sp, #32]
 8002488:	6985      	ldr	r5, [r0, #24]
 800248a:	68a8      	ldr	r0, [r5, #8]
 800248c:	f8db 7018 	ldr.w	r7, [fp, #24]
 8002490:	4420      	add	r0, r4
 8002492:	4430      	add	r0, r6
 8002494:	eb00 050c 	add.w	r5, r0, ip
 8002498:	68b8      	ldr	r0, [r7, #8]
 800249a:	4448      	add	r0, r9
 800249c:	4450      	add	r0, sl
 800249e:	eb00 070c 	add.w	r7, r0, ip
 80024a2:	ed9f 0a28 	vldr	s0, [pc, #160]	; 8002544 <.text_16>
 80024a6:	b319      	cbz	r1, 80024f0 <forward_matmul+0x140>
 80024a8:	07c8      	lsls	r0, r1, #31
 80024aa:	d509      	bpl.n	80024c0 <forward_matmul+0x110>
 80024ac:	edd5 0a00 	vldr	s1, [r5]
 80024b0:	ed97 1a00 	vldr	s2, [r7]
 80024b4:	ee00 0a81 	vmla.f32	s0, s1, s2
 80024b8:	eb05 058e 	add.w	r5, r5, lr, lsl #2
 80024bc:	eb07 0788 	add.w	r7, r7, r8, lsl #2
 80024c0:	0848      	lsrs	r0, r1, #1
 80024c2:	d015      	beq.n	80024f0 <forward_matmul+0x140>
 80024c4:	edd5 0a00 	vldr	s1, [r5]
 80024c8:	ed97 1a00 	vldr	s2, [r7]
 80024cc:	eb05 058e 	add.w	r5, r5, lr, lsl #2
 80024d0:	eb07 0788 	add.w	r7, r7, r8, lsl #2
 80024d4:	ee00 0a81 	vmla.f32	s0, s1, s2
 80024d8:	edd5 0a00 	vldr	s1, [r5]
 80024dc:	ed97 1a00 	vldr	s2, [r7]
 80024e0:	1e40      	subs	r0, r0, #1
 80024e2:	ee00 0a81 	vmla.f32	s0, s1, s2
 80024e6:	eb05 058e 	add.w	r5, r5, lr, lsl #2
 80024ea:	eb07 0788 	add.w	r7, r7, r8, lsl #2
 80024ee:	d1e9      	bne.n	80024c4 <forward_matmul+0x114>
 80024f0:	ed83 0a00 	vstr	s0, [r3]
 80024f4:	1d1b      	adds	r3, r3, #4
 80024f6:	1e52      	subs	r2, r2, #1
 80024f8:	f10c 0c04 	add.w	ip, ip, #4
 80024fc:	d1c3      	bne.n	8002486 <forward_matmul+0xd6>
 80024fe:	9808      	ldr	r0, [sp, #32]
 8002500:	9d00      	ldr	r5, [sp, #0]
 8002502:	9a07      	ldr	r2, [sp, #28]
 8002504:	1e6d      	subs	r5, r5, #1
 8002506:	eb0a 0a82 	add.w	sl, sl, r2, lsl #2
 800250a:	9500      	str	r5, [sp, #0]
 800250c:	d1b5      	bne.n	800247a <forward_matmul+0xca>
 800250e:	f8dd a010 	ldr.w	sl, [sp, #16]
 8002512:	9f01      	ldr	r7, [sp, #4]
 8002514:	9d05      	ldr	r5, [sp, #20]
 8002516:	1e7f      	subs	r7, r7, #1
 8002518:	eb06 0685 	add.w	r6, r6, r5, lsl #2
 800251c:	9701      	str	r7, [sp, #4]
 800251e:	d1a3      	bne.n	8002468 <forward_matmul+0xb8>
 8002520:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8002524:	9d05      	ldr	r5, [sp, #20]
 8002526:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8002528:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800252a:	eb09 0986 	add.w	r9, r9, r6, lsl #2
 800252e:	9e02      	ldr	r6, [sp, #8]
 8002530:	1e76      	subs	r6, r6, #1
 8002532:	eb04 0487 	add.w	r4, r4, r7, lsl #2
 8002536:	9602      	str	r6, [sp, #8]
 8002538:	d18d      	bne.n	8002456 <forward_matmul+0xa6>
 800253a:	b00b      	add	sp, #44	; 0x2c
 800253c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08002540 <.text_15>:
 8002540:	0800135b 	.word	0x0800135b

08002544 <.text_16>:
 8002544:	00000000 	.word	0x00000000

08002548 <ai_shape_get_size>:
 8002548:	b470      	push	{r4, r5, r6}
 800254a:	4601      	mov	r1, r0
 800254c:	f04f 0201 	mov.w	r2, #1
 8002550:	680b      	ldr	r3, [r1, #0]
 8002552:	0a1b      	lsrs	r3, r3, #8
 8002554:	d01e      	beq.n	8002594 <ai_shape_get_size+0x4c>
 8002556:	684c      	ldr	r4, [r1, #4]
 8002558:	eb04 0183 	add.w	r1, r4, r3, lsl #2
 800255c:	4618      	mov	r0, r3
 800255e:	1f0d      	subs	r5, r1, #4
 8002560:	f010 0103 	ands.w	r1, r0, #3
 8002564:	f000 8006 	beq.w	8002574 <ai_shape_get_size+0x2c>
 8002568:	f855 6904 	ldr.w	r6, [r5], #-4
 800256c:	1e5b      	subs	r3, r3, #1
 800256e:	4372      	muls	r2, r6
 8002570:	1e49      	subs	r1, r1, #1
 8002572:	d1f9      	bne.n	8002568 <ai_shape_get_size+0x20>
 8002574:	0880      	lsrs	r0, r0, #2
 8002576:	d00d      	beq.n	8002594 <ai_shape_get_size+0x4c>
 8002578:	eb04 0183 	add.w	r1, r4, r3, lsl #2
 800257c:	3910      	subs	r1, #16
 800257e:	68cb      	ldr	r3, [r1, #12]
 8002580:	688c      	ldr	r4, [r1, #8]
 8002582:	684d      	ldr	r5, [r1, #4]
 8002584:	f851 6910 	ldr.w	r6, [r1], #-16
 8002588:	4363      	muls	r3, r4
 800258a:	436b      	muls	r3, r5
 800258c:	4373      	muls	r3, r6
 800258e:	435a      	muls	r2, r3
 8002590:	1e40      	subs	r0, r0, #1
 8002592:	d1f4      	bne.n	800257e <ai_shape_get_size+0x36>
 8002594:	bc70      	pop	{r4, r5, r6}
 8002596:	4610      	mov	r0, r2
 8002598:	4770      	bx	lr
	...

0800259c <nl_func_acos_array_f32>:
 800259c:	b570      	push	{r4, r5, r6, lr}
 800259e:	688c      	ldr	r4, [r1, #8]
 80025a0:	6880      	ldr	r0, [r0, #8]
 80025a2:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 80025a6:	1f0d      	subs	r5, r1, #4
 80025a8:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 80025ac:	1f0e      	subs	r6, r1, #4
 80025ae:	42a5      	cmp	r5, r4
 80025b0:	f0c0 800a 	bcc.w	80025c8 <nl_func_acos_array_f32+0x2c>
 80025b4:	ed95 0a00 	vldr	s0, [r5]
 80025b8:	f012 f9ae 	bl	8014918 <acosf>
 80025bc:	ed86 0a00 	vstr	s0, [r6]
 80025c0:	1f2d      	subs	r5, r5, #4
 80025c2:	1f36      	subs	r6, r6, #4
 80025c4:	42a5      	cmp	r5, r4
 80025c6:	d2f5      	bcs.n	80025b4 <nl_func_acos_array_f32+0x18>
 80025c8:	bd70      	pop	{r4, r5, r6, pc}
	...

080025cc <forward_acos>:
 80025cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80025ce:	b081      	sub	sp, #4
 80025d0:	6942      	ldr	r2, [r0, #20]
 80025d2:	8811      	ldrh	r1, [r2, #0]
 80025d4:	2900      	cmp	r1, #0
 80025d6:	bf1a      	itte	ne
 80025d8:	6850      	ldrne	r0, [r2, #4]
 80025da:	1d00      	addne	r0, r0, #4
 80025dc:	2004      	moveq	r0, #4
 80025de:	f04f 0501 	mov.w	r5, #1
 80025e2:	6800      	ldr	r0, [r0, #0]
 80025e4:	2800      	cmp	r0, #0
 80025e6:	bf14      	ite	ne
 80025e8:	6803      	ldrne	r3, [r0, #0]
 80025ea:	2300      	moveq	r3, #0
 80025ec:	2902      	cmp	r1, #2
 80025ee:	bfa6      	itte	ge
 80025f0:	6850      	ldrge	r0, [r2, #4]
 80025f2:	3010      	addge	r0, #16
 80025f4:	2004      	movlt	r0, #4
 80025f6:	6800      	ldr	r0, [r0, #0]
 80025f8:	2800      	cmp	r0, #0
 80025fa:	bf19      	ittee	ne
 80025fc:	6800      	ldrne	r0, [r0, #0]
 80025fe:	f100 0418 	addne.w	r4, r0, #24
 8002602:	2100      	moveq	r1, #0
 8002604:	f101 0418 	addeq.w	r4, r1, #24
 8002608:	f103 0108 	add.w	r1, r3, #8
 800260c:	680a      	ldr	r2, [r1, #0]
 800260e:	0a12      	lsrs	r2, r2, #8
 8002610:	d01e      	beq.n	8002650 <forward_acos+0x84>
 8002612:	684e      	ldr	r6, [r1, #4]
 8002614:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8002618:	4610      	mov	r0, r2
 800261a:	1f0f      	subs	r7, r1, #4
 800261c:	f010 0103 	ands.w	r1, r0, #3
 8002620:	d006      	beq.n	8002630 <forward_acos+0x64>
 8002622:	1e52      	subs	r2, r2, #1
 8002624:	f857 c904 	ldr.w	ip, [r7], #-4
 8002628:	1e49      	subs	r1, r1, #1
 800262a:	fb0c f505 	mul.w	r5, ip, r5
 800262e:	d1f8      	bne.n	8002622 <forward_acos+0x56>
 8002630:	0880      	lsrs	r0, r0, #2
 8002632:	d00d      	beq.n	8002650 <forward_acos+0x84>
 8002634:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8002638:	3910      	subs	r1, #16
 800263a:	68ca      	ldr	r2, [r1, #12]
 800263c:	688e      	ldr	r6, [r1, #8]
 800263e:	684f      	ldr	r7, [r1, #4]
 8002640:	4372      	muls	r2, r6
 8002642:	f851 6910 	ldr.w	r6, [r1], #-16
 8002646:	437a      	muls	r2, r7
 8002648:	4372      	muls	r2, r6
 800264a:	4355      	muls	r5, r2
 800264c:	1e40      	subs	r0, r0, #1
 800264e:	d1f4      	bne.n	800263a <forward_acos+0x6e>
 8002650:	6998      	ldr	r0, [r3, #24]
 8002652:	6886      	ldr	r6, [r0, #8]
 8002654:	6821      	ldr	r1, [r4, #0]
 8002656:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 800265a:	1f07      	subs	r7, r0, #4
 800265c:	6888      	ldr	r0, [r1, #8]
 800265e:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 8002662:	1f14      	subs	r4, r2, #4
 8002664:	42b7      	cmp	r7, r6
 8002666:	d309      	bcc.n	800267c <forward_acos+0xb0>
 8002668:	ed97 0a00 	vldr	s0, [r7]
 800266c:	f012 f954 	bl	8014918 <acosf>
 8002670:	ed84 0a00 	vstr	s0, [r4]
 8002674:	1f3f      	subs	r7, r7, #4
 8002676:	1f24      	subs	r4, r4, #4
 8002678:	42b7      	cmp	r7, r6
 800267a:	d2f5      	bcs.n	8002668 <forward_acos+0x9c>
 800267c:	b001      	add	sp, #4
 800267e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002680 <nl_func_acosh_array_f32>:
 8002680:	b570      	push	{r4, r5, r6, lr}
 8002682:	688c      	ldr	r4, [r1, #8]
 8002684:	6880      	ldr	r0, [r0, #8]
 8002686:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 800268a:	1f0d      	subs	r5, r1, #4
 800268c:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8002690:	1f0e      	subs	r6, r1, #4
 8002692:	42a5      	cmp	r5, r4
 8002694:	f0c0 800a 	bcc.w	80026ac <nl_func_acosh_array_f32+0x2c>
 8002698:	ed95 0a00 	vldr	s0, [r5]
 800269c:	f012 f968 	bl	8014970 <acoshf>
 80026a0:	ed86 0a00 	vstr	s0, [r6]
 80026a4:	1f2d      	subs	r5, r5, #4
 80026a6:	1f36      	subs	r6, r6, #4
 80026a8:	42a5      	cmp	r5, r4
 80026aa:	d2f5      	bcs.n	8002698 <nl_func_acosh_array_f32+0x18>
 80026ac:	bd70      	pop	{r4, r5, r6, pc}
	...

080026b0 <forward_acosh>:
 80026b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026b2:	b081      	sub	sp, #4
 80026b4:	6942      	ldr	r2, [r0, #20]
 80026b6:	8811      	ldrh	r1, [r2, #0]
 80026b8:	2900      	cmp	r1, #0
 80026ba:	bf1a      	itte	ne
 80026bc:	6850      	ldrne	r0, [r2, #4]
 80026be:	1d00      	addne	r0, r0, #4
 80026c0:	2004      	moveq	r0, #4
 80026c2:	f04f 0501 	mov.w	r5, #1
 80026c6:	6800      	ldr	r0, [r0, #0]
 80026c8:	2800      	cmp	r0, #0
 80026ca:	bf14      	ite	ne
 80026cc:	6803      	ldrne	r3, [r0, #0]
 80026ce:	2300      	moveq	r3, #0
 80026d0:	2902      	cmp	r1, #2
 80026d2:	bfa6      	itte	ge
 80026d4:	6850      	ldrge	r0, [r2, #4]
 80026d6:	3010      	addge	r0, #16
 80026d8:	2004      	movlt	r0, #4
 80026da:	6800      	ldr	r0, [r0, #0]
 80026dc:	2800      	cmp	r0, #0
 80026de:	bf19      	ittee	ne
 80026e0:	6800      	ldrne	r0, [r0, #0]
 80026e2:	f100 0418 	addne.w	r4, r0, #24
 80026e6:	2100      	moveq	r1, #0
 80026e8:	f101 0418 	addeq.w	r4, r1, #24
 80026ec:	f103 0108 	add.w	r1, r3, #8
 80026f0:	680a      	ldr	r2, [r1, #0]
 80026f2:	0a12      	lsrs	r2, r2, #8
 80026f4:	d01e      	beq.n	8002734 <forward_acosh+0x84>
 80026f6:	684e      	ldr	r6, [r1, #4]
 80026f8:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 80026fc:	4610      	mov	r0, r2
 80026fe:	1f0f      	subs	r7, r1, #4
 8002700:	f010 0103 	ands.w	r1, r0, #3
 8002704:	d006      	beq.n	8002714 <forward_acosh+0x64>
 8002706:	1e52      	subs	r2, r2, #1
 8002708:	f857 c904 	ldr.w	ip, [r7], #-4
 800270c:	1e49      	subs	r1, r1, #1
 800270e:	fb0c f505 	mul.w	r5, ip, r5
 8002712:	d1f8      	bne.n	8002706 <forward_acosh+0x56>
 8002714:	0880      	lsrs	r0, r0, #2
 8002716:	d00d      	beq.n	8002734 <forward_acosh+0x84>
 8002718:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 800271c:	3910      	subs	r1, #16
 800271e:	68ca      	ldr	r2, [r1, #12]
 8002720:	688e      	ldr	r6, [r1, #8]
 8002722:	684f      	ldr	r7, [r1, #4]
 8002724:	4372      	muls	r2, r6
 8002726:	f851 6910 	ldr.w	r6, [r1], #-16
 800272a:	437a      	muls	r2, r7
 800272c:	4372      	muls	r2, r6
 800272e:	4355      	muls	r5, r2
 8002730:	1e40      	subs	r0, r0, #1
 8002732:	d1f4      	bne.n	800271e <forward_acosh+0x6e>
 8002734:	6998      	ldr	r0, [r3, #24]
 8002736:	6886      	ldr	r6, [r0, #8]
 8002738:	6821      	ldr	r1, [r4, #0]
 800273a:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 800273e:	1f07      	subs	r7, r0, #4
 8002740:	6888      	ldr	r0, [r1, #8]
 8002742:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 8002746:	1f14      	subs	r4, r2, #4
 8002748:	42b7      	cmp	r7, r6
 800274a:	d309      	bcc.n	8002760 <forward_acosh+0xb0>
 800274c:	ed97 0a00 	vldr	s0, [r7]
 8002750:	f012 f90e 	bl	8014970 <acoshf>
 8002754:	ed84 0a00 	vstr	s0, [r4]
 8002758:	1f3f      	subs	r7, r7, #4
 800275a:	1f24      	subs	r4, r4, #4
 800275c:	42b7      	cmp	r7, r6
 800275e:	d2f5      	bcs.n	800274c <forward_acosh+0x9c>
 8002760:	b001      	add	sp, #4
 8002762:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002764 <nl_func_asin_array_f32>:
 8002764:	b570      	push	{r4, r5, r6, lr}
 8002766:	688c      	ldr	r4, [r1, #8]
 8002768:	6880      	ldr	r0, [r0, #8]
 800276a:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 800276e:	1f0d      	subs	r5, r1, #4
 8002770:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8002774:	1f0e      	subs	r6, r1, #4
 8002776:	42a5      	cmp	r5, r4
 8002778:	f0c0 800a 	bcc.w	8002790 <nl_func_asin_array_f32+0x2c>
 800277c:	ed95 0a00 	vldr	s0, [r5]
 8002780:	f012 f916 	bl	80149b0 <asinf>
 8002784:	ed86 0a00 	vstr	s0, [r6]
 8002788:	1f2d      	subs	r5, r5, #4
 800278a:	1f36      	subs	r6, r6, #4
 800278c:	42a5      	cmp	r5, r4
 800278e:	d2f5      	bcs.n	800277c <nl_func_asin_array_f32+0x18>
 8002790:	bd70      	pop	{r4, r5, r6, pc}
	...

08002794 <forward_asin>:
 8002794:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002796:	b081      	sub	sp, #4
 8002798:	6942      	ldr	r2, [r0, #20]
 800279a:	8811      	ldrh	r1, [r2, #0]
 800279c:	2900      	cmp	r1, #0
 800279e:	bf1a      	itte	ne
 80027a0:	6850      	ldrne	r0, [r2, #4]
 80027a2:	1d00      	addne	r0, r0, #4
 80027a4:	2004      	moveq	r0, #4
 80027a6:	f04f 0501 	mov.w	r5, #1
 80027aa:	6800      	ldr	r0, [r0, #0]
 80027ac:	2800      	cmp	r0, #0
 80027ae:	bf14      	ite	ne
 80027b0:	6803      	ldrne	r3, [r0, #0]
 80027b2:	2300      	moveq	r3, #0
 80027b4:	2902      	cmp	r1, #2
 80027b6:	bfa6      	itte	ge
 80027b8:	6850      	ldrge	r0, [r2, #4]
 80027ba:	3010      	addge	r0, #16
 80027bc:	2004      	movlt	r0, #4
 80027be:	6800      	ldr	r0, [r0, #0]
 80027c0:	2800      	cmp	r0, #0
 80027c2:	bf19      	ittee	ne
 80027c4:	6800      	ldrne	r0, [r0, #0]
 80027c6:	f100 0418 	addne.w	r4, r0, #24
 80027ca:	2100      	moveq	r1, #0
 80027cc:	f101 0418 	addeq.w	r4, r1, #24
 80027d0:	f103 0108 	add.w	r1, r3, #8
 80027d4:	680a      	ldr	r2, [r1, #0]
 80027d6:	0a12      	lsrs	r2, r2, #8
 80027d8:	d01e      	beq.n	8002818 <forward_asin+0x84>
 80027da:	684e      	ldr	r6, [r1, #4]
 80027dc:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 80027e0:	4610      	mov	r0, r2
 80027e2:	1f0f      	subs	r7, r1, #4
 80027e4:	f010 0103 	ands.w	r1, r0, #3
 80027e8:	d006      	beq.n	80027f8 <forward_asin+0x64>
 80027ea:	1e52      	subs	r2, r2, #1
 80027ec:	f857 c904 	ldr.w	ip, [r7], #-4
 80027f0:	1e49      	subs	r1, r1, #1
 80027f2:	fb0c f505 	mul.w	r5, ip, r5
 80027f6:	d1f8      	bne.n	80027ea <forward_asin+0x56>
 80027f8:	0880      	lsrs	r0, r0, #2
 80027fa:	d00d      	beq.n	8002818 <forward_asin+0x84>
 80027fc:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8002800:	3910      	subs	r1, #16
 8002802:	68ca      	ldr	r2, [r1, #12]
 8002804:	688e      	ldr	r6, [r1, #8]
 8002806:	684f      	ldr	r7, [r1, #4]
 8002808:	4372      	muls	r2, r6
 800280a:	f851 6910 	ldr.w	r6, [r1], #-16
 800280e:	437a      	muls	r2, r7
 8002810:	4372      	muls	r2, r6
 8002812:	4355      	muls	r5, r2
 8002814:	1e40      	subs	r0, r0, #1
 8002816:	d1f4      	bne.n	8002802 <forward_asin+0x6e>
 8002818:	6998      	ldr	r0, [r3, #24]
 800281a:	6886      	ldr	r6, [r0, #8]
 800281c:	6821      	ldr	r1, [r4, #0]
 800281e:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 8002822:	1f07      	subs	r7, r0, #4
 8002824:	6888      	ldr	r0, [r1, #8]
 8002826:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 800282a:	1f14      	subs	r4, r2, #4
 800282c:	42b7      	cmp	r7, r6
 800282e:	d309      	bcc.n	8002844 <forward_asin+0xb0>
 8002830:	ed97 0a00 	vldr	s0, [r7]
 8002834:	f012 f8bc 	bl	80149b0 <asinf>
 8002838:	ed84 0a00 	vstr	s0, [r4]
 800283c:	1f3f      	subs	r7, r7, #4
 800283e:	1f24      	subs	r4, r4, #4
 8002840:	42b7      	cmp	r7, r6
 8002842:	d2f5      	bcs.n	8002830 <forward_asin+0x9c>
 8002844:	b001      	add	sp, #4
 8002846:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002848 <nl_func_asinh_array_f32>:
 8002848:	b570      	push	{r4, r5, r6, lr}
 800284a:	688c      	ldr	r4, [r1, #8]
 800284c:	6880      	ldr	r0, [r0, #8]
 800284e:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 8002852:	1f0d      	subs	r5, r1, #4
 8002854:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8002858:	1f0e      	subs	r6, r1, #4
 800285a:	42a5      	cmp	r5, r4
 800285c:	f0c0 800a 	bcc.w	8002874 <nl_func_asinh_array_f32+0x2c>
 8002860:	ed95 0a00 	vldr	s0, [r5]
 8002864:	f011 fa8c 	bl	8013d80 <asinhf>
 8002868:	ed86 0a00 	vstr	s0, [r6]
 800286c:	1f2d      	subs	r5, r5, #4
 800286e:	1f36      	subs	r6, r6, #4
 8002870:	42a5      	cmp	r5, r4
 8002872:	d2f5      	bcs.n	8002860 <nl_func_asinh_array_f32+0x18>
 8002874:	bd70      	pop	{r4, r5, r6, pc}
	...

08002878 <forward_asinh>:
 8002878:	b5f0      	push	{r4, r5, r6, r7, lr}
 800287a:	b081      	sub	sp, #4
 800287c:	6942      	ldr	r2, [r0, #20]
 800287e:	8811      	ldrh	r1, [r2, #0]
 8002880:	2900      	cmp	r1, #0
 8002882:	bf1a      	itte	ne
 8002884:	6850      	ldrne	r0, [r2, #4]
 8002886:	1d00      	addne	r0, r0, #4
 8002888:	2004      	moveq	r0, #4
 800288a:	f04f 0501 	mov.w	r5, #1
 800288e:	6800      	ldr	r0, [r0, #0]
 8002890:	2800      	cmp	r0, #0
 8002892:	bf14      	ite	ne
 8002894:	6803      	ldrne	r3, [r0, #0]
 8002896:	2300      	moveq	r3, #0
 8002898:	2902      	cmp	r1, #2
 800289a:	bfa6      	itte	ge
 800289c:	6850      	ldrge	r0, [r2, #4]
 800289e:	3010      	addge	r0, #16
 80028a0:	2004      	movlt	r0, #4
 80028a2:	6800      	ldr	r0, [r0, #0]
 80028a4:	2800      	cmp	r0, #0
 80028a6:	bf19      	ittee	ne
 80028a8:	6800      	ldrne	r0, [r0, #0]
 80028aa:	f100 0418 	addne.w	r4, r0, #24
 80028ae:	2100      	moveq	r1, #0
 80028b0:	f101 0418 	addeq.w	r4, r1, #24
 80028b4:	f103 0108 	add.w	r1, r3, #8
 80028b8:	680a      	ldr	r2, [r1, #0]
 80028ba:	0a12      	lsrs	r2, r2, #8
 80028bc:	d01e      	beq.n	80028fc <forward_asinh+0x84>
 80028be:	684e      	ldr	r6, [r1, #4]
 80028c0:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 80028c4:	4610      	mov	r0, r2
 80028c6:	1f0f      	subs	r7, r1, #4
 80028c8:	f010 0103 	ands.w	r1, r0, #3
 80028cc:	d006      	beq.n	80028dc <forward_asinh+0x64>
 80028ce:	1e52      	subs	r2, r2, #1
 80028d0:	f857 c904 	ldr.w	ip, [r7], #-4
 80028d4:	1e49      	subs	r1, r1, #1
 80028d6:	fb0c f505 	mul.w	r5, ip, r5
 80028da:	d1f8      	bne.n	80028ce <forward_asinh+0x56>
 80028dc:	0880      	lsrs	r0, r0, #2
 80028de:	d00d      	beq.n	80028fc <forward_asinh+0x84>
 80028e0:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 80028e4:	3910      	subs	r1, #16
 80028e6:	68ca      	ldr	r2, [r1, #12]
 80028e8:	688e      	ldr	r6, [r1, #8]
 80028ea:	684f      	ldr	r7, [r1, #4]
 80028ec:	4372      	muls	r2, r6
 80028ee:	f851 6910 	ldr.w	r6, [r1], #-16
 80028f2:	437a      	muls	r2, r7
 80028f4:	4372      	muls	r2, r6
 80028f6:	4355      	muls	r5, r2
 80028f8:	1e40      	subs	r0, r0, #1
 80028fa:	d1f4      	bne.n	80028e6 <forward_asinh+0x6e>
 80028fc:	6998      	ldr	r0, [r3, #24]
 80028fe:	6886      	ldr	r6, [r0, #8]
 8002900:	6821      	ldr	r1, [r4, #0]
 8002902:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 8002906:	1f07      	subs	r7, r0, #4
 8002908:	6888      	ldr	r0, [r1, #8]
 800290a:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 800290e:	1f14      	subs	r4, r2, #4
 8002910:	42b7      	cmp	r7, r6
 8002912:	d309      	bcc.n	8002928 <forward_asinh+0xb0>
 8002914:	ed97 0a00 	vldr	s0, [r7]
 8002918:	f011 fa32 	bl	8013d80 <asinhf>
 800291c:	ed84 0a00 	vstr	s0, [r4]
 8002920:	1f3f      	subs	r7, r7, #4
 8002922:	1f24      	subs	r4, r4, #4
 8002924:	42b7      	cmp	r7, r6
 8002926:	d2f5      	bcs.n	8002914 <forward_asinh+0x9c>
 8002928:	b001      	add	sp, #4
 800292a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800292c <nl_func_atan_array_f32>:
 800292c:	b570      	push	{r4, r5, r6, lr}
 800292e:	688c      	ldr	r4, [r1, #8]
 8002930:	6880      	ldr	r0, [r0, #8]
 8002932:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 8002936:	1f0d      	subs	r5, r1, #4
 8002938:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 800293c:	1f0e      	subs	r6, r1, #4
 800293e:	42a5      	cmp	r5, r4
 8002940:	f0c0 800a 	bcc.w	8002958 <nl_func_atan_array_f32+0x2c>
 8002944:	ed95 0a00 	vldr	s0, [r5]
 8002948:	f011 fa82 	bl	8013e50 <atanf>
 800294c:	ed86 0a00 	vstr	s0, [r6]
 8002950:	1f2d      	subs	r5, r5, #4
 8002952:	1f36      	subs	r6, r6, #4
 8002954:	42a5      	cmp	r5, r4
 8002956:	d2f5      	bcs.n	8002944 <nl_func_atan_array_f32+0x18>
 8002958:	bd70      	pop	{r4, r5, r6, pc}
	...

0800295c <forward_atan>:
 800295c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800295e:	b081      	sub	sp, #4
 8002960:	6942      	ldr	r2, [r0, #20]
 8002962:	8811      	ldrh	r1, [r2, #0]
 8002964:	2900      	cmp	r1, #0
 8002966:	bf1a      	itte	ne
 8002968:	6850      	ldrne	r0, [r2, #4]
 800296a:	1d00      	addne	r0, r0, #4
 800296c:	2004      	moveq	r0, #4
 800296e:	f04f 0501 	mov.w	r5, #1
 8002972:	6800      	ldr	r0, [r0, #0]
 8002974:	2800      	cmp	r0, #0
 8002976:	bf14      	ite	ne
 8002978:	6803      	ldrne	r3, [r0, #0]
 800297a:	2300      	moveq	r3, #0
 800297c:	2902      	cmp	r1, #2
 800297e:	bfa6      	itte	ge
 8002980:	6850      	ldrge	r0, [r2, #4]
 8002982:	3010      	addge	r0, #16
 8002984:	2004      	movlt	r0, #4
 8002986:	6800      	ldr	r0, [r0, #0]
 8002988:	2800      	cmp	r0, #0
 800298a:	bf19      	ittee	ne
 800298c:	6800      	ldrne	r0, [r0, #0]
 800298e:	f100 0418 	addne.w	r4, r0, #24
 8002992:	2100      	moveq	r1, #0
 8002994:	f101 0418 	addeq.w	r4, r1, #24
 8002998:	f103 0108 	add.w	r1, r3, #8
 800299c:	680a      	ldr	r2, [r1, #0]
 800299e:	0a12      	lsrs	r2, r2, #8
 80029a0:	d01e      	beq.n	80029e0 <forward_atan+0x84>
 80029a2:	684e      	ldr	r6, [r1, #4]
 80029a4:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 80029a8:	4610      	mov	r0, r2
 80029aa:	1f0f      	subs	r7, r1, #4
 80029ac:	f010 0103 	ands.w	r1, r0, #3
 80029b0:	d006      	beq.n	80029c0 <forward_atan+0x64>
 80029b2:	1e52      	subs	r2, r2, #1
 80029b4:	f857 c904 	ldr.w	ip, [r7], #-4
 80029b8:	1e49      	subs	r1, r1, #1
 80029ba:	fb0c f505 	mul.w	r5, ip, r5
 80029be:	d1f8      	bne.n	80029b2 <forward_atan+0x56>
 80029c0:	0880      	lsrs	r0, r0, #2
 80029c2:	d00d      	beq.n	80029e0 <forward_atan+0x84>
 80029c4:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 80029c8:	3910      	subs	r1, #16
 80029ca:	68ca      	ldr	r2, [r1, #12]
 80029cc:	688e      	ldr	r6, [r1, #8]
 80029ce:	684f      	ldr	r7, [r1, #4]
 80029d0:	4372      	muls	r2, r6
 80029d2:	f851 6910 	ldr.w	r6, [r1], #-16
 80029d6:	437a      	muls	r2, r7
 80029d8:	4372      	muls	r2, r6
 80029da:	4355      	muls	r5, r2
 80029dc:	1e40      	subs	r0, r0, #1
 80029de:	d1f4      	bne.n	80029ca <forward_atan+0x6e>
 80029e0:	6998      	ldr	r0, [r3, #24]
 80029e2:	6886      	ldr	r6, [r0, #8]
 80029e4:	6821      	ldr	r1, [r4, #0]
 80029e6:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 80029ea:	1f07      	subs	r7, r0, #4
 80029ec:	6888      	ldr	r0, [r1, #8]
 80029ee:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 80029f2:	1f14      	subs	r4, r2, #4
 80029f4:	42b7      	cmp	r7, r6
 80029f6:	d309      	bcc.n	8002a0c <forward_atan+0xb0>
 80029f8:	ed97 0a00 	vldr	s0, [r7]
 80029fc:	f011 fa28 	bl	8013e50 <atanf>
 8002a00:	ed84 0a00 	vstr	s0, [r4]
 8002a04:	1f3f      	subs	r7, r7, #4
 8002a06:	1f24      	subs	r4, r4, #4
 8002a08:	42b7      	cmp	r7, r6
 8002a0a:	d2f5      	bcs.n	80029f8 <forward_atan+0x9c>
 8002a0c:	b001      	add	sp, #4
 8002a0e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002a10 <nl_func_atanh_array_f32>:
 8002a10:	b570      	push	{r4, r5, r6, lr}
 8002a12:	688c      	ldr	r4, [r1, #8]
 8002a14:	6880      	ldr	r0, [r0, #8]
 8002a16:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 8002a1a:	1f0d      	subs	r5, r1, #4
 8002a1c:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8002a20:	1f0e      	subs	r6, r1, #4
 8002a22:	42a5      	cmp	r5, r4
 8002a24:	f0c0 800a 	bcc.w	8002a3c <nl_func_atanh_array_f32+0x2c>
 8002a28:	ed95 0a00 	vldr	s0, [r5]
 8002a2c:	f011 ffec 	bl	8014a08 <atanhf>
 8002a30:	ed86 0a00 	vstr	s0, [r6]
 8002a34:	1f2d      	subs	r5, r5, #4
 8002a36:	1f36      	subs	r6, r6, #4
 8002a38:	42a5      	cmp	r5, r4
 8002a3a:	d2f5      	bcs.n	8002a28 <nl_func_atanh_array_f32+0x18>
 8002a3c:	bd70      	pop	{r4, r5, r6, pc}
	...

08002a40 <forward_atanh>:
 8002a40:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a42:	b081      	sub	sp, #4
 8002a44:	6942      	ldr	r2, [r0, #20]
 8002a46:	8811      	ldrh	r1, [r2, #0]
 8002a48:	2900      	cmp	r1, #0
 8002a4a:	bf1a      	itte	ne
 8002a4c:	6850      	ldrne	r0, [r2, #4]
 8002a4e:	1d00      	addne	r0, r0, #4
 8002a50:	2004      	moveq	r0, #4
 8002a52:	f04f 0501 	mov.w	r5, #1
 8002a56:	6800      	ldr	r0, [r0, #0]
 8002a58:	2800      	cmp	r0, #0
 8002a5a:	bf14      	ite	ne
 8002a5c:	6803      	ldrne	r3, [r0, #0]
 8002a5e:	2300      	moveq	r3, #0
 8002a60:	2902      	cmp	r1, #2
 8002a62:	bfa6      	itte	ge
 8002a64:	6850      	ldrge	r0, [r2, #4]
 8002a66:	3010      	addge	r0, #16
 8002a68:	2004      	movlt	r0, #4
 8002a6a:	6800      	ldr	r0, [r0, #0]
 8002a6c:	2800      	cmp	r0, #0
 8002a6e:	bf19      	ittee	ne
 8002a70:	6800      	ldrne	r0, [r0, #0]
 8002a72:	f100 0418 	addne.w	r4, r0, #24
 8002a76:	2100      	moveq	r1, #0
 8002a78:	f101 0418 	addeq.w	r4, r1, #24
 8002a7c:	f103 0108 	add.w	r1, r3, #8
 8002a80:	680a      	ldr	r2, [r1, #0]
 8002a82:	0a12      	lsrs	r2, r2, #8
 8002a84:	d01e      	beq.n	8002ac4 <forward_atanh+0x84>
 8002a86:	684e      	ldr	r6, [r1, #4]
 8002a88:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8002a8c:	4610      	mov	r0, r2
 8002a8e:	1f0f      	subs	r7, r1, #4
 8002a90:	f010 0103 	ands.w	r1, r0, #3
 8002a94:	d006      	beq.n	8002aa4 <forward_atanh+0x64>
 8002a96:	1e52      	subs	r2, r2, #1
 8002a98:	f857 c904 	ldr.w	ip, [r7], #-4
 8002a9c:	1e49      	subs	r1, r1, #1
 8002a9e:	fb0c f505 	mul.w	r5, ip, r5
 8002aa2:	d1f8      	bne.n	8002a96 <forward_atanh+0x56>
 8002aa4:	0880      	lsrs	r0, r0, #2
 8002aa6:	d00d      	beq.n	8002ac4 <forward_atanh+0x84>
 8002aa8:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8002aac:	3910      	subs	r1, #16
 8002aae:	68ca      	ldr	r2, [r1, #12]
 8002ab0:	688e      	ldr	r6, [r1, #8]
 8002ab2:	684f      	ldr	r7, [r1, #4]
 8002ab4:	4372      	muls	r2, r6
 8002ab6:	f851 6910 	ldr.w	r6, [r1], #-16
 8002aba:	437a      	muls	r2, r7
 8002abc:	4372      	muls	r2, r6
 8002abe:	4355      	muls	r5, r2
 8002ac0:	1e40      	subs	r0, r0, #1
 8002ac2:	d1f4      	bne.n	8002aae <forward_atanh+0x6e>
 8002ac4:	6998      	ldr	r0, [r3, #24]
 8002ac6:	6886      	ldr	r6, [r0, #8]
 8002ac8:	6821      	ldr	r1, [r4, #0]
 8002aca:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 8002ace:	1f07      	subs	r7, r0, #4
 8002ad0:	6888      	ldr	r0, [r1, #8]
 8002ad2:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 8002ad6:	1f14      	subs	r4, r2, #4
 8002ad8:	42b7      	cmp	r7, r6
 8002ada:	d309      	bcc.n	8002af0 <forward_atanh+0xb0>
 8002adc:	ed97 0a00 	vldr	s0, [r7]
 8002ae0:	f011 ff92 	bl	8014a08 <atanhf>
 8002ae4:	ed84 0a00 	vstr	s0, [r4]
 8002ae8:	1f3f      	subs	r7, r7, #4
 8002aea:	1f24      	subs	r4, r4, #4
 8002aec:	42b7      	cmp	r7, r6
 8002aee:	d2f5      	bcs.n	8002adc <forward_atanh+0x9c>
 8002af0:	b001      	add	sp, #4
 8002af2:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002af4 <nl_func_cos_array_f32>:
 8002af4:	b570      	push	{r4, r5, r6, lr}
 8002af6:	688c      	ldr	r4, [r1, #8]
 8002af8:	6880      	ldr	r0, [r0, #8]
 8002afa:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 8002afe:	1f0d      	subs	r5, r1, #4
 8002b00:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8002b04:	1f0e      	subs	r6, r1, #4
 8002b06:	42a5      	cmp	r5, r4
 8002b08:	f0c0 800a 	bcc.w	8002b20 <nl_func_cos_array_f32+0x2c>
 8002b0c:	ed95 0a00 	vldr	s0, [r5]
 8002b10:	f011 fab4 	bl	801407c <cosf>
 8002b14:	ed86 0a00 	vstr	s0, [r6]
 8002b18:	1f2d      	subs	r5, r5, #4
 8002b1a:	1f36      	subs	r6, r6, #4
 8002b1c:	42a5      	cmp	r5, r4
 8002b1e:	d2f5      	bcs.n	8002b0c <nl_func_cos_array_f32+0x18>
 8002b20:	bd70      	pop	{r4, r5, r6, pc}
	...

08002b24 <forward_cos>:
 8002b24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002b26:	b081      	sub	sp, #4
 8002b28:	6942      	ldr	r2, [r0, #20]
 8002b2a:	8811      	ldrh	r1, [r2, #0]
 8002b2c:	2900      	cmp	r1, #0
 8002b2e:	bf1a      	itte	ne
 8002b30:	6850      	ldrne	r0, [r2, #4]
 8002b32:	1d00      	addne	r0, r0, #4
 8002b34:	2004      	moveq	r0, #4
 8002b36:	f04f 0501 	mov.w	r5, #1
 8002b3a:	6800      	ldr	r0, [r0, #0]
 8002b3c:	2800      	cmp	r0, #0
 8002b3e:	bf14      	ite	ne
 8002b40:	6803      	ldrne	r3, [r0, #0]
 8002b42:	2300      	moveq	r3, #0
 8002b44:	2902      	cmp	r1, #2
 8002b46:	bfa6      	itte	ge
 8002b48:	6850      	ldrge	r0, [r2, #4]
 8002b4a:	3010      	addge	r0, #16
 8002b4c:	2004      	movlt	r0, #4
 8002b4e:	6800      	ldr	r0, [r0, #0]
 8002b50:	2800      	cmp	r0, #0
 8002b52:	bf19      	ittee	ne
 8002b54:	6800      	ldrne	r0, [r0, #0]
 8002b56:	f100 0418 	addne.w	r4, r0, #24
 8002b5a:	2100      	moveq	r1, #0
 8002b5c:	f101 0418 	addeq.w	r4, r1, #24
 8002b60:	f103 0108 	add.w	r1, r3, #8
 8002b64:	680a      	ldr	r2, [r1, #0]
 8002b66:	0a12      	lsrs	r2, r2, #8
 8002b68:	d01e      	beq.n	8002ba8 <forward_cos+0x84>
 8002b6a:	684e      	ldr	r6, [r1, #4]
 8002b6c:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8002b70:	4610      	mov	r0, r2
 8002b72:	1f0f      	subs	r7, r1, #4
 8002b74:	f010 0103 	ands.w	r1, r0, #3
 8002b78:	d006      	beq.n	8002b88 <forward_cos+0x64>
 8002b7a:	1e52      	subs	r2, r2, #1
 8002b7c:	f857 c904 	ldr.w	ip, [r7], #-4
 8002b80:	1e49      	subs	r1, r1, #1
 8002b82:	fb0c f505 	mul.w	r5, ip, r5
 8002b86:	d1f8      	bne.n	8002b7a <forward_cos+0x56>
 8002b88:	0880      	lsrs	r0, r0, #2
 8002b8a:	d00d      	beq.n	8002ba8 <forward_cos+0x84>
 8002b8c:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8002b90:	3910      	subs	r1, #16
 8002b92:	68ca      	ldr	r2, [r1, #12]
 8002b94:	688e      	ldr	r6, [r1, #8]
 8002b96:	684f      	ldr	r7, [r1, #4]
 8002b98:	4372      	muls	r2, r6
 8002b9a:	f851 6910 	ldr.w	r6, [r1], #-16
 8002b9e:	437a      	muls	r2, r7
 8002ba0:	4372      	muls	r2, r6
 8002ba2:	4355      	muls	r5, r2
 8002ba4:	1e40      	subs	r0, r0, #1
 8002ba6:	d1f4      	bne.n	8002b92 <forward_cos+0x6e>
 8002ba8:	6998      	ldr	r0, [r3, #24]
 8002baa:	6886      	ldr	r6, [r0, #8]
 8002bac:	6821      	ldr	r1, [r4, #0]
 8002bae:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 8002bb2:	1f07      	subs	r7, r0, #4
 8002bb4:	6888      	ldr	r0, [r1, #8]
 8002bb6:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 8002bba:	1f14      	subs	r4, r2, #4
 8002bbc:	42b7      	cmp	r7, r6
 8002bbe:	d309      	bcc.n	8002bd4 <forward_cos+0xb0>
 8002bc0:	ed97 0a00 	vldr	s0, [r7]
 8002bc4:	f011 fa5a 	bl	801407c <cosf>
 8002bc8:	ed84 0a00 	vstr	s0, [r4]
 8002bcc:	1f3f      	subs	r7, r7, #4
 8002bce:	1f24      	subs	r4, r4, #4
 8002bd0:	42b7      	cmp	r7, r6
 8002bd2:	d2f5      	bcs.n	8002bc0 <forward_cos+0x9c>
 8002bd4:	b001      	add	sp, #4
 8002bd6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002bd8 <nl_func_cosh_array_f32>:
 8002bd8:	b570      	push	{r4, r5, r6, lr}
 8002bda:	688c      	ldr	r4, [r1, #8]
 8002bdc:	6880      	ldr	r0, [r0, #8]
 8002bde:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 8002be2:	1f0d      	subs	r5, r1, #4
 8002be4:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8002be8:	1f0e      	subs	r6, r1, #4
 8002bea:	42a5      	cmp	r5, r4
 8002bec:	f0c0 800a 	bcc.w	8002c04 <nl_func_cosh_array_f32+0x2c>
 8002bf0:	ed95 0a00 	vldr	s0, [r5]
 8002bf4:	f011 ff38 	bl	8014a68 <coshf>
 8002bf8:	ed86 0a00 	vstr	s0, [r6]
 8002bfc:	1f2d      	subs	r5, r5, #4
 8002bfe:	1f36      	subs	r6, r6, #4
 8002c00:	42a5      	cmp	r5, r4
 8002c02:	d2f5      	bcs.n	8002bf0 <nl_func_cosh_array_f32+0x18>
 8002c04:	bd70      	pop	{r4, r5, r6, pc}
	...

08002c08 <forward_cosh>:
 8002c08:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c0a:	b081      	sub	sp, #4
 8002c0c:	6942      	ldr	r2, [r0, #20]
 8002c0e:	8811      	ldrh	r1, [r2, #0]
 8002c10:	2900      	cmp	r1, #0
 8002c12:	bf1a      	itte	ne
 8002c14:	6850      	ldrne	r0, [r2, #4]
 8002c16:	1d00      	addne	r0, r0, #4
 8002c18:	2004      	moveq	r0, #4
 8002c1a:	f04f 0501 	mov.w	r5, #1
 8002c1e:	6800      	ldr	r0, [r0, #0]
 8002c20:	2800      	cmp	r0, #0
 8002c22:	bf14      	ite	ne
 8002c24:	6803      	ldrne	r3, [r0, #0]
 8002c26:	2300      	moveq	r3, #0
 8002c28:	2902      	cmp	r1, #2
 8002c2a:	bfa6      	itte	ge
 8002c2c:	6850      	ldrge	r0, [r2, #4]
 8002c2e:	3010      	addge	r0, #16
 8002c30:	2004      	movlt	r0, #4
 8002c32:	6800      	ldr	r0, [r0, #0]
 8002c34:	2800      	cmp	r0, #0
 8002c36:	bf19      	ittee	ne
 8002c38:	6800      	ldrne	r0, [r0, #0]
 8002c3a:	f100 0418 	addne.w	r4, r0, #24
 8002c3e:	2100      	moveq	r1, #0
 8002c40:	f101 0418 	addeq.w	r4, r1, #24
 8002c44:	f103 0108 	add.w	r1, r3, #8
 8002c48:	680a      	ldr	r2, [r1, #0]
 8002c4a:	0a12      	lsrs	r2, r2, #8
 8002c4c:	d01e      	beq.n	8002c8c <forward_cosh+0x84>
 8002c4e:	684e      	ldr	r6, [r1, #4]
 8002c50:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8002c54:	4610      	mov	r0, r2
 8002c56:	1f0f      	subs	r7, r1, #4
 8002c58:	f010 0103 	ands.w	r1, r0, #3
 8002c5c:	d006      	beq.n	8002c6c <forward_cosh+0x64>
 8002c5e:	1e52      	subs	r2, r2, #1
 8002c60:	f857 c904 	ldr.w	ip, [r7], #-4
 8002c64:	1e49      	subs	r1, r1, #1
 8002c66:	fb0c f505 	mul.w	r5, ip, r5
 8002c6a:	d1f8      	bne.n	8002c5e <forward_cosh+0x56>
 8002c6c:	0880      	lsrs	r0, r0, #2
 8002c6e:	d00d      	beq.n	8002c8c <forward_cosh+0x84>
 8002c70:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8002c74:	3910      	subs	r1, #16
 8002c76:	68ca      	ldr	r2, [r1, #12]
 8002c78:	688e      	ldr	r6, [r1, #8]
 8002c7a:	684f      	ldr	r7, [r1, #4]
 8002c7c:	4372      	muls	r2, r6
 8002c7e:	f851 6910 	ldr.w	r6, [r1], #-16
 8002c82:	437a      	muls	r2, r7
 8002c84:	4372      	muls	r2, r6
 8002c86:	4355      	muls	r5, r2
 8002c88:	1e40      	subs	r0, r0, #1
 8002c8a:	d1f4      	bne.n	8002c76 <forward_cosh+0x6e>
 8002c8c:	6998      	ldr	r0, [r3, #24]
 8002c8e:	6886      	ldr	r6, [r0, #8]
 8002c90:	6821      	ldr	r1, [r4, #0]
 8002c92:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 8002c96:	1f07      	subs	r7, r0, #4
 8002c98:	6888      	ldr	r0, [r1, #8]
 8002c9a:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 8002c9e:	1f14      	subs	r4, r2, #4
 8002ca0:	42b7      	cmp	r7, r6
 8002ca2:	d309      	bcc.n	8002cb8 <forward_cosh+0xb0>
 8002ca4:	ed97 0a00 	vldr	s0, [r7]
 8002ca8:	f011 fede 	bl	8014a68 <coshf>
 8002cac:	ed84 0a00 	vstr	s0, [r4]
 8002cb0:	1f3f      	subs	r7, r7, #4
 8002cb2:	1f24      	subs	r4, r4, #4
 8002cb4:	42b7      	cmp	r7, r6
 8002cb6:	d2f5      	bcs.n	8002ca4 <forward_cosh+0x9c>
 8002cb8:	b001      	add	sp, #4
 8002cba:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002cbc <nl_func_erf_array_f32>:
 8002cbc:	b570      	push	{r4, r5, r6, lr}
 8002cbe:	688c      	ldr	r4, [r1, #8]
 8002cc0:	6880      	ldr	r0, [r0, #8]
 8002cc2:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 8002cc6:	1f0d      	subs	r5, r1, #4
 8002cc8:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8002ccc:	1f0e      	subs	r6, r1, #4
 8002cce:	42a5      	cmp	r5, r4
 8002cd0:	f0c0 800a 	bcc.w	8002ce8 <nl_func_erf_array_f32+0x2c>
 8002cd4:	ed95 0a00 	vldr	s0, [r5]
 8002cd8:	f011 fa14 	bl	8014104 <erff>
 8002cdc:	ed86 0a00 	vstr	s0, [r6]
 8002ce0:	1f2d      	subs	r5, r5, #4
 8002ce2:	1f36      	subs	r6, r6, #4
 8002ce4:	42a5      	cmp	r5, r4
 8002ce6:	d2f5      	bcs.n	8002cd4 <nl_func_erf_array_f32+0x18>
 8002ce8:	bd70      	pop	{r4, r5, r6, pc}
	...

08002cec <forward_erf>:
 8002cec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002cee:	b081      	sub	sp, #4
 8002cf0:	6942      	ldr	r2, [r0, #20]
 8002cf2:	8811      	ldrh	r1, [r2, #0]
 8002cf4:	2900      	cmp	r1, #0
 8002cf6:	bf1a      	itte	ne
 8002cf8:	6850      	ldrne	r0, [r2, #4]
 8002cfa:	1d00      	addne	r0, r0, #4
 8002cfc:	2004      	moveq	r0, #4
 8002cfe:	f04f 0501 	mov.w	r5, #1
 8002d02:	6800      	ldr	r0, [r0, #0]
 8002d04:	2800      	cmp	r0, #0
 8002d06:	bf14      	ite	ne
 8002d08:	6803      	ldrne	r3, [r0, #0]
 8002d0a:	2300      	moveq	r3, #0
 8002d0c:	2902      	cmp	r1, #2
 8002d0e:	bfa6      	itte	ge
 8002d10:	6850      	ldrge	r0, [r2, #4]
 8002d12:	3010      	addge	r0, #16
 8002d14:	2004      	movlt	r0, #4
 8002d16:	6800      	ldr	r0, [r0, #0]
 8002d18:	2800      	cmp	r0, #0
 8002d1a:	bf19      	ittee	ne
 8002d1c:	6800      	ldrne	r0, [r0, #0]
 8002d1e:	f100 0418 	addne.w	r4, r0, #24
 8002d22:	2100      	moveq	r1, #0
 8002d24:	f101 0418 	addeq.w	r4, r1, #24
 8002d28:	f103 0108 	add.w	r1, r3, #8
 8002d2c:	680a      	ldr	r2, [r1, #0]
 8002d2e:	0a12      	lsrs	r2, r2, #8
 8002d30:	d01e      	beq.n	8002d70 <forward_erf+0x84>
 8002d32:	684e      	ldr	r6, [r1, #4]
 8002d34:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8002d38:	4610      	mov	r0, r2
 8002d3a:	1f0f      	subs	r7, r1, #4
 8002d3c:	f010 0103 	ands.w	r1, r0, #3
 8002d40:	d006      	beq.n	8002d50 <forward_erf+0x64>
 8002d42:	1e52      	subs	r2, r2, #1
 8002d44:	f857 c904 	ldr.w	ip, [r7], #-4
 8002d48:	1e49      	subs	r1, r1, #1
 8002d4a:	fb0c f505 	mul.w	r5, ip, r5
 8002d4e:	d1f8      	bne.n	8002d42 <forward_erf+0x56>
 8002d50:	0880      	lsrs	r0, r0, #2
 8002d52:	d00d      	beq.n	8002d70 <forward_erf+0x84>
 8002d54:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8002d58:	3910      	subs	r1, #16
 8002d5a:	68ca      	ldr	r2, [r1, #12]
 8002d5c:	688e      	ldr	r6, [r1, #8]
 8002d5e:	684f      	ldr	r7, [r1, #4]
 8002d60:	4372      	muls	r2, r6
 8002d62:	f851 6910 	ldr.w	r6, [r1], #-16
 8002d66:	437a      	muls	r2, r7
 8002d68:	4372      	muls	r2, r6
 8002d6a:	4355      	muls	r5, r2
 8002d6c:	1e40      	subs	r0, r0, #1
 8002d6e:	d1f4      	bne.n	8002d5a <forward_erf+0x6e>
 8002d70:	6998      	ldr	r0, [r3, #24]
 8002d72:	6886      	ldr	r6, [r0, #8]
 8002d74:	6821      	ldr	r1, [r4, #0]
 8002d76:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 8002d7a:	1f07      	subs	r7, r0, #4
 8002d7c:	6888      	ldr	r0, [r1, #8]
 8002d7e:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 8002d82:	1f14      	subs	r4, r2, #4
 8002d84:	42b7      	cmp	r7, r6
 8002d86:	d309      	bcc.n	8002d9c <forward_erf+0xb0>
 8002d88:	ed97 0a00 	vldr	s0, [r7]
 8002d8c:	f011 f9ba 	bl	8014104 <erff>
 8002d90:	ed84 0a00 	vstr	s0, [r4]
 8002d94:	1f3f      	subs	r7, r7, #4
 8002d96:	1f24      	subs	r4, r4, #4
 8002d98:	42b7      	cmp	r7, r6
 8002d9a:	d2f5      	bcs.n	8002d88 <forward_erf+0x9c>
 8002d9c:	b001      	add	sp, #4
 8002d9e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002da0 <nl_func_log_array_f32>:
 8002da0:	b570      	push	{r4, r5, r6, lr}
 8002da2:	688c      	ldr	r4, [r1, #8]
 8002da4:	6880      	ldr	r0, [r0, #8]
 8002da6:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 8002daa:	1f0d      	subs	r5, r1, #4
 8002dac:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8002db0:	1f0e      	subs	r6, r1, #4
 8002db2:	42a5      	cmp	r5, r4
 8002db4:	f0c0 800a 	bcc.w	8002dcc <nl_func_log_array_f32+0x2c>
 8002db8:	ed95 0a00 	vldr	s0, [r5]
 8002dbc:	f011 fed2 	bl	8014b64 <logf>
 8002dc0:	ed86 0a00 	vstr	s0, [r6]
 8002dc4:	1f2d      	subs	r5, r5, #4
 8002dc6:	1f36      	subs	r6, r6, #4
 8002dc8:	42a5      	cmp	r5, r4
 8002dca:	d2f5      	bcs.n	8002db8 <nl_func_log_array_f32+0x18>
 8002dcc:	bd70      	pop	{r4, r5, r6, pc}
	...

08002dd0 <forward_log>:
 8002dd0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002dd2:	b081      	sub	sp, #4
 8002dd4:	6942      	ldr	r2, [r0, #20]
 8002dd6:	8811      	ldrh	r1, [r2, #0]
 8002dd8:	2900      	cmp	r1, #0
 8002dda:	bf1a      	itte	ne
 8002ddc:	6850      	ldrne	r0, [r2, #4]
 8002dde:	1d00      	addne	r0, r0, #4
 8002de0:	2004      	moveq	r0, #4
 8002de2:	f04f 0501 	mov.w	r5, #1
 8002de6:	6800      	ldr	r0, [r0, #0]
 8002de8:	2800      	cmp	r0, #0
 8002dea:	bf14      	ite	ne
 8002dec:	6803      	ldrne	r3, [r0, #0]
 8002dee:	2300      	moveq	r3, #0
 8002df0:	2902      	cmp	r1, #2
 8002df2:	bfa6      	itte	ge
 8002df4:	6850      	ldrge	r0, [r2, #4]
 8002df6:	3010      	addge	r0, #16
 8002df8:	2004      	movlt	r0, #4
 8002dfa:	6800      	ldr	r0, [r0, #0]
 8002dfc:	2800      	cmp	r0, #0
 8002dfe:	bf19      	ittee	ne
 8002e00:	6800      	ldrne	r0, [r0, #0]
 8002e02:	f100 0418 	addne.w	r4, r0, #24
 8002e06:	2100      	moveq	r1, #0
 8002e08:	f101 0418 	addeq.w	r4, r1, #24
 8002e0c:	f103 0108 	add.w	r1, r3, #8
 8002e10:	680a      	ldr	r2, [r1, #0]
 8002e12:	0a12      	lsrs	r2, r2, #8
 8002e14:	d01e      	beq.n	8002e54 <forward_log+0x84>
 8002e16:	684e      	ldr	r6, [r1, #4]
 8002e18:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8002e1c:	4610      	mov	r0, r2
 8002e1e:	1f0f      	subs	r7, r1, #4
 8002e20:	f010 0103 	ands.w	r1, r0, #3
 8002e24:	d006      	beq.n	8002e34 <forward_log+0x64>
 8002e26:	1e52      	subs	r2, r2, #1
 8002e28:	f857 c904 	ldr.w	ip, [r7], #-4
 8002e2c:	1e49      	subs	r1, r1, #1
 8002e2e:	fb0c f505 	mul.w	r5, ip, r5
 8002e32:	d1f8      	bne.n	8002e26 <forward_log+0x56>
 8002e34:	0880      	lsrs	r0, r0, #2
 8002e36:	d00d      	beq.n	8002e54 <forward_log+0x84>
 8002e38:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8002e3c:	3910      	subs	r1, #16
 8002e3e:	68ca      	ldr	r2, [r1, #12]
 8002e40:	688e      	ldr	r6, [r1, #8]
 8002e42:	684f      	ldr	r7, [r1, #4]
 8002e44:	4372      	muls	r2, r6
 8002e46:	f851 6910 	ldr.w	r6, [r1], #-16
 8002e4a:	437a      	muls	r2, r7
 8002e4c:	4372      	muls	r2, r6
 8002e4e:	4355      	muls	r5, r2
 8002e50:	1e40      	subs	r0, r0, #1
 8002e52:	d1f4      	bne.n	8002e3e <forward_log+0x6e>
 8002e54:	6998      	ldr	r0, [r3, #24]
 8002e56:	6886      	ldr	r6, [r0, #8]
 8002e58:	6821      	ldr	r1, [r4, #0]
 8002e5a:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 8002e5e:	1f07      	subs	r7, r0, #4
 8002e60:	6888      	ldr	r0, [r1, #8]
 8002e62:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 8002e66:	1f14      	subs	r4, r2, #4
 8002e68:	42b7      	cmp	r7, r6
 8002e6a:	d309      	bcc.n	8002e80 <forward_log+0xb0>
 8002e6c:	ed97 0a00 	vldr	s0, [r7]
 8002e70:	f011 fe78 	bl	8014b64 <logf>
 8002e74:	ed84 0a00 	vstr	s0, [r4]
 8002e78:	1f3f      	subs	r7, r7, #4
 8002e7a:	1f24      	subs	r4, r4, #4
 8002e7c:	42b7      	cmp	r7, r6
 8002e7e:	d2f5      	bcs.n	8002e6c <forward_log+0x9c>
 8002e80:	b001      	add	sp, #4
 8002e82:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e84 <nl_func_rsqrt_array_f32>:
 8002e84:	b570      	push	{r4, r5, r6, lr}
 8002e86:	460c      	mov	r4, r1
 8002e88:	6880      	ldr	r0, [r0, #8]
 8002e8a:	68a1      	ldr	r1, [r4, #8]
 8002e8c:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8002e90:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8002e94:	1f1d      	subs	r5, r3, #4
 8002e96:	1f16      	subs	r6, r2, #4
 8002e98:	428d      	cmp	r5, r1
 8002e9a:	d30e      	bcc.n	8002eba <nl_func_rsqrt_array_f32+0x36>
 8002e9c:	ed95 0a00 	vldr	s0, [r5]
 8002ea0:	f003 f930 	bl	8006104 <ai_math_sqrt>
 8002ea4:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8002ea8:	eec0 0a80 	vdiv.f32	s1, s1, s0
 8002eac:	edc6 0a00 	vstr	s1, [r6]
 8002eb0:	1f2d      	subs	r5, r5, #4
 8002eb2:	68a0      	ldr	r0, [r4, #8]
 8002eb4:	1f36      	subs	r6, r6, #4
 8002eb6:	4285      	cmp	r5, r0
 8002eb8:	d2f0      	bcs.n	8002e9c <nl_func_rsqrt_array_f32+0x18>
 8002eba:	bd70      	pop	{r4, r5, r6, pc}

08002ebc <forward_rsqrt>:
 8002ebc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002ebe:	b081      	sub	sp, #4
 8002ec0:	6942      	ldr	r2, [r0, #20]
 8002ec2:	8811      	ldrh	r1, [r2, #0]
 8002ec4:	2900      	cmp	r1, #0
 8002ec6:	bf1a      	itte	ne
 8002ec8:	6850      	ldrne	r0, [r2, #4]
 8002eca:	1d00      	addne	r0, r0, #4
 8002ecc:	2004      	moveq	r0, #4
 8002ece:	f04f 0501 	mov.w	r5, #1
 8002ed2:	6800      	ldr	r0, [r0, #0]
 8002ed4:	2800      	cmp	r0, #0
 8002ed6:	bf14      	ite	ne
 8002ed8:	6803      	ldrne	r3, [r0, #0]
 8002eda:	2300      	moveq	r3, #0
 8002edc:	2902      	cmp	r1, #2
 8002ede:	bfa6      	itte	ge
 8002ee0:	6850      	ldrge	r0, [r2, #4]
 8002ee2:	3010      	addge	r0, #16
 8002ee4:	2004      	movlt	r0, #4
 8002ee6:	6800      	ldr	r0, [r0, #0]
 8002ee8:	2800      	cmp	r0, #0
 8002eea:	bf19      	ittee	ne
 8002eec:	6800      	ldrne	r0, [r0, #0]
 8002eee:	f100 0418 	addne.w	r4, r0, #24
 8002ef2:	2100      	moveq	r1, #0
 8002ef4:	f101 0418 	addeq.w	r4, r1, #24
 8002ef8:	f103 0108 	add.w	r1, r3, #8
 8002efc:	680a      	ldr	r2, [r1, #0]
 8002efe:	0a12      	lsrs	r2, r2, #8
 8002f00:	d01e      	beq.n	8002f40 <forward_rsqrt+0x84>
 8002f02:	684e      	ldr	r6, [r1, #4]
 8002f04:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8002f08:	4610      	mov	r0, r2
 8002f0a:	1f0f      	subs	r7, r1, #4
 8002f0c:	f010 0103 	ands.w	r1, r0, #3
 8002f10:	d006      	beq.n	8002f20 <forward_rsqrt+0x64>
 8002f12:	1e52      	subs	r2, r2, #1
 8002f14:	f857 c904 	ldr.w	ip, [r7], #-4
 8002f18:	1e49      	subs	r1, r1, #1
 8002f1a:	fb0c f505 	mul.w	r5, ip, r5
 8002f1e:	d1f8      	bne.n	8002f12 <forward_rsqrt+0x56>
 8002f20:	0880      	lsrs	r0, r0, #2
 8002f22:	d00d      	beq.n	8002f40 <forward_rsqrt+0x84>
 8002f24:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8002f28:	3910      	subs	r1, #16
 8002f2a:	68ca      	ldr	r2, [r1, #12]
 8002f2c:	688e      	ldr	r6, [r1, #8]
 8002f2e:	684f      	ldr	r7, [r1, #4]
 8002f30:	4372      	muls	r2, r6
 8002f32:	f851 6910 	ldr.w	r6, [r1], #-16
 8002f36:	437a      	muls	r2, r7
 8002f38:	4372      	muls	r2, r6
 8002f3a:	4355      	muls	r5, r2
 8002f3c:	1e40      	subs	r0, r0, #1
 8002f3e:	d1f4      	bne.n	8002f2a <forward_rsqrt+0x6e>
 8002f40:	699e      	ldr	r6, [r3, #24]
 8002f42:	68b0      	ldr	r0, [r6, #8]
 8002f44:	6822      	ldr	r2, [r4, #0]
 8002f46:	eb00 0185 	add.w	r1, r0, r5, lsl #2
 8002f4a:	1f0f      	subs	r7, r1, #4
 8002f4c:	6891      	ldr	r1, [r2, #8]
 8002f4e:	eb01 0385 	add.w	r3, r1, r5, lsl #2
 8002f52:	1f1c      	subs	r4, r3, #4
 8002f54:	4287      	cmp	r7, r0
 8002f56:	d30e      	bcc.n	8002f76 <forward_rsqrt+0xba>
 8002f58:	ed97 0a00 	vldr	s0, [r7]
 8002f5c:	f003 f8d2 	bl	8006104 <ai_math_sqrt>
 8002f60:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8002f64:	eec0 0a80 	vdiv.f32	s1, s1, s0
 8002f68:	edc4 0a00 	vstr	s1, [r4]
 8002f6c:	1f3f      	subs	r7, r7, #4
 8002f6e:	68b0      	ldr	r0, [r6, #8]
 8002f70:	1f24      	subs	r4, r4, #4
 8002f72:	4287      	cmp	r7, r0
 8002f74:	d2f0      	bcs.n	8002f58 <forward_rsqrt+0x9c>
 8002f76:	b001      	add	sp, #4
 8002f78:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08002f7c <nl_func_sin_array_f32>:
 8002f7c:	b570      	push	{r4, r5, r6, lr}
 8002f7e:	688c      	ldr	r4, [r1, #8]
 8002f80:	6880      	ldr	r0, [r0, #8]
 8002f82:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 8002f86:	1f0d      	subs	r5, r1, #4
 8002f88:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8002f8c:	1f0e      	subs	r6, r1, #4
 8002f8e:	42a5      	cmp	r5, r4
 8002f90:	f0c0 800a 	bcc.w	8002fa8 <nl_func_sin_array_f32+0x2c>
 8002f94:	ed95 0a00 	vldr	s0, [r5]
 8002f98:	f011 fbfa 	bl	8014790 <sinf>
 8002f9c:	ed86 0a00 	vstr	s0, [r6]
 8002fa0:	1f2d      	subs	r5, r5, #4
 8002fa2:	1f36      	subs	r6, r6, #4
 8002fa4:	42a5      	cmp	r5, r4
 8002fa6:	d2f5      	bcs.n	8002f94 <nl_func_sin_array_f32+0x18>
 8002fa8:	bd70      	pop	{r4, r5, r6, pc}
	...

08002fac <forward_sin>:
 8002fac:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002fae:	b081      	sub	sp, #4
 8002fb0:	6942      	ldr	r2, [r0, #20]
 8002fb2:	8811      	ldrh	r1, [r2, #0]
 8002fb4:	2900      	cmp	r1, #0
 8002fb6:	bf1a      	itte	ne
 8002fb8:	6850      	ldrne	r0, [r2, #4]
 8002fba:	1d00      	addne	r0, r0, #4
 8002fbc:	2004      	moveq	r0, #4
 8002fbe:	f04f 0501 	mov.w	r5, #1
 8002fc2:	6800      	ldr	r0, [r0, #0]
 8002fc4:	2800      	cmp	r0, #0
 8002fc6:	bf14      	ite	ne
 8002fc8:	6803      	ldrne	r3, [r0, #0]
 8002fca:	2300      	moveq	r3, #0
 8002fcc:	2902      	cmp	r1, #2
 8002fce:	bfa6      	itte	ge
 8002fd0:	6850      	ldrge	r0, [r2, #4]
 8002fd2:	3010      	addge	r0, #16
 8002fd4:	2004      	movlt	r0, #4
 8002fd6:	6800      	ldr	r0, [r0, #0]
 8002fd8:	2800      	cmp	r0, #0
 8002fda:	bf19      	ittee	ne
 8002fdc:	6800      	ldrne	r0, [r0, #0]
 8002fde:	f100 0418 	addne.w	r4, r0, #24
 8002fe2:	2100      	moveq	r1, #0
 8002fe4:	f101 0418 	addeq.w	r4, r1, #24
 8002fe8:	f103 0108 	add.w	r1, r3, #8
 8002fec:	680a      	ldr	r2, [r1, #0]
 8002fee:	0a12      	lsrs	r2, r2, #8
 8002ff0:	d01e      	beq.n	8003030 <forward_sin+0x84>
 8002ff2:	684e      	ldr	r6, [r1, #4]
 8002ff4:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8002ff8:	4610      	mov	r0, r2
 8002ffa:	1f0f      	subs	r7, r1, #4
 8002ffc:	f010 0103 	ands.w	r1, r0, #3
 8003000:	d006      	beq.n	8003010 <forward_sin+0x64>
 8003002:	1e52      	subs	r2, r2, #1
 8003004:	f857 c904 	ldr.w	ip, [r7], #-4
 8003008:	1e49      	subs	r1, r1, #1
 800300a:	fb0c f505 	mul.w	r5, ip, r5
 800300e:	d1f8      	bne.n	8003002 <forward_sin+0x56>
 8003010:	0880      	lsrs	r0, r0, #2
 8003012:	d00d      	beq.n	8003030 <forward_sin+0x84>
 8003014:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003018:	3910      	subs	r1, #16
 800301a:	68ca      	ldr	r2, [r1, #12]
 800301c:	688e      	ldr	r6, [r1, #8]
 800301e:	684f      	ldr	r7, [r1, #4]
 8003020:	4372      	muls	r2, r6
 8003022:	f851 6910 	ldr.w	r6, [r1], #-16
 8003026:	437a      	muls	r2, r7
 8003028:	4372      	muls	r2, r6
 800302a:	4355      	muls	r5, r2
 800302c:	1e40      	subs	r0, r0, #1
 800302e:	d1f4      	bne.n	800301a <forward_sin+0x6e>
 8003030:	6998      	ldr	r0, [r3, #24]
 8003032:	6886      	ldr	r6, [r0, #8]
 8003034:	6821      	ldr	r1, [r4, #0]
 8003036:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 800303a:	1f07      	subs	r7, r0, #4
 800303c:	6888      	ldr	r0, [r1, #8]
 800303e:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 8003042:	1f14      	subs	r4, r2, #4
 8003044:	42b7      	cmp	r7, r6
 8003046:	d309      	bcc.n	800305c <forward_sin+0xb0>
 8003048:	ed97 0a00 	vldr	s0, [r7]
 800304c:	f011 fba0 	bl	8014790 <sinf>
 8003050:	ed84 0a00 	vstr	s0, [r4]
 8003054:	1f3f      	subs	r7, r7, #4
 8003056:	1f24      	subs	r4, r4, #4
 8003058:	42b7      	cmp	r7, r6
 800305a:	d2f5      	bcs.n	8003048 <forward_sin+0x9c>
 800305c:	b001      	add	sp, #4
 800305e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003060 <nl_func_sinh_array_f32>:
 8003060:	b570      	push	{r4, r5, r6, lr}
 8003062:	688c      	ldr	r4, [r1, #8]
 8003064:	6880      	ldr	r0, [r0, #8]
 8003066:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 800306a:	1f0d      	subs	r5, r1, #4
 800306c:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8003070:	1f0e      	subs	r6, r1, #4
 8003072:	42a5      	cmp	r5, r4
 8003074:	f0c0 800a 	bcc.w	800308c <nl_func_sinh_array_f32+0x2c>
 8003078:	ed95 0a00 	vldr	s0, [r5]
 800307c:	f011 fdf8 	bl	8014c70 <sinhf>
 8003080:	ed86 0a00 	vstr	s0, [r6]
 8003084:	1f2d      	subs	r5, r5, #4
 8003086:	1f36      	subs	r6, r6, #4
 8003088:	42a5      	cmp	r5, r4
 800308a:	d2f5      	bcs.n	8003078 <nl_func_sinh_array_f32+0x18>
 800308c:	bd70      	pop	{r4, r5, r6, pc}
	...

08003090 <forward_sinh>:
 8003090:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003092:	b081      	sub	sp, #4
 8003094:	6942      	ldr	r2, [r0, #20]
 8003096:	8811      	ldrh	r1, [r2, #0]
 8003098:	2900      	cmp	r1, #0
 800309a:	bf1a      	itte	ne
 800309c:	6850      	ldrne	r0, [r2, #4]
 800309e:	1d00      	addne	r0, r0, #4
 80030a0:	2004      	moveq	r0, #4
 80030a2:	f04f 0501 	mov.w	r5, #1
 80030a6:	6800      	ldr	r0, [r0, #0]
 80030a8:	2800      	cmp	r0, #0
 80030aa:	bf14      	ite	ne
 80030ac:	6803      	ldrne	r3, [r0, #0]
 80030ae:	2300      	moveq	r3, #0
 80030b0:	2902      	cmp	r1, #2
 80030b2:	bfa6      	itte	ge
 80030b4:	6850      	ldrge	r0, [r2, #4]
 80030b6:	3010      	addge	r0, #16
 80030b8:	2004      	movlt	r0, #4
 80030ba:	6800      	ldr	r0, [r0, #0]
 80030bc:	2800      	cmp	r0, #0
 80030be:	bf19      	ittee	ne
 80030c0:	6800      	ldrne	r0, [r0, #0]
 80030c2:	f100 0418 	addne.w	r4, r0, #24
 80030c6:	2100      	moveq	r1, #0
 80030c8:	f101 0418 	addeq.w	r4, r1, #24
 80030cc:	f103 0108 	add.w	r1, r3, #8
 80030d0:	680a      	ldr	r2, [r1, #0]
 80030d2:	0a12      	lsrs	r2, r2, #8
 80030d4:	d01e      	beq.n	8003114 <forward_sinh+0x84>
 80030d6:	684e      	ldr	r6, [r1, #4]
 80030d8:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 80030dc:	4610      	mov	r0, r2
 80030de:	1f0f      	subs	r7, r1, #4
 80030e0:	f010 0103 	ands.w	r1, r0, #3
 80030e4:	d006      	beq.n	80030f4 <forward_sinh+0x64>
 80030e6:	1e52      	subs	r2, r2, #1
 80030e8:	f857 c904 	ldr.w	ip, [r7], #-4
 80030ec:	1e49      	subs	r1, r1, #1
 80030ee:	fb0c f505 	mul.w	r5, ip, r5
 80030f2:	d1f8      	bne.n	80030e6 <forward_sinh+0x56>
 80030f4:	0880      	lsrs	r0, r0, #2
 80030f6:	d00d      	beq.n	8003114 <forward_sinh+0x84>
 80030f8:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 80030fc:	3910      	subs	r1, #16
 80030fe:	68ca      	ldr	r2, [r1, #12]
 8003100:	688e      	ldr	r6, [r1, #8]
 8003102:	684f      	ldr	r7, [r1, #4]
 8003104:	4372      	muls	r2, r6
 8003106:	f851 6910 	ldr.w	r6, [r1], #-16
 800310a:	437a      	muls	r2, r7
 800310c:	4372      	muls	r2, r6
 800310e:	4355      	muls	r5, r2
 8003110:	1e40      	subs	r0, r0, #1
 8003112:	d1f4      	bne.n	80030fe <forward_sinh+0x6e>
 8003114:	6998      	ldr	r0, [r3, #24]
 8003116:	6886      	ldr	r6, [r0, #8]
 8003118:	6821      	ldr	r1, [r4, #0]
 800311a:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 800311e:	1f07      	subs	r7, r0, #4
 8003120:	6888      	ldr	r0, [r1, #8]
 8003122:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 8003126:	1f14      	subs	r4, r2, #4
 8003128:	42b7      	cmp	r7, r6
 800312a:	d309      	bcc.n	8003140 <forward_sinh+0xb0>
 800312c:	ed97 0a00 	vldr	s0, [r7]
 8003130:	f011 fd9e 	bl	8014c70 <sinhf>
 8003134:	ed84 0a00 	vstr	s0, [r4]
 8003138:	1f3f      	subs	r7, r7, #4
 800313a:	1f24      	subs	r4, r4, #4
 800313c:	42b7      	cmp	r7, r6
 800313e:	d2f5      	bcs.n	800312c <forward_sinh+0x9c>
 8003140:	b001      	add	sp, #4
 8003142:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003144 <nl_func_tan_array_f32>:
 8003144:	b570      	push	{r4, r5, r6, lr}
 8003146:	688c      	ldr	r4, [r1, #8]
 8003148:	6880      	ldr	r0, [r0, #8]
 800314a:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 800314e:	1f0d      	subs	r5, r1, #4
 8003150:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8003154:	1f0e      	subs	r6, r1, #4
 8003156:	42a5      	cmp	r5, r4
 8003158:	f0c0 800a 	bcc.w	8003170 <nl_func_tan_array_f32+0x2c>
 800315c:	ed95 0a00 	vldr	s0, [r5]
 8003160:	f011 fb5c 	bl	801481c <tanf>
 8003164:	ed86 0a00 	vstr	s0, [r6]
 8003168:	1f2d      	subs	r5, r5, #4
 800316a:	1f36      	subs	r6, r6, #4
 800316c:	42a5      	cmp	r5, r4
 800316e:	d2f5      	bcs.n	800315c <nl_func_tan_array_f32+0x18>
 8003170:	bd70      	pop	{r4, r5, r6, pc}
	...

08003174 <forward_tan>:
 8003174:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003176:	b081      	sub	sp, #4
 8003178:	6942      	ldr	r2, [r0, #20]
 800317a:	8811      	ldrh	r1, [r2, #0]
 800317c:	2900      	cmp	r1, #0
 800317e:	bf1a      	itte	ne
 8003180:	6850      	ldrne	r0, [r2, #4]
 8003182:	1d00      	addne	r0, r0, #4
 8003184:	2004      	moveq	r0, #4
 8003186:	f04f 0501 	mov.w	r5, #1
 800318a:	6800      	ldr	r0, [r0, #0]
 800318c:	2800      	cmp	r0, #0
 800318e:	bf14      	ite	ne
 8003190:	6803      	ldrne	r3, [r0, #0]
 8003192:	2300      	moveq	r3, #0
 8003194:	2902      	cmp	r1, #2
 8003196:	bfa6      	itte	ge
 8003198:	6850      	ldrge	r0, [r2, #4]
 800319a:	3010      	addge	r0, #16
 800319c:	2004      	movlt	r0, #4
 800319e:	6800      	ldr	r0, [r0, #0]
 80031a0:	2800      	cmp	r0, #0
 80031a2:	bf19      	ittee	ne
 80031a4:	6800      	ldrne	r0, [r0, #0]
 80031a6:	f100 0418 	addne.w	r4, r0, #24
 80031aa:	2100      	moveq	r1, #0
 80031ac:	f101 0418 	addeq.w	r4, r1, #24
 80031b0:	f103 0108 	add.w	r1, r3, #8
 80031b4:	680a      	ldr	r2, [r1, #0]
 80031b6:	0a12      	lsrs	r2, r2, #8
 80031b8:	d01e      	beq.n	80031f8 <forward_tan+0x84>
 80031ba:	684e      	ldr	r6, [r1, #4]
 80031bc:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 80031c0:	4610      	mov	r0, r2
 80031c2:	1f0f      	subs	r7, r1, #4
 80031c4:	f010 0103 	ands.w	r1, r0, #3
 80031c8:	d006      	beq.n	80031d8 <forward_tan+0x64>
 80031ca:	1e52      	subs	r2, r2, #1
 80031cc:	f857 c904 	ldr.w	ip, [r7], #-4
 80031d0:	1e49      	subs	r1, r1, #1
 80031d2:	fb0c f505 	mul.w	r5, ip, r5
 80031d6:	d1f8      	bne.n	80031ca <forward_tan+0x56>
 80031d8:	0880      	lsrs	r0, r0, #2
 80031da:	d00d      	beq.n	80031f8 <forward_tan+0x84>
 80031dc:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 80031e0:	3910      	subs	r1, #16
 80031e2:	68ca      	ldr	r2, [r1, #12]
 80031e4:	688e      	ldr	r6, [r1, #8]
 80031e6:	684f      	ldr	r7, [r1, #4]
 80031e8:	4372      	muls	r2, r6
 80031ea:	f851 6910 	ldr.w	r6, [r1], #-16
 80031ee:	437a      	muls	r2, r7
 80031f0:	4372      	muls	r2, r6
 80031f2:	4355      	muls	r5, r2
 80031f4:	1e40      	subs	r0, r0, #1
 80031f6:	d1f4      	bne.n	80031e2 <forward_tan+0x6e>
 80031f8:	6998      	ldr	r0, [r3, #24]
 80031fa:	6886      	ldr	r6, [r0, #8]
 80031fc:	6821      	ldr	r1, [r4, #0]
 80031fe:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 8003202:	1f07      	subs	r7, r0, #4
 8003204:	6888      	ldr	r0, [r1, #8]
 8003206:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 800320a:	1f14      	subs	r4, r2, #4
 800320c:	42b7      	cmp	r7, r6
 800320e:	d309      	bcc.n	8003224 <forward_tan+0xb0>
 8003210:	ed97 0a00 	vldr	s0, [r7]
 8003214:	f011 fb02 	bl	801481c <tanf>
 8003218:	ed84 0a00 	vstr	s0, [r4]
 800321c:	1f3f      	subs	r7, r7, #4
 800321e:	1f24      	subs	r4, r4, #4
 8003220:	42b7      	cmp	r7, r6
 8003222:	d2f5      	bcs.n	8003210 <forward_tan+0x9c>
 8003224:	b001      	add	sp, #4
 8003226:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003228 <nl_func_abs_array_f32>:
 8003228:	6889      	ldr	r1, [r1, #8]
 800322a:	6880      	ldr	r0, [r0, #8]
 800322c:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8003230:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8003234:	1f1b      	subs	r3, r3, #4
 8003236:	1f10      	subs	r0, r2, #4
 8003238:	428b      	cmp	r3, r1
 800323a:	d307      	bcc.n	800324c <nl_func_abs_array_f32+0x24>
 800323c:	f853 c904 	ldr.w	ip, [r3], #-4
 8003240:	f02c 4200 	bic.w	r2, ip, #2147483648	; 0x80000000
 8003244:	428b      	cmp	r3, r1
 8003246:	f840 2904 	str.w	r2, [r0], #-4
 800324a:	d2f7      	bcs.n	800323c <nl_func_abs_array_f32+0x14>
 800324c:	4770      	bx	lr
	...

08003250 <forward_abs>:
 8003250:	b4f0      	push	{r4, r5, r6, r7}
 8003252:	6942      	ldr	r2, [r0, #20]
 8003254:	8811      	ldrh	r1, [r2, #0]
 8003256:	2900      	cmp	r1, #0
 8003258:	bf1a      	itte	ne
 800325a:	6850      	ldrne	r0, [r2, #4]
 800325c:	1d00      	addne	r0, r0, #4
 800325e:	2004      	moveq	r0, #4
 8003260:	f04f 0501 	mov.w	r5, #1
 8003264:	6800      	ldr	r0, [r0, #0]
 8003266:	2800      	cmp	r0, #0
 8003268:	bf14      	ite	ne
 800326a:	6803      	ldrne	r3, [r0, #0]
 800326c:	2300      	moveq	r3, #0
 800326e:	2902      	cmp	r1, #2
 8003270:	bfa6      	itte	ge
 8003272:	6850      	ldrge	r0, [r2, #4]
 8003274:	3010      	addge	r0, #16
 8003276:	2004      	movlt	r0, #4
 8003278:	6800      	ldr	r0, [r0, #0]
 800327a:	2800      	cmp	r0, #0
 800327c:	bf19      	ittee	ne
 800327e:	6800      	ldrne	r0, [r0, #0]
 8003280:	f100 0418 	addne.w	r4, r0, #24
 8003284:	2100      	moveq	r1, #0
 8003286:	f101 0418 	addeq.w	r4, r1, #24
 800328a:	f103 0108 	add.w	r1, r3, #8
 800328e:	680a      	ldr	r2, [r1, #0]
 8003290:	0a12      	lsrs	r2, r2, #8
 8003292:	d01e      	beq.n	80032d2 <forward_abs+0x82>
 8003294:	684e      	ldr	r6, [r1, #4]
 8003296:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 800329a:	4610      	mov	r0, r2
 800329c:	1f0f      	subs	r7, r1, #4
 800329e:	f010 0103 	ands.w	r1, r0, #3
 80032a2:	d006      	beq.n	80032b2 <forward_abs+0x62>
 80032a4:	1e52      	subs	r2, r2, #1
 80032a6:	f857 c904 	ldr.w	ip, [r7], #-4
 80032aa:	1e49      	subs	r1, r1, #1
 80032ac:	fb0c f505 	mul.w	r5, ip, r5
 80032b0:	d1f8      	bne.n	80032a4 <forward_abs+0x54>
 80032b2:	0880      	lsrs	r0, r0, #2
 80032b4:	d00d      	beq.n	80032d2 <forward_abs+0x82>
 80032b6:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 80032ba:	3910      	subs	r1, #16
 80032bc:	68ca      	ldr	r2, [r1, #12]
 80032be:	688e      	ldr	r6, [r1, #8]
 80032c0:	684f      	ldr	r7, [r1, #4]
 80032c2:	4372      	muls	r2, r6
 80032c4:	f851 6910 	ldr.w	r6, [r1], #-16
 80032c8:	437a      	muls	r2, r7
 80032ca:	4372      	muls	r2, r6
 80032cc:	4355      	muls	r5, r2
 80032ce:	1e40      	subs	r0, r0, #1
 80032d0:	d1f4      	bne.n	80032bc <forward_abs+0x6c>
 80032d2:	6998      	ldr	r0, [r3, #24]
 80032d4:	6822      	ldr	r2, [r4, #0]
 80032d6:	6880      	ldr	r0, [r0, #8]
 80032d8:	6893      	ldr	r3, [r2, #8]
 80032da:	eb00 0185 	add.w	r1, r0, r5, lsl #2
 80032de:	eb03 0485 	add.w	r4, r3, r5, lsl #2
 80032e2:	1f09      	subs	r1, r1, #4
 80032e4:	1f22      	subs	r2, r4, #4
 80032e6:	4281      	cmp	r1, r0
 80032e8:	f0c0 8008 	bcc.w	80032fc <forward_abs+0xac>
 80032ec:	f851 3904 	ldr.w	r3, [r1], #-4
 80032f0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80032f4:	4281      	cmp	r1, r0
 80032f6:	f842 3904 	str.w	r3, [r2], #-4
 80032fa:	d2f7      	bcs.n	80032ec <forward_abs+0x9c>
 80032fc:	bcf0      	pop	{r4, r5, r6, r7}
 80032fe:	4770      	bx	lr

08003300 <nl_func_ceil_array_f32>:
 8003300:	b570      	push	{r4, r5, r6, lr}
 8003302:	688c      	ldr	r4, [r1, #8]
 8003304:	6880      	ldr	r0, [r0, #8]
 8003306:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 800330a:	1f0d      	subs	r5, r1, #4
 800330c:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8003310:	1f0e      	subs	r6, r1, #4
 8003312:	42a5      	cmp	r5, r4
 8003314:	f0c0 800a 	bcc.w	800332c <nl_func_ceil_array_f32+0x2c>
 8003318:	ed95 0a00 	vldr	s0, [r5]
 800331c:	f010 fe6c 	bl	8013ff8 <ceilf>
 8003320:	ed86 0a00 	vstr	s0, [r6]
 8003324:	1f2d      	subs	r5, r5, #4
 8003326:	1f36      	subs	r6, r6, #4
 8003328:	42a5      	cmp	r5, r4
 800332a:	d2f5      	bcs.n	8003318 <nl_func_ceil_array_f32+0x18>
 800332c:	bd70      	pop	{r4, r5, r6, pc}
	...

08003330 <forward_ceil>:
 8003330:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003332:	b081      	sub	sp, #4
 8003334:	6942      	ldr	r2, [r0, #20]
 8003336:	8811      	ldrh	r1, [r2, #0]
 8003338:	2900      	cmp	r1, #0
 800333a:	bf1a      	itte	ne
 800333c:	6850      	ldrne	r0, [r2, #4]
 800333e:	1d00      	addne	r0, r0, #4
 8003340:	2004      	moveq	r0, #4
 8003342:	f04f 0501 	mov.w	r5, #1
 8003346:	6800      	ldr	r0, [r0, #0]
 8003348:	2800      	cmp	r0, #0
 800334a:	bf14      	ite	ne
 800334c:	6803      	ldrne	r3, [r0, #0]
 800334e:	2300      	moveq	r3, #0
 8003350:	2902      	cmp	r1, #2
 8003352:	bfa6      	itte	ge
 8003354:	6850      	ldrge	r0, [r2, #4]
 8003356:	3010      	addge	r0, #16
 8003358:	2004      	movlt	r0, #4
 800335a:	6800      	ldr	r0, [r0, #0]
 800335c:	2800      	cmp	r0, #0
 800335e:	bf19      	ittee	ne
 8003360:	6800      	ldrne	r0, [r0, #0]
 8003362:	f100 0418 	addne.w	r4, r0, #24
 8003366:	2100      	moveq	r1, #0
 8003368:	f101 0418 	addeq.w	r4, r1, #24
 800336c:	f103 0108 	add.w	r1, r3, #8
 8003370:	680a      	ldr	r2, [r1, #0]
 8003372:	0a12      	lsrs	r2, r2, #8
 8003374:	d01e      	beq.n	80033b4 <forward_ceil+0x84>
 8003376:	684e      	ldr	r6, [r1, #4]
 8003378:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 800337c:	4610      	mov	r0, r2
 800337e:	1f0f      	subs	r7, r1, #4
 8003380:	f010 0103 	ands.w	r1, r0, #3
 8003384:	d006      	beq.n	8003394 <forward_ceil+0x64>
 8003386:	1e52      	subs	r2, r2, #1
 8003388:	f857 c904 	ldr.w	ip, [r7], #-4
 800338c:	1e49      	subs	r1, r1, #1
 800338e:	fb0c f505 	mul.w	r5, ip, r5
 8003392:	d1f8      	bne.n	8003386 <forward_ceil+0x56>
 8003394:	0880      	lsrs	r0, r0, #2
 8003396:	d00d      	beq.n	80033b4 <forward_ceil+0x84>
 8003398:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 800339c:	3910      	subs	r1, #16
 800339e:	68ca      	ldr	r2, [r1, #12]
 80033a0:	688e      	ldr	r6, [r1, #8]
 80033a2:	684f      	ldr	r7, [r1, #4]
 80033a4:	4372      	muls	r2, r6
 80033a6:	f851 6910 	ldr.w	r6, [r1], #-16
 80033aa:	437a      	muls	r2, r7
 80033ac:	4372      	muls	r2, r6
 80033ae:	4355      	muls	r5, r2
 80033b0:	1e40      	subs	r0, r0, #1
 80033b2:	d1f4      	bne.n	800339e <forward_ceil+0x6e>
 80033b4:	6998      	ldr	r0, [r3, #24]
 80033b6:	6886      	ldr	r6, [r0, #8]
 80033b8:	6821      	ldr	r1, [r4, #0]
 80033ba:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 80033be:	1f07      	subs	r7, r0, #4
 80033c0:	6888      	ldr	r0, [r1, #8]
 80033c2:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 80033c6:	1f14      	subs	r4, r2, #4
 80033c8:	42b7      	cmp	r7, r6
 80033ca:	d309      	bcc.n	80033e0 <forward_ceil+0xb0>
 80033cc:	ed97 0a00 	vldr	s0, [r7]
 80033d0:	f010 fe12 	bl	8013ff8 <ceilf>
 80033d4:	ed84 0a00 	vstr	s0, [r4]
 80033d8:	1f3f      	subs	r7, r7, #4
 80033da:	1f24      	subs	r4, r4, #4
 80033dc:	42b7      	cmp	r7, r6
 80033de:	d2f5      	bcs.n	80033cc <forward_ceil+0x9c>
 80033e0:	b001      	add	sp, #4
 80033e2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080033e4 <nl_func_floor_array_f32>:
 80033e4:	b570      	push	{r4, r5, r6, lr}
 80033e6:	688c      	ldr	r4, [r1, #8]
 80033e8:	6880      	ldr	r0, [r0, #8]
 80033ea:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 80033ee:	1f0d      	subs	r5, r1, #4
 80033f0:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 80033f4:	1f0e      	subs	r6, r1, #4
 80033f6:	42a5      	cmp	r5, r4
 80033f8:	f0c0 800a 	bcc.w	8003410 <nl_func_floor_array_f32+0x2c>
 80033fc:	ed95 0a00 	vldr	s0, [r5]
 8003400:	f011 f862 	bl	80144c8 <floorf>
 8003404:	ed86 0a00 	vstr	s0, [r6]
 8003408:	1f2d      	subs	r5, r5, #4
 800340a:	1f36      	subs	r6, r6, #4
 800340c:	42a5      	cmp	r5, r4
 800340e:	d2f5      	bcs.n	80033fc <nl_func_floor_array_f32+0x18>
 8003410:	bd70      	pop	{r4, r5, r6, pc}
	...

08003414 <forward_floor>:
 8003414:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003416:	b081      	sub	sp, #4
 8003418:	6942      	ldr	r2, [r0, #20]
 800341a:	8811      	ldrh	r1, [r2, #0]
 800341c:	2900      	cmp	r1, #0
 800341e:	bf1a      	itte	ne
 8003420:	6850      	ldrne	r0, [r2, #4]
 8003422:	1d00      	addne	r0, r0, #4
 8003424:	2004      	moveq	r0, #4
 8003426:	f04f 0501 	mov.w	r5, #1
 800342a:	6800      	ldr	r0, [r0, #0]
 800342c:	2800      	cmp	r0, #0
 800342e:	bf14      	ite	ne
 8003430:	6803      	ldrne	r3, [r0, #0]
 8003432:	2300      	moveq	r3, #0
 8003434:	2902      	cmp	r1, #2
 8003436:	bfa6      	itte	ge
 8003438:	6850      	ldrge	r0, [r2, #4]
 800343a:	3010      	addge	r0, #16
 800343c:	2004      	movlt	r0, #4
 800343e:	6800      	ldr	r0, [r0, #0]
 8003440:	2800      	cmp	r0, #0
 8003442:	bf19      	ittee	ne
 8003444:	6800      	ldrne	r0, [r0, #0]
 8003446:	f100 0418 	addne.w	r4, r0, #24
 800344a:	2100      	moveq	r1, #0
 800344c:	f101 0418 	addeq.w	r4, r1, #24
 8003450:	f103 0108 	add.w	r1, r3, #8
 8003454:	680a      	ldr	r2, [r1, #0]
 8003456:	0a12      	lsrs	r2, r2, #8
 8003458:	d01e      	beq.n	8003498 <forward_floor+0x84>
 800345a:	684e      	ldr	r6, [r1, #4]
 800345c:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003460:	4610      	mov	r0, r2
 8003462:	1f0f      	subs	r7, r1, #4
 8003464:	f010 0103 	ands.w	r1, r0, #3
 8003468:	d006      	beq.n	8003478 <forward_floor+0x64>
 800346a:	1e52      	subs	r2, r2, #1
 800346c:	f857 c904 	ldr.w	ip, [r7], #-4
 8003470:	1e49      	subs	r1, r1, #1
 8003472:	fb0c f505 	mul.w	r5, ip, r5
 8003476:	d1f8      	bne.n	800346a <forward_floor+0x56>
 8003478:	0880      	lsrs	r0, r0, #2
 800347a:	d00d      	beq.n	8003498 <forward_floor+0x84>
 800347c:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003480:	3910      	subs	r1, #16
 8003482:	68ca      	ldr	r2, [r1, #12]
 8003484:	688e      	ldr	r6, [r1, #8]
 8003486:	684f      	ldr	r7, [r1, #4]
 8003488:	4372      	muls	r2, r6
 800348a:	f851 6910 	ldr.w	r6, [r1], #-16
 800348e:	437a      	muls	r2, r7
 8003490:	4372      	muls	r2, r6
 8003492:	4355      	muls	r5, r2
 8003494:	1e40      	subs	r0, r0, #1
 8003496:	d1f4      	bne.n	8003482 <forward_floor+0x6e>
 8003498:	6998      	ldr	r0, [r3, #24]
 800349a:	6886      	ldr	r6, [r0, #8]
 800349c:	6821      	ldr	r1, [r4, #0]
 800349e:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 80034a2:	1f07      	subs	r7, r0, #4
 80034a4:	6888      	ldr	r0, [r1, #8]
 80034a6:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 80034aa:	1f14      	subs	r4, r2, #4
 80034ac:	42b7      	cmp	r7, r6
 80034ae:	d309      	bcc.n	80034c4 <forward_floor+0xb0>
 80034b0:	ed97 0a00 	vldr	s0, [r7]
 80034b4:	f011 f808 	bl	80144c8 <floorf>
 80034b8:	ed84 0a00 	vstr	s0, [r4]
 80034bc:	1f3f      	subs	r7, r7, #4
 80034be:	1f24      	subs	r4, r4, #4
 80034c0:	42b7      	cmp	r7, r6
 80034c2:	d2f5      	bcs.n	80034b0 <forward_floor+0x9c>
 80034c4:	b001      	add	sp, #4
 80034c6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080034c8 <nl_func_round_array_f32>:
 80034c8:	b570      	push	{r4, r5, r6, lr}
 80034ca:	688c      	ldr	r4, [r1, #8]
 80034cc:	6880      	ldr	r0, [r0, #8]
 80034ce:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 80034d2:	1f0d      	subs	r5, r1, #4
 80034d4:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 80034d8:	1f0e      	subs	r6, r1, #4
 80034da:	42a5      	cmp	r5, r4
 80034dc:	f0c0 800a 	bcc.w	80034f4 <nl_func_round_array_f32+0x2c>
 80034e0:	ed95 0a00 	vldr	s0, [r5]
 80034e4:	f011 f930 	bl	8014748 <roundf>
 80034e8:	ed86 0a00 	vstr	s0, [r6]
 80034ec:	1f2d      	subs	r5, r5, #4
 80034ee:	1f36      	subs	r6, r6, #4
 80034f0:	42a5      	cmp	r5, r4
 80034f2:	d2f5      	bcs.n	80034e0 <nl_func_round_array_f32+0x18>
 80034f4:	bd70      	pop	{r4, r5, r6, pc}
	...

080034f8 <forward_round>:
 80034f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80034fa:	b081      	sub	sp, #4
 80034fc:	6942      	ldr	r2, [r0, #20]
 80034fe:	8811      	ldrh	r1, [r2, #0]
 8003500:	2900      	cmp	r1, #0
 8003502:	bf1a      	itte	ne
 8003504:	6850      	ldrne	r0, [r2, #4]
 8003506:	1d00      	addne	r0, r0, #4
 8003508:	2004      	moveq	r0, #4
 800350a:	f04f 0501 	mov.w	r5, #1
 800350e:	6800      	ldr	r0, [r0, #0]
 8003510:	2800      	cmp	r0, #0
 8003512:	bf14      	ite	ne
 8003514:	6803      	ldrne	r3, [r0, #0]
 8003516:	2300      	moveq	r3, #0
 8003518:	2902      	cmp	r1, #2
 800351a:	bfa6      	itte	ge
 800351c:	6850      	ldrge	r0, [r2, #4]
 800351e:	3010      	addge	r0, #16
 8003520:	2004      	movlt	r0, #4
 8003522:	6800      	ldr	r0, [r0, #0]
 8003524:	2800      	cmp	r0, #0
 8003526:	bf19      	ittee	ne
 8003528:	6800      	ldrne	r0, [r0, #0]
 800352a:	f100 0418 	addne.w	r4, r0, #24
 800352e:	2100      	moveq	r1, #0
 8003530:	f101 0418 	addeq.w	r4, r1, #24
 8003534:	f103 0108 	add.w	r1, r3, #8
 8003538:	680a      	ldr	r2, [r1, #0]
 800353a:	0a12      	lsrs	r2, r2, #8
 800353c:	d01e      	beq.n	800357c <forward_round+0x84>
 800353e:	684e      	ldr	r6, [r1, #4]
 8003540:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003544:	4610      	mov	r0, r2
 8003546:	1f0f      	subs	r7, r1, #4
 8003548:	f010 0103 	ands.w	r1, r0, #3
 800354c:	d006      	beq.n	800355c <forward_round+0x64>
 800354e:	1e52      	subs	r2, r2, #1
 8003550:	f857 c904 	ldr.w	ip, [r7], #-4
 8003554:	1e49      	subs	r1, r1, #1
 8003556:	fb0c f505 	mul.w	r5, ip, r5
 800355a:	d1f8      	bne.n	800354e <forward_round+0x56>
 800355c:	0880      	lsrs	r0, r0, #2
 800355e:	d00d      	beq.n	800357c <forward_round+0x84>
 8003560:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003564:	3910      	subs	r1, #16
 8003566:	68ca      	ldr	r2, [r1, #12]
 8003568:	688e      	ldr	r6, [r1, #8]
 800356a:	684f      	ldr	r7, [r1, #4]
 800356c:	4372      	muls	r2, r6
 800356e:	f851 6910 	ldr.w	r6, [r1], #-16
 8003572:	437a      	muls	r2, r7
 8003574:	4372      	muls	r2, r6
 8003576:	4355      	muls	r5, r2
 8003578:	1e40      	subs	r0, r0, #1
 800357a:	d1f4      	bne.n	8003566 <forward_round+0x6e>
 800357c:	6998      	ldr	r0, [r3, #24]
 800357e:	6886      	ldr	r6, [r0, #8]
 8003580:	6821      	ldr	r1, [r4, #0]
 8003582:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 8003586:	1f07      	subs	r7, r0, #4
 8003588:	6888      	ldr	r0, [r1, #8]
 800358a:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 800358e:	1f14      	subs	r4, r2, #4
 8003590:	42b7      	cmp	r7, r6
 8003592:	d309      	bcc.n	80035a8 <forward_round+0xb0>
 8003594:	ed97 0a00 	vldr	s0, [r7]
 8003598:	f011 f8d6 	bl	8014748 <roundf>
 800359c:	ed84 0a00 	vstr	s0, [r4]
 80035a0:	1f3f      	subs	r7, r7, #4
 80035a2:	1f24      	subs	r4, r4, #4
 80035a4:	42b7      	cmp	r7, r6
 80035a6:	d2f5      	bcs.n	8003594 <forward_round+0x9c>
 80035a8:	b001      	add	sp, #4
 80035aa:	bdf0      	pop	{r4, r5, r6, r7, pc}

080035ac <nl_func_neg_array_f32>:
 80035ac:	6889      	ldr	r1, [r1, #8]
 80035ae:	6880      	ldr	r0, [r0, #8]
 80035b0:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 80035b4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80035b8:	1f1b      	subs	r3, r3, #4
 80035ba:	1f12      	subs	r2, r2, #4
 80035bc:	428b      	cmp	r3, r1
 80035be:	d32b      	bcc.n	8003618 <nl_func_neg_array_f32+0x6c>
 80035c0:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 80035c4:	edd3 0a00 	vldr	s1, [r3]
 80035c8:	1f18      	subs	r0, r3, #4
 80035ca:	ee60 0a80 	vmul.f32	s1, s1, s0
 80035ce:	4288      	cmp	r0, r1
 80035d0:	edc2 0a00 	vstr	s1, [r2]
 80035d4:	d320      	bcc.n	8003618 <nl_func_neg_array_f32+0x6c>
 80035d6:	ed90 1a00 	vldr	s2, [r0]
 80035da:	1f13      	subs	r3, r2, #4
 80035dc:	1f00      	subs	r0, r0, #4
 80035de:	ee21 1a00 	vmul.f32	s2, s2, s0
 80035e2:	4288      	cmp	r0, r1
 80035e4:	ed83 1a00 	vstr	s2, [r3]
 80035e8:	d316      	bcc.n	8003618 <nl_func_neg_array_f32+0x6c>
 80035ea:	edd0 0a00 	vldr	s1, [r0]
 80035ee:	f1a2 0308 	sub.w	r3, r2, #8
 80035f2:	1f00      	subs	r0, r0, #4
 80035f4:	ee60 0a80 	vmul.f32	s1, s1, s0
 80035f8:	4288      	cmp	r0, r1
 80035fa:	edc3 0a00 	vstr	s1, [r3]
 80035fe:	d30b      	bcc.n	8003618 <nl_func_neg_array_f32+0x6c>
 8003600:	ed90 1a00 	vldr	s2, [r0]
 8003604:	f1a2 030c 	sub.w	r3, r2, #12
 8003608:	ee61 0a00 	vmul.f32	s1, s2, s0
 800360c:	edc3 0a00 	vstr	s1, [r3]
 8003610:	1f03      	subs	r3, r0, #4
 8003612:	3a10      	subs	r2, #16
 8003614:	428b      	cmp	r3, r1
 8003616:	d2d5      	bcs.n	80035c4 <nl_func_neg_array_f32+0x18>
 8003618:	4770      	bx	lr
	...

0800361c <forward_neg>:
 800361c:	b4f0      	push	{r4, r5, r6, r7}
 800361e:	6942      	ldr	r2, [r0, #20]
 8003620:	8811      	ldrh	r1, [r2, #0]
 8003622:	2900      	cmp	r1, #0
 8003624:	bf1a      	itte	ne
 8003626:	6850      	ldrne	r0, [r2, #4]
 8003628:	1d00      	addne	r0, r0, #4
 800362a:	2004      	moveq	r0, #4
 800362c:	f04f 0501 	mov.w	r5, #1
 8003630:	6800      	ldr	r0, [r0, #0]
 8003632:	2800      	cmp	r0, #0
 8003634:	bf14      	ite	ne
 8003636:	6803      	ldrne	r3, [r0, #0]
 8003638:	2300      	moveq	r3, #0
 800363a:	2902      	cmp	r1, #2
 800363c:	bfa6      	itte	ge
 800363e:	6850      	ldrge	r0, [r2, #4]
 8003640:	3010      	addge	r0, #16
 8003642:	2004      	movlt	r0, #4
 8003644:	6800      	ldr	r0, [r0, #0]
 8003646:	2800      	cmp	r0, #0
 8003648:	bf19      	ittee	ne
 800364a:	6800      	ldrne	r0, [r0, #0]
 800364c:	f100 0418 	addne.w	r4, r0, #24
 8003650:	2100      	moveq	r1, #0
 8003652:	f101 0418 	addeq.w	r4, r1, #24
 8003656:	f103 0108 	add.w	r1, r3, #8
 800365a:	680a      	ldr	r2, [r1, #0]
 800365c:	0a12      	lsrs	r2, r2, #8
 800365e:	d01e      	beq.n	800369e <forward_neg+0x82>
 8003660:	684e      	ldr	r6, [r1, #4]
 8003662:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003666:	4610      	mov	r0, r2
 8003668:	1f0f      	subs	r7, r1, #4
 800366a:	f010 0103 	ands.w	r1, r0, #3
 800366e:	d006      	beq.n	800367e <forward_neg+0x62>
 8003670:	1e52      	subs	r2, r2, #1
 8003672:	f857 c904 	ldr.w	ip, [r7], #-4
 8003676:	1e49      	subs	r1, r1, #1
 8003678:	fb0c f505 	mul.w	r5, ip, r5
 800367c:	d1f8      	bne.n	8003670 <forward_neg+0x54>
 800367e:	0880      	lsrs	r0, r0, #2
 8003680:	d00d      	beq.n	800369e <forward_neg+0x82>
 8003682:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003686:	3910      	subs	r1, #16
 8003688:	68ca      	ldr	r2, [r1, #12]
 800368a:	688e      	ldr	r6, [r1, #8]
 800368c:	684f      	ldr	r7, [r1, #4]
 800368e:	4372      	muls	r2, r6
 8003690:	f851 6910 	ldr.w	r6, [r1], #-16
 8003694:	437a      	muls	r2, r7
 8003696:	4372      	muls	r2, r6
 8003698:	4355      	muls	r5, r2
 800369a:	1e40      	subs	r0, r0, #1
 800369c:	d1f4      	bne.n	8003688 <forward_neg+0x6c>
 800369e:	6998      	ldr	r0, [r3, #24]
 80036a0:	6822      	ldr	r2, [r4, #0]
 80036a2:	6880      	ldr	r0, [r0, #8]
 80036a4:	6893      	ldr	r3, [r2, #8]
 80036a6:	eb00 0185 	add.w	r1, r0, r5, lsl #2
 80036aa:	eb03 0485 	add.w	r4, r3, r5, lsl #2
 80036ae:	1f09      	subs	r1, r1, #4
 80036b0:	1f22      	subs	r2, r4, #4
 80036b2:	4281      	cmp	r1, r0
 80036b4:	f0c0 802c 	bcc.w	8003710 <forward_neg+0xf4>
 80036b8:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 80036bc:	edd1 0a00 	vldr	s1, [r1]
 80036c0:	1f09      	subs	r1, r1, #4
 80036c2:	ee60 0a80 	vmul.f32	s1, s1, s0
 80036c6:	4281      	cmp	r1, r0
 80036c8:	edc2 0a00 	vstr	s1, [r2]
 80036cc:	d320      	bcc.n	8003710 <forward_neg+0xf4>
 80036ce:	ed91 1a00 	vldr	s2, [r1]
 80036d2:	1f13      	subs	r3, r2, #4
 80036d4:	1f09      	subs	r1, r1, #4
 80036d6:	ee21 1a00 	vmul.f32	s2, s2, s0
 80036da:	4281      	cmp	r1, r0
 80036dc:	ed83 1a00 	vstr	s2, [r3]
 80036e0:	d316      	bcc.n	8003710 <forward_neg+0xf4>
 80036e2:	edd1 0a00 	vldr	s1, [r1]
 80036e6:	f1a2 0308 	sub.w	r3, r2, #8
 80036ea:	1f09      	subs	r1, r1, #4
 80036ec:	ee60 0a80 	vmul.f32	s1, s1, s0
 80036f0:	4281      	cmp	r1, r0
 80036f2:	edc3 0a00 	vstr	s1, [r3]
 80036f6:	d30b      	bcc.n	8003710 <forward_neg+0xf4>
 80036f8:	ed91 1a00 	vldr	s2, [r1]
 80036fc:	f1a2 030c 	sub.w	r3, r2, #12
 8003700:	1f09      	subs	r1, r1, #4
 8003702:	3a10      	subs	r2, #16
 8003704:	ee61 0a00 	vmul.f32	s1, s2, s0
 8003708:	4281      	cmp	r1, r0
 800370a:	edc3 0a00 	vstr	s1, [r3]
 800370e:	d2d5      	bcs.n	80036bc <forward_neg+0xa0>
 8003710:	bcf0      	pop	{r4, r5, r6, r7}
 8003712:	4770      	bx	lr

08003714 <nl_func_reciprocal_array_f32>:
 8003714:	6889      	ldr	r1, [r1, #8]
 8003716:	6880      	ldr	r0, [r0, #8]
 8003718:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 800371c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8003720:	1f1b      	subs	r3, r3, #4
 8003722:	1f12      	subs	r2, r2, #4
 8003724:	428b      	cmp	r3, r1
 8003726:	d331      	bcc.n	800378c <nl_func_reciprocal_array_f32+0x78>
 8003728:	ed93 0a00 	vldr	s0, [r3]
 800372c:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003730:	1f18      	subs	r0, r3, #4
 8003732:	ee80 0a80 	vdiv.f32	s0, s1, s0
 8003736:	4288      	cmp	r0, r1
 8003738:	ed82 0a00 	vstr	s0, [r2]
 800373c:	d326      	bcc.n	800378c <nl_func_reciprocal_array_f32+0x78>
 800373e:	edd0 0a00 	vldr	s1, [r0]
 8003742:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003746:	1f13      	subs	r3, r2, #4
 8003748:	1f00      	subs	r0, r0, #4
 800374a:	ee80 0a20 	vdiv.f32	s0, s0, s1
 800374e:	4288      	cmp	r0, r1
 8003750:	ed83 0a00 	vstr	s0, [r3]
 8003754:	d31a      	bcc.n	800378c <nl_func_reciprocal_array_f32+0x78>
 8003756:	ed90 0a00 	vldr	s0, [r0]
 800375a:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800375e:	f1a2 0308 	sub.w	r3, r2, #8
 8003762:	1f00      	subs	r0, r0, #4
 8003764:	ee80 0a80 	vdiv.f32	s0, s1, s0
 8003768:	4288      	cmp	r0, r1
 800376a:	ed83 0a00 	vstr	s0, [r3]
 800376e:	d30d      	bcc.n	800378c <nl_func_reciprocal_array_f32+0x78>
 8003770:	edd0 0a00 	vldr	s1, [r0]
 8003774:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003778:	f1a2 030c 	sub.w	r3, r2, #12
 800377c:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8003780:	ed83 0a00 	vstr	s0, [r3]
 8003784:	1f03      	subs	r3, r0, #4
 8003786:	3a10      	subs	r2, #16
 8003788:	428b      	cmp	r3, r1
 800378a:	d2cd      	bcs.n	8003728 <nl_func_reciprocal_array_f32+0x14>
 800378c:	4770      	bx	lr
	...

08003790 <forward_reciprocal>:
 8003790:	b4f0      	push	{r4, r5, r6, r7}
 8003792:	6942      	ldr	r2, [r0, #20]
 8003794:	8811      	ldrh	r1, [r2, #0]
 8003796:	2900      	cmp	r1, #0
 8003798:	bf1a      	itte	ne
 800379a:	6850      	ldrne	r0, [r2, #4]
 800379c:	1d00      	addne	r0, r0, #4
 800379e:	2004      	moveq	r0, #4
 80037a0:	f04f 0501 	mov.w	r5, #1
 80037a4:	6800      	ldr	r0, [r0, #0]
 80037a6:	2800      	cmp	r0, #0
 80037a8:	bf14      	ite	ne
 80037aa:	6803      	ldrne	r3, [r0, #0]
 80037ac:	2300      	moveq	r3, #0
 80037ae:	2902      	cmp	r1, #2
 80037b0:	bfa6      	itte	ge
 80037b2:	6850      	ldrge	r0, [r2, #4]
 80037b4:	3010      	addge	r0, #16
 80037b6:	2004      	movlt	r0, #4
 80037b8:	6800      	ldr	r0, [r0, #0]
 80037ba:	2800      	cmp	r0, #0
 80037bc:	bf19      	ittee	ne
 80037be:	6800      	ldrne	r0, [r0, #0]
 80037c0:	f100 0418 	addne.w	r4, r0, #24
 80037c4:	2100      	moveq	r1, #0
 80037c6:	f101 0418 	addeq.w	r4, r1, #24
 80037ca:	f103 0108 	add.w	r1, r3, #8
 80037ce:	680a      	ldr	r2, [r1, #0]
 80037d0:	0a12      	lsrs	r2, r2, #8
 80037d2:	d01e      	beq.n	8003812 <forward_reciprocal+0x82>
 80037d4:	684e      	ldr	r6, [r1, #4]
 80037d6:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 80037da:	4610      	mov	r0, r2
 80037dc:	1f0f      	subs	r7, r1, #4
 80037de:	f010 0103 	ands.w	r1, r0, #3
 80037e2:	d006      	beq.n	80037f2 <forward_reciprocal+0x62>
 80037e4:	1e52      	subs	r2, r2, #1
 80037e6:	f857 c904 	ldr.w	ip, [r7], #-4
 80037ea:	1e49      	subs	r1, r1, #1
 80037ec:	fb0c f505 	mul.w	r5, ip, r5
 80037f0:	d1f8      	bne.n	80037e4 <forward_reciprocal+0x54>
 80037f2:	0880      	lsrs	r0, r0, #2
 80037f4:	d00d      	beq.n	8003812 <forward_reciprocal+0x82>
 80037f6:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 80037fa:	3910      	subs	r1, #16
 80037fc:	68ca      	ldr	r2, [r1, #12]
 80037fe:	688e      	ldr	r6, [r1, #8]
 8003800:	684f      	ldr	r7, [r1, #4]
 8003802:	4372      	muls	r2, r6
 8003804:	f851 6910 	ldr.w	r6, [r1], #-16
 8003808:	437a      	muls	r2, r7
 800380a:	4372      	muls	r2, r6
 800380c:	4355      	muls	r5, r2
 800380e:	1e40      	subs	r0, r0, #1
 8003810:	d1f4      	bne.n	80037fc <forward_reciprocal+0x6c>
 8003812:	6998      	ldr	r0, [r3, #24]
 8003814:	6822      	ldr	r2, [r4, #0]
 8003816:	6880      	ldr	r0, [r0, #8]
 8003818:	6893      	ldr	r3, [r2, #8]
 800381a:	eb00 0185 	add.w	r1, r0, r5, lsl #2
 800381e:	eb03 0485 	add.w	r4, r3, r5, lsl #2
 8003822:	1f09      	subs	r1, r1, #4
 8003824:	1f22      	subs	r2, r4, #4
 8003826:	4281      	cmp	r1, r0
 8003828:	f0c0 8032 	bcc.w	8003890 <forward_reciprocal+0x100>
 800382c:	ed91 0a00 	vldr	s0, [r1]
 8003830:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003834:	1f09      	subs	r1, r1, #4
 8003836:	ee80 0a80 	vdiv.f32	s0, s1, s0
 800383a:	4281      	cmp	r1, r0
 800383c:	ed82 0a00 	vstr	s0, [r2]
 8003840:	d326      	bcc.n	8003890 <forward_reciprocal+0x100>
 8003842:	edd1 0a00 	vldr	s1, [r1]
 8003846:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800384a:	1f13      	subs	r3, r2, #4
 800384c:	1f09      	subs	r1, r1, #4
 800384e:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8003852:	4281      	cmp	r1, r0
 8003854:	ed83 0a00 	vstr	s0, [r3]
 8003858:	d31a      	bcc.n	8003890 <forward_reciprocal+0x100>
 800385a:	ed91 0a00 	vldr	s0, [r1]
 800385e:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003862:	f1a2 0308 	sub.w	r3, r2, #8
 8003866:	1f09      	subs	r1, r1, #4
 8003868:	ee80 0a80 	vdiv.f32	s0, s1, s0
 800386c:	4281      	cmp	r1, r0
 800386e:	ed83 0a00 	vstr	s0, [r3]
 8003872:	d30d      	bcc.n	8003890 <forward_reciprocal+0x100>
 8003874:	edd1 0a00 	vldr	s1, [r1]
 8003878:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800387c:	f1a2 030c 	sub.w	r3, r2, #12
 8003880:	1f09      	subs	r1, r1, #4
 8003882:	3a10      	subs	r2, #16
 8003884:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8003888:	4281      	cmp	r1, r0
 800388a:	ed83 0a00 	vstr	s0, [r3]
 800388e:	d2cd      	bcs.n	800382c <forward_reciprocal+0x9c>
 8003890:	bcf0      	pop	{r4, r5, r6, r7}
 8003892:	4770      	bx	lr

08003894 <nl_func_exp_array_f32>:
 8003894:	b570      	push	{r4, r5, r6, lr}
 8003896:	688c      	ldr	r4, [r1, #8]
 8003898:	6880      	ldr	r0, [r0, #8]
 800389a:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 800389e:	1f0d      	subs	r5, r1, #4
 80038a0:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 80038a4:	1f0e      	subs	r6, r1, #4
 80038a6:	42a5      	cmp	r5, r4
 80038a8:	f0c0 800a 	bcc.w	80038c0 <nl_func_exp_array_f32+0x2c>
 80038ac:	ed95 0a00 	vldr	s0, [r5]
 80038b0:	f011 f902 	bl	8014ab8 <expf>
 80038b4:	ed86 0a00 	vstr	s0, [r6]
 80038b8:	1f2d      	subs	r5, r5, #4
 80038ba:	1f36      	subs	r6, r6, #4
 80038bc:	42a5      	cmp	r5, r4
 80038be:	d2f5      	bcs.n	80038ac <nl_func_exp_array_f32+0x18>
 80038c0:	bd70      	pop	{r4, r5, r6, pc}
	...

080038c4 <forward_exp>:
 80038c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038c6:	b081      	sub	sp, #4
 80038c8:	6942      	ldr	r2, [r0, #20]
 80038ca:	8811      	ldrh	r1, [r2, #0]
 80038cc:	2900      	cmp	r1, #0
 80038ce:	bf1a      	itte	ne
 80038d0:	6850      	ldrne	r0, [r2, #4]
 80038d2:	1d00      	addne	r0, r0, #4
 80038d4:	2004      	moveq	r0, #4
 80038d6:	f04f 0501 	mov.w	r5, #1
 80038da:	6800      	ldr	r0, [r0, #0]
 80038dc:	2800      	cmp	r0, #0
 80038de:	bf14      	ite	ne
 80038e0:	6803      	ldrne	r3, [r0, #0]
 80038e2:	2300      	moveq	r3, #0
 80038e4:	2902      	cmp	r1, #2
 80038e6:	bfa6      	itte	ge
 80038e8:	6850      	ldrge	r0, [r2, #4]
 80038ea:	3010      	addge	r0, #16
 80038ec:	2004      	movlt	r0, #4
 80038ee:	6800      	ldr	r0, [r0, #0]
 80038f0:	2800      	cmp	r0, #0
 80038f2:	bf19      	ittee	ne
 80038f4:	6800      	ldrne	r0, [r0, #0]
 80038f6:	f100 0418 	addne.w	r4, r0, #24
 80038fa:	2100      	moveq	r1, #0
 80038fc:	f101 0418 	addeq.w	r4, r1, #24
 8003900:	f103 0108 	add.w	r1, r3, #8
 8003904:	680a      	ldr	r2, [r1, #0]
 8003906:	0a12      	lsrs	r2, r2, #8
 8003908:	d01e      	beq.n	8003948 <forward_exp+0x84>
 800390a:	684e      	ldr	r6, [r1, #4]
 800390c:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003910:	4610      	mov	r0, r2
 8003912:	1f0f      	subs	r7, r1, #4
 8003914:	f010 0103 	ands.w	r1, r0, #3
 8003918:	d006      	beq.n	8003928 <forward_exp+0x64>
 800391a:	1e52      	subs	r2, r2, #1
 800391c:	f857 c904 	ldr.w	ip, [r7], #-4
 8003920:	1e49      	subs	r1, r1, #1
 8003922:	fb0c f505 	mul.w	r5, ip, r5
 8003926:	d1f8      	bne.n	800391a <forward_exp+0x56>
 8003928:	0880      	lsrs	r0, r0, #2
 800392a:	d00d      	beq.n	8003948 <forward_exp+0x84>
 800392c:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003930:	3910      	subs	r1, #16
 8003932:	68ca      	ldr	r2, [r1, #12]
 8003934:	688e      	ldr	r6, [r1, #8]
 8003936:	684f      	ldr	r7, [r1, #4]
 8003938:	4372      	muls	r2, r6
 800393a:	f851 6910 	ldr.w	r6, [r1], #-16
 800393e:	437a      	muls	r2, r7
 8003940:	4372      	muls	r2, r6
 8003942:	4355      	muls	r5, r2
 8003944:	1e40      	subs	r0, r0, #1
 8003946:	d1f4      	bne.n	8003932 <forward_exp+0x6e>
 8003948:	6998      	ldr	r0, [r3, #24]
 800394a:	6886      	ldr	r6, [r0, #8]
 800394c:	6821      	ldr	r1, [r4, #0]
 800394e:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 8003952:	1f07      	subs	r7, r0, #4
 8003954:	6888      	ldr	r0, [r1, #8]
 8003956:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 800395a:	1f14      	subs	r4, r2, #4
 800395c:	42b7      	cmp	r7, r6
 800395e:	d309      	bcc.n	8003974 <forward_exp+0xb0>
 8003960:	ed97 0a00 	vldr	s0, [r7]
 8003964:	f011 f8a8 	bl	8014ab8 <expf>
 8003968:	ed84 0a00 	vstr	s0, [r4]
 800396c:	1f3f      	subs	r7, r7, #4
 800396e:	1f24      	subs	r4, r4, #4
 8003970:	42b7      	cmp	r7, r6
 8003972:	d2f5      	bcs.n	8003960 <forward_exp+0x9c>
 8003974:	b001      	add	sp, #4
 8003976:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003978 <nl_func_sigmoid_array_f32>:
 8003978:	b570      	push	{r4, r5, r6, lr}
 800397a:	688c      	ldr	r4, [r1, #8]
 800397c:	6880      	ldr	r0, [r0, #8]
 800397e:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 8003982:	1f0d      	subs	r5, r1, #4
 8003984:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8003988:	1f0e      	subs	r6, r1, #4
 800398a:	42a5      	cmp	r5, r4
 800398c:	f0c0 8014 	bcc.w	80039b8 <nl_func_sigmoid_array_f32+0x40>
 8003990:	ed95 0a00 	vldr	s0, [r5]
 8003994:	eeb1 0a40 	vneg.f32	s0, s0
 8003998:	f011 f88e 	bl	8014ab8 <expf>
 800399c:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80039a0:	ee70 0a20 	vadd.f32	s1, s0, s1
 80039a4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80039a8:	ee80 0a20 	vdiv.f32	s0, s0, s1
 80039ac:	ed86 0a00 	vstr	s0, [r6]
 80039b0:	1f2d      	subs	r5, r5, #4
 80039b2:	1f36      	subs	r6, r6, #4
 80039b4:	42a5      	cmp	r5, r4
 80039b6:	d2eb      	bcs.n	8003990 <nl_func_sigmoid_array_f32+0x18>
 80039b8:	bd70      	pop	{r4, r5, r6, pc}
	...

080039bc <forward_sigmoid>:
 80039bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039be:	b081      	sub	sp, #4
 80039c0:	6942      	ldr	r2, [r0, #20]
 80039c2:	8811      	ldrh	r1, [r2, #0]
 80039c4:	2900      	cmp	r1, #0
 80039c6:	bf1a      	itte	ne
 80039c8:	6850      	ldrne	r0, [r2, #4]
 80039ca:	1d00      	addne	r0, r0, #4
 80039cc:	2004      	moveq	r0, #4
 80039ce:	f04f 0501 	mov.w	r5, #1
 80039d2:	6800      	ldr	r0, [r0, #0]
 80039d4:	2800      	cmp	r0, #0
 80039d6:	bf14      	ite	ne
 80039d8:	6803      	ldrne	r3, [r0, #0]
 80039da:	2300      	moveq	r3, #0
 80039dc:	2902      	cmp	r1, #2
 80039de:	bfa6      	itte	ge
 80039e0:	6850      	ldrge	r0, [r2, #4]
 80039e2:	3010      	addge	r0, #16
 80039e4:	2004      	movlt	r0, #4
 80039e6:	6800      	ldr	r0, [r0, #0]
 80039e8:	2800      	cmp	r0, #0
 80039ea:	bf19      	ittee	ne
 80039ec:	6800      	ldrne	r0, [r0, #0]
 80039ee:	f100 0418 	addne.w	r4, r0, #24
 80039f2:	2100      	moveq	r1, #0
 80039f4:	f101 0418 	addeq.w	r4, r1, #24
 80039f8:	f103 0108 	add.w	r1, r3, #8
 80039fc:	680a      	ldr	r2, [r1, #0]
 80039fe:	0a12      	lsrs	r2, r2, #8
 8003a00:	d01e      	beq.n	8003a40 <forward_sigmoid+0x84>
 8003a02:	684e      	ldr	r6, [r1, #4]
 8003a04:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003a08:	4610      	mov	r0, r2
 8003a0a:	1f0f      	subs	r7, r1, #4
 8003a0c:	f010 0103 	ands.w	r1, r0, #3
 8003a10:	d006      	beq.n	8003a20 <forward_sigmoid+0x64>
 8003a12:	1e52      	subs	r2, r2, #1
 8003a14:	f857 c904 	ldr.w	ip, [r7], #-4
 8003a18:	1e49      	subs	r1, r1, #1
 8003a1a:	fb0c f505 	mul.w	r5, ip, r5
 8003a1e:	d1f8      	bne.n	8003a12 <forward_sigmoid+0x56>
 8003a20:	0880      	lsrs	r0, r0, #2
 8003a22:	d00d      	beq.n	8003a40 <forward_sigmoid+0x84>
 8003a24:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003a28:	3910      	subs	r1, #16
 8003a2a:	68ca      	ldr	r2, [r1, #12]
 8003a2c:	688e      	ldr	r6, [r1, #8]
 8003a2e:	684f      	ldr	r7, [r1, #4]
 8003a30:	4372      	muls	r2, r6
 8003a32:	f851 6910 	ldr.w	r6, [r1], #-16
 8003a36:	437a      	muls	r2, r7
 8003a38:	4372      	muls	r2, r6
 8003a3a:	4355      	muls	r5, r2
 8003a3c:	1e40      	subs	r0, r0, #1
 8003a3e:	d1f4      	bne.n	8003a2a <forward_sigmoid+0x6e>
 8003a40:	6998      	ldr	r0, [r3, #24]
 8003a42:	6886      	ldr	r6, [r0, #8]
 8003a44:	6821      	ldr	r1, [r4, #0]
 8003a46:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 8003a4a:	1f07      	subs	r7, r0, #4
 8003a4c:	6888      	ldr	r0, [r1, #8]
 8003a4e:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 8003a52:	1f14      	subs	r4, r2, #4
 8003a54:	42b7      	cmp	r7, r6
 8003a56:	d313      	bcc.n	8003a80 <forward_sigmoid+0xc4>
 8003a58:	ed97 0a00 	vldr	s0, [r7]
 8003a5c:	eeb1 0a40 	vneg.f32	s0, s0
 8003a60:	f011 f82a 	bl	8014ab8 <expf>
 8003a64:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003a68:	ee70 0a20 	vadd.f32	s1, s0, s1
 8003a6c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8003a70:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8003a74:	ed84 0a00 	vstr	s0, [r4]
 8003a78:	1f3f      	subs	r7, r7, #4
 8003a7a:	1f24      	subs	r4, r4, #4
 8003a7c:	42b7      	cmp	r7, r6
 8003a7e:	d2eb      	bcs.n	8003a58 <forward_sigmoid+0x9c>
 8003a80:	b001      	add	sp, #4
 8003a82:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003a84 <nl_func_sign_array_f32>:
 8003a84:	6889      	ldr	r1, [r1, #8]
 8003a86:	6880      	ldr	r0, [r0, #8]
 8003a88:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8003a8c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8003a90:	1f1b      	subs	r3, r3, #4
 8003a92:	1f10      	subs	r0, r2, #4
 8003a94:	428b      	cmp	r3, r1
 8003a96:	d314      	bcc.n	8003ac2 <nl_func_sign_array_f32+0x3e>
 8003a98:	f04f 32ff 	mov.w	r2, #4294967295
 8003a9c:	ed93 0a00 	vldr	s0, [r3]
 8003aa0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8003aa4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003aa8:	bfcc      	ite	gt
 8003aaa:	ed9f 0a39 	vldrgt	s0, [pc, #228]	; 8003b90 <.text_49>
 8003aae:	ee00 2a10 	vmovle	s0, r2
 8003ab2:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8003ab6:	ed80 0a00 	vstr	s0, [r0]
 8003aba:	1f1b      	subs	r3, r3, #4
 8003abc:	1f00      	subs	r0, r0, #4
 8003abe:	428b      	cmp	r3, r1
 8003ac0:	d2ec      	bcs.n	8003a9c <nl_func_sign_array_f32+0x18>
 8003ac2:	4770      	bx	lr

08003ac4 <forward_sign>:
 8003ac4:	b4f0      	push	{r4, r5, r6, r7}
 8003ac6:	6942      	ldr	r2, [r0, #20]
 8003ac8:	8811      	ldrh	r1, [r2, #0]
 8003aca:	2900      	cmp	r1, #0
 8003acc:	bf1a      	itte	ne
 8003ace:	6850      	ldrne	r0, [r2, #4]
 8003ad0:	1d00      	addne	r0, r0, #4
 8003ad2:	2004      	moveq	r0, #4
 8003ad4:	f04f 0501 	mov.w	r5, #1
 8003ad8:	6800      	ldr	r0, [r0, #0]
 8003ada:	2800      	cmp	r0, #0
 8003adc:	bf14      	ite	ne
 8003ade:	6803      	ldrne	r3, [r0, #0]
 8003ae0:	2300      	moveq	r3, #0
 8003ae2:	2901      	cmp	r1, #1
 8003ae4:	bfc6      	itte	gt
 8003ae6:	6850      	ldrgt	r0, [r2, #4]
 8003ae8:	3010      	addgt	r0, #16
 8003aea:	2004      	movle	r0, #4
 8003aec:	6800      	ldr	r0, [r0, #0]
 8003aee:	2800      	cmp	r0, #0
 8003af0:	bf19      	ittee	ne
 8003af2:	6800      	ldrne	r0, [r0, #0]
 8003af4:	f100 0418 	addne.w	r4, r0, #24
 8003af8:	2100      	moveq	r1, #0
 8003afa:	f101 0418 	addeq.w	r4, r1, #24
 8003afe:	f103 0108 	add.w	r1, r3, #8
 8003b02:	680a      	ldr	r2, [r1, #0]
 8003b04:	0a12      	lsrs	r2, r2, #8
 8003b06:	d01e      	beq.n	8003b46 <forward_sign+0x82>
 8003b08:	684e      	ldr	r6, [r1, #4]
 8003b0a:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003b0e:	4610      	mov	r0, r2
 8003b10:	1f0f      	subs	r7, r1, #4
 8003b12:	f010 0103 	ands.w	r1, r0, #3
 8003b16:	d006      	beq.n	8003b26 <forward_sign+0x62>
 8003b18:	1e52      	subs	r2, r2, #1
 8003b1a:	f857 c904 	ldr.w	ip, [r7], #-4
 8003b1e:	1e49      	subs	r1, r1, #1
 8003b20:	fb0c f505 	mul.w	r5, ip, r5
 8003b24:	d1f8      	bne.n	8003b18 <forward_sign+0x54>
 8003b26:	0880      	lsrs	r0, r0, #2
 8003b28:	d00d      	beq.n	8003b46 <forward_sign+0x82>
 8003b2a:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003b2e:	3910      	subs	r1, #16
 8003b30:	68ca      	ldr	r2, [r1, #12]
 8003b32:	688e      	ldr	r6, [r1, #8]
 8003b34:	684f      	ldr	r7, [r1, #4]
 8003b36:	4372      	muls	r2, r6
 8003b38:	f851 6910 	ldr.w	r6, [r1], #-16
 8003b3c:	437a      	muls	r2, r7
 8003b3e:	4372      	muls	r2, r6
 8003b40:	4355      	muls	r5, r2
 8003b42:	1e40      	subs	r0, r0, #1
 8003b44:	d1f4      	bne.n	8003b30 <forward_sign+0x6c>
 8003b46:	6998      	ldr	r0, [r3, #24]
 8003b48:	6822      	ldr	r2, [r4, #0]
 8003b4a:	6880      	ldr	r0, [r0, #8]
 8003b4c:	6893      	ldr	r3, [r2, #8]
 8003b4e:	eb00 0185 	add.w	r1, r0, r5, lsl #2
 8003b52:	eb03 0485 	add.w	r4, r3, r5, lsl #2
 8003b56:	1f09      	subs	r1, r1, #4
 8003b58:	1f22      	subs	r2, r4, #4
 8003b5a:	4281      	cmp	r1, r0
 8003b5c:	f0c0 8015 	bcc.w	8003b8a <forward_sign+0xc6>
 8003b60:	f04f 33ff 	mov.w	r3, #4294967295
 8003b64:	ed91 0a00 	vldr	s0, [r1]
 8003b68:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8003b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b70:	bfcc      	ite	gt
 8003b72:	ed9f 0a07 	vldrgt	s0, [pc, #28]	; 8003b90 <.text_49>
 8003b76:	ee00 3a10 	vmovle	s0, r3
 8003b7a:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8003b7e:	ed82 0a00 	vstr	s0, [r2]
 8003b82:	1f09      	subs	r1, r1, #4
 8003b84:	1f12      	subs	r2, r2, #4
 8003b86:	4281      	cmp	r1, r0
 8003b88:	d2ec      	bcs.n	8003b64 <forward_sign+0xa0>
 8003b8a:	bcf0      	pop	{r4, r5, r6, r7}
 8003b8c:	4770      	bx	lr
	...

08003b90 <.text_49>:
 8003b90:	00000001 	.word	0x00000001

08003b94 <nl_func_sqrt_array_f32>:
 8003b94:	b570      	push	{r4, r5, r6, lr}
 8003b96:	460c      	mov	r4, r1
 8003b98:	6880      	ldr	r0, [r0, #8]
 8003b9a:	68a1      	ldr	r1, [r4, #8]
 8003b9c:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8003ba0:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8003ba4:	1f1d      	subs	r5, r3, #4
 8003ba6:	1f16      	subs	r6, r2, #4
 8003ba8:	428d      	cmp	r5, r1
 8003baa:	d30a      	bcc.n	8003bc2 <nl_func_sqrt_array_f32+0x2e>
 8003bac:	ed95 0a00 	vldr	s0, [r5]
 8003bb0:	f002 faa8 	bl	8006104 <ai_math_sqrt>
 8003bb4:	ed86 0a00 	vstr	s0, [r6]
 8003bb8:	1f2d      	subs	r5, r5, #4
 8003bba:	68a0      	ldr	r0, [r4, #8]
 8003bbc:	1f36      	subs	r6, r6, #4
 8003bbe:	4285      	cmp	r5, r0
 8003bc0:	d2f4      	bcs.n	8003bac <nl_func_sqrt_array_f32+0x18>
 8003bc2:	bd70      	pop	{r4, r5, r6, pc}

08003bc4 <forward_sqrt>:
 8003bc4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bc6:	b081      	sub	sp, #4
 8003bc8:	6942      	ldr	r2, [r0, #20]
 8003bca:	8811      	ldrh	r1, [r2, #0]
 8003bcc:	2900      	cmp	r1, #0
 8003bce:	bf1a      	itte	ne
 8003bd0:	6850      	ldrne	r0, [r2, #4]
 8003bd2:	1d00      	addne	r0, r0, #4
 8003bd4:	2004      	moveq	r0, #4
 8003bd6:	f04f 0501 	mov.w	r5, #1
 8003bda:	6800      	ldr	r0, [r0, #0]
 8003bdc:	2800      	cmp	r0, #0
 8003bde:	bf14      	ite	ne
 8003be0:	6803      	ldrne	r3, [r0, #0]
 8003be2:	2300      	moveq	r3, #0
 8003be4:	2902      	cmp	r1, #2
 8003be6:	bfa6      	itte	ge
 8003be8:	6850      	ldrge	r0, [r2, #4]
 8003bea:	3010      	addge	r0, #16
 8003bec:	2004      	movlt	r0, #4
 8003bee:	6800      	ldr	r0, [r0, #0]
 8003bf0:	2800      	cmp	r0, #0
 8003bf2:	bf19      	ittee	ne
 8003bf4:	6800      	ldrne	r0, [r0, #0]
 8003bf6:	f100 0418 	addne.w	r4, r0, #24
 8003bfa:	2100      	moveq	r1, #0
 8003bfc:	f101 0418 	addeq.w	r4, r1, #24
 8003c00:	f103 0108 	add.w	r1, r3, #8
 8003c04:	680a      	ldr	r2, [r1, #0]
 8003c06:	0a12      	lsrs	r2, r2, #8
 8003c08:	d01e      	beq.n	8003c48 <forward_sqrt+0x84>
 8003c0a:	684e      	ldr	r6, [r1, #4]
 8003c0c:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003c10:	4610      	mov	r0, r2
 8003c12:	1f0f      	subs	r7, r1, #4
 8003c14:	f010 0103 	ands.w	r1, r0, #3
 8003c18:	d006      	beq.n	8003c28 <forward_sqrt+0x64>
 8003c1a:	1e52      	subs	r2, r2, #1
 8003c1c:	f857 c904 	ldr.w	ip, [r7], #-4
 8003c20:	1e49      	subs	r1, r1, #1
 8003c22:	fb0c f505 	mul.w	r5, ip, r5
 8003c26:	d1f8      	bne.n	8003c1a <forward_sqrt+0x56>
 8003c28:	0880      	lsrs	r0, r0, #2
 8003c2a:	d00d      	beq.n	8003c48 <forward_sqrt+0x84>
 8003c2c:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003c30:	3910      	subs	r1, #16
 8003c32:	68ca      	ldr	r2, [r1, #12]
 8003c34:	688e      	ldr	r6, [r1, #8]
 8003c36:	684f      	ldr	r7, [r1, #4]
 8003c38:	4372      	muls	r2, r6
 8003c3a:	f851 6910 	ldr.w	r6, [r1], #-16
 8003c3e:	437a      	muls	r2, r7
 8003c40:	4372      	muls	r2, r6
 8003c42:	4355      	muls	r5, r2
 8003c44:	1e40      	subs	r0, r0, #1
 8003c46:	d1f4      	bne.n	8003c32 <forward_sqrt+0x6e>
 8003c48:	699e      	ldr	r6, [r3, #24]
 8003c4a:	68b0      	ldr	r0, [r6, #8]
 8003c4c:	6822      	ldr	r2, [r4, #0]
 8003c4e:	eb00 0185 	add.w	r1, r0, r5, lsl #2
 8003c52:	1f0f      	subs	r7, r1, #4
 8003c54:	6891      	ldr	r1, [r2, #8]
 8003c56:	eb01 0385 	add.w	r3, r1, r5, lsl #2
 8003c5a:	1f1c      	subs	r4, r3, #4
 8003c5c:	4287      	cmp	r7, r0
 8003c5e:	d30a      	bcc.n	8003c76 <forward_sqrt+0xb2>
 8003c60:	ed97 0a00 	vldr	s0, [r7]
 8003c64:	f002 fa4e 	bl	8006104 <ai_math_sqrt>
 8003c68:	ed84 0a00 	vstr	s0, [r4]
 8003c6c:	1f3f      	subs	r7, r7, #4
 8003c6e:	68b0      	ldr	r0, [r6, #8]
 8003c70:	1f24      	subs	r4, r4, #4
 8003c72:	4287      	cmp	r7, r0
 8003c74:	d2f4      	bcs.n	8003c60 <forward_sqrt+0x9c>
 8003c76:	b001      	add	sp, #4
 8003c78:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08003c7c <nl_func_soft_plus_array_f32>:
 8003c7c:	b570      	push	{r4, r5, r6, lr}
 8003c7e:	688c      	ldr	r4, [r1, #8]
 8003c80:	6880      	ldr	r0, [r0, #8]
 8003c82:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 8003c86:	1f0d      	subs	r5, r1, #4
 8003c88:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8003c8c:	1f0e      	subs	r6, r1, #4
 8003c8e:	42a5      	cmp	r5, r4
 8003c90:	f0c0 8010 	bcc.w	8003cb4 <nl_func_soft_plus_array_f32+0x38>
 8003c94:	ed95 0a00 	vldr	s0, [r5]
 8003c98:	f010 ff0e 	bl	8014ab8 <expf>
 8003c9c:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003ca0:	ee30 0a20 	vadd.f32	s0, s0, s1
 8003ca4:	f010 ff5e 	bl	8014b64 <logf>
 8003ca8:	ed86 0a00 	vstr	s0, [r6]
 8003cac:	1f2d      	subs	r5, r5, #4
 8003cae:	1f36      	subs	r6, r6, #4
 8003cb0:	42a5      	cmp	r5, r4
 8003cb2:	d2ef      	bcs.n	8003c94 <nl_func_soft_plus_array_f32+0x18>
 8003cb4:	bd70      	pop	{r4, r5, r6, pc}
	...

08003cb8 <forward_soft_plus>:
 8003cb8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003cba:	b081      	sub	sp, #4
 8003cbc:	6942      	ldr	r2, [r0, #20]
 8003cbe:	8811      	ldrh	r1, [r2, #0]
 8003cc0:	2900      	cmp	r1, #0
 8003cc2:	bf1a      	itte	ne
 8003cc4:	6850      	ldrne	r0, [r2, #4]
 8003cc6:	1d00      	addne	r0, r0, #4
 8003cc8:	2004      	moveq	r0, #4
 8003cca:	f04f 0501 	mov.w	r5, #1
 8003cce:	6800      	ldr	r0, [r0, #0]
 8003cd0:	2800      	cmp	r0, #0
 8003cd2:	bf14      	ite	ne
 8003cd4:	6803      	ldrne	r3, [r0, #0]
 8003cd6:	2300      	moveq	r3, #0
 8003cd8:	2902      	cmp	r1, #2
 8003cda:	bfa6      	itte	ge
 8003cdc:	6850      	ldrge	r0, [r2, #4]
 8003cde:	3010      	addge	r0, #16
 8003ce0:	2004      	movlt	r0, #4
 8003ce2:	6800      	ldr	r0, [r0, #0]
 8003ce4:	2800      	cmp	r0, #0
 8003ce6:	bf19      	ittee	ne
 8003ce8:	6800      	ldrne	r0, [r0, #0]
 8003cea:	f100 0418 	addne.w	r4, r0, #24
 8003cee:	2100      	moveq	r1, #0
 8003cf0:	f101 0418 	addeq.w	r4, r1, #24
 8003cf4:	f103 0108 	add.w	r1, r3, #8
 8003cf8:	680a      	ldr	r2, [r1, #0]
 8003cfa:	0a12      	lsrs	r2, r2, #8
 8003cfc:	d01e      	beq.n	8003d3c <forward_soft_plus+0x84>
 8003cfe:	684e      	ldr	r6, [r1, #4]
 8003d00:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003d04:	4610      	mov	r0, r2
 8003d06:	1f0f      	subs	r7, r1, #4
 8003d08:	f010 0103 	ands.w	r1, r0, #3
 8003d0c:	d006      	beq.n	8003d1c <forward_soft_plus+0x64>
 8003d0e:	1e52      	subs	r2, r2, #1
 8003d10:	f857 c904 	ldr.w	ip, [r7], #-4
 8003d14:	1e49      	subs	r1, r1, #1
 8003d16:	fb0c f505 	mul.w	r5, ip, r5
 8003d1a:	d1f8      	bne.n	8003d0e <forward_soft_plus+0x56>
 8003d1c:	0880      	lsrs	r0, r0, #2
 8003d1e:	d00d      	beq.n	8003d3c <forward_soft_plus+0x84>
 8003d20:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003d24:	3910      	subs	r1, #16
 8003d26:	68ca      	ldr	r2, [r1, #12]
 8003d28:	688e      	ldr	r6, [r1, #8]
 8003d2a:	684f      	ldr	r7, [r1, #4]
 8003d2c:	4372      	muls	r2, r6
 8003d2e:	f851 6910 	ldr.w	r6, [r1], #-16
 8003d32:	437a      	muls	r2, r7
 8003d34:	4372      	muls	r2, r6
 8003d36:	4355      	muls	r5, r2
 8003d38:	1e40      	subs	r0, r0, #1
 8003d3a:	d1f4      	bne.n	8003d26 <forward_soft_plus+0x6e>
 8003d3c:	6998      	ldr	r0, [r3, #24]
 8003d3e:	6886      	ldr	r6, [r0, #8]
 8003d40:	6821      	ldr	r1, [r4, #0]
 8003d42:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 8003d46:	1f07      	subs	r7, r0, #4
 8003d48:	6888      	ldr	r0, [r1, #8]
 8003d4a:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 8003d4e:	1f14      	subs	r4, r2, #4
 8003d50:	42b7      	cmp	r7, r6
 8003d52:	d30f      	bcc.n	8003d74 <forward_soft_plus+0xbc>
 8003d54:	ed97 0a00 	vldr	s0, [r7]
 8003d58:	f010 feae 	bl	8014ab8 <expf>
 8003d5c:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003d60:	ee30 0a20 	vadd.f32	s0, s0, s1
 8003d64:	f010 fefe 	bl	8014b64 <logf>
 8003d68:	ed84 0a00 	vstr	s0, [r4]
 8003d6c:	1f3f      	subs	r7, r7, #4
 8003d6e:	1f24      	subs	r4, r4, #4
 8003d70:	42b7      	cmp	r7, r6
 8003d72:	d2ef      	bcs.n	8003d54 <forward_soft_plus+0x9c>
 8003d74:	b001      	add	sp, #4
 8003d76:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003d78 <nl_func_soft_sign_array_f32>:
 8003d78:	6889      	ldr	r1, [r1, #8]
 8003d7a:	6880      	ldr	r0, [r0, #8]
 8003d7c:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8003d80:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8003d84:	1f1b      	subs	r3, r3, #4
 8003d86:	1f10      	subs	r0, r2, #4
 8003d88:	428b      	cmp	r3, r1
 8003d8a:	d30f      	bcc.n	8003dac <nl_func_soft_sign_array_f32+0x34>
 8003d8c:	ed93 0a00 	vldr	s0, [r3]
 8003d90:	eef0 0ac0 	vabs.f32	s1, s0
 8003d94:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8003d98:	ee70 0a81 	vadd.f32	s1, s1, s2
 8003d9c:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8003da0:	ed80 0a00 	vstr	s0, [r0]
 8003da4:	1f1b      	subs	r3, r3, #4
 8003da6:	1f00      	subs	r0, r0, #4
 8003da8:	428b      	cmp	r3, r1
 8003daa:	d2ef      	bcs.n	8003d8c <nl_func_soft_sign_array_f32+0x14>
 8003dac:	4770      	bx	lr
	...

08003db0 <forward_soft_sign>:
 8003db0:	b4f0      	push	{r4, r5, r6, r7}
 8003db2:	6942      	ldr	r2, [r0, #20]
 8003db4:	8811      	ldrh	r1, [r2, #0]
 8003db6:	2900      	cmp	r1, #0
 8003db8:	bf1a      	itte	ne
 8003dba:	6850      	ldrne	r0, [r2, #4]
 8003dbc:	1d00      	addne	r0, r0, #4
 8003dbe:	2004      	moveq	r0, #4
 8003dc0:	f04f 0501 	mov.w	r5, #1
 8003dc4:	6800      	ldr	r0, [r0, #0]
 8003dc6:	2800      	cmp	r0, #0
 8003dc8:	bf14      	ite	ne
 8003dca:	6803      	ldrne	r3, [r0, #0]
 8003dcc:	2300      	moveq	r3, #0
 8003dce:	2902      	cmp	r1, #2
 8003dd0:	bfa6      	itte	ge
 8003dd2:	6850      	ldrge	r0, [r2, #4]
 8003dd4:	3010      	addge	r0, #16
 8003dd6:	2004      	movlt	r0, #4
 8003dd8:	6800      	ldr	r0, [r0, #0]
 8003dda:	2800      	cmp	r0, #0
 8003ddc:	bf19      	ittee	ne
 8003dde:	6800      	ldrne	r0, [r0, #0]
 8003de0:	f100 0418 	addne.w	r4, r0, #24
 8003de4:	2100      	moveq	r1, #0
 8003de6:	f101 0418 	addeq.w	r4, r1, #24
 8003dea:	f103 0108 	add.w	r1, r3, #8
 8003dee:	680a      	ldr	r2, [r1, #0]
 8003df0:	0a12      	lsrs	r2, r2, #8
 8003df2:	d01e      	beq.n	8003e32 <forward_soft_sign+0x82>
 8003df4:	684e      	ldr	r6, [r1, #4]
 8003df6:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003dfa:	4610      	mov	r0, r2
 8003dfc:	1f0f      	subs	r7, r1, #4
 8003dfe:	f010 0103 	ands.w	r1, r0, #3
 8003e02:	d006      	beq.n	8003e12 <forward_soft_sign+0x62>
 8003e04:	1e52      	subs	r2, r2, #1
 8003e06:	f857 c904 	ldr.w	ip, [r7], #-4
 8003e0a:	1e49      	subs	r1, r1, #1
 8003e0c:	fb0c f505 	mul.w	r5, ip, r5
 8003e10:	d1f8      	bne.n	8003e04 <forward_soft_sign+0x54>
 8003e12:	0880      	lsrs	r0, r0, #2
 8003e14:	d00d      	beq.n	8003e32 <forward_soft_sign+0x82>
 8003e16:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003e1a:	3910      	subs	r1, #16
 8003e1c:	68ca      	ldr	r2, [r1, #12]
 8003e1e:	688e      	ldr	r6, [r1, #8]
 8003e20:	684f      	ldr	r7, [r1, #4]
 8003e22:	4372      	muls	r2, r6
 8003e24:	f851 6910 	ldr.w	r6, [r1], #-16
 8003e28:	437a      	muls	r2, r7
 8003e2a:	4372      	muls	r2, r6
 8003e2c:	4355      	muls	r5, r2
 8003e2e:	1e40      	subs	r0, r0, #1
 8003e30:	d1f4      	bne.n	8003e1c <forward_soft_sign+0x6c>
 8003e32:	6998      	ldr	r0, [r3, #24]
 8003e34:	6822      	ldr	r2, [r4, #0]
 8003e36:	6880      	ldr	r0, [r0, #8]
 8003e38:	6893      	ldr	r3, [r2, #8]
 8003e3a:	eb00 0185 	add.w	r1, r0, r5, lsl #2
 8003e3e:	eb03 0485 	add.w	r4, r3, r5, lsl #2
 8003e42:	1f09      	subs	r1, r1, #4
 8003e44:	1f22      	subs	r2, r4, #4
 8003e46:	4281      	cmp	r1, r0
 8003e48:	f0c0 8010 	bcc.w	8003e6c <forward_soft_sign+0xbc>
 8003e4c:	ed91 0a00 	vldr	s0, [r1]
 8003e50:	eef0 0ac0 	vabs.f32	s1, s0
 8003e54:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8003e58:	ee70 0a81 	vadd.f32	s1, s1, s2
 8003e5c:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8003e60:	ed82 0a00 	vstr	s0, [r2]
 8003e64:	1f09      	subs	r1, r1, #4
 8003e66:	1f12      	subs	r2, r2, #4
 8003e68:	4281      	cmp	r1, r0
 8003e6a:	d2ef      	bcs.n	8003e4c <forward_soft_sign+0x9c>
 8003e6c:	bcf0      	pop	{r4, r5, r6, r7}
 8003e6e:	4770      	bx	lr

08003e70 <nl_func_tanh_array_f32>:
 8003e70:	b570      	push	{r4, r5, r6, lr}
 8003e72:	688c      	ldr	r4, [r1, #8]
 8003e74:	6880      	ldr	r0, [r0, #8]
 8003e76:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 8003e7a:	1f0d      	subs	r5, r1, #4
 8003e7c:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8003e80:	1f0e      	subs	r6, r1, #4
 8003e82:	42a5      	cmp	r5, r4
 8003e84:	f0c0 800a 	bcc.w	8003e9c <nl_func_tanh_array_f32+0x2c>
 8003e88:	ed95 0a00 	vldr	s0, [r5]
 8003e8c:	f010 fcf2 	bl	8014874 <tanhf>
 8003e90:	ed86 0a00 	vstr	s0, [r6]
 8003e94:	1f2d      	subs	r5, r5, #4
 8003e96:	1f36      	subs	r6, r6, #4
 8003e98:	42a5      	cmp	r5, r4
 8003e9a:	d2f5      	bcs.n	8003e88 <nl_func_tanh_array_f32+0x18>
 8003e9c:	bd70      	pop	{r4, r5, r6, pc}
	...

08003ea0 <forward_tanh>:
 8003ea0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003ea2:	b081      	sub	sp, #4
 8003ea4:	6942      	ldr	r2, [r0, #20]
 8003ea6:	8811      	ldrh	r1, [r2, #0]
 8003ea8:	2900      	cmp	r1, #0
 8003eaa:	bf1a      	itte	ne
 8003eac:	6850      	ldrne	r0, [r2, #4]
 8003eae:	1d00      	addne	r0, r0, #4
 8003eb0:	2004      	moveq	r0, #4
 8003eb2:	f04f 0501 	mov.w	r5, #1
 8003eb6:	6800      	ldr	r0, [r0, #0]
 8003eb8:	2800      	cmp	r0, #0
 8003eba:	bf14      	ite	ne
 8003ebc:	6803      	ldrne	r3, [r0, #0]
 8003ebe:	2300      	moveq	r3, #0
 8003ec0:	2902      	cmp	r1, #2
 8003ec2:	bfa6      	itte	ge
 8003ec4:	6850      	ldrge	r0, [r2, #4]
 8003ec6:	3010      	addge	r0, #16
 8003ec8:	2004      	movlt	r0, #4
 8003eca:	6800      	ldr	r0, [r0, #0]
 8003ecc:	2800      	cmp	r0, #0
 8003ece:	bf19      	ittee	ne
 8003ed0:	6800      	ldrne	r0, [r0, #0]
 8003ed2:	f100 0418 	addne.w	r4, r0, #24
 8003ed6:	2100      	moveq	r1, #0
 8003ed8:	f101 0418 	addeq.w	r4, r1, #24
 8003edc:	f103 0108 	add.w	r1, r3, #8
 8003ee0:	680a      	ldr	r2, [r1, #0]
 8003ee2:	0a12      	lsrs	r2, r2, #8
 8003ee4:	d01e      	beq.n	8003f24 <forward_tanh+0x84>
 8003ee6:	684e      	ldr	r6, [r1, #4]
 8003ee8:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003eec:	4610      	mov	r0, r2
 8003eee:	1f0f      	subs	r7, r1, #4
 8003ef0:	f010 0103 	ands.w	r1, r0, #3
 8003ef4:	d006      	beq.n	8003f04 <forward_tanh+0x64>
 8003ef6:	1e52      	subs	r2, r2, #1
 8003ef8:	f857 c904 	ldr.w	ip, [r7], #-4
 8003efc:	1e49      	subs	r1, r1, #1
 8003efe:	fb0c f505 	mul.w	r5, ip, r5
 8003f02:	d1f8      	bne.n	8003ef6 <forward_tanh+0x56>
 8003f04:	0880      	lsrs	r0, r0, #2
 8003f06:	d00d      	beq.n	8003f24 <forward_tanh+0x84>
 8003f08:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 8003f0c:	3910      	subs	r1, #16
 8003f0e:	68ca      	ldr	r2, [r1, #12]
 8003f10:	688e      	ldr	r6, [r1, #8]
 8003f12:	684f      	ldr	r7, [r1, #4]
 8003f14:	4372      	muls	r2, r6
 8003f16:	f851 6910 	ldr.w	r6, [r1], #-16
 8003f1a:	437a      	muls	r2, r7
 8003f1c:	4372      	muls	r2, r6
 8003f1e:	4355      	muls	r5, r2
 8003f20:	1e40      	subs	r0, r0, #1
 8003f22:	d1f4      	bne.n	8003f0e <forward_tanh+0x6e>
 8003f24:	6998      	ldr	r0, [r3, #24]
 8003f26:	6886      	ldr	r6, [r0, #8]
 8003f28:	6821      	ldr	r1, [r4, #0]
 8003f2a:	eb06 0085 	add.w	r0, r6, r5, lsl #2
 8003f2e:	1f07      	subs	r7, r0, #4
 8003f30:	6888      	ldr	r0, [r1, #8]
 8003f32:	eb00 0285 	add.w	r2, r0, r5, lsl #2
 8003f36:	1f14      	subs	r4, r2, #4
 8003f38:	42b7      	cmp	r7, r6
 8003f3a:	d309      	bcc.n	8003f50 <forward_tanh+0xb0>
 8003f3c:	ed97 0a00 	vldr	s0, [r7]
 8003f40:	f010 fc98 	bl	8014874 <tanhf>
 8003f44:	ed84 0a00 	vstr	s0, [r4]
 8003f48:	1f3f      	subs	r7, r7, #4
 8003f4a:	1f24      	subs	r4, r4, #4
 8003f4c:	42b7      	cmp	r7, r6
 8003f4e:	d2f5      	bcs.n	8003f3c <forward_tanh+0x9c>
 8003f50:	b001      	add	sp, #4
 8003f52:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003f54 <nl_func_relu_array_f32>:
 8003f54:	6889      	ldr	r1, [r1, #8]
 8003f56:	6880      	ldr	r0, [r0, #8]
 8003f58:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8003f5c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8003f60:	1f1b      	subs	r3, r3, #4
 8003f62:	1f10      	subs	r0, r2, #4
 8003f64:	428b      	cmp	r3, r1
 8003f66:	d30e      	bcc.n	8003f86 <nl_func_relu_array_f32+0x32>
 8003f68:	ed93 0a00 	vldr	s0, [r3]
 8003f6c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8003f70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003f74:	bf48      	it	mi
 8003f76:	ed9f 0a7b 	vldrmi	s0, [pc, #492]	; 8004164 <.text_62>
 8003f7a:	ed80 0a00 	vstr	s0, [r0]
 8003f7e:	1f1b      	subs	r3, r3, #4
 8003f80:	1f00      	subs	r0, r0, #4
 8003f82:	428b      	cmp	r3, r1
 8003f84:	d2f0      	bcs.n	8003f68 <nl_func_relu_array_f32+0x14>
 8003f86:	4770      	bx	lr

08003f88 <nl_func_sm_channel_f32>:
 8003f88:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003f8c:	ed2d 8b02 	vpush	{d8}
 8003f90:	688f      	ldr	r7, [r1, #8]
 8003f92:	6886      	ldr	r6, [r0, #8]
 8003f94:	ed97 8a00 	vldr	s16, [r7]
 8003f98:	4614      	mov	r4, r2
 8003f9a:	2c02      	cmp	r4, #2
 8003f9c:	eddf 8a71 	vldr	s17, [pc, #452]	; 8004164 <.text_62>
 8003fa0:	d33d      	bcc.n	800401e <nl_func_sm_channel_f32+0x96>
 8003fa2:	1e61      	subs	r1, r4, #1
 8003fa4:	1d3a      	adds	r2, r7, #4
 8003fa6:	f011 0003 	ands.w	r0, r1, #3
 8003faa:	d00c      	beq.n	8003fc6 <nl_func_sm_channel_f32+0x3e>
 8003fac:	ed92 0a00 	vldr	s0, [r2]
 8003fb0:	eeb4 0a48 	vcmp.f32	s0, s16
 8003fb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fb8:	bf58      	it	pl
 8003fba:	eeb0 8a40 	vmovpl.f32	s16, s0
 8003fbe:	1e40      	subs	r0, r0, #1
 8003fc0:	f102 0204 	add.w	r2, r2, #4
 8003fc4:	d1f2      	bne.n	8003fac <nl_func_sm_channel_f32+0x24>
 8003fc6:	0889      	lsrs	r1, r1, #2
 8003fc8:	f000 802b 	beq.w	8004022 <nl_func_sm_channel_f32+0x9a>
 8003fcc:	ed92 0a00 	vldr	s0, [r2]
 8003fd0:	eeb4 0a48 	vcmp.f32	s0, s16
 8003fd4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fd8:	bf58      	it	pl
 8003fda:	eeb0 8a40 	vmovpl.f32	s16, s0
 8003fde:	ed92 0a01 	vldr	s0, [r2, #4]
 8003fe2:	eeb4 0a48 	vcmp.f32	s0, s16
 8003fe6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003fea:	bf58      	it	pl
 8003fec:	eeb0 8a40 	vmovpl.f32	s16, s0
 8003ff0:	ed92 0a02 	vldr	s0, [r2, #8]
 8003ff4:	eeb4 0a48 	vcmp.f32	s0, s16
 8003ff8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003ffc:	bf58      	it	pl
 8003ffe:	eeb0 8a40 	vmovpl.f32	s16, s0
 8004002:	ed92 0a03 	vldr	s0, [r2, #12]
 8004006:	eeb4 0a48 	vcmp.f32	s0, s16
 800400a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800400e:	bf58      	it	pl
 8004010:	eeb0 8a40 	vmovpl.f32	s16, s0
 8004014:	1e49      	subs	r1, r1, #1
 8004016:	f102 0210 	add.w	r2, r2, #16
 800401a:	d1d7      	bne.n	8003fcc <nl_func_sm_channel_f32+0x44>
 800401c:	e001      	b.n	8004022 <nl_func_sm_channel_f32+0x9a>
 800401e:	2c00      	cmp	r4, #0
 8004020:	d040      	beq.n	80040a4 <nl_func_sm_channel_f32+0x11c>
 8004022:	46b0      	mov	r8, r6
 8004024:	ea4f 0504 	mov.w	r5, r4
 8004028:	ed97 0a00 	vldr	s0, [r7]
 800402c:	ee30 0a48 	vsub.f32	s0, s0, s16
 8004030:	f010 fd42 	bl	8014ab8 <expf>
 8004034:	1d3f      	adds	r7, r7, #4
 8004036:	ed88 0a00 	vstr	s0, [r8]
 800403a:	1e6d      	subs	r5, r5, #1
 800403c:	ee78 8a80 	vadd.f32	s17, s17, s0
 8004040:	f108 0804 	add.w	r8, r8, #4
 8004044:	d1f0      	bne.n	8004028 <nl_func_sm_channel_f32+0xa0>
 8004046:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800404a:	f014 0003 	ands.w	r0, r4, #3
 800404e:	ee80 0a28 	vdiv.f32	s0, s0, s17
 8004052:	d009      	beq.n	8004068 <nl_func_sm_channel_f32+0xe0>
 8004054:	edd6 0a00 	vldr	s1, [r6]
 8004058:	ee60 0a80 	vmul.f32	s1, s1, s0
 800405c:	edc6 0a00 	vstr	s1, [r6]
 8004060:	1e40      	subs	r0, r0, #1
 8004062:	f106 0604 	add.w	r6, r6, #4
 8004066:	d1f5      	bne.n	8004054 <nl_func_sm_channel_f32+0xcc>
 8004068:	08a4      	lsrs	r4, r4, #2
 800406a:	d01b      	beq.n	80040a4 <nl_func_sm_channel_f32+0x11c>
 800406c:	edd6 0a00 	vldr	s1, [r6]
 8004070:	ee60 0a80 	vmul.f32	s1, s1, s0
 8004074:	edc6 0a00 	vstr	s1, [r6]
 8004078:	1e64      	subs	r4, r4, #1
 800407a:	ed96 1a01 	vldr	s2, [r6, #4]
 800407e:	edd6 0a02 	vldr	s1, [r6, #8]
 8004082:	ee21 1a00 	vmul.f32	s2, s2, s0
 8004086:	ed86 1a01 	vstr	s2, [r6, #4]
 800408a:	ee60 0a80 	vmul.f32	s1, s1, s0
 800408e:	ed96 1a03 	vldr	s2, [r6, #12]
 8004092:	edc6 0a02 	vstr	s1, [r6, #8]
 8004096:	ee21 1a00 	vmul.f32	s2, s2, s0
 800409a:	ed86 1a03 	vstr	s2, [r6, #12]
 800409e:	f106 0610 	add.w	r6, r6, #16
 80040a2:	d1e3      	bne.n	800406c <nl_func_sm_channel_f32+0xe4>
 80040a4:	ecbd 8b02 	vpop	{d8}
 80040a8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080040ac <nl_func_sm_array_f32>:
 80040ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80040b0:	460d      	mov	r5, r1
 80040b2:	4604      	mov	r4, r0
 80040b4:	9f08      	ldr	r7, [sp, #32]
 80040b6:	68a8      	ldr	r0, [r5, #8]
 80040b8:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80040ba:	00bf      	lsls	r7, r7, #2
 80040bc:	427f      	negs	r7, r7
 80040be:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 80040c2:	68a0      	ldr	r0, [r4, #8]
 80040c4:	eb01 0a07 	add.w	sl, r1, r7
 80040c8:	00b6      	lsls	r6, r6, #2
 80040ca:	4276      	negs	r6, r6
 80040cc:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 80040d0:	68ea      	ldr	r2, [r5, #12]
 80040d2:	4592      	cmp	sl, r2
 80040d4:	eb01 0906 	add.w	r9, r1, r6
 80040d8:	d30f      	bcc.n	80040fa <nl_func_sm_array_f32+0x4e>
 80040da:	4698      	mov	r8, r3
 80040dc:	f8c5 a008 	str.w	sl, [r5, #8]
 80040e0:	f8c4 9008 	str.w	r9, [r4, #8]
 80040e4:	2300      	movs	r3, #0
 80040e6:	4642      	mov	r2, r8
 80040e8:	4629      	mov	r1, r5
 80040ea:	4620      	mov	r0, r4
 80040ec:	f7ff ff4c 	bl	8003f88 <nl_func_sm_channel_f32>
 80040f0:	68e8      	ldr	r0, [r5, #12]
 80040f2:	44ba      	add	sl, r7
 80040f4:	4582      	cmp	sl, r0
 80040f6:	44b1      	add	r9, r6
 80040f8:	d2f0      	bcs.n	80040dc <nl_func_sm_array_f32+0x30>
 80040fa:	68e9      	ldr	r1, [r5, #12]
 80040fc:	60a9      	str	r1, [r5, #8]
 80040fe:	68e0      	ldr	r0, [r4, #12]
 8004100:	60a0      	str	r0, [r4, #8]
 8004102:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	...

08004108 <nl_func_hard_sigmoid_array_f32>:
 8004108:	6889      	ldr	r1, [r1, #8]
 800410a:	6880      	ldr	r0, [r0, #8]
 800410c:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8004110:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8004114:	1f1b      	subs	r3, r3, #4
 8004116:	1f10      	subs	r0, r2, #4
 8004118:	428b      	cmp	r3, r1
 800411a:	d321      	bcc.n	8004160 <nl_func_hard_sigmoid_array_f32+0x58>
 800411c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8004120:	eddf 0ab8 	vldr	s1, [pc, #736]	; 8004404 <.text_68>
 8004124:	edd3 1a00 	vldr	s3, [r3]
 8004128:	ed9f 2ab7 	vldr	s4, [pc, #732]	; 8004408 <.text_69>
 800412c:	eeb6 1a00 	vmov.f32	s2, #96	; 0x3f000000  0.5
 8004130:	ee01 1a82 	vmla.f32	s2, s3, s4
 8004134:	eeb4 1a60 	vcmp.f32	s2, s1
 8004138:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800413c:	da08      	bge.n	8004150 <nl_func_hard_sigmoid_array_f32+0x48>
 800413e:	eeb5 1a40 	vcmp.f32	s2, #0.0
 8004142:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004146:	d505      	bpl.n	8004154 <nl_func_hard_sigmoid_array_f32+0x4c>
 8004148:	ed9f 1a06 	vldr	s2, [pc, #24]	; 8004164 <.text_62>
 800414c:	e002      	b.n	8004154 <nl_func_hard_sigmoid_array_f32+0x4c>
 800414e:	bf00      	nop
 8004150:	eeb0 1a40 	vmov.f32	s2, s0
 8004154:	ed80 1a00 	vstr	s2, [r0]
 8004158:	1f1b      	subs	r3, r3, #4
 800415a:	1f00      	subs	r0, r0, #4
 800415c:	428b      	cmp	r3, r1
 800415e:	d2e1      	bcs.n	8004124 <nl_func_hard_sigmoid_array_f32+0x1c>
 8004160:	4770      	bx	lr
	...

08004164 <.text_62>:
 8004164:	00000000 	.word	0x00000000

08004168 <nl_func_clip_array_f32>:
 8004168:	6889      	ldr	r1, [r1, #8]
 800416a:	6880      	ldr	r0, [r0, #8]
 800416c:	ed93 0a00 	vldr	s0, [r3]
 8004170:	edd3 0a01 	vldr	s1, [r3, #4]
 8004174:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 8004178:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 800417c:	1f1b      	subs	r3, r3, #4
 800417e:	1f10      	subs	r0, r2, #4
 8004180:	428b      	cmp	r3, r1
 8004182:	d315      	bcc.n	80041b0 <nl_func_clip_array_f32+0x48>
 8004184:	ed93 1a00 	vldr	s2, [r3]
 8004188:	eeb4 0a41 	vcmp.f32	s0, s2
 800418c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004190:	bf58      	it	pl
 8004192:	eeb0 1a40 	vmovpl.f32	s2, s0
 8004196:	eeb4 1a60 	vcmp.f32	s2, s1
 800419a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800419e:	bf58      	it	pl
 80041a0:	eeb0 1a60 	vmovpl.f32	s2, s1
 80041a4:	ed80 1a00 	vstr	s2, [r0]
 80041a8:	1f1b      	subs	r3, r3, #4
 80041aa:	1f00      	subs	r0, r0, #4
 80041ac:	428b      	cmp	r3, r1
 80041ae:	d2e9      	bcs.n	8004184 <nl_func_clip_array_f32+0x1c>
 80041b0:	4770      	bx	lr
	...

080041b4 <nl_func_hardmax_array_f32>:
 80041b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80041b8:	6852      	ldr	r2, [r2, #4]
 80041ba:	6855      	ldr	r5, [r2, #4]
 80041bc:	68d4      	ldr	r4, [r2, #12]
 80041be:	688e      	ldr	r6, [r1, #8]
 80041c0:	f8d0 8008 	ldr.w	r8, [r0, #8]
 80041c4:	436c      	muls	r4, r5
 80041c6:	00a1      	lsls	r1, r4, #2
 80041c8:	4640      	mov	r0, r8
 80041ca:	f00c fead 	bl	8010f28 <__aeabi_memclr>
 80041ce:	2200      	movs	r2, #0
 80041d0:	2c00      	cmp	r4, #0
 80041d2:	4633      	mov	r3, r6
 80041d4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80041d8:	f000 805b 	beq.w	8004292 <nl_func_hardmax_array_f32+0xde>
 80041dc:	f102 0c01 	add.w	ip, r2, #1
 80041e0:	eb05 0e02 	add.w	lr, r5, r2
 80041e4:	45f4      	cmp	ip, lr
 80041e6:	edd3 0a00 	vldr	s1, [r3]
 80041ea:	d249      	bcs.n	8004280 <nl_func_hardmax_array_f32+0xcc>
 80041ec:	1e69      	subs	r1, r5, #1
 80041ee:	f011 0003 	ands.w	r0, r1, #3
 80041f2:	eb06 078c 	add.w	r7, r6, ip, lsl #2
 80041f6:	d00f      	beq.n	8004218 <nl_func_hardmax_array_f32+0x64>
 80041f8:	ed97 1a00 	vldr	s2, [r7]
 80041fc:	eef4 0a41 	vcmp.f32	s1, s2
 8004200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004204:	bf44      	itt	mi
 8004206:	eef0 0a41 	vmovmi.f32	s1, s2
 800420a:	4662      	movmi	r2, ip
 800420c:	1e40      	subs	r0, r0, #1
 800420e:	f10c 0c01 	add.w	ip, ip, #1
 8004212:	f107 0704 	add.w	r7, r7, #4
 8004216:	d1ef      	bne.n	80041f8 <nl_func_hardmax_array_f32+0x44>
 8004218:	0889      	lsrs	r1, r1, #2
 800421a:	d031      	beq.n	8004280 <nl_func_hardmax_array_f32+0xcc>
 800421c:	ed97 1a00 	vldr	s2, [r7]
 8004220:	eef4 0a41 	vcmp.f32	s1, s2
 8004224:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004228:	bf44      	itt	mi
 800422a:	eef0 0a41 	vmovmi.f32	s1, s2
 800422e:	4662      	movmi	r2, ip
 8004230:	ed97 1a01 	vldr	s2, [r7, #4]
 8004234:	eef4 0a41 	vcmp.f32	s1, s2
 8004238:	f10c 0001 	add.w	r0, ip, #1
 800423c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004240:	bf44      	itt	mi
 8004242:	eef0 0a41 	vmovmi.f32	s1, s2
 8004246:	4602      	movmi	r2, r0
 8004248:	ed97 1a02 	vldr	s2, [r7, #8]
 800424c:	1c40      	adds	r0, r0, #1
 800424e:	eef4 0a41 	vcmp.f32	s1, s2
 8004252:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004256:	bf44      	itt	mi
 8004258:	eef0 0a41 	vmovmi.f32	s1, s2
 800425c:	4602      	movmi	r2, r0
 800425e:	ed97 1a03 	vldr	s2, [r7, #12]
 8004262:	1c40      	adds	r0, r0, #1
 8004264:	eef4 0a41 	vcmp.f32	s1, s2
 8004268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800426c:	bf44      	itt	mi
 800426e:	eef0 0a41 	vmovmi.f32	s1, s2
 8004272:	4602      	movmi	r2, r0
 8004274:	1e49      	subs	r1, r1, #1
 8004276:	f100 0c01 	add.w	ip, r0, #1
 800427a:	f107 0710 	add.w	r7, r7, #16
 800427e:	d1cd      	bne.n	800421c <nl_func_hardmax_array_f32+0x68>
 8004280:	eb08 0082 	add.w	r0, r8, r2, lsl #2
 8004284:	4672      	mov	r2, lr
 8004286:	42a2      	cmp	r2, r4
 8004288:	ed80 0a00 	vstr	s0, [r0]
 800428c:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 8004290:	d3a4      	bcc.n	80041dc <nl_func_hardmax_array_f32+0x28>
 8004292:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08004298 <nl_func_relu_generic_array_f32>:
 8004298:	6880      	ldr	r0, [r0, #8]
 800429a:	ed93 0a00 	vldr	s0, [r3]
 800429e:	edd3 0a01 	vldr	s1, [r3, #4]
 80042a2:	ed93 1a02 	vldr	s2, [r3, #8]
 80042a6:	6889      	ldr	r1, [r1, #8]
 80042a8:	1f03      	subs	r3, r0, #4
 80042aa:	eb03 0082 	add.w	r0, r3, r2, lsl #2
 80042ae:	eeb5 1a40 	vcmp.f32	s2, #0.0
 80042b2:	1f0b      	subs	r3, r1, #4
 80042b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042b8:	eb03 0282 	add.w	r2, r3, r2, lsl #2
 80042bc:	d52a      	bpl.n	8004314 <nl_func_relu_generic_array_f32+0x7c>
 80042be:	eef5 0a40 	vcmp.f32	s1, #0.0
 80042c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042c6:	d013      	beq.n	80042f0 <nl_func_relu_generic_array_f32+0x58>
 80042c8:	428a      	cmp	r2, r1
 80042ca:	d310      	bcc.n	80042ee <nl_func_relu_generic_array_f32+0x56>
 80042cc:	ed92 1a00 	vldr	s2, [r2]
 80042d0:	eeb4 1a40 	vcmp.f32	s2, s0
 80042d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80042d8:	bf44      	itt	mi
 80042da:	ee31 1a40 	vsubmi.f32	s2, s2, s0
 80042de:	ee21 1a20 	vmulmi.f32	s2, s2, s1
 80042e2:	ed80 1a00 	vstr	s2, [r0]
 80042e6:	1f12      	subs	r2, r2, #4
 80042e8:	1f00      	subs	r0, r0, #4
 80042ea:	428a      	cmp	r2, r1
 80042ec:	d2ee      	bcs.n	80042cc <nl_func_relu_generic_array_f32+0x34>
 80042ee:	4770      	bx	lr
 80042f0:	428a      	cmp	r2, r1
 80042f2:	d3fc      	bcc.n	80042ee <nl_func_relu_generic_array_f32+0x56>
 80042f4:	edd2 0a00 	vldr	s1, [r2]
 80042f8:	eef4 0a40 	vcmp.f32	s1, s0
 80042fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004300:	bf48      	it	mi
 8004302:	eddf 0aa7 	vldrmi	s1, [pc, #668]	; 80045a0 <.text_73>
 8004306:	edc0 0a00 	vstr	s1, [r0]
 800430a:	1f12      	subs	r2, r2, #4
 800430c:	1f00      	subs	r0, r0, #4
 800430e:	428a      	cmp	r2, r1
 8004310:	d2f0      	bcs.n	80042f4 <nl_func_relu_generic_array_f32+0x5c>
 8004312:	4770      	bx	lr
 8004314:	428a      	cmp	r2, r1
 8004316:	d3ea      	bcc.n	80042ee <nl_func_relu_generic_array_f32+0x56>
 8004318:	edd2 1a00 	vldr	s3, [r2]
 800431c:	eef4 1a41 	vcmp.f32	s3, s2
 8004320:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004324:	d50a      	bpl.n	800433c <nl_func_relu_generic_array_f32+0xa4>
 8004326:	eef4 1a40 	vcmp.f32	s3, s0
 800432a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800432e:	d507      	bpl.n	8004340 <nl_func_relu_generic_array_f32+0xa8>
 8004330:	ee71 1ac0 	vsub.f32	s3, s3, s0
 8004334:	ee61 1aa0 	vmul.f32	s3, s3, s1
 8004338:	e002      	b.n	8004340 <nl_func_relu_generic_array_f32+0xa8>
 800433a:	bf00      	nop
 800433c:	eef0 1a41 	vmov.f32	s3, s2
 8004340:	edc0 1a00 	vstr	s3, [r0]
 8004344:	1f12      	subs	r2, r2, #4
 8004346:	1f00      	subs	r0, r0, #4
 8004348:	428a      	cmp	r2, r1
 800434a:	d2e5      	bcs.n	8004318 <nl_func_relu_generic_array_f32+0x80>
 800434c:	4770      	bx	lr
	...

08004350 <nl_func_relu_thresholded_array_f32>:
 8004350:	6889      	ldr	r1, [r1, #8]
 8004352:	6880      	ldr	r0, [r0, #8]
 8004354:	ed93 0a00 	vldr	s0, [r3]
 8004358:	eb01 0382 	add.w	r3, r1, r2, lsl #2
 800435c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8004360:	1f1b      	subs	r3, r3, #4
 8004362:	1f10      	subs	r0, r2, #4
 8004364:	428b      	cmp	r3, r1
 8004366:	d30e      	bcc.n	8004386 <nl_func_relu_thresholded_array_f32+0x36>
 8004368:	edd3 0a00 	vldr	s1, [r3]
 800436c:	eef4 0a40 	vcmp.f32	s1, s0
 8004370:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004374:	bf48      	it	mi
 8004376:	eddf 0a8a 	vldrmi	s1, [pc, #552]	; 80045a0 <.text_73>
 800437a:	edc0 0a00 	vstr	s1, [r0]
 800437e:	1f1b      	subs	r3, r3, #4
 8004380:	1f00      	subs	r0, r0, #4
 8004382:	428b      	cmp	r3, r1
 8004384:	d2f0      	bcs.n	8004368 <nl_func_relu_thresholded_array_f32+0x18>
 8004386:	4770      	bx	lr

08004388 <nl_func_elu_array_f32>:
 8004388:	b570      	push	{r4, r5, r6, lr}
 800438a:	ed2d 8b04 	vpush	{d8-d9}
 800438e:	688c      	ldr	r4, [r1, #8]
 8004390:	6880      	ldr	r0, [r0, #8]
 8004392:	ed93 8a00 	vldr	s16, [r3]
 8004396:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 800439a:	1f0d      	subs	r5, r1, #4
 800439c:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 80043a0:	1f0e      	subs	r6, r1, #4
 80043a2:	42a5      	cmp	r5, r4
 80043a4:	f0c0 802a 	bcc.w	80043fc <nl_func_elu_array_f32+0x74>
 80043a8:	edd5 8a00 	vldr	s17, [r5]
 80043ac:	eef5 8a40 	vcmp.f32	s17, #0.0
 80043b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043b4:	bf4c      	ite	mi
 80043b6:	ed9f 9a7a 	vldrmi	s18, [pc, #488]	; 80045a0 <.text_73>
 80043ba:	eeb0 9a68 	vmovpl.f32	s18, s17
 80043be:	eeb0 0a68 	vmov.f32	s0, s17
 80043c2:	f010 fb79 	bl	8014ab8 <expf>
 80043c6:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 80043ca:	ee30 0a20 	vadd.f32	s0, s0, s1
 80043ce:	ee20 0a08 	vmul.f32	s0, s0, s16
 80043d2:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80043d6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043da:	dc09      	bgt.n	80043f0 <nl_func_elu_array_f32+0x68>
 80043dc:	eeb0 0a68 	vmov.f32	s0, s17
 80043e0:	f010 fb6a 	bl	8014ab8 <expf>
 80043e4:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 80043e8:	ee30 0a20 	vadd.f32	s0, s0, s1
 80043ec:	ee00 9a08 	vmla.f32	s18, s0, s16
 80043f0:	ed86 9a00 	vstr	s18, [r6]
 80043f4:	1f2d      	subs	r5, r5, #4
 80043f6:	1f36      	subs	r6, r6, #4
 80043f8:	42a5      	cmp	r5, r4
 80043fa:	d2d5      	bcs.n	80043a8 <nl_func_elu_array_f32+0x20>
 80043fc:	ecbd 8b04 	vpop	{d8-d9}
 8004400:	bd70      	pop	{r4, r5, r6, pc}
	...

08004404 <.text_68>:
 8004404:	3f800001 	.word	0x3f800001

08004408 <.text_69>:
 8004408:	3e4ccccd 	.word	0x3e4ccccd

0800440c <nl_func_selu_array_f32>:
 800440c:	b570      	push	{r4, r5, r6, lr}
 800440e:	ed2d 8b04 	vpush	{d8-d9}
 8004412:	688c      	ldr	r4, [r1, #8]
 8004414:	6880      	ldr	r0, [r0, #8]
 8004416:	ed93 8a00 	vldr	s16, [r3]
 800441a:	edd3 8a01 	vldr	s17, [r3, #4]
 800441e:	eb04 0182 	add.w	r1, r4, r2, lsl #2
 8004422:	1f0d      	subs	r5, r1, #4
 8004424:	eb00 0182 	add.w	r1, r0, r2, lsl #2
 8004428:	1f0e      	subs	r6, r1, #4
 800442a:	42a5      	cmp	r5, r4
 800442c:	f0c0 802c 	bcc.w	8004488 <nl_func_selu_array_f32+0x7c>
 8004430:	ed95 9a00 	vldr	s18, [r5]
 8004434:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8004438:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800443c:	bf4c      	ite	mi
 800443e:	eddf 9a58 	vldrmi	s19, [pc, #352]	; 80045a0 <.text_73>
 8004442:	eef0 9a49 	vmovpl.f32	s19, s18
 8004446:	eeb0 0a49 	vmov.f32	s0, s18
 800444a:	f010 fb35 	bl	8014ab8 <expf>
 800444e:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 8004452:	ee30 0a20 	vadd.f32	s0, s0, s1
 8004456:	ee20 0a08 	vmul.f32	s0, s0, s16
 800445a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800445e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004462:	dc09      	bgt.n	8004478 <nl_func_selu_array_f32+0x6c>
 8004464:	eeb0 0a49 	vmov.f32	s0, s18
 8004468:	f010 fb26 	bl	8014ab8 <expf>
 800446c:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 8004470:	ee30 0a20 	vadd.f32	s0, s0, s1
 8004474:	ee40 9a08 	vmla.f32	s19, s0, s16
 8004478:	ee28 0aa9 	vmul.f32	s0, s17, s19
 800447c:	ed86 0a00 	vstr	s0, [r6]
 8004480:	1f2d      	subs	r5, r5, #4
 8004482:	1f36      	subs	r6, r6, #4
 8004484:	42a5      	cmp	r5, r4
 8004486:	d2d3      	bcs.n	8004430 <nl_func_selu_array_f32+0x24>
 8004488:	ecbd 8b04 	vpop	{d8-d9}
 800448c:	bd70      	pop	{r4, r5, r6, pc}
	...

08004490 <nl_func_prelu_array_f32>:
 8004490:	6889      	ldr	r1, [r1, #8]
 8004492:	6880      	ldr	r0, [r0, #8]
 8004494:	eb03 0382 	add.w	r3, r3, r2, lsl #2
 8004498:	eb01 0c82 	add.w	ip, r1, r2, lsl #2
 800449c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80044a0:	1f1b      	subs	r3, r3, #4
 80044a2:	f1ac 0c04 	sub.w	ip, ip, #4
 80044a6:	1f10      	subs	r0, r2, #4
 80044a8:	458c      	cmp	ip, r1
 80044aa:	d320      	bcc.n	80044ee <nl_func_prelu_array_f32+0x5e>
 80044ac:	ed9c 0a00 	vldr	s0, [ip]
 80044b0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80044b4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044b8:	bf4c      	ite	mi
 80044ba:	eddf 0a39 	vldrmi	s1, [pc, #228]	; 80045a0 <.text_73>
 80044be:	eef0 0a40 	vmovpl.f32	s1, s0
 80044c2:	461a      	mov	r2, r3
 80044c4:	eeb1 0a40 	vneg.f32	s0, s0
 80044c8:	1f13      	subs	r3, r2, #4
 80044ca:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80044ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044d2:	bf48      	it	mi
 80044d4:	ed9f 0a32 	vldrmi	s0, [pc, #200]	; 80045a0 <.text_73>
 80044d8:	ed92 1a00 	vldr	s2, [r2]
 80044dc:	ee41 0a40 	vmls.f32	s1, s2, s0
 80044e0:	edc0 0a00 	vstr	s1, [r0]
 80044e4:	f1ac 0c04 	sub.w	ip, ip, #4
 80044e8:	1f00      	subs	r0, r0, #4
 80044ea:	458c      	cmp	ip, r1
 80044ec:	d2de      	bcs.n	80044ac <nl_func_prelu_array_f32+0x1c>
 80044ee:	4770      	bx	lr

080044f0 <forward_relu>:
 80044f0:	b570      	push	{r4, r5, r6, lr}
 80044f2:	4604      	mov	r4, r0
 80044f4:	6962      	ldr	r2, [r4, #20]
 80044f6:	8811      	ldrh	r1, [r2, #0]
 80044f8:	2900      	cmp	r1, #0
 80044fa:	bf1a      	itte	ne
 80044fc:	6850      	ldrne	r0, [r2, #4]
 80044fe:	1d00      	addne	r0, r0, #4
 8004500:	2004      	moveq	r0, #4
 8004502:	6800      	ldr	r0, [r0, #0]
 8004504:	2800      	cmp	r0, #0
 8004506:	bf14      	ite	ne
 8004508:	6805      	ldrne	r5, [r0, #0]
 800450a:	2500      	moveq	r5, #0
 800450c:	2902      	cmp	r1, #2
 800450e:	bfa6      	itte	ge
 8004510:	6850      	ldrge	r0, [r2, #4]
 8004512:	3010      	addge	r0, #16
 8004514:	2004      	movlt	r0, #4
 8004516:	6800      	ldr	r0, [r0, #0]
 8004518:	2800      	cmp	r0, #0
 800451a:	bf19      	ittee	ne
 800451c:	6800      	ldrne	r0, [r0, #0]
 800451e:	f100 0618 	addne.w	r6, r0, #24
 8004522:	2100      	moveq	r1, #0
 8004524:	f101 0618 	addeq.w	r6, r1, #24
 8004528:	69a0      	ldr	r0, [r4, #24]
 800452a:	b9f8      	cbnz	r0, 800456c <forward_relu+0x7c>
 800452c:	f105 0008 	add.w	r0, r5, #8
 8004530:	f7fe f80a 	bl	8002548 <ai_shape_get_size>
 8004534:	69a9      	ldr	r1, [r5, #24]
 8004536:	6833      	ldr	r3, [r6, #0]
 8004538:	6889      	ldr	r1, [r1, #8]
 800453a:	689c      	ldr	r4, [r3, #8]
 800453c:	eb01 0280 	add.w	r2, r1, r0, lsl #2
 8004540:	eb04 0080 	add.w	r0, r4, r0, lsl #2
 8004544:	1f12      	subs	r2, r2, #4
 8004546:	1f00      	subs	r0, r0, #4
 8004548:	428a      	cmp	r2, r1
 800454a:	d328      	bcc.n	800459e <forward_relu+0xae>
 800454c:	ed92 0a00 	vldr	s0, [r2]
 8004550:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8004554:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004558:	bf48      	it	mi
 800455a:	ed9f 0a11 	vldrmi	s0, [pc, #68]	; 80045a0 <.text_73>
 800455e:	ed80 0a00 	vstr	s0, [r0]
 8004562:	1f12      	subs	r2, r2, #4
 8004564:	1f00      	subs	r0, r0, #4
 8004566:	428a      	cmp	r2, r1
 8004568:	d2f0      	bcs.n	800454c <forward_relu+0x5c>
 800456a:	bd70      	pop	{r4, r5, r6, pc}
 800456c:	6840      	ldr	r0, [r0, #4]
 800456e:	2801      	cmp	r0, #1
 8004570:	f105 0008 	add.w	r0, r5, #8
 8004574:	d109      	bne.n	800458a <forward_relu+0x9a>
 8004576:	f7fd ffe7 	bl	8002548 <ai_shape_get_size>
 800457a:	4602      	mov	r2, r0
 800457c:	69a0      	ldr	r0, [r4, #24]
 800457e:	6883      	ldr	r3, [r0, #8]
 8004580:	69a9      	ldr	r1, [r5, #24]
 8004582:	6830      	ldr	r0, [r6, #0]
 8004584:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8004588:	e6e2      	b.n	8004350 <nl_func_relu_thresholded_array_f32>
 800458a:	f7fd ffdd 	bl	8002548 <ai_shape_get_size>
 800458e:	69a1      	ldr	r1, [r4, #24]
 8004590:	688b      	ldr	r3, [r1, #8]
 8004592:	69a9      	ldr	r1, [r5, #24]
 8004594:	4602      	mov	r2, r0
 8004596:	6830      	ldr	r0, [r6, #0]
 8004598:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800459c:	e67c      	b.n	8004298 <nl_func_relu_generic_array_f32>
 800459e:	bd70      	pop	{r4, r5, r6, pc}

080045a0 <.text_73>:
 80045a0:	00000000 	.word	0x00000000

080045a4 <forward_relu_thresholded>:
 80045a4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045a6:	4602      	mov	r2, r0
 80045a8:	f04f 0601 	mov.w	r6, #1
 80045ac:	6953      	ldr	r3, [r2, #20]
 80045ae:	8819      	ldrh	r1, [r3, #0]
 80045b0:	2900      	cmp	r1, #0
 80045b2:	bf1a      	itte	ne
 80045b4:	6858      	ldrne	r0, [r3, #4]
 80045b6:	1d00      	addne	r0, r0, #4
 80045b8:	2004      	moveq	r0, #4
 80045ba:	6800      	ldr	r0, [r0, #0]
 80045bc:	2800      	cmp	r0, #0
 80045be:	bf14      	ite	ne
 80045c0:	6804      	ldrne	r4, [r0, #0]
 80045c2:	2400      	moveq	r4, #0
 80045c4:	2902      	cmp	r1, #2
 80045c6:	bfa6      	itte	ge
 80045c8:	6858      	ldrge	r0, [r3, #4]
 80045ca:	3010      	addge	r0, #16
 80045cc:	2004      	movlt	r0, #4
 80045ce:	6800      	ldr	r0, [r0, #0]
 80045d0:	2800      	cmp	r0, #0
 80045d2:	bf19      	ittee	ne
 80045d4:	6800      	ldrne	r0, [r0, #0]
 80045d6:	f100 0518 	addne.w	r5, r0, #24
 80045da:	2100      	moveq	r1, #0
 80045dc:	f101 0518 	addeq.w	r5, r1, #24
 80045e0:	f104 0108 	add.w	r1, r4, #8
 80045e4:	680b      	ldr	r3, [r1, #0]
 80045e6:	0a1b      	lsrs	r3, r3, #8
 80045e8:	d01f      	beq.n	800462a <forward_relu_thresholded+0x86>
 80045ea:	684f      	ldr	r7, [r1, #4]
 80045ec:	eb07 0183 	add.w	r1, r7, r3, lsl #2
 80045f0:	4618      	mov	r0, r3
 80045f2:	f1a1 0c04 	sub.w	ip, r1, #4
 80045f6:	f010 0103 	ands.w	r1, r0, #3
 80045fa:	d006      	beq.n	800460a <forward_relu_thresholded+0x66>
 80045fc:	1e5b      	subs	r3, r3, #1
 80045fe:	f85c e904 	ldr.w	lr, [ip], #-4
 8004602:	1e49      	subs	r1, r1, #1
 8004604:	fb0e f606 	mul.w	r6, lr, r6
 8004608:	d1f8      	bne.n	80045fc <forward_relu_thresholded+0x58>
 800460a:	0880      	lsrs	r0, r0, #2
 800460c:	d00d      	beq.n	800462a <forward_relu_thresholded+0x86>
 800460e:	eb07 0183 	add.w	r1, r7, r3, lsl #2
 8004612:	3910      	subs	r1, #16
 8004614:	68cb      	ldr	r3, [r1, #12]
 8004616:	688f      	ldr	r7, [r1, #8]
 8004618:	437b      	muls	r3, r7
 800461a:	684f      	ldr	r7, [r1, #4]
 800461c:	437b      	muls	r3, r7
 800461e:	f851 7910 	ldr.w	r7, [r1], #-16
 8004622:	437b      	muls	r3, r7
 8004624:	435e      	muls	r6, r3
 8004626:	1e40      	subs	r0, r0, #1
 8004628:	d1f4      	bne.n	8004614 <forward_relu_thresholded+0x70>
 800462a:	6990      	ldr	r0, [r2, #24]
 800462c:	6881      	ldr	r1, [r0, #8]
 800462e:	69a0      	ldr	r0, [r4, #24]
 8004630:	682a      	ldr	r2, [r5, #0]
 8004632:	6880      	ldr	r0, [r0, #8]
 8004634:	6893      	ldr	r3, [r2, #8]
 8004636:	ed91 0a00 	vldr	s0, [r1]
 800463a:	eb00 0186 	add.w	r1, r0, r6, lsl #2
 800463e:	eb03 0486 	add.w	r4, r3, r6, lsl #2
 8004642:	1f09      	subs	r1, r1, #4
 8004644:	1f22      	subs	r2, r4, #4
 8004646:	4281      	cmp	r1, r0
 8004648:	f0c0 800f 	bcc.w	800466a <forward_relu_thresholded+0xc6>
 800464c:	edd1 0a00 	vldr	s1, [r1]
 8004650:	eef4 0a40 	vcmp.f32	s1, s0
 8004654:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004658:	bf48      	it	mi
 800465a:	eddf 0ac2 	vldrmi	s1, [pc, #776]	; 8004964 <.text_80>
 800465e:	edc2 0a00 	vstr	s1, [r2]
 8004662:	1f09      	subs	r1, r1, #4
 8004664:	1f12      	subs	r2, r2, #4
 8004666:	4281      	cmp	r1, r0
 8004668:	d2f0      	bcs.n	800464c <forward_relu_thresholded+0xa8>
 800466a:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800466c <forward_elu>:
 800466c:	b570      	push	{r4, r5, r6, lr}
 800466e:	4604      	mov	r4, r0
 8004670:	6962      	ldr	r2, [r4, #20]
 8004672:	8811      	ldrh	r1, [r2, #0]
 8004674:	2900      	cmp	r1, #0
 8004676:	bf1a      	itte	ne
 8004678:	6850      	ldrne	r0, [r2, #4]
 800467a:	1d00      	addne	r0, r0, #4
 800467c:	2004      	moveq	r0, #4
 800467e:	6800      	ldr	r0, [r0, #0]
 8004680:	2800      	cmp	r0, #0
 8004682:	bf14      	ite	ne
 8004684:	6805      	ldrne	r5, [r0, #0]
 8004686:	2500      	moveq	r5, #0
 8004688:	2902      	cmp	r1, #2
 800468a:	bfa6      	itte	ge
 800468c:	6850      	ldrge	r0, [r2, #4]
 800468e:	3010      	addge	r0, #16
 8004690:	2004      	movlt	r0, #4
 8004692:	6800      	ldr	r0, [r0, #0]
 8004694:	2800      	cmp	r0, #0
 8004696:	bf19      	ittee	ne
 8004698:	6800      	ldrne	r0, [r0, #0]
 800469a:	f100 0618 	addne.w	r6, r0, #24
 800469e:	2100      	moveq	r1, #0
 80046a0:	f101 0618 	addeq.w	r6, r1, #24
 80046a4:	f105 0008 	add.w	r0, r5, #8
 80046a8:	f7fd ff4e 	bl	8002548 <ai_shape_get_size>
 80046ac:	4602      	mov	r2, r0
 80046ae:	69a0      	ldr	r0, [r4, #24]
 80046b0:	6883      	ldr	r3, [r0, #8]
 80046b2:	69a9      	ldr	r1, [r5, #24]
 80046b4:	6830      	ldr	r0, [r6, #0]
 80046b6:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80046ba:	e665      	b.n	8004388 <nl_func_elu_array_f32>

080046bc <forward_selu>:
 80046bc:	b570      	push	{r4, r5, r6, lr}
 80046be:	4604      	mov	r4, r0
 80046c0:	6962      	ldr	r2, [r4, #20]
 80046c2:	8811      	ldrh	r1, [r2, #0]
 80046c4:	2900      	cmp	r1, #0
 80046c6:	bf1a      	itte	ne
 80046c8:	6850      	ldrne	r0, [r2, #4]
 80046ca:	1d00      	addne	r0, r0, #4
 80046cc:	2004      	moveq	r0, #4
 80046ce:	6800      	ldr	r0, [r0, #0]
 80046d0:	2800      	cmp	r0, #0
 80046d2:	bf14      	ite	ne
 80046d4:	6805      	ldrne	r5, [r0, #0]
 80046d6:	2500      	moveq	r5, #0
 80046d8:	2902      	cmp	r1, #2
 80046da:	bfa6      	itte	ge
 80046dc:	6850      	ldrge	r0, [r2, #4]
 80046de:	3010      	addge	r0, #16
 80046e0:	2004      	movlt	r0, #4
 80046e2:	6800      	ldr	r0, [r0, #0]
 80046e4:	2800      	cmp	r0, #0
 80046e6:	bf19      	ittee	ne
 80046e8:	6800      	ldrne	r0, [r0, #0]
 80046ea:	f100 0618 	addne.w	r6, r0, #24
 80046ee:	2100      	moveq	r1, #0
 80046f0:	f101 0618 	addeq.w	r6, r1, #24
 80046f4:	f105 0008 	add.w	r0, r5, #8
 80046f8:	f7fd ff26 	bl	8002548 <ai_shape_get_size>
 80046fc:	4602      	mov	r2, r0
 80046fe:	69a0      	ldr	r0, [r4, #24]
 8004700:	6883      	ldr	r3, [r0, #8]
 8004702:	69a9      	ldr	r1, [r5, #24]
 8004704:	6830      	ldr	r0, [r6, #0]
 8004706:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800470a:	e67f      	b.n	800440c <nl_func_selu_array_f32>

0800470c <forward_prelu>:
 800470c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004710:	b083      	sub	sp, #12
 8004712:	6942      	ldr	r2, [r0, #20]
 8004714:	8810      	ldrh	r0, [r2, #0]
 8004716:	2800      	cmp	r0, #0
 8004718:	bf1a      	itte	ne
 800471a:	6851      	ldrne	r1, [r2, #4]
 800471c:	1d09      	addne	r1, r1, #4
 800471e:	2104      	moveq	r1, #4
 8004720:	6809      	ldr	r1, [r1, #0]
 8004722:	2900      	cmp	r1, #0
 8004724:	bf19      	ittee	ne
 8004726:	6809      	ldrne	r1, [r1, #0]
 8004728:	f101 0518 	addne.w	r5, r1, #24
 800472c:	2300      	moveq	r3, #0
 800472e:	f103 0518 	addeq.w	r5, r3, #24
 8004732:	2801      	cmp	r0, #1
 8004734:	bfc6      	itte	gt
 8004736:	6851      	ldrgt	r1, [r2, #4]
 8004738:	3110      	addgt	r1, #16
 800473a:	2104      	movle	r1, #4
 800473c:	6809      	ldr	r1, [r1, #0]
 800473e:	2900      	cmp	r1, #0
 8004740:	bf19      	ittee	ne
 8004742:	6809      	ldrne	r1, [r1, #0]
 8004744:	f101 0618 	addne.w	r6, r1, #24
 8004748:	2300      	moveq	r3, #0
 800474a:	f103 0618 	addeq.w	r6, r3, #24
 800474e:	2802      	cmp	r0, #2
 8004750:	bfc6      	itte	gt
 8004752:	6850      	ldrgt	r0, [r2, #4]
 8004754:	301c      	addgt	r0, #28
 8004756:	2004      	movle	r0, #4
 8004758:	6800      	ldr	r0, [r0, #0]
 800475a:	2800      	cmp	r0, #0
 800475c:	bf14      	ite	ne
 800475e:	6804      	ldrne	r4, [r0, #0]
 8004760:	2400      	moveq	r4, #0
 8004762:	69a0      	ldr	r0, [r4, #24]
 8004764:	6887      	ldr	r7, [r0, #8]
 8004766:	b12c      	cbz	r4, 8004774 <forward_prelu+0x68>
 8004768:	6841      	ldr	r1, [r0, #4]
 800476a:	6800      	ldr	r0, [r0, #0]
 800476c:	f001 fb8a 	bl	8005e84 <ai_array_get_byte_size>
 8004770:	4680      	mov	r8, r0
 8004772:	e001      	b.n	8004778 <forward_prelu+0x6c>
 8004774:	f04f 0801 	mov.w	r8, #1
 8004778:	6828      	ldr	r0, [r5, #0]
 800477a:	6841      	ldr	r1, [r0, #4]
 800477c:	6800      	ldr	r0, [r0, #0]
 800477e:	f001 fb81 	bl	8005e84 <ai_array_get_byte_size>
 8004782:	4601      	mov	r1, r0
 8004784:	6828      	ldr	r0, [r5, #0]
 8004786:	6832      	ldr	r2, [r6, #0]
 8004788:	6880      	ldr	r0, [r0, #8]
 800478a:	f8d2 9008 	ldr.w	r9, [r2, #8]
 800478e:	4401      	add	r1, r0
 8004790:	f104 0308 	add.w	r3, r4, #8
 8004794:	4288      	cmp	r0, r1
 8004796:	9300      	str	r3, [sp, #0]
 8004798:	d241      	bcs.n	800481e <forward_prelu+0x112>
 800479a:	9702      	str	r7, [sp, #8]
 800479c:	9101      	str	r1, [sp, #4]
 800479e:	4607      	mov	r7, r0
 80047a0:	6829      	ldr	r1, [r5, #0]
 80047a2:	608f      	str	r7, [r1, #8]
 80047a4:	f04f 0201 	mov.w	r2, #1
 80047a8:	6834      	ldr	r4, [r6, #0]
 80047aa:	f8c4 9008 	str.w	r9, [r4, #8]
 80047ae:	9b00      	ldr	r3, [sp, #0]
 80047b0:	6818      	ldr	r0, [r3, #0]
 80047b2:	0a00      	lsrs	r0, r0, #8
 80047b4:	d02a      	beq.n	800480c <forward_prelu+0x100>
 80047b6:	f8d3 e004 	ldr.w	lr, [r3, #4]
 80047ba:	eb0e 0380 	add.w	r3, lr, r0, lsl #2
 80047be:	4684      	mov	ip, r0
 80047c0:	f1a3 0a04 	sub.w	sl, r3, #4
 80047c4:	f01c 0303 	ands.w	r3, ip, #3
 80047c8:	d006      	beq.n	80047d8 <forward_prelu+0xcc>
 80047ca:	1e40      	subs	r0, r0, #1
 80047cc:	f85a b904 	ldr.w	fp, [sl], #-4
 80047d0:	1e5b      	subs	r3, r3, #1
 80047d2:	fb0b f202 	mul.w	r2, fp, r2
 80047d6:	d1f8      	bne.n	80047ca <forward_prelu+0xbe>
 80047d8:	ea5f 0c9c 	movs.w	ip, ip, lsr #2
 80047dc:	4663      	mov	r3, ip
 80047de:	d015      	beq.n	800480c <forward_prelu+0x100>
 80047e0:	eb0e 0080 	add.w	r0, lr, r0, lsl #2
 80047e4:	f1b0 0010 	subs.w	r0, r0, #16
 80047e8:	f8d0 c00c 	ldr.w	ip, [r0, #12]
 80047ec:	f8d0 e008 	ldr.w	lr, [r0, #8]
 80047f0:	f8d0 a004 	ldr.w	sl, [r0, #4]
 80047f4:	f850 b910 	ldr.w	fp, [r0], #-16
 80047f8:	fb0e fc0c 	mul.w	ip, lr, ip
 80047fc:	fb0a fc0c 	mul.w	ip, sl, ip
 8004800:	fb0b fc0c 	mul.w	ip, fp, ip
 8004804:	1e5b      	subs	r3, r3, #1
 8004806:	fb0c f202 	mul.w	r2, ip, r2
 800480a:	d1ed      	bne.n	80047e8 <forward_prelu+0xdc>
 800480c:	9b02      	ldr	r3, [sp, #8]
 800480e:	4620      	mov	r0, r4
 8004810:	f7ff fe3e 	bl	8004490 <nl_func_prelu_array_f32>
 8004814:	9801      	ldr	r0, [sp, #4]
 8004816:	4447      	add	r7, r8
 8004818:	4287      	cmp	r7, r0
 800481a:	44c1      	add	r9, r8
 800481c:	d3c0      	bcc.n	80047a0 <forward_prelu+0x94>
 800481e:	6828      	ldr	r0, [r5, #0]
 8004820:	68c1      	ldr	r1, [r0, #12]
 8004822:	6081      	str	r1, [r0, #8]
 8004824:	6830      	ldr	r0, [r6, #0]
 8004826:	68c1      	ldr	r1, [r0, #12]
 8004828:	6081      	str	r1, [r0, #8]
 800482a:	b003      	add	sp, #12
 800482c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08004830 <forward_clip>:
 8004830:	b570      	push	{r4, r5, r6, lr}
 8004832:	4604      	mov	r4, r0
 8004834:	6962      	ldr	r2, [r4, #20]
 8004836:	8811      	ldrh	r1, [r2, #0]
 8004838:	2900      	cmp	r1, #0
 800483a:	bf1a      	itte	ne
 800483c:	6850      	ldrne	r0, [r2, #4]
 800483e:	1d00      	addne	r0, r0, #4
 8004840:	2004      	moveq	r0, #4
 8004842:	6800      	ldr	r0, [r0, #0]
 8004844:	2800      	cmp	r0, #0
 8004846:	bf14      	ite	ne
 8004848:	6805      	ldrne	r5, [r0, #0]
 800484a:	2500      	moveq	r5, #0
 800484c:	2902      	cmp	r1, #2
 800484e:	bfa6      	itte	ge
 8004850:	6850      	ldrge	r0, [r2, #4]
 8004852:	3010      	addge	r0, #16
 8004854:	2004      	movlt	r0, #4
 8004856:	6800      	ldr	r0, [r0, #0]
 8004858:	2800      	cmp	r0, #0
 800485a:	bf19      	ittee	ne
 800485c:	6800      	ldrne	r0, [r0, #0]
 800485e:	f100 0618 	addne.w	r6, r0, #24
 8004862:	2100      	moveq	r1, #0
 8004864:	f101 0618 	addeq.w	r6, r1, #24
 8004868:	f105 0008 	add.w	r0, r5, #8
 800486c:	f7fd fe6c 	bl	8002548 <ai_shape_get_size>
 8004870:	4602      	mov	r2, r0
 8004872:	69a0      	ldr	r0, [r4, #24]
 8004874:	6883      	ldr	r3, [r0, #8]
 8004876:	69a9      	ldr	r1, [r5, #24]
 8004878:	6830      	ldr	r0, [r6, #0]
 800487a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800487e:	e473      	b.n	8004168 <nl_func_clip_array_f32>

08004880 <forward_hard_sigmoid>:
 8004880:	b4f0      	push	{r4, r5, r6, r7}
 8004882:	6942      	ldr	r2, [r0, #20]
 8004884:	8811      	ldrh	r1, [r2, #0]
 8004886:	2900      	cmp	r1, #0
 8004888:	bf1a      	itte	ne
 800488a:	6850      	ldrne	r0, [r2, #4]
 800488c:	1d00      	addne	r0, r0, #4
 800488e:	2004      	moveq	r0, #4
 8004890:	f04f 0501 	mov.w	r5, #1
 8004894:	6800      	ldr	r0, [r0, #0]
 8004896:	2800      	cmp	r0, #0
 8004898:	bf14      	ite	ne
 800489a:	6803      	ldrne	r3, [r0, #0]
 800489c:	2300      	moveq	r3, #0
 800489e:	2902      	cmp	r1, #2
 80048a0:	bfa6      	itte	ge
 80048a2:	6850      	ldrge	r0, [r2, #4]
 80048a4:	3010      	addge	r0, #16
 80048a6:	2004      	movlt	r0, #4
 80048a8:	6800      	ldr	r0, [r0, #0]
 80048aa:	2800      	cmp	r0, #0
 80048ac:	bf19      	ittee	ne
 80048ae:	6800      	ldrne	r0, [r0, #0]
 80048b0:	f100 0418 	addne.w	r4, r0, #24
 80048b4:	2100      	moveq	r1, #0
 80048b6:	f101 0418 	addeq.w	r4, r1, #24
 80048ba:	f103 0108 	add.w	r1, r3, #8
 80048be:	680a      	ldr	r2, [r1, #0]
 80048c0:	0a12      	lsrs	r2, r2, #8
 80048c2:	d01e      	beq.n	8004902 <forward_hard_sigmoid+0x82>
 80048c4:	684e      	ldr	r6, [r1, #4]
 80048c6:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 80048ca:	4610      	mov	r0, r2
 80048cc:	1f0f      	subs	r7, r1, #4
 80048ce:	f010 0103 	ands.w	r1, r0, #3
 80048d2:	d006      	beq.n	80048e2 <forward_hard_sigmoid+0x62>
 80048d4:	1e52      	subs	r2, r2, #1
 80048d6:	f857 c904 	ldr.w	ip, [r7], #-4
 80048da:	1e49      	subs	r1, r1, #1
 80048dc:	fb0c f505 	mul.w	r5, ip, r5
 80048e0:	d1f8      	bne.n	80048d4 <forward_hard_sigmoid+0x54>
 80048e2:	0880      	lsrs	r0, r0, #2
 80048e4:	d00d      	beq.n	8004902 <forward_hard_sigmoid+0x82>
 80048e6:	eb06 0182 	add.w	r1, r6, r2, lsl #2
 80048ea:	3910      	subs	r1, #16
 80048ec:	68ca      	ldr	r2, [r1, #12]
 80048ee:	688e      	ldr	r6, [r1, #8]
 80048f0:	684f      	ldr	r7, [r1, #4]
 80048f2:	4372      	muls	r2, r6
 80048f4:	f851 6910 	ldr.w	r6, [r1], #-16
 80048f8:	437a      	muls	r2, r7
 80048fa:	4372      	muls	r2, r6
 80048fc:	4355      	muls	r5, r2
 80048fe:	1e40      	subs	r0, r0, #1
 8004900:	d1f4      	bne.n	80048ec <forward_hard_sigmoid+0x6c>
 8004902:	6998      	ldr	r0, [r3, #24]
 8004904:	6822      	ldr	r2, [r4, #0]
 8004906:	6880      	ldr	r0, [r0, #8]
 8004908:	6893      	ldr	r3, [r2, #8]
 800490a:	eb00 0185 	add.w	r1, r0, r5, lsl #2
 800490e:	eb03 0485 	add.w	r4, r3, r5, lsl #2
 8004912:	1f09      	subs	r1, r1, #4
 8004914:	1f22      	subs	r2, r4, #4
 8004916:	4281      	cmp	r1, r0
 8004918:	f0c0 8022 	bcc.w	8004960 <forward_hard_sigmoid+0xe0>
 800491c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8004920:	eddf 0a11 	vldr	s1, [pc, #68]	; 8004968 <.text_81>
 8004924:	edd1 1a00 	vldr	s3, [r1]
 8004928:	ed9f 2a10 	vldr	s4, [pc, #64]	; 800496c <.text_82>
 800492c:	eeb6 1a00 	vmov.f32	s2, #96	; 0x3f000000  0.5
 8004930:	ee01 1a82 	vmla.f32	s2, s3, s4
 8004934:	eeb4 1a60 	vcmp.f32	s2, s1
 8004938:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800493c:	da08      	bge.n	8004950 <forward_hard_sigmoid+0xd0>
 800493e:	eeb5 1a40 	vcmp.f32	s2, #0.0
 8004942:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004946:	d505      	bpl.n	8004954 <forward_hard_sigmoid+0xd4>
 8004948:	ed9f 1a06 	vldr	s2, [pc, #24]	; 8004964 <.text_80>
 800494c:	e002      	b.n	8004954 <forward_hard_sigmoid+0xd4>
 800494e:	bf00      	nop
 8004950:	eeb0 1a40 	vmov.f32	s2, s0
 8004954:	ed82 1a00 	vstr	s2, [r2]
 8004958:	1f09      	subs	r1, r1, #4
 800495a:	1f12      	subs	r2, r2, #4
 800495c:	4281      	cmp	r1, r0
 800495e:	d2e1      	bcs.n	8004924 <forward_hard_sigmoid+0xa4>
 8004960:	bcf0      	pop	{r4, r5, r6, r7}
 8004962:	4770      	bx	lr

08004964 <.text_80>:
 8004964:	00000000 	.word	0x00000000

08004968 <.text_81>:
 8004968:	3f800001 	.word	0x3f800001

0800496c <.text_82>:
 800496c:	3e4ccccd 	.word	0x3e4ccccd

08004970 <forward_sm>:
 8004970:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004972:	b083      	sub	sp, #12
 8004974:	6942      	ldr	r2, [r0, #20]
 8004976:	8811      	ldrh	r1, [r2, #0]
 8004978:	2900      	cmp	r1, #0
 800497a:	bf1a      	itte	ne
 800497c:	6850      	ldrne	r0, [r2, #4]
 800497e:	1d00      	addne	r0, r0, #4
 8004980:	2004      	moveq	r0, #4
 8004982:	6800      	ldr	r0, [r0, #0]
 8004984:	2800      	cmp	r0, #0
 8004986:	bf14      	ite	ne
 8004988:	6804      	ldrne	r4, [r0, #0]
 800498a:	2400      	moveq	r4, #0
 800498c:	2902      	cmp	r1, #2
 800498e:	bfa6      	itte	ge
 8004990:	6850      	ldrge	r0, [r2, #4]
 8004992:	3010      	addge	r0, #16
 8004994:	2004      	movlt	r0, #4
 8004996:	6800      	ldr	r0, [r0, #0]
 8004998:	2800      	cmp	r0, #0
 800499a:	bf14      	ite	ne
 800499c:	6805      	ldrne	r5, [r0, #0]
 800499e:	2500      	moveq	r5, #0
 80049a0:	68e0      	ldr	r0, [r4, #12]
 80049a2:	68e9      	ldr	r1, [r5, #12]
 80049a4:	6846      	ldr	r6, [r0, #4]
 80049a6:	684f      	ldr	r7, [r1, #4]
 80049a8:	f104 0008 	add.w	r0, r4, #8
 80049ac:	f7fd fdcc 	bl	8002548 <ai_shape_get_size>
 80049b0:	4602      	mov	r2, r0
 80049b2:	9701      	str	r7, [sp, #4]
 80049b4:	9600      	str	r6, [sp, #0]
 80049b6:	69a1      	ldr	r1, [r4, #24]
 80049b8:	69a8      	ldr	r0, [r5, #24]
 80049ba:	4633      	mov	r3, r6
 80049bc:	f7ff fb76 	bl	80040ac <nl_func_sm_array_f32>
 80049c0:	b003      	add	sp, #12
 80049c2:	bdf0      	pop	{r4, r5, r6, r7, pc}

080049c4 <forward_hardmax>:
 80049c4:	b430      	push	{r4, r5}
 80049c6:	6943      	ldr	r3, [r0, #20]
 80049c8:	881a      	ldrh	r2, [r3, #0]
 80049ca:	6980      	ldr	r0, [r0, #24]
 80049cc:	2a00      	cmp	r2, #0
 80049ce:	bf1a      	itte	ne
 80049d0:	6859      	ldrne	r1, [r3, #4]
 80049d2:	1d09      	addne	r1, r1, #4
 80049d4:	2104      	moveq	r1, #4
 80049d6:	6809      	ldr	r1, [r1, #0]
 80049d8:	2900      	cmp	r1, #0
 80049da:	bf14      	ite	ne
 80049dc:	680c      	ldrne	r4, [r1, #0]
 80049de:	2400      	moveq	r4, #0
 80049e0:	2a02      	cmp	r2, #2
 80049e2:	bfa6      	itte	ge
 80049e4:	6859      	ldrge	r1, [r3, #4]
 80049e6:	3110      	addge	r1, #16
 80049e8:	2104      	movlt	r1, #4
 80049ea:	6809      	ldr	r1, [r1, #0]
 80049ec:	6883      	ldr	r3, [r0, #8]
 80049ee:	2900      	cmp	r1, #0
 80049f0:	bf19      	ittee	ne
 80049f2:	6809      	ldrne	r1, [r1, #0]
 80049f4:	f101 0518 	addne.w	r5, r1, #24
 80049f8:	2200      	moveq	r2, #0
 80049fa:	f102 0518 	addeq.w	r5, r2, #24
 80049fe:	69a1      	ldr	r1, [r4, #24]
 8004a00:	6828      	ldr	r0, [r5, #0]
 8004a02:	f104 0208 	add.w	r2, r4, #8
 8004a06:	bc30      	pop	{r4, r5}
 8004a08:	f7ff bbd4 	b.w	80041b4 <nl_func_hardmax_array_f32>

08004a0c <pool_func_mp_array_f32>:
 8004a0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a10:	4688      	mov	r8, r1
 8004a12:	b08b      	sub	sp, #44	; 0x2c
 8004a14:	f8d0 b008 	ldr.w	fp, [r0, #8]
 8004a18:	991b      	ldr	r1, [sp, #108]	; 0x6c
 8004a1a:	f9bd e064 	ldrsh.w	lr, [sp, #100]	; 0x64
 8004a1e:	9f17      	ldr	r7, [sp, #92]	; 0x5c
 8004a20:	9c15      	ldr	r4, [sp, #84]	; 0x54
 8004a22:	1e48      	subs	r0, r1, #1
 8004a24:	fb10 fe0e 	smulbb	lr, r0, lr
 8004a28:	4615      	mov	r5, r2
 8004a2a:	ebae 0e07 	sub.w	lr, lr, r7
 8004a2e:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8004a30:	f8bd 0058 	ldrh.w	r0, [sp, #88]	; 0x58
 8004a34:	6892      	ldr	r2, [r2, #8]
 8004a36:	44a6      	add	lr, r4
 8004a38:	f1ae 0601 	sub.w	r6, lr, #1
 8004a3c:	469c      	mov	ip, r3
 8004a3e:	1b76      	subs	r6, r6, r5
 8004a40:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8004a42:	4338      	orrs	r0, r7
 8004a44:	f040 80dd 	bne.w	8004c02 <pool_func_mp_array_f32+0x1f6>
 8004a48:	f9bd 0068 	ldrsh.w	r0, [sp, #104]	; 0x68
 8004a4c:	f1a0 0901 	sub.w	r9, r0, #1
 8004a50:	f9bd 0058 	ldrsh.w	r0, [sp, #88]	; 0x58
 8004a54:	fb19 f903 	smulbb	r9, r9, r3
 8004a58:	eba9 0900 	sub.w	r9, r9, r0
 8004a5c:	f9bd 0050 	ldrsh.w	r0, [sp, #80]	; 0x50
 8004a60:	4448      	add	r0, r9
 8004a62:	1e40      	subs	r0, r0, #1
 8004a64:	eba0 0008 	sub.w	r0, r0, r8
 8004a68:	b200      	sxth	r0, r0
 8004a6a:	2800      	cmp	r0, #0
 8004a6c:	bf44      	itt	mi
 8004a6e:	b236      	sxthmi	r6, r6
 8004a70:	2e00      	cmpmi	r6, #0
 8004a72:	f140 80c6 	bpl.w	8004c02 <pool_func_mp_array_f32+0x1f6>
 8004a76:	2000      	movs	r0, #0
 8004a78:	000d      	movs	r5, r1
 8004a7a:	9008      	str	r0, [sp, #32]
 8004a7c:	f000 8178 	beq.w	8004d70 <pool_func_mp_array_f32+0x364>
 8004a80:	b224      	sxth	r4, r4
 8004a82:	f8ad 4006 	strh.w	r4, [sp, #6]
 8004a86:	9002      	str	r0, [sp, #8]
 8004a88:	9007      	str	r0, [sp, #28]
 8004a8a:	9106      	str	r1, [sp, #24]
 8004a8c:	ea4f 040c 	mov.w	r4, ip
 8004a90:	ed9f 0ab9 	vldr	s0, [pc, #740]	; 8004d78 <.text_3>
 8004a94:	f8bd 0068 	ldrh.w	r0, [sp, #104]	; 0x68
 8004a98:	f9bd 7006 	ldrsh.w	r7, [sp, #6]
 8004a9c:	2800      	cmp	r0, #0
 8004a9e:	f000 8096 	beq.w	8004bce <pool_func_mp_array_f32+0x1c2>
 8004aa2:	9907      	ldr	r1, [sp, #28]
 8004aa4:	9808      	ldr	r0, [sp, #32]
 8004aa6:	f9bd 6050 	ldrsh.w	r6, [sp, #80]	; 0x50
 8004aaa:	f8bd 5068 	ldrh.w	r5, [sp, #104]	; 0x68
 8004aae:	9103      	str	r1, [sp, #12]
 8004ab0:	f04f 0a00 	mov.w	sl, #0
 8004ab4:	f8bd 1064 	ldrh.w	r1, [sp, #100]	; 0x64
 8004ab8:	f8ad c002 	strh.w	ip, [sp, #2]
 8004abc:	4348      	muls	r0, r1
 8004abe:	b200      	sxth	r0, r0
 8004ac0:	900a      	str	r0, [sp, #40]	; 0x28
 8004ac2:	f8ad 3060 	strh.w	r3, [sp, #96]	; 0x60
 8004ac6:	9204      	str	r2, [sp, #16]
 8004ac8:	f8ad 6000 	strh.w	r6, [sp]
 8004acc:	f8cd 5014 	str.w	r5, [sp, #20]
 8004ad0:	f8ad 8004 	strh.w	r8, [sp, #4]
 8004ad4:	f8bd 0002 	ldrh.w	r0, [sp, #2]
 8004ad8:	f9bd e000 	ldrsh.w	lr, [sp]
 8004adc:	2100      	movs	r1, #0
 8004ade:	2800      	cmp	r0, #0
 8004ae0:	d05d      	beq.n	8004b9e <pool_func_mp_array_f32+0x192>
 8004ae2:	9a03      	ldr	r2, [sp, #12]
 8004ae4:	9804      	ldr	r0, [sp, #16]
 8004ae6:	4362      	muls	r2, r4
 8004ae8:	ab02      	add	r3, sp, #8
 8004aea:	eb00 0c82 	add.w	ip, r0, r2, lsl #2
 8004aee:	5e58      	ldrsh	r0, [r3, r1]
 8004af0:	9009      	str	r0, [sp, #36]	; 0x24
 8004af2:	fa0f f58a 	sxth.w	r5, sl
 8004af6:	f8bd 8004 	ldrh.w	r8, [sp, #4]
 8004afa:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004afc:	42b8      	cmp	r0, r7
 8004afe:	eef0 0a40 	vmov.f32	s1, s0
 8004b02:	da45      	bge.n	8004b90 <pool_func_mp_array_f32+0x184>
 8004b04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004b06:	fb08 f900 	mul.w	r9, r8, r0
 8004b0a:	1aba      	subs	r2, r7, r2
 8004b0c:	4658      	mov	r0, fp
 8004b0e:	4575      	cmp	r5, lr
 8004b10:	462e      	mov	r6, r5
 8004b12:	da39      	bge.n	8004b88 <pool_func_mp_array_f32+0x17c>
 8004b14:	ebae 0305 	sub.w	r3, lr, r5
 8004b18:	ea5f 7bc3 	movs.w	fp, r3, lsl #31
 8004b1c:	d50f      	bpl.n	8004b3e <pool_func_mp_array_f32+0x132>
 8004b1e:	eb09 0b06 	add.w	fp, r9, r6
 8004b22:	fb0b 1b04 	mla	fp, fp, r4, r1
 8004b26:	eb00 0b8b 	add.w	fp, r0, fp, lsl #2
 8004b2a:	ed9b 1a00 	vldr	s2, [fp]
 8004b2e:	eeb4 1a60 	vcmp.f32	s2, s1
 8004b32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b36:	bf58      	it	pl
 8004b38:	eef0 0a41 	vmovpl.f32	s1, s2
 8004b3c:	1c76      	adds	r6, r6, #1
 8004b3e:	085b      	lsrs	r3, r3, #1
 8004b40:	f000 8022 	beq.w	8004b88 <pool_func_mp_array_f32+0x17c>
 8004b44:	eb09 0b06 	add.w	fp, r9, r6
 8004b48:	fb0b 1b04 	mla	fp, fp, r4, r1
 8004b4c:	eb00 0b8b 	add.w	fp, r0, fp, lsl #2
 8004b50:	ed9b 1a00 	vldr	s2, [fp]
 8004b54:	eeb4 1a60 	vcmp.f32	s2, s1
 8004b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b5c:	bf58      	it	pl
 8004b5e:	eef0 0a41 	vmovpl.f32	s1, s2
 8004b62:	1c76      	adds	r6, r6, #1
 8004b64:	eb09 0b06 	add.w	fp, r9, r6
 8004b68:	fb0b 1b04 	mla	fp, fp, r4, r1
 8004b6c:	eb00 0b8b 	add.w	fp, r0, fp, lsl #2
 8004b70:	ed9b 1a00 	vldr	s2, [fp]
 8004b74:	eeb4 1a60 	vcmp.f32	s2, s1
 8004b78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004b7c:	bf58      	it	pl
 8004b7e:	eef0 0a41 	vmovpl.f32	s1, s2
 8004b82:	1c76      	adds	r6, r6, #1
 8004b84:	1e5b      	subs	r3, r3, #1
 8004b86:	d1dd      	bne.n	8004b44 <pool_func_mp_array_f32+0x138>
 8004b88:	1e52      	subs	r2, r2, #1
 8004b8a:	44c1      	add	r9, r8
 8004b8c:	d1bf      	bne.n	8004b0e <pool_func_mp_array_f32+0x102>
 8004b8e:	4683      	mov	fp, r0
 8004b90:	1c49      	adds	r1, r1, #1
 8004b92:	edcc 0a00 	vstr	s1, [ip]
 8004b96:	42a1      	cmp	r1, r4
 8004b98:	f10c 0c04 	add.w	ip, ip, #4
 8004b9c:	dbad      	blt.n	8004afa <pool_func_mp_array_f32+0xee>
 8004b9e:	9803      	ldr	r0, [sp, #12]
 8004ba0:	f8bd 1000 	ldrh.w	r1, [sp]
 8004ba4:	1c40      	adds	r0, r0, #1
 8004ba6:	9003      	str	r0, [sp, #12]
 8004ba8:	f8bd 0060 	ldrh.w	r0, [sp, #96]	; 0x60
 8004bac:	4482      	add	sl, r0
 8004bae:	f9bd 0060 	ldrsh.w	r0, [sp, #96]	; 0x60
 8004bb2:	1841      	adds	r1, r0, r1
 8004bb4:	f8ad 1000 	strh.w	r1, [sp]
 8004bb8:	9905      	ldr	r1, [sp, #20]
 8004bba:	1e49      	subs	r1, r1, #1
 8004bbc:	9105      	str	r1, [sp, #20]
 8004bbe:	d189      	bne.n	8004ad4 <pool_func_mp_array_f32+0xc8>
 8004bc0:	f8bd c002 	ldrh.w	ip, [sp, #2]
 8004bc4:	f8bd 3060 	ldrh.w	r3, [sp, #96]	; 0x60
 8004bc8:	9a04      	ldr	r2, [sp, #16]
 8004bca:	f8bd 8004 	ldrh.w	r8, [sp, #4]
 8004bce:	9908      	ldr	r1, [sp, #32]
 8004bd0:	f8bd 5068 	ldrh.w	r5, [sp, #104]	; 0x68
 8004bd4:	f8bd 7006 	ldrh.w	r7, [sp, #6]
 8004bd8:	1c49      	adds	r1, r1, #1
 8004bda:	9108      	str	r1, [sp, #32]
 8004bdc:	9907      	ldr	r1, [sp, #28]
 8004bde:	194d      	adds	r5, r1, r5
 8004be0:	9507      	str	r5, [sp, #28]
 8004be2:	9902      	ldr	r1, [sp, #8]
 8004be4:	f8bd 5064 	ldrh.w	r5, [sp, #100]	; 0x64
 8004be8:	194d      	adds	r5, r1, r5
 8004bea:	9502      	str	r5, [sp, #8]
 8004bec:	f9bd 1064 	ldrsh.w	r1, [sp, #100]	; 0x64
 8004bf0:	9d06      	ldr	r5, [sp, #24]
 8004bf2:	19cf      	adds	r7, r1, r7
 8004bf4:	1e6d      	subs	r5, r5, #1
 8004bf6:	f8ad 7006 	strh.w	r7, [sp, #6]
 8004bfa:	9506      	str	r5, [sp, #24]
 8004bfc:	f000 80b8 	beq.w	8004d70 <pool_func_mp_array_f32+0x364>
 8004c00:	e748      	b.n	8004a94 <pool_func_mp_array_f32+0x88>
 8004c02:	0008      	movs	r0, r1
 8004c04:	f000 80b4 	beq.w	8004d70 <pool_func_mp_array_f32+0x364>
 8004c08:	427f      	negs	r7, r7
 8004c0a:	19e4      	adds	r4, r4, r7
 8004c0c:	f8ad 7000 	strh.w	r7, [sp]
 8004c10:	f8ad 400a 	strh.w	r4, [sp, #10]
 8004c14:	2000      	movs	r0, #0
 8004c16:	9008      	str	r0, [sp, #32]
 8004c18:	f8cd 101c 	str.w	r1, [sp, #28]
 8004c1c:	ed9f 0a56 	vldr	s0, [pc, #344]	; 8004d78 <.text_3>
 8004c20:	f8bd 0068 	ldrh.w	r0, [sp, #104]	; 0x68
 8004c24:	f9bd a00a 	ldrsh.w	sl, [sp, #10]
 8004c28:	2800      	cmp	r0, #0
 8004c2a:	f000 8089 	beq.w	8004d40 <pool_func_mp_array_f32+0x334>
 8004c2e:	f9bd e058 	ldrsh.w	lr, [sp, #88]	; 0x58
 8004c32:	f9bd 7050 	ldrsh.w	r7, [sp, #80]	; 0x50
 8004c36:	9908      	ldr	r1, [sp, #32]
 8004c38:	f8bd 4068 	ldrh.w	r4, [sp, #104]	; 0x68
 8004c3c:	9103      	str	r1, [sp, #12]
 8004c3e:	f1ce 0e00 	rsb	lr, lr, #0
 8004c42:	4477      	add	r7, lr
 8004c44:	f8ad c002 	strh.w	ip, [sp, #2]
 8004c48:	f8ad 3060 	strh.w	r3, [sp, #96]	; 0x60
 8004c4c:	9204      	str	r2, [sp, #16]
 8004c4e:	f8ad e006 	strh.w	lr, [sp, #6]
 8004c52:	f8ad 7008 	strh.w	r7, [sp, #8]
 8004c56:	9406      	str	r4, [sp, #24]
 8004c58:	f8ad 8004 	strh.w	r8, [sp, #4]
 8004c5c:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 8004c60:	f9bd 0008 	ldrsh.w	r0, [sp, #8]
 8004c64:	2600      	movs	r6, #0
 8004c66:	2900      	cmp	r1, #0
 8004c68:	d04e      	beq.n	8004d08 <pool_func_mp_array_f32+0x2fc>
 8004c6a:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8004c6e:	9b03      	ldr	r3, [sp, #12]
 8004c70:	9904      	ldr	r1, [sp, #16]
 8004c72:	f9bd 4006 	ldrsh.w	r4, [sp, #6]
 8004c76:	435a      	muls	r2, r3
 8004c78:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8004c7c:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8004c80:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8004c84:	f8cd 1014 	str.w	r1, [sp, #20]
 8004c88:	f9bd 1000 	ldrsh.w	r1, [sp]
 8004c8c:	4551      	cmp	r1, sl
 8004c8e:	eef0 0a40 	vmov.f32	s1, s0
 8004c92:	da2a      	bge.n	8004cea <pool_func_mp_array_f32+0x2de>
 8004c94:	fb03 f901 	mul.w	r9, r3, r1
 8004c98:	f8ad 5002 	strh.w	r5, [sp, #2]
 8004c9c:	4284      	cmp	r4, r0
 8004c9e:	4625      	mov	r5, r4
 8004ca0:	da1d      	bge.n	8004cde <pool_func_mp_array_f32+0x2d2>
 8004ca2:	f8bd 7002 	ldrh.w	r7, [sp, #2]
 8004ca6:	46de      	mov	lr, fp
 8004ca8:	2900      	cmp	r1, #0
 8004caa:	bf58      	it	pl
 8004cac:	2d00      	cmppl	r5, #0
 8004cae:	d412      	bmi.n	8004cd6 <pool_func_mp_array_f32+0x2ca>
 8004cb0:	42b9      	cmp	r1, r7
 8004cb2:	bfb8      	it	lt
 8004cb4:	429d      	cmplt	r5, r3
 8004cb6:	da0e      	bge.n	8004cd6 <pool_func_mp_array_f32+0x2ca>
 8004cb8:	eb09 0b05 	add.w	fp, r9, r5
 8004cbc:	fb0b 6b02 	mla	fp, fp, r2, r6
 8004cc0:	eb0e 0b8b 	add.w	fp, lr, fp, lsl #2
 8004cc4:	ed9b 1a00 	vldr	s2, [fp]
 8004cc8:	eeb4 1a60 	vcmp.f32	s2, s1
 8004ccc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cd0:	bf58      	it	pl
 8004cd2:	eef0 0a41 	vmovpl.f32	s1, s2
 8004cd6:	1c6d      	adds	r5, r5, #1
 8004cd8:	4285      	cmp	r5, r0
 8004cda:	dbe5      	blt.n	8004ca8 <pool_func_mp_array_f32+0x29c>
 8004cdc:	46f3      	mov	fp, lr
 8004cde:	1c49      	adds	r1, r1, #1
 8004ce0:	4551      	cmp	r1, sl
 8004ce2:	4499      	add	r9, r3
 8004ce4:	dbda      	blt.n	8004c9c <pool_func_mp_array_f32+0x290>
 8004ce6:	f8bd 5002 	ldrh.w	r5, [sp, #2]
 8004cea:	1c76      	adds	r6, r6, #1
 8004cec:	9905      	ldr	r1, [sp, #20]
 8004cee:	edc1 0a00 	vstr	s1, [r1]
 8004cf2:	9905      	ldr	r1, [sp, #20]
 8004cf4:	1d0f      	adds	r7, r1, #4
 8004cf6:	4296      	cmp	r6, r2
 8004cf8:	9705      	str	r7, [sp, #20]
 8004cfa:	dbc5      	blt.n	8004c88 <pool_func_mp_array_f32+0x27c>
 8004cfc:	f8ad 2002 	strh.w	r2, [sp, #2]
 8004d00:	f8ad 4006 	strh.w	r4, [sp, #6]
 8004d04:	f8ad 3004 	strh.w	r3, [sp, #4]
 8004d08:	9803      	ldr	r0, [sp, #12]
 8004d0a:	f9bd 1060 	ldrsh.w	r1, [sp, #96]	; 0x60
 8004d0e:	1c40      	adds	r0, r0, #1
 8004d10:	9003      	str	r0, [sp, #12]
 8004d12:	f8bd 0008 	ldrh.w	r0, [sp, #8]
 8004d16:	1808      	adds	r0, r1, r0
 8004d18:	f8ad 0008 	strh.w	r0, [sp, #8]
 8004d1c:	f9bd 1060 	ldrsh.w	r1, [sp, #96]	; 0x60
 8004d20:	f8bd 0006 	ldrh.w	r0, [sp, #6]
 8004d24:	1808      	adds	r0, r1, r0
 8004d26:	f8ad 0006 	strh.w	r0, [sp, #6]
 8004d2a:	9806      	ldr	r0, [sp, #24]
 8004d2c:	1e40      	subs	r0, r0, #1
 8004d2e:	9006      	str	r0, [sp, #24]
 8004d30:	d194      	bne.n	8004c5c <pool_func_mp_array_f32+0x250>
 8004d32:	f8bd c002 	ldrh.w	ip, [sp, #2]
 8004d36:	f8bd 3060 	ldrh.w	r3, [sp, #96]	; 0x60
 8004d3a:	9a04      	ldr	r2, [sp, #16]
 8004d3c:	f8bd 8004 	ldrh.w	r8, [sp, #4]
 8004d40:	9908      	ldr	r1, [sp, #32]
 8004d42:	f8bd 4068 	ldrh.w	r4, [sp, #104]	; 0x68
 8004d46:	f8bd 700a 	ldrh.w	r7, [sp, #10]
 8004d4a:	190c      	adds	r4, r1, r4
 8004d4c:	9408      	str	r4, [sp, #32]
 8004d4e:	f8bd 4000 	ldrh.w	r4, [sp]
 8004d52:	f9bd 1064 	ldrsh.w	r1, [sp, #100]	; 0x64
 8004d56:	19cf      	adds	r7, r1, r7
 8004d58:	f9bd 1064 	ldrsh.w	r1, [sp, #100]	; 0x64
 8004d5c:	f8ad 700a 	strh.w	r7, [sp, #10]
 8004d60:	190c      	adds	r4, r1, r4
 8004d62:	f8ad 4000 	strh.w	r4, [sp]
 8004d66:	9c07      	ldr	r4, [sp, #28]
 8004d68:	1e64      	subs	r4, r4, #1
 8004d6a:	9407      	str	r4, [sp, #28]
 8004d6c:	f47f af58 	bne.w	8004c20 <pool_func_mp_array_f32+0x214>
 8004d70:	b00b      	add	sp, #44	; 0x2c
 8004d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08004d78 <.text_3>:
 8004d78:	cf000000 	.word	0xcf000000

08004d7c <pool_func_ap_array_f32>:
 8004d7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004d80:	468b      	mov	fp, r1
 8004d82:	b08c      	sub	sp, #48	; 0x30
 8004d84:	4699      	mov	r9, r3
 8004d86:	991c      	ldr	r1, [sp, #112]	; 0x70
 8004d88:	f9bd c068 	ldrsh.w	ip, [sp, #104]	; 0x68
 8004d8c:	9b18      	ldr	r3, [sp, #96]	; 0x60
 8004d8e:	4692      	mov	sl, r2
 8004d90:	1e4f      	subs	r7, r1, #1
 8004d92:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8004d94:	9d1d      	ldr	r5, [sp, #116]	; 0x74
 8004d96:	f8dd 8064 	ldr.w	r8, [sp, #100]	; 0x64
 8004d9a:	6880      	ldr	r0, [r0, #8]
 8004d9c:	68ad      	ldr	r5, [r5, #8]
 8004d9e:	fb17 fc0c 	smulbb	ip, r7, ip
 8004da2:	ebac 0c03 	sub.w	ip, ip, r3
 8004da6:	f8bd 705c 	ldrh.w	r7, [sp, #92]	; 0x5c
 8004daa:	4494      	add	ip, r2
 8004dac:	f1ac 0401 	sub.w	r4, ip, #1
 8004db0:	431f      	orrs	r7, r3
 8004db2:	eba4 060a 	sub.w	r6, r4, sl
 8004db6:	f040 80dc 	bne.w	8004f72 <pool_func_ap_array_f32+0x1f6>
 8004dba:	f9bd 706c 	ldrsh.w	r7, [sp, #108]	; 0x6c
 8004dbe:	1e7c      	subs	r4, r7, #1
 8004dc0:	f9bd 705c 	ldrsh.w	r7, [sp, #92]	; 0x5c
 8004dc4:	fb14 f408 	smulbb	r4, r4, r8
 8004dc8:	1be4      	subs	r4, r4, r7
 8004dca:	f9bd 7054 	ldrsh.w	r7, [sp, #84]	; 0x54
 8004dce:	193c      	adds	r4, r7, r4
 8004dd0:	1e64      	subs	r4, r4, #1
 8004dd2:	eba4 040b 	sub.w	r4, r4, fp
 8004dd6:	b224      	sxth	r4, r4
 8004dd8:	2c00      	cmp	r4, #0
 8004dda:	bf44      	itt	mi
 8004ddc:	b234      	sxthmi	r4, r6
 8004dde:	2c00      	cmpmi	r4, #0
 8004de0:	f140 80c7 	bpl.w	8004f72 <pool_func_ap_array_f32+0x1f6>
 8004de4:	2400      	movs	r4, #0
 8004de6:	000b      	movs	r3, r1
 8004de8:	9409      	str	r4, [sp, #36]	; 0x24
 8004dea:	f000 81af 	beq.w	800514c <pool_func_ap_array_f32+0x3d0>
 8004dee:	b212      	sxth	r2, r2
 8004df0:	f8ad 2004 	strh.w	r2, [sp, #4]
 8004df4:	9408      	str	r4, [sp, #32]
 8004df6:	9407      	str	r4, [sp, #28]
 8004df8:	f8cd 1018 	str.w	r1, [sp, #24]
 8004dfc:	f8bd 106c 	ldrh.w	r1, [sp, #108]	; 0x6c
 8004e00:	f9bd e004 	ldrsh.w	lr, [sp, #4]
 8004e04:	2900      	cmp	r1, #0
 8004e06:	f000 809a 	beq.w	8004f3e <pool_func_ap_array_f32+0x1c2>
 8004e0a:	9907      	ldr	r1, [sp, #28]
 8004e0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e0e:	f9bd 4054 	ldrsh.w	r4, [sp, #84]	; 0x54
 8004e12:	f8bd 306c 	ldrh.w	r3, [sp, #108]	; 0x6c
 8004e16:	9102      	str	r1, [sp, #8]
 8004e18:	2700      	movs	r7, #0
 8004e1a:	f8bd 1068 	ldrh.w	r1, [sp, #104]	; 0x68
 8004e1e:	434a      	muls	r2, r1
 8004e20:	b212      	sxth	r2, r2
 8004e22:	ae08      	add	r6, sp, #32
 8004e24:	920b      	str	r2, [sp, #44]	; 0x2c
 8004e26:	46ca      	mov	sl, r9
 8004e28:	5ff1      	ldrsh	r1, [r6, r7]
 8004e2a:	910a      	str	r1, [sp, #40]	; 0x28
 8004e2c:	f8ad 9002 	strh.w	r9, [sp, #2]
 8004e30:	f8ad 8064 	strh.w	r8, [sp, #100]	; 0x64
 8004e34:	9505      	str	r5, [sp, #20]
 8004e36:	f8ad 4000 	strh.w	r4, [sp]
 8004e3a:	9303      	str	r3, [sp, #12]
 8004e3c:	f8bd 1002 	ldrh.w	r1, [sp, #2]
 8004e40:	f9bd c000 	ldrsh.w	ip, [sp]
 8004e44:	2200      	movs	r2, #0
 8004e46:	2900      	cmp	r1, #0
 8004e48:	d063      	beq.n	8004f12 <pool_func_ap_array_f32+0x196>
 8004e4a:	9d02      	ldr	r5, [sp, #8]
 8004e4c:	9905      	ldr	r1, [sp, #20]
 8004e4e:	f8cd e010 	str.w	lr, [sp, #16]
 8004e52:	fb05 f50a 	mul.w	r5, r5, sl
 8004e56:	eb01 0585 	add.w	r5, r1, r5, lsl #2
 8004e5a:	f8ad b006 	strh.w	fp, [sp, #6]
 8004e5e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8004e60:	9b04      	ldr	r3, [sp, #16]
 8004e62:	4299      	cmp	r1, r3
 8004e64:	ed9f 0abb 	vldr	s0, [pc, #748]	; 8005154 <.text_5>
 8004e68:	eddf 0aba 	vldr	s1, [pc, #744]	; 8005154 <.text_5>
 8004e6c:	da43      	bge.n	8004ef6 <pool_func_ap_array_f32+0x17a>
 8004e6e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8004e70:	f8bd b006 	ldrh.w	fp, [sp, #6]
 8004e74:	eba3 0804 	sub.w	r8, r3, r4
 8004e78:	fb01 f10b 	mul.w	r1, r1, fp
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	ee10 ea90 	vmov	lr, s1
 8004e82:	b23c      	sxth	r4, r7
 8004e84:	4564      	cmp	r4, ip
 8004e86:	46b9      	mov	r9, r7
 8004e88:	da2e      	bge.n	8004ee8 <pool_func_ap_array_f32+0x16c>
 8004e8a:	ebac 0004 	sub.w	r0, ip, r4
 8004e8e:	44e6      	add	lr, ip
 8004e90:	07c6      	lsls	r6, r0, #31
 8004e92:	ebae 0e04 	sub.w	lr, lr, r4
 8004e96:	d50a      	bpl.n	8004eae <pool_func_ap_array_f32+0x132>
 8004e98:	190c      	adds	r4, r1, r4
 8004e9a:	fb04 240a 	mla	r4, r4, sl, r2
 8004e9e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8004ea2:	f109 0901 	add.w	r9, r9, #1
 8004ea6:	edd4 0a00 	vldr	s1, [r4]
 8004eaa:	ee30 0a20 	vadd.f32	s0, s0, s1
 8004eae:	0840      	lsrs	r0, r0, #1
 8004eb0:	f000 801a 	beq.w	8004ee8 <pool_func_ap_array_f32+0x16c>
 8004eb4:	fa01 f489 	sxtah	r4, r1, r9
 8004eb8:	f109 0901 	add.w	r9, r9, #1
 8004ebc:	fb04 240a 	mla	r4, r4, sl, r2
 8004ec0:	fa01 f689 	sxtah	r6, r1, r9
 8004ec4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8004ec8:	fb06 260a 	mla	r6, r6, sl, r2
 8004ecc:	edd4 0a00 	vldr	s1, [r4]
 8004ed0:	eb03 0486 	add.w	r4, r3, r6, lsl #2
 8004ed4:	ee30 0a20 	vadd.f32	s0, s0, s1
 8004ed8:	ed94 1a00 	vldr	s2, [r4]
 8004edc:	1e40      	subs	r0, r0, #1
 8004ede:	ee30 0a01 	vadd.f32	s0, s0, s2
 8004ee2:	f109 0901 	add.w	r9, r9, #1
 8004ee6:	d1e5      	bne.n	8004eb4 <pool_func_ap_array_f32+0x138>
 8004ee8:	f1b8 0801 	subs.w	r8, r8, #1
 8004eec:	4459      	add	r1, fp
 8004eee:	d1c8      	bne.n	8004e82 <pool_func_ap_array_f32+0x106>
 8004ef0:	4618      	mov	r0, r3
 8004ef2:	ee00 ea90 	vmov	s1, lr
 8004ef6:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 8004efa:	ee80 0a20 	vdiv.f32	s0, s0, s1
 8004efe:	ed85 0a00 	vstr	s0, [r5]
 8004f02:	1c52      	adds	r2, r2, #1
 8004f04:	1d2d      	adds	r5, r5, #4
 8004f06:	4552      	cmp	r2, sl
 8004f08:	dba9      	blt.n	8004e5e <pool_func_ap_array_f32+0xe2>
 8004f0a:	f8dd e010 	ldr.w	lr, [sp, #16]
 8004f0e:	f8bd b006 	ldrh.w	fp, [sp, #6]
 8004f12:	9902      	ldr	r1, [sp, #8]
 8004f14:	f9bd 2064 	ldrsh.w	r2, [sp, #100]	; 0x64
 8004f18:	1c49      	adds	r1, r1, #1
 8004f1a:	9102      	str	r1, [sp, #8]
 8004f1c:	f8bd 1000 	ldrh.w	r1, [sp]
 8004f20:	1851      	adds	r1, r2, r1
 8004f22:	f8ad 1000 	strh.w	r1, [sp]
 8004f26:	f9bd 1064 	ldrsh.w	r1, [sp, #100]	; 0x64
 8004f2a:	9a03      	ldr	r2, [sp, #12]
 8004f2c:	19cf      	adds	r7, r1, r7
 8004f2e:	1e52      	subs	r2, r2, #1
 8004f30:	9203      	str	r2, [sp, #12]
 8004f32:	d183      	bne.n	8004e3c <pool_func_ap_array_f32+0xc0>
 8004f34:	f8bd 9002 	ldrh.w	r9, [sp, #2]
 8004f38:	f8bd 8064 	ldrh.w	r8, [sp, #100]	; 0x64
 8004f3c:	9d05      	ldr	r5, [sp, #20]
 8004f3e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004f40:	f8bd 206c 	ldrh.w	r2, [sp, #108]	; 0x6c
 8004f44:	f8bd 3004 	ldrh.w	r3, [sp, #4]
 8004f48:	1c49      	adds	r1, r1, #1
 8004f4a:	9109      	str	r1, [sp, #36]	; 0x24
 8004f4c:	9907      	ldr	r1, [sp, #28]
 8004f4e:	188a      	adds	r2, r1, r2
 8004f50:	9207      	str	r2, [sp, #28]
 8004f52:	9908      	ldr	r1, [sp, #32]
 8004f54:	f8bd 2068 	ldrh.w	r2, [sp, #104]	; 0x68
 8004f58:	188a      	adds	r2, r1, r2
 8004f5a:	9208      	str	r2, [sp, #32]
 8004f5c:	f9bd 1068 	ldrsh.w	r1, [sp, #104]	; 0x68
 8004f60:	9a06      	ldr	r2, [sp, #24]
 8004f62:	18cb      	adds	r3, r1, r3
 8004f64:	1e52      	subs	r2, r2, #1
 8004f66:	f8ad 3004 	strh.w	r3, [sp, #4]
 8004f6a:	9206      	str	r2, [sp, #24]
 8004f6c:	f000 80ee 	beq.w	800514c <pool_func_ap_array_f32+0x3d0>
 8004f70:	e744      	b.n	8004dfc <pool_func_ap_array_f32+0x80>
 8004f72:	000f      	movs	r7, r1
 8004f74:	f000 80ea 	beq.w	800514c <pool_func_ap_array_f32+0x3d0>
 8004f78:	425b      	negs	r3, r3
 8004f7a:	18d2      	adds	r2, r2, r3
 8004f7c:	2700      	movs	r7, #0
 8004f7e:	f8ad 3000 	strh.w	r3, [sp]
 8004f82:	f8ad 200a 	strh.w	r2, [sp, #10]
 8004f86:	9709      	str	r7, [sp, #36]	; 0x24
 8004f88:	f8cd 1020 	str.w	r1, [sp, #32]
 8004f8c:	f8bd 106c 	ldrh.w	r1, [sp, #108]	; 0x6c
 8004f90:	f9bd 300a 	ldrsh.w	r3, [sp, #10]
 8004f94:	2900      	cmp	r1, #0
 8004f96:	f000 80c1 	beq.w	800511c <pool_func_ap_array_f32+0x3a0>
 8004f9a:	f9bd 605c 	ldrsh.w	r6, [sp, #92]	; 0x5c
 8004f9e:	f9bd 4054 	ldrsh.w	r4, [sp, #84]	; 0x54
 8004fa2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004fa4:	f8bd 106c 	ldrh.w	r1, [sp, #108]	; 0x6c
 8004fa8:	9204      	str	r2, [sp, #16]
 8004faa:	4276      	negs	r6, r6
 8004fac:	19a4      	adds	r4, r4, r6
 8004fae:	f8ad 9002 	strh.w	r9, [sp, #2]
 8004fb2:	f8ad 8064 	strh.w	r8, [sp, #100]	; 0x64
 8004fb6:	9505      	str	r5, [sp, #20]
 8004fb8:	f8ad 6004 	strh.w	r6, [sp, #4]
 8004fbc:	f8ad 4008 	strh.w	r4, [sp, #8]
 8004fc0:	f8cd 101c 	str.w	r1, [sp, #28]
 8004fc4:	f8ad b006 	strh.w	fp, [sp, #6]
 8004fc8:	f8bd 2002 	ldrh.w	r2, [sp, #2]
 8004fcc:	f9bd 8008 	ldrsh.w	r8, [sp, #8]
 8004fd0:	2100      	movs	r1, #0
 8004fd2:	2a00      	cmp	r2, #0
 8004fd4:	f000 8085 	beq.w	80050e2 <pool_func_ap_array_f32+0x366>
 8004fd8:	f8bd 5002 	ldrh.w	r5, [sp, #2]
 8004fdc:	9c04      	ldr	r4, [sp, #16]
 8004fde:	9a05      	ldr	r2, [sp, #20]
 8004fe0:	f8bd 9006 	ldrh.w	r9, [sp, #6]
 8004fe4:	f8ad a00c 	strh.w	sl, [sp, #12]
 8004fe8:	4365      	muls	r5, r4
 8004fea:	eb02 0585 	add.w	r5, r2, r5, lsl #2
 8004fee:	9506      	str	r5, [sp, #24]
 8004ff0:	f9bd 5000 	ldrsh.w	r5, [sp]
 8004ff4:	f8bd a002 	ldrh.w	sl, [sp, #2]
 8004ff8:	429d      	cmp	r5, r3
 8004ffa:	ed9f 0a56 	vldr	s0, [pc, #344]	; 8005154 <.text_5>
 8004ffe:	eddf 0a55 	vldr	s1, [pc, #340]	; 8005154 <.text_5>
 8005002:	da5d      	bge.n	80050c0 <pool_func_ap_array_f32+0x344>
 8005004:	930a      	str	r3, [sp, #40]	; 0x28
 8005006:	fb09 fe05 	mul.w	lr, r9, r5
 800500a:	462b      	mov	r3, r5
 800500c:	f9bd 5004 	ldrsh.w	r5, [sp, #4]
 8005010:	f8bd b00c 	ldrh.w	fp, [sp, #12]
 8005014:	ee10 2a90 	vmov	r2, s1
 8005018:	4545      	cmp	r5, r8
 800501a:	462f      	mov	r7, r5
 800501c:	da44      	bge.n	80050a8 <pool_func_ap_array_f32+0x32c>
 800501e:	eba8 0405 	sub.w	r4, r8, r5
 8005022:	07e6      	lsls	r6, r4, #31
 8005024:	d513      	bpl.n	800504e <pool_func_ap_array_f32+0x2d2>
 8005026:	2b00      	cmp	r3, #0
 8005028:	bf58      	it	pl
 800502a:	2f00      	cmppl	r7, #0
 800502c:	d40e      	bmi.n	800504c <pool_func_ap_array_f32+0x2d0>
 800502e:	455b      	cmp	r3, fp
 8005030:	bfb8      	it	lt
 8005032:	454f      	cmplt	r7, r9
 8005034:	da0a      	bge.n	800504c <pool_func_ap_array_f32+0x2d0>
 8005036:	eb0e 0607 	add.w	r6, lr, r7
 800503a:	fb06 160a 	mla	r6, r6, sl, r1
 800503e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 8005042:	1c52      	adds	r2, r2, #1
 8005044:	edd6 0a00 	vldr	s1, [r6]
 8005048:	ee30 0a20 	vadd.f32	s0, s0, s1
 800504c:	1c7f      	adds	r7, r7, #1
 800504e:	0864      	lsrs	r4, r4, #1
 8005050:	d02a      	beq.n	80050a8 <pool_func_ap_array_f32+0x32c>
 8005052:	2b00      	cmp	r3, #0
 8005054:	d405      	bmi.n	8005062 <pool_func_ap_array_f32+0x2e6>
 8005056:	2f00      	cmp	r7, #0
 8005058:	bf48      	it	mi
 800505a:	1c7e      	addmi	r6, r7, #1
 800505c:	d410      	bmi.n	8005080 <pool_func_ap_array_f32+0x304>
 800505e:	455b      	cmp	r3, fp
 8005060:	db01      	blt.n	8005066 <pool_func_ap_array_f32+0x2ea>
 8005062:	1c7e      	adds	r6, r7, #1
 8005064:	e01d      	b.n	80050a2 <pool_func_ap_array_f32+0x326>
 8005066:	1c7e      	adds	r6, r7, #1
 8005068:	454f      	cmp	r7, r9
 800506a:	da09      	bge.n	8005080 <pool_func_ap_array_f32+0x304>
 800506c:	4477      	add	r7, lr
 800506e:	fb07 170a 	mla	r7, r7, sl, r1
 8005072:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8005076:	1c52      	adds	r2, r2, #1
 8005078:	edd7 0a00 	vldr	s1, [r7]
 800507c:	ee30 0a20 	vadd.f32	s0, s0, s1
 8005080:	2e00      	cmp	r6, #0
 8005082:	d40e      	bmi.n	80050a2 <pool_func_ap_array_f32+0x326>
 8005084:	455b      	cmp	r3, fp
 8005086:	bfb8      	it	lt
 8005088:	454e      	cmplt	r6, r9
 800508a:	da0a      	bge.n	80050a2 <pool_func_ap_array_f32+0x326>
 800508c:	eb0e 0706 	add.w	r7, lr, r6
 8005090:	fb07 170a 	mla	r7, r7, sl, r1
 8005094:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 8005098:	1c52      	adds	r2, r2, #1
 800509a:	edd7 0a00 	vldr	s1, [r7]
 800509e:	ee30 0a20 	vadd.f32	s0, s0, s1
 80050a2:	1c77      	adds	r7, r6, #1
 80050a4:	1e64      	subs	r4, r4, #1
 80050a6:	d1d4      	bne.n	8005052 <pool_func_ap_array_f32+0x2d6>
 80050a8:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 80050aa:	1c5b      	adds	r3, r3, #1
 80050ac:	42bb      	cmp	r3, r7
 80050ae:	44ce      	add	lr, r9
 80050b0:	dbb2      	blt.n	8005018 <pool_func_ap_array_f32+0x29c>
 80050b2:	463b      	mov	r3, r7
 80050b4:	ee00 2a90 	vmov	s1, r2
 80050b8:	f8ad 5004 	strh.w	r5, [sp, #4]
 80050bc:	f8ad b00c 	strh.w	fp, [sp, #12]
 80050c0:	eef8 0ae0 	vcvt.f32.s32	s1, s1
 80050c4:	9d06      	ldr	r5, [sp, #24]
 80050c6:	ee80 0a20 	vdiv.f32	s0, s0, s1
 80050ca:	ed85 0a00 	vstr	s0, [r5]
 80050ce:	1c49      	adds	r1, r1, #1
 80050d0:	9a06      	ldr	r2, [sp, #24]
 80050d2:	1d15      	adds	r5, r2, #4
 80050d4:	4551      	cmp	r1, sl
 80050d6:	9506      	str	r5, [sp, #24]
 80050d8:	db8a      	blt.n	8004ff0 <pool_func_ap_array_f32+0x274>
 80050da:	f8ad 9006 	strh.w	r9, [sp, #6]
 80050de:	f8bd a00c 	ldrh.w	sl, [sp, #12]
 80050e2:	9904      	ldr	r1, [sp, #16]
 80050e4:	f9bd 2064 	ldrsh.w	r2, [sp, #100]	; 0x64
 80050e8:	1c49      	adds	r1, r1, #1
 80050ea:	9104      	str	r1, [sp, #16]
 80050ec:	f8bd 1008 	ldrh.w	r1, [sp, #8]
 80050f0:	1851      	adds	r1, r2, r1
 80050f2:	f8ad 1008 	strh.w	r1, [sp, #8]
 80050f6:	f9bd 2064 	ldrsh.w	r2, [sp, #100]	; 0x64
 80050fa:	f8bd 1004 	ldrh.w	r1, [sp, #4]
 80050fe:	1851      	adds	r1, r2, r1
 8005100:	f8ad 1004 	strh.w	r1, [sp, #4]
 8005104:	9907      	ldr	r1, [sp, #28]
 8005106:	1e49      	subs	r1, r1, #1
 8005108:	9107      	str	r1, [sp, #28]
 800510a:	f47f af5d 	bne.w	8004fc8 <pool_func_ap_array_f32+0x24c>
 800510e:	f8bd 9002 	ldrh.w	r9, [sp, #2]
 8005112:	f8bd 8064 	ldrh.w	r8, [sp, #100]	; 0x64
 8005116:	9d05      	ldr	r5, [sp, #20]
 8005118:	f8bd b006 	ldrh.w	fp, [sp, #6]
 800511c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800511e:	f8bd 206c 	ldrh.w	r2, [sp, #108]	; 0x6c
 8005122:	f8bd 300a 	ldrh.w	r3, [sp, #10]
 8005126:	188a      	adds	r2, r1, r2
 8005128:	9209      	str	r2, [sp, #36]	; 0x24
 800512a:	f8bd 2000 	ldrh.w	r2, [sp]
 800512e:	f9bd 1068 	ldrsh.w	r1, [sp, #104]	; 0x68
 8005132:	18cb      	adds	r3, r1, r3
 8005134:	f9bd 1068 	ldrsh.w	r1, [sp, #104]	; 0x68
 8005138:	f8ad 300a 	strh.w	r3, [sp, #10]
 800513c:	188a      	adds	r2, r1, r2
 800513e:	f8ad 2000 	strh.w	r2, [sp]
 8005142:	9a08      	ldr	r2, [sp, #32]
 8005144:	1e52      	subs	r2, r2, #1
 8005146:	9208      	str	r2, [sp, #32]
 8005148:	f47f af20 	bne.w	8004f8c <pool_func_ap_array_f32+0x210>
 800514c:	b00c      	add	sp, #48	; 0x30
 800514e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08005154 <.text_5>:
 8005154:	00000000 	.word	0x00000000

08005158 <pool_func_mp_kernel_array_f32>:
 8005158:	b470      	push	{r4, r5, r6}
 800515a:	eb01 0482 	add.w	r4, r1, r2, lsl #2
 800515e:	42a1      	cmp	r1, r4
 8005160:	d257      	bcs.n	8005212 <pool_func_mp_kernel_array_f32+0xba>
 8005162:	2b00      	cmp	r3, #0
 8005164:	d051      	beq.n	800520a <pool_func_mp_kernel_array_f32+0xb2>
 8005166:	f013 0203 	ands.w	r2, r3, #3
 800516a:	460d      	mov	r5, r1
 800516c:	4606      	mov	r6, r0
 800516e:	d011      	beq.n	8005194 <pool_func_mp_kernel_array_f32+0x3c>
 8005170:	ed96 0a00 	vldr	s0, [r6]
 8005174:	edd5 0a00 	vldr	s1, [r5]
 8005178:	eef4 0a40 	vcmp.f32	s1, s0
 800517c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005180:	bf58      	it	pl
 8005182:	eeb0 0a60 	vmovpl.f32	s0, s1
 8005186:	ed86 0a00 	vstr	s0, [r6]
 800518a:	1e52      	subs	r2, r2, #1
 800518c:	1d36      	adds	r6, r6, #4
 800518e:	1d2d      	adds	r5, r5, #4
 8005190:	2a00      	cmp	r2, #0
 8005192:	d1ed      	bne.n	8005170 <pool_func_mp_kernel_array_f32+0x18>
 8005194:	089a      	lsrs	r2, r3, #2
 8005196:	d038      	beq.n	800520a <pool_func_mp_kernel_array_f32+0xb2>
 8005198:	edd5 0a00 	vldr	s1, [r5]
 800519c:	edd6 1a00 	vldr	s3, [r6]
 80051a0:	eef4 0a61 	vcmp.f32	s1, s3
 80051a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051a8:	bf48      	it	mi
 80051aa:	eef0 0a61 	vmovmi.f32	s1, s3
 80051ae:	edc6 0a00 	vstr	s1, [r6]
 80051b2:	edd5 0a01 	vldr	s1, [r5, #4]
 80051b6:	edd6 1a01 	vldr	s3, [r6, #4]
 80051ba:	ed96 0a02 	vldr	s0, [r6, #8]
 80051be:	eef4 0a61 	vcmp.f32	s1, s3
 80051c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051c6:	bf48      	it	mi
 80051c8:	eef0 0a61 	vmovmi.f32	s1, s3
 80051cc:	edc6 0a01 	vstr	s1, [r6, #4]
 80051d0:	ed95 1a02 	vldr	s2, [r5, #8]
 80051d4:	edd6 1a03 	vldr	s3, [r6, #12]
 80051d8:	eeb4 1a40 	vcmp.f32	s2, s0
 80051dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051e0:	bf48      	it	mi
 80051e2:	eeb0 1a40 	vmovmi.f32	s2, s0
 80051e6:	ed86 1a02 	vstr	s2, [r6, #8]
 80051ea:	edd5 0a03 	vldr	s1, [r5, #12]
 80051ee:	eef4 0a61 	vcmp.f32	s1, s3
 80051f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80051f6:	bf58      	it	pl
 80051f8:	eef0 1a60 	vmovpl.f32	s3, s1
 80051fc:	edc6 1a03 	vstr	s3, [r6, #12]
 8005200:	1e52      	subs	r2, r2, #1
 8005202:	3610      	adds	r6, #16
 8005204:	3510      	adds	r5, #16
 8005206:	2a00      	cmp	r2, #0
 8005208:	d1c6      	bne.n	8005198 <pool_func_mp_kernel_array_f32+0x40>
 800520a:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 800520e:	42a1      	cmp	r1, r4
 8005210:	d3a7      	bcc.n	8005162 <pool_func_mp_kernel_array_f32+0xa>
 8005212:	bc70      	pop	{r4, r5, r6}
 8005214:	4770      	bx	lr
	...

08005218 <pool_func_ap_kernel_array_f32>:
 8005218:	b4f0      	push	{r4, r5, r6, r7}
 800521a:	eb01 0582 	add.w	r5, r1, r2, lsl #2
 800521e:	9c05      	ldr	r4, [sp, #20]
 8005220:	42a9      	cmp	r1, r5
 8005222:	d251      	bcs.n	80052c8 <pool_func_ap_kernel_array_f32+0xb0>
 8005224:	2b00      	cmp	r3, #0
 8005226:	d04a      	beq.n	80052be <pool_func_ap_kernel_array_f32+0xa6>
 8005228:	f013 0203 	ands.w	r2, r3, #3
 800522c:	460e      	mov	r6, r1
 800522e:	4607      	mov	r7, r0
 8005230:	f000 800f 	beq.w	8005252 <pool_func_ap_kernel_array_f32+0x3a>
 8005234:	ed96 0a00 	vldr	s0, [r6]
 8005238:	2c01      	cmp	r4, #1
 800523a:	bf1c      	itt	ne
 800523c:	edd7 0a00 	vldrne	s1, [r7]
 8005240:	ee30 0a80 	vaddne.f32	s0, s1, s0
 8005244:	ed87 0a00 	vstr	s0, [r7]
 8005248:	1e52      	subs	r2, r2, #1
 800524a:	1d3f      	adds	r7, r7, #4
 800524c:	1d36      	adds	r6, r6, #4
 800524e:	2a00      	cmp	r2, #0
 8005250:	d1f0      	bne.n	8005234 <pool_func_ap_kernel_array_f32+0x1c>
 8005252:	089a      	lsrs	r2, r3, #2
 8005254:	d033      	beq.n	80052be <pool_func_ap_kernel_array_f32+0xa6>
 8005256:	2c01      	cmp	r4, #1
 8005258:	edd6 1a00 	vldr	s3, [r6]
 800525c:	d10c      	bne.n	8005278 <pool_func_ap_kernel_array_f32+0x60>
 800525e:	edc7 1a00 	vstr	s3, [r7]
 8005262:	ed96 0a01 	vldr	s0, [r6, #4]
 8005266:	ed87 0a01 	vstr	s0, [r7, #4]
 800526a:	edd6 1a02 	vldr	s3, [r6, #8]
 800526e:	edc7 1a02 	vstr	s3, [r7, #8]
 8005272:	edd6 1a03 	vldr	s3, [r6, #12]
 8005276:	e01b      	b.n	80052b0 <pool_func_ap_kernel_array_f32+0x98>
 8005278:	edd7 0a00 	vldr	s1, [r7]
 800527c:	ee30 0aa1 	vadd.f32	s0, s1, s3
 8005280:	ed87 0a00 	vstr	s0, [r7]
 8005284:	ed97 1a01 	vldr	s2, [r7, #4]
 8005288:	ed96 0a01 	vldr	s0, [r6, #4]
 800528c:	edd7 1a02 	vldr	s3, [r7, #8]
 8005290:	ee31 0a00 	vadd.f32	s0, s2, s0
 8005294:	ed87 0a01 	vstr	s0, [r7, #4]
 8005298:	edd6 0a02 	vldr	s1, [r6, #8]
 800529c:	ee31 0aa0 	vadd.f32	s0, s3, s1
 80052a0:	ed87 0a02 	vstr	s0, [r7, #8]
 80052a4:	ed97 0a03 	vldr	s0, [r7, #12]
 80052a8:	ed96 1a03 	vldr	s2, [r6, #12]
 80052ac:	ee70 1a01 	vadd.f32	s3, s0, s2
 80052b0:	edc7 1a03 	vstr	s3, [r7, #12]
 80052b4:	1e52      	subs	r2, r2, #1
 80052b6:	3710      	adds	r7, #16
 80052b8:	3610      	adds	r6, #16
 80052ba:	2a00      	cmp	r2, #0
 80052bc:	d1cb      	bne.n	8005256 <pool_func_ap_kernel_array_f32+0x3e>
 80052be:	2400      	movs	r4, #0
 80052c0:	eb01 0183 	add.w	r1, r1, r3, lsl #2
 80052c4:	42a9      	cmp	r1, r5
 80052c6:	d3ad      	bcc.n	8005224 <pool_func_ap_kernel_array_f32+0xc>
 80052c8:	9904      	ldr	r1, [sp, #16]
 80052ca:	b399      	cbz	r1, 8005334 <pool_func_ap_kernel_array_f32+0x11c>
 80052cc:	ee00 1a10 	vmov	s0, r1
 80052d0:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 80052d4:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80052d8:	ee80 0a80 	vdiv.f32	s0, s1, s0
 80052dc:	b353      	cbz	r3, 8005334 <pool_func_ap_kernel_array_f32+0x11c>
 80052de:	f013 0103 	ands.w	r1, r3, #3
 80052e2:	d009      	beq.n	80052f8 <pool_func_ap_kernel_array_f32+0xe0>
 80052e4:	edd0 0a00 	vldr	s1, [r0]
 80052e8:	ee60 0a80 	vmul.f32	s1, s1, s0
 80052ec:	edc0 0a00 	vstr	s1, [r0]
 80052f0:	1e49      	subs	r1, r1, #1
 80052f2:	f100 0004 	add.w	r0, r0, #4
 80052f6:	d1f5      	bne.n	80052e4 <pool_func_ap_kernel_array_f32+0xcc>
 80052f8:	089b      	lsrs	r3, r3, #2
 80052fa:	d01b      	beq.n	8005334 <pool_func_ap_kernel_array_f32+0x11c>
 80052fc:	edd0 0a00 	vldr	s1, [r0]
 8005300:	ee60 0a80 	vmul.f32	s1, s1, s0
 8005304:	edc0 0a00 	vstr	s1, [r0]
 8005308:	1e5b      	subs	r3, r3, #1
 800530a:	ed90 1a01 	vldr	s2, [r0, #4]
 800530e:	edd0 0a02 	vldr	s1, [r0, #8]
 8005312:	ee21 1a00 	vmul.f32	s2, s2, s0
 8005316:	ed80 1a01 	vstr	s2, [r0, #4]
 800531a:	ee60 0a80 	vmul.f32	s1, s1, s0
 800531e:	ed90 1a03 	vldr	s2, [r0, #12]
 8005322:	edc0 0a02 	vstr	s1, [r0, #8]
 8005326:	ee21 1a00 	vmul.f32	s2, s2, s0
 800532a:	ed80 1a03 	vstr	s2, [r0, #12]
 800532e:	f100 0010 	add.w	r0, r0, #16
 8005332:	d1e3      	bne.n	80052fc <pool_func_ap_kernel_array_f32+0xe4>
 8005334:	bcf0      	pop	{r4, r5, r6, r7}
 8005336:	4770      	bx	lr

08005338 <forward_mp>:
 8005338:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800533c:	4604      	mov	r4, r0
 800533e:	b08e      	sub	sp, #56	; 0x38
 8005340:	6962      	ldr	r2, [r4, #20]
 8005342:	8811      	ldrh	r1, [r2, #0]
 8005344:	2900      	cmp	r1, #0
 8005346:	bf1a      	itte	ne
 8005348:	6850      	ldrne	r0, [r2, #4]
 800534a:	1d00      	addne	r0, r0, #4
 800534c:	2004      	moveq	r0, #4
 800534e:	6800      	ldr	r0, [r0, #0]
 8005350:	2800      	cmp	r0, #0
 8005352:	bf14      	ite	ne
 8005354:	6805      	ldrne	r5, [r0, #0]
 8005356:	2500      	moveq	r5, #0
 8005358:	2901      	cmp	r1, #1
 800535a:	bfc6      	itte	gt
 800535c:	6850      	ldrgt	r0, [r2, #4]
 800535e:	3010      	addgt	r0, #16
 8005360:	2004      	movle	r0, #4
 8005362:	6800      	ldr	r0, [r0, #0]
 8005364:	68ea      	ldr	r2, [r5, #12]
 8005366:	2800      	cmp	r0, #0
 8005368:	bf14      	ite	ne
 800536a:	6807      	ldrne	r7, [r0, #0]
 800536c:	2700      	moveq	r7, #0
 800536e:	68f9      	ldr	r1, [r7, #12]
 8005370:	68d0      	ldr	r0, [r2, #12]
 8005372:	68cb      	ldr	r3, [r1, #12]
 8005374:	9009      	str	r0, [sp, #36]	; 0x24
 8005376:	6889      	ldr	r1, [r1, #8]
 8005378:	9108      	str	r1, [sp, #32]
 800537a:	f8d2 8008 	ldr.w	r8, [r2, #8]
 800537e:	6851      	ldr	r1, [r2, #4]
 8005380:	69a2      	ldr	r2, [r4, #24]
 8005382:	69e0      	ldr	r0, [r4, #28]
 8005384:	9007      	str	r0, [sp, #28]
 8005386:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8005388:	6a20      	ldr	r0, [r4, #32]
 800538a:	960d      	str	r6, [sp, #52]	; 0x34
 800538c:	f8d4 c02c 	ldr.w	ip, [r4, #44]	; 0x2c
 8005390:	69ac      	ldr	r4, [r5, #24]
 8005392:	69bd      	ldr	r5, [r7, #24]
 8005394:	f8dc 7000 	ldr.w	r7, [ip]
 8005398:	f8dc 6004 	ldr.w	r6, [ip, #4]
 800539c:	68a4      	ldr	r4, [r4, #8]
 800539e:	f8d5 e008 	ldr.w	lr, [r5, #8]
 80053a2:	427f      	negs	r7, r7
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	9700      	str	r7, [sp, #0]
 80053a8:	f000 80d9 	beq.w	800555e <forward_mp+0x226>
 80053ac:	9301      	str	r3, [sp, #4]
 80053ae:	4276      	negs	r6, r6
 80053b0:	960c      	str	r6, [sp, #48]	; 0x30
 80053b2:	fb01 f508 	mul.w	r5, r1, r8
 80053b6:	950b      	str	r5, [sp, #44]	; 0x2c
 80053b8:	9d00      	ldr	r5, [sp, #0]
 80053ba:	9b00      	ldr	r3, [sp, #0]
 80053bc:	9f00      	ldr	r7, [sp, #0]
 80053be:	426d      	negs	r5, r5
 80053c0:	9d09      	ldr	r5, [sp, #36]	; 0x24
 80053c2:	bfcc      	ite	gt
 80053c4:	2600      	movgt	r6, #0
 80053c6:	9e00      	ldrle	r6, [sp, #0]
 80053c8:	1aeb      	subs	r3, r5, r3
 80053ca:	9d07      	ldr	r5, [sp, #28]
 80053cc:	42ab      	cmp	r3, r5
 80053ce:	bf88      	it	hi
 80053d0:	462b      	movhi	r3, r5
 80053d2:	19df      	adds	r7, r3, r7
 80053d4:	9b08      	ldr	r3, [sp, #32]
 80053d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80053d8:	2b00      	cmp	r3, #0
 80053da:	f000 80b7 	beq.w	800554c <forward_mp+0x214>
 80053de:	fb08 fa06 	mul.w	sl, r8, r6
 80053e2:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 80053e6:	f8cd 800c 	str.w	r8, [sp, #12]
 80053ea:	9202      	str	r2, [sp, #8]
 80053ec:	9006      	str	r0, [sp, #24]
 80053ee:	9605      	str	r6, [sp, #20]
 80053f0:	9704      	str	r7, [sp, #16]
 80053f2:	4268      	negs	r0, r5
 80053f4:	9f03      	ldr	r7, [sp, #12]
 80053f6:	9a02      	ldr	r2, [sp, #8]
 80053f8:	f8dd 802c 	ldr.w	r8, [sp, #44]	; 0x2c
 80053fc:	bfcc      	ite	gt
 80053fe:	2000      	movgt	r0, #0
 8005400:	4628      	movle	r0, r5
 8005402:	1b7f      	subs	r7, r7, r5
 8005404:	4297      	cmp	r7, r2
 8005406:	bf88      	it	hi
 8005408:	4617      	movhi	r7, r2
 800540a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800540c:	197f      	adds	r7, r7, r5
 800540e:	1a3f      	subs	r7, r7, r0
 8005410:	1880      	adds	r0, r0, r2
 8005412:	4348      	muls	r0, r1
 8005414:	434f      	muls	r7, r1
 8005416:	eb04 0c80 	add.w	ip, r4, r0, lsl #2
 800541a:	b311      	cbz	r1, 8005462 <forward_mp+0x12a>
 800541c:	f011 0003 	ands.w	r0, r1, #3
 8005420:	4672      	mov	r2, lr
 8005422:	4666      	mov	r6, ip
 8005424:	f000 8006 	beq.w	8005434 <forward_mp+0xfc>
 8005428:	f856 9b04 	ldr.w	r9, [r6], #4
 800542c:	f842 9b04 	str.w	r9, [r2], #4
 8005430:	1e40      	subs	r0, r0, #1
 8005432:	d1f9      	bne.n	8005428 <forward_mp+0xf0>
 8005434:	0888      	lsrs	r0, r1, #2
 8005436:	d014      	beq.n	8005462 <forward_mp+0x12a>
 8005438:	ed96 0a00 	vldr	s0, [r6]
 800543c:	ed82 0a00 	vstr	s0, [r2]
 8005440:	1e40      	subs	r0, r0, #1
 8005442:	edd6 0a01 	vldr	s1, [r6, #4]
 8005446:	edc2 0a01 	vstr	s1, [r2, #4]
 800544a:	ed96 0a02 	vldr	s0, [r6, #8]
 800544e:	ed82 0a02 	vstr	s0, [r2, #8]
 8005452:	edd6 0a03 	vldr	s1, [r6, #12]
 8005456:	edc2 0a03 	vstr	s1, [r2, #12]
 800545a:	3210      	adds	r2, #16
 800545c:	3610      	adds	r6, #16
 800545e:	2800      	cmp	r0, #0
 8005460:	d1ea      	bne.n	8005438 <forward_mp+0x100>
 8005462:	9805      	ldr	r0, [sp, #20]
 8005464:	9a04      	ldr	r2, [sp, #16]
 8005466:	4290      	cmp	r0, r2
 8005468:	da66      	bge.n	8005538 <forward_mp+0x200>
 800546a:	4610      	mov	r0, r2
 800546c:	9a05      	ldr	r2, [sp, #20]
 800546e:	1a82      	subs	r2, r0, r2
 8005470:	46e2      	mov	sl, ip
 8005472:	eb0a 0b87 	add.w	fp, sl, r7, lsl #2
 8005476:	45da      	cmp	sl, fp
 8005478:	d25a      	bcs.n	8005530 <forward_mp+0x1f8>
 800547a:	2900      	cmp	r1, #0
 800547c:	d054      	beq.n	8005528 <forward_mp+0x1f0>
 800547e:	f011 0003 	ands.w	r0, r1, #3
 8005482:	4656      	mov	r6, sl
 8005484:	46f1      	mov	r9, lr
 8005486:	d012      	beq.n	80054ae <forward_mp+0x176>
 8005488:	ed99 0a00 	vldr	s0, [r9]
 800548c:	edd6 0a00 	vldr	s1, [r6]
 8005490:	eef4 0a40 	vcmp.f32	s1, s0
 8005494:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005498:	bf58      	it	pl
 800549a:	eeb0 0a60 	vmovpl.f32	s0, s1
 800549e:	1e40      	subs	r0, r0, #1
 80054a0:	1d36      	adds	r6, r6, #4
 80054a2:	ed89 0a00 	vstr	s0, [r9]
 80054a6:	2800      	cmp	r0, #0
 80054a8:	f109 0904 	add.w	r9, r9, #4
 80054ac:	d1ec      	bne.n	8005488 <forward_mp+0x150>
 80054ae:	0888      	lsrs	r0, r1, #2
 80054b0:	f000 803a 	beq.w	8005528 <forward_mp+0x1f0>
 80054b4:	edd6 0a00 	vldr	s1, [r6]
 80054b8:	edd9 1a00 	vldr	s3, [r9]
 80054bc:	eef4 0a61 	vcmp.f32	s1, s3
 80054c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054c4:	bf48      	it	mi
 80054c6:	eef0 0a61 	vmovmi.f32	s1, s3
 80054ca:	edc9 0a00 	vstr	s1, [r9]
 80054ce:	edd6 0a01 	vldr	s1, [r6, #4]
 80054d2:	edd9 1a01 	vldr	s3, [r9, #4]
 80054d6:	ed99 0a02 	vldr	s0, [r9, #8]
 80054da:	eef4 0a61 	vcmp.f32	s1, s3
 80054de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054e2:	bf48      	it	mi
 80054e4:	eef0 0a61 	vmovmi.f32	s1, s3
 80054e8:	edc9 0a01 	vstr	s1, [r9, #4]
 80054ec:	ed96 1a02 	vldr	s2, [r6, #8]
 80054f0:	edd9 1a03 	vldr	s3, [r9, #12]
 80054f4:	eeb4 1a40 	vcmp.f32	s2, s0
 80054f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054fc:	bf48      	it	mi
 80054fe:	eeb0 1a40 	vmovmi.f32	s2, s0
 8005502:	ed89 1a02 	vstr	s2, [r9, #8]
 8005506:	edd6 0a03 	vldr	s1, [r6, #12]
 800550a:	eef4 0a61 	vcmp.f32	s1, s3
 800550e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005512:	bf58      	it	pl
 8005514:	eef0 1a60 	vmovpl.f32	s3, s1
 8005518:	1e40      	subs	r0, r0, #1
 800551a:	3610      	adds	r6, #16
 800551c:	edc9 1a03 	vstr	s3, [r9, #12]
 8005520:	2800      	cmp	r0, #0
 8005522:	f109 0910 	add.w	r9, r9, #16
 8005526:	d1c5      	bne.n	80054b4 <forward_mp+0x17c>
 8005528:	eb0a 0a81 	add.w	sl, sl, r1, lsl #2
 800552c:	45da      	cmp	sl, fp
 800552e:	d3a4      	bcc.n	800547a <forward_mp+0x142>
 8005530:	1e52      	subs	r2, r2, #1
 8005532:	eb0c 0c88 	add.w	ip, ip, r8, lsl #2
 8005536:	d19b      	bne.n	8005470 <forward_mp+0x138>
 8005538:	9806      	ldr	r0, [sp, #24]
 800553a:	1945      	adds	r5, r0, r5
 800553c:	1e5b      	subs	r3, r3, #1
 800553e:	eb0e 0e81 	add.w	lr, lr, r1, lsl #2
 8005542:	f47f af56 	bne.w	80053f2 <forward_mp+0xba>
 8005546:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800554a:	9a02      	ldr	r2, [sp, #8]
 800554c:	9d00      	ldr	r5, [sp, #0]
 800554e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005550:	195d      	adds	r5, r3, r5
 8005552:	9500      	str	r5, [sp, #0]
 8005554:	9d01      	ldr	r5, [sp, #4]
 8005556:	1e6d      	subs	r5, r5, #1
 8005558:	9501      	str	r5, [sp, #4]
 800555a:	f47f af2d 	bne.w	80053b8 <forward_mp+0x80>
 800555e:	b00e      	add	sp, #56	; 0x38
 8005560:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005564 <forward_ap>:
 8005564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005568:	4607      	mov	r7, r0
 800556a:	b097      	sub	sp, #92	; 0x5c
 800556c:	697a      	ldr	r2, [r7, #20]
 800556e:	8811      	ldrh	r1, [r2, #0]
 8005570:	2900      	cmp	r1, #0
 8005572:	bf1a      	itte	ne
 8005574:	6850      	ldrne	r0, [r2, #4]
 8005576:	1d00      	addne	r0, r0, #4
 8005578:	2004      	moveq	r0, #4
 800557a:	6800      	ldr	r0, [r0, #0]
 800557c:	2800      	cmp	r0, #0
 800557e:	bf14      	ite	ne
 8005580:	6804      	ldrne	r4, [r0, #0]
 8005582:	2400      	moveq	r4, #0
 8005584:	2901      	cmp	r1, #1
 8005586:	bfc6      	itte	gt
 8005588:	6850      	ldrgt	r0, [r2, #4]
 800558a:	3010      	addgt	r0, #16
 800558c:	2004      	movle	r0, #4
 800558e:	6800      	ldr	r0, [r0, #0]
 8005590:	68e3      	ldr	r3, [r4, #12]
 8005592:	68dd      	ldr	r5, [r3, #12]
 8005594:	2800      	cmp	r0, #0
 8005596:	bf14      	ite	ne
 8005598:	6806      	ldrne	r6, [r0, #0]
 800559a:	2600      	moveq	r6, #0
 800559c:	68f2      	ldr	r2, [r6, #12]
 800559e:	68d0      	ldr	r0, [r2, #12]
 80055a0:	950d      	str	r5, [sp, #52]	; 0x34
 80055a2:	6892      	ldr	r2, [r2, #8]
 80055a4:	920c      	str	r2, [sp, #48]	; 0x30
 80055a6:	f8d3 c008 	ldr.w	ip, [r3, #8]
 80055aa:	6859      	ldr	r1, [r3, #4]
 80055ac:	69bb      	ldr	r3, [r7, #24]
 80055ae:	69fd      	ldr	r5, [r7, #28]
 80055b0:	9505      	str	r5, [sp, #20]
 80055b2:	f8d7 8020 	ldr.w	r8, [r7, #32]
 80055b6:	6a7d      	ldr	r5, [r7, #36]	; 0x24
 80055b8:	9516      	str	r5, [sp, #88]	; 0x58
 80055ba:	69a4      	ldr	r4, [r4, #24]
 80055bc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80055be:	68a5      	ldr	r5, [r4, #8]
 80055c0:	f8d2 9004 	ldr.w	r9, [r2, #4]
 80055c4:	69b4      	ldr	r4, [r6, #24]
 80055c6:	6812      	ldr	r2, [r2, #0]
 80055c8:	f8d4 e008 	ldr.w	lr, [r4, #8]
 80055cc:	4252      	negs	r2, r2
 80055ce:	2800      	cmp	r0, #0
 80055d0:	9201      	str	r2, [sp, #4]
 80055d2:	f000 811c 	beq.w	800580e <forward_ap+0x2aa>
 80055d6:	9c05      	ldr	r4, [sp, #20]
 80055d8:	f1c9 0900 	rsb	r9, r9, #0
 80055dc:	435c      	muls	r4, r3
 80055de:	fb01 f20c 	mul.w	r2, r1, ip
 80055e2:	9004      	str	r0, [sp, #16]
 80055e4:	f8cd 9054 	str.w	r9, [sp, #84]	; 0x54
 80055e8:	9414      	str	r4, [sp, #80]	; 0x50
 80055ea:	9213      	str	r2, [sp, #76]	; 0x4c
 80055ec:	9a01      	ldr	r2, [sp, #4]
 80055ee:	9801      	ldr	r0, [sp, #4]
 80055f0:	9c01      	ldr	r4, [sp, #4]
 80055f2:	4252      	negs	r2, r2
 80055f4:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80055f6:	bfcc      	ite	gt
 80055f8:	2600      	movgt	r6, #0
 80055fa:	9e01      	ldrle	r6, [sp, #4]
 80055fc:	1a10      	subs	r0, r2, r0
 80055fe:	9a05      	ldr	r2, [sp, #20]
 8005600:	4290      	cmp	r0, r2
 8005602:	bf88      	it	hi
 8005604:	4610      	movhi	r0, r2
 8005606:	1904      	adds	r4, r0, r4
 8005608:	9815      	ldr	r0, [sp, #84]	; 0x54
 800560a:	9000      	str	r0, [sp, #0]
 800560c:	980c      	ldr	r0, [sp, #48]	; 0x30
 800560e:	2800      	cmp	r0, #0
 8005610:	f000 80f4 	beq.w	80057fc <forward_ap+0x298>
 8005614:	fb0c f006 	mul.w	r0, ip, r6
 8005618:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800561a:	9012      	str	r0, [sp, #72]	; 0x48
 800561c:	9202      	str	r2, [sp, #8]
 800561e:	1b30      	subs	r0, r6, r4
 8005620:	9011      	str	r0, [sp, #68]	; 0x44
 8005622:	970e      	str	r7, [sp, #56]	; 0x38
 8005624:	f8cd c01c 	str.w	ip, [sp, #28]
 8005628:	9306      	str	r3, [sp, #24]
 800562a:	f8cd 802c 	str.w	r8, [sp, #44]	; 0x2c
 800562e:	950a      	str	r5, [sp, #40]	; 0x28
 8005630:	9609      	str	r6, [sp, #36]	; 0x24
 8005632:	9408      	str	r4, [sp, #32]
 8005634:	9800      	ldr	r0, [sp, #0]
 8005636:	9a07      	ldr	r2, [sp, #28]
 8005638:	f8dd a000 	ldr.w	sl, [sp]
 800563c:	4240      	negs	r0, r0
 800563e:	9800      	ldr	r0, [sp, #0]
 8005640:	bfcc      	ite	gt
 8005642:	f04f 0900 	movgt.w	r9, #0
 8005646:	f8dd 9000 	ldrle.w	r9, [sp]
 800564a:	1a10      	subs	r0, r2, r0
 800564c:	9a06      	ldr	r2, [sp, #24]
 800564e:	4290      	cmp	r0, r2
 8005650:	bf88      	it	hi
 8005652:	4610      	movhi	r0, r2
 8005654:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8005656:	9203      	str	r2, [sp, #12]
 8005658:	4482      	add	sl, r0
 800565a:	9811      	ldr	r0, [sp, #68]	; 0x44
 800565c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800565e:	eba9 030a 	sub.w	r3, r9, sl
 8005662:	4343      	muls	r3, r0
 8005664:	980a      	ldr	r0, [sp, #40]	; 0x28
 8005666:	444a      	add	r2, r9
 8005668:	434a      	muls	r2, r1
 800566a:	eb00 0582 	add.w	r5, r0, r2, lsl #2
 800566e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005670:	f892 0030 	ldrb.w	r0, [r2, #48]	; 0x30
 8005674:	9a08      	ldr	r2, [sp, #32]
 8005676:	ebaa 0409 	sub.w	r4, sl, r9
 800567a:	434c      	muls	r4, r1
 800567c:	2800      	cmp	r0, #0
 800567e:	bf14      	ite	ne
 8005680:	9e14      	ldrne	r6, [sp, #80]	; 0x50
 8005682:	461e      	moveq	r6, r3
 8005684:	9809      	ldr	r0, [sp, #36]	; 0x24
 8005686:	2701      	movs	r7, #1
 8005688:	4290      	cmp	r0, r2
 800568a:	f04f 0800 	mov.w	r8, #0
 800568e:	f280 80a4 	bge.w	80057da <forward_ap+0x276>
 8005692:	1a12      	subs	r2, r2, r0
 8005694:	ebaa 0009 	sub.w	r0, sl, r9
 8005698:	900f      	str	r0, [sp, #60]	; 0x3c
 800569a:	9310      	str	r3, [sp, #64]	; 0x40
 800569c:	980f      	ldr	r0, [sp, #60]	; 0x3c
 800569e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80056a0:	4480      	add	r8, r0
 80056a2:	4543      	cmp	r3, r8
 80056a4:	46a9      	mov	r9, r5
 80056a6:	bf0c      	ite	eq
 80056a8:	4633      	moveq	r3, r6
 80056aa:	2300      	movne	r3, #0
 80056ac:	eb09 0c84 	add.w	ip, r9, r4, lsl #2
 80056b0:	45e1      	cmp	r9, ip
 80056b2:	d254      	bcs.n	800575e <forward_ap+0x1fa>
 80056b4:	2900      	cmp	r1, #0
 80056b6:	d04d      	beq.n	8005754 <forward_ap+0x1f0>
 80056b8:	f011 0003 	ands.w	r0, r1, #3
 80056bc:	46ca      	mov	sl, r9
 80056be:	46f3      	mov	fp, lr
 80056c0:	f000 8010 	beq.w	80056e4 <forward_ap+0x180>
 80056c4:	ed9a 0a00 	vldr	s0, [sl]
 80056c8:	2f01      	cmp	r7, #1
 80056ca:	bf1c      	itt	ne
 80056cc:	eddb 0a00 	vldrne	s1, [fp]
 80056d0:	ee30 0a80 	vaddne.f32	s0, s1, s0
 80056d4:	ed8b 0a00 	vstr	s0, [fp]
 80056d8:	1e40      	subs	r0, r0, #1
 80056da:	f10b 0b04 	add.w	fp, fp, #4
 80056de:	f10a 0a04 	add.w	sl, sl, #4
 80056e2:	d1ef      	bne.n	80056c4 <forward_ap+0x160>
 80056e4:	0888      	lsrs	r0, r1, #2
 80056e6:	d035      	beq.n	8005754 <forward_ap+0x1f0>
 80056e8:	2f01      	cmp	r7, #1
 80056ea:	edda 1a00 	vldr	s3, [sl]
 80056ee:	d10d      	bne.n	800570c <forward_ap+0x1a8>
 80056f0:	edcb 1a00 	vstr	s3, [fp]
 80056f4:	ed9a 0a01 	vldr	s0, [sl, #4]
 80056f8:	ed8b 0a01 	vstr	s0, [fp, #4]
 80056fc:	edda 1a02 	vldr	s3, [sl, #8]
 8005700:	edcb 1a02 	vstr	s3, [fp, #8]
 8005704:	edda 1a03 	vldr	s3, [sl, #12]
 8005708:	e01c      	b.n	8005744 <forward_ap+0x1e0>
 800570a:	bf00      	nop
 800570c:	eddb 0a00 	vldr	s1, [fp]
 8005710:	ee30 0aa1 	vadd.f32	s0, s1, s3
 8005714:	ed8b 0a00 	vstr	s0, [fp]
 8005718:	ed9b 1a01 	vldr	s2, [fp, #4]
 800571c:	ed9a 0a01 	vldr	s0, [sl, #4]
 8005720:	eddb 1a02 	vldr	s3, [fp, #8]
 8005724:	ee31 0a00 	vadd.f32	s0, s2, s0
 8005728:	ed8b 0a01 	vstr	s0, [fp, #4]
 800572c:	edda 0a02 	vldr	s1, [sl, #8]
 8005730:	ee31 0aa0 	vadd.f32	s0, s3, s1
 8005734:	ed8b 0a02 	vstr	s0, [fp, #8]
 8005738:	ed9b 0a03 	vldr	s0, [fp, #12]
 800573c:	ed9a 1a03 	vldr	s2, [sl, #12]
 8005740:	ee70 1a01 	vadd.f32	s3, s0, s2
 8005744:	edcb 1a03 	vstr	s3, [fp, #12]
 8005748:	1e40      	subs	r0, r0, #1
 800574a:	f10b 0b10 	add.w	fp, fp, #16
 800574e:	f10a 0a10 	add.w	sl, sl, #16
 8005752:	d1c9      	bne.n	80056e8 <forward_ap+0x184>
 8005754:	2700      	movs	r7, #0
 8005756:	eb09 0981 	add.w	r9, r9, r1, lsl #2
 800575a:	45e1      	cmp	r9, ip
 800575c:	d3aa      	bcc.n	80056b4 <forward_ap+0x150>
 800575e:	b3ab      	cbz	r3, 80057cc <forward_ap+0x268>
 8005760:	ee00 3a10 	vmov	s0, r3
 8005764:	eeb8 0a40 	vcvt.f32.u32	s0, s0
 8005768:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800576c:	ee80 0a80 	vdiv.f32	s0, s1, s0
 8005770:	b361      	cbz	r1, 80057cc <forward_ap+0x268>
 8005772:	f011 0003 	ands.w	r0, r1, #3
 8005776:	4673      	mov	r3, lr
 8005778:	f000 800a 	beq.w	8005790 <forward_ap+0x22c>
 800577c:	edd3 0a00 	vldr	s1, [r3]
 8005780:	ee60 0a80 	vmul.f32	s1, s1, s0
 8005784:	edc3 0a00 	vstr	s1, [r3]
 8005788:	1e40      	subs	r0, r0, #1
 800578a:	f103 0304 	add.w	r3, r3, #4
 800578e:	d1f5      	bne.n	800577c <forward_ap+0x218>
 8005790:	0888      	lsrs	r0, r1, #2
 8005792:	d01b      	beq.n	80057cc <forward_ap+0x268>
 8005794:	edd3 0a00 	vldr	s1, [r3]
 8005798:	ee60 0a80 	vmul.f32	s1, s1, s0
 800579c:	edc3 0a00 	vstr	s1, [r3]
 80057a0:	1e40      	subs	r0, r0, #1
 80057a2:	ed93 1a01 	vldr	s2, [r3, #4]
 80057a6:	edd3 0a02 	vldr	s1, [r3, #8]
 80057aa:	ee21 1a00 	vmul.f32	s2, s2, s0
 80057ae:	ed83 1a01 	vstr	s2, [r3, #4]
 80057b2:	ee60 0a80 	vmul.f32	s1, s1, s0
 80057b6:	ed93 1a03 	vldr	s2, [r3, #12]
 80057ba:	edc3 0a02 	vstr	s1, [r3, #8]
 80057be:	ee21 1a00 	vmul.f32	s2, s2, s0
 80057c2:	ed83 1a03 	vstr	s2, [r3, #12]
 80057c6:	f103 0310 	add.w	r3, r3, #16
 80057ca:	d1e3      	bne.n	8005794 <forward_ap+0x230>
 80057cc:	9803      	ldr	r0, [sp, #12]
 80057ce:	2700      	movs	r7, #0
 80057d0:	1e52      	subs	r2, r2, #1
 80057d2:	eb05 0580 	add.w	r5, r5, r0, lsl #2
 80057d6:	f47f af61 	bne.w	800569c <forward_ap+0x138>
 80057da:	9800      	ldr	r0, [sp, #0]
 80057dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80057de:	1810      	adds	r0, r2, r0
 80057e0:	9000      	str	r0, [sp, #0]
 80057e2:	eb0e 0e81 	add.w	lr, lr, r1, lsl #2
 80057e6:	9802      	ldr	r0, [sp, #8]
 80057e8:	1e40      	subs	r0, r0, #1
 80057ea:	9002      	str	r0, [sp, #8]
 80057ec:	f47f af22 	bne.w	8005634 <forward_ap+0xd0>
 80057f0:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 80057f2:	f8dd c01c 	ldr.w	ip, [sp, #28]
 80057f6:	9b06      	ldr	r3, [sp, #24]
 80057f8:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 80057fa:	4690      	mov	r8, r2
 80057fc:	9c01      	ldr	r4, [sp, #4]
 80057fe:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8005800:	1914      	adds	r4, r2, r4
 8005802:	9401      	str	r4, [sp, #4]
 8005804:	9c04      	ldr	r4, [sp, #16]
 8005806:	1e64      	subs	r4, r4, #1
 8005808:	9404      	str	r4, [sp, #16]
 800580a:	f47f aeef 	bne.w	80055ec <forward_ap+0x88>
 800580e:	b017      	add	sp, #92	; 0x5c
 8005810:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08005814 <ai_array_fmt_name>:
 8005814:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
 8005818:	f1b0 0140 	subs.w	r1, r0, #64	; 0x40
 800581c:	d062      	beq.n	80058e4 <ai_array_fmt_name+0xd0>
 800581e:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8005822:	1a89      	subs	r1, r1, r2
 8005824:	f000 8094 	beq.w	8005950 <ai_array_fmt_name+0x13c>
 8005828:	f44f 7200 	mov.w	r2, #512	; 0x200
 800582c:	1a89      	subs	r1, r1, r2
 800582e:	d071      	beq.n	8005914 <ai_array_fmt_name+0x100>
 8005830:	1a89      	subs	r1, r1, r2
 8005832:	d063      	beq.n	80058fc <ai_array_fmt_name+0xe8>
 8005834:	1fc9      	subs	r1, r1, #7
 8005836:	f000 808e 	beq.w	8005956 <ai_array_fmt_name+0x142>
 800583a:	f240 32f9 	movw	r2, #1017	; 0x3f9
 800583e:	1a89      	subs	r1, r1, r2
 8005840:	d05f      	beq.n	8005902 <ai_array_fmt_name+0xee>
 8005842:	390f      	subs	r1, #15
 8005844:	f000 808a 	beq.w	800595c <ai_array_fmt_name+0x148>
 8005848:	f240 72f1 	movw	r2, #2033	; 0x7f1
 800584c:	1a89      	subs	r1, r1, r2
 800584e:	d05b      	beq.n	8005908 <ai_array_fmt_name+0xf4>
 8005850:	391f      	subs	r1, #31
 8005852:	f000 8086 	beq.w	8005962 <ai_array_fmt_name+0x14e>
 8005856:	f640 72e1 	movw	r2, #4065	; 0xfe1
 800585a:	1a89      	subs	r1, r1, r2
 800585c:	d057      	beq.n	800590e <ai_array_fmt_name+0xfa>
 800585e:	f8df 25d4 	ldr.w	r2, [pc, #1492]	; 8005e34 <.text_15>
 8005862:	1a89      	subs	r1, r1, r2
 8005864:	f000 808f 	beq.w	8005986 <ai_array_fmt_name+0x172>
 8005868:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 800586c:	1a89      	subs	r1, r1, r2
 800586e:	f000 8087 	beq.w	8005980 <ai_array_fmt_name+0x16c>
 8005872:	f8df 25c4 	ldr.w	r2, [pc, #1476]	; 8005e38 <.text_16>
 8005876:	1a89      	subs	r1, r1, r2
 8005878:	d05e      	beq.n	8005938 <ai_array_fmt_name+0x124>
 800587a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800587e:	1a89      	subs	r1, r1, r2
 8005880:	d057      	beq.n	8005932 <ai_array_fmt_name+0x11e>
 8005882:	1a89      	subs	r1, r1, r2
 8005884:	d049      	beq.n	800591a <ai_array_fmt_name+0x106>
 8005886:	1fc9      	subs	r1, r1, #7
 8005888:	d059      	beq.n	800593e <ai_array_fmt_name+0x12a>
 800588a:	f240 32f9 	movw	r2, #1017	; 0x3f9
 800588e:	1a89      	subs	r1, r1, r2
 8005890:	d046      	beq.n	8005920 <ai_array_fmt_name+0x10c>
 8005892:	390f      	subs	r1, #15
 8005894:	d056      	beq.n	8005944 <ai_array_fmt_name+0x130>
 8005896:	f240 72f1 	movw	r2, #2033	; 0x7f1
 800589a:	1a89      	subs	r1, r1, r2
 800589c:	d043      	beq.n	8005926 <ai_array_fmt_name+0x112>
 800589e:	391f      	subs	r1, #31
 80058a0:	d053      	beq.n	800594a <ai_array_fmt_name+0x136>
 80058a2:	f640 72e1 	movw	r2, #4065	; 0xfe1
 80058a6:	1a89      	subs	r1, r1, r2
 80058a8:	d040      	beq.n	800592c <ai_array_fmt_name+0x118>
 80058aa:	f8df 2588 	ldr.w	r2, [pc, #1416]	; 8005e34 <.text_15>
 80058ae:	1a89      	subs	r1, r1, r2
 80058b0:	d063      	beq.n	800597a <ai_array_fmt_name+0x166>
 80058b2:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 80058b6:	1a89      	subs	r1, r1, r2
 80058b8:	d05c      	beq.n	8005974 <ai_array_fmt_name+0x160>
 80058ba:	f8df 2580 	ldr.w	r2, [pc, #1408]	; 8005e3c <.text_17>
 80058be:	1a89      	subs	r1, r1, r2
 80058c0:	d019      	beq.n	80058f6 <ai_array_fmt_name+0xe2>
 80058c2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80058c6:	1a89      	subs	r1, r1, r2
 80058c8:	d00f      	beq.n	80058ea <ai_array_fmt_name+0xd6>
 80058ca:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80058ce:	1a89      	subs	r1, r1, r2
 80058d0:	d00e      	beq.n	80058f0 <ai_array_fmt_name+0xdc>
 80058d2:	f8df 256c 	ldr.w	r2, [pc, #1388]	; 8005e40 <.text_18>
 80058d6:	1a89      	subs	r1, r1, r2
 80058d8:	d049      	beq.n	800596e <ai_array_fmt_name+0x15a>
 80058da:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 80058de:	1a89      	subs	r1, r1, r2
 80058e0:	d042      	beq.n	8005968 <ai_array_fmt_name+0x154>
 80058e2:	e053      	b.n	800598c <ai_array_fmt_name+0x178>
 80058e4:	f20f 6074 	addw	r0, pc, #1652	; 0x674
 80058e8:	4770      	bx	lr
 80058ea:	f20f 607c 	addw	r0, pc, #1660	; 0x67c
 80058ee:	4770      	bx	lr
 80058f0:	f20f 6080 	addw	r0, pc, #1664	; 0x680
 80058f4:	4770      	bx	lr
 80058f6:	f20f 6088 	addw	r0, pc, #1672	; 0x688
 80058fa:	4770      	bx	lr
 80058fc:	f20f 608c 	addw	r0, pc, #1676	; 0x68c
 8005900:	4770      	bx	lr
 8005902:	f20f 6090 	addw	r0, pc, #1680	; 0x690
 8005906:	4770      	bx	lr
 8005908:	f20f 6090 	addw	r0, pc, #1680	; 0x690
 800590c:	4770      	bx	lr
 800590e:	f20f 6094 	addw	r0, pc, #1684	; 0x694
 8005912:	4770      	bx	lr
 8005914:	f20f 6094 	addw	r0, pc, #1684	; 0x694
 8005918:	4770      	bx	lr
 800591a:	f20f 6098 	addw	r0, pc, #1688	; 0x698
 800591e:	4770      	bx	lr
 8005920:	f20f 6098 	addw	r0, pc, #1688	; 0x698
 8005924:	4770      	bx	lr
 8005926:	f20f 609c 	addw	r0, pc, #1692	; 0x69c
 800592a:	4770      	bx	lr
 800592c:	f20f 609c 	addw	r0, pc, #1692	; 0x69c
 8005930:	4770      	bx	lr
 8005932:	f20f 60a0 	addw	r0, pc, #1696	; 0x6a0
 8005936:	4770      	bx	lr
 8005938:	f20f 60a0 	addw	r0, pc, #1696	; 0x6a0
 800593c:	4770      	bx	lr
 800593e:	f20f 60a4 	addw	r0, pc, #1700	; 0x6a4
 8005942:	4770      	bx	lr
 8005944:	f20f 60a4 	addw	r0, pc, #1700	; 0x6a4
 8005948:	4770      	bx	lr
 800594a:	f20f 60a8 	addw	r0, pc, #1704	; 0x6a8
 800594e:	4770      	bx	lr
 8005950:	f20f 60a8 	addw	r0, pc, #1704	; 0x6a8
 8005954:	4770      	bx	lr
 8005956:	f20f 60ac 	addw	r0, pc, #1708	; 0x6ac
 800595a:	4770      	bx	lr
 800595c:	f20f 60ac 	addw	r0, pc, #1708	; 0x6ac
 8005960:	4770      	bx	lr
 8005962:	f20f 60b4 	addw	r0, pc, #1716	; 0x6b4
 8005966:	4770      	bx	lr
 8005968:	f20f 60b8 	addw	r0, pc, #1720	; 0x6b8
 800596c:	4770      	bx	lr
 800596e:	f20f 60c4 	addw	r0, pc, #1732	; 0x6c4
 8005972:	4770      	bx	lr
 8005974:	f20f 60cc 	addw	r0, pc, #1740	; 0x6cc
 8005978:	4770      	bx	lr
 800597a:	f20f 60d8 	addw	r0, pc, #1752	; 0x6d8
 800597e:	4770      	bx	lr
 8005980:	f20f 60e0 	addw	r0, pc, #1760	; 0x6e0
 8005984:	4770      	bx	lr
 8005986:	f20f 60ec 	addw	r0, pc, #1772	; 0x6ec
 800598a:	4770      	bx	lr
 800598c:	f36f 000d 	bfc	r0, #0, #14
 8005990:	f040 0040 	orr.w	r0, r0, #64	; 0x40
 8005994:	2840      	cmp	r0, #64	; 0x40
 8005996:	d009      	beq.n	80059ac <ai_array_fmt_name+0x198>
 8005998:	f8df 14a8 	ldr.w	r1, [pc, #1192]	; 8005e44 <.text_19>
 800599c:	4288      	cmp	r0, r1
 800599e:	d00b      	beq.n	80059b8 <ai_array_fmt_name+0x1a4>
 80059a0:	f8df 14a4 	ldr.w	r1, [pc, #1188]	; 8005e48 <.text_20>
 80059a4:	4288      	cmp	r0, r1
 80059a6:	d004      	beq.n	80059b2 <ai_array_fmt_name+0x19e>
 80059a8:	a07a      	add	r0, pc, #488	; (adr r0, 8005b94 <.text_8>)
 80059aa:	4770      	bx	lr
 80059ac:	f20f 60d4 	addw	r0, pc, #1748	; 0x6d4
 80059b0:	4770      	bx	lr
 80059b2:	f20f 60e8 	addw	r0, pc, #1768	; 0x6e8
 80059b6:	4770      	bx	lr
 80059b8:	f20f 60f4 	addw	r0, pc, #1780	; 0x6f4
 80059bc:	4770      	bx	lr

080059be <ai_array_fmt_exported>:
 80059be:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
 80059c2:	f1b0 0140 	subs.w	r1, r0, #64	; 0x40
 80059c6:	d068      	beq.n	8005a9a <ai_array_fmt_exported+0xdc>
 80059c8:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 80059cc:	1a89      	subs	r1, r1, r2
 80059ce:	d064      	beq.n	8005a9a <ai_array_fmt_exported+0xdc>
 80059d0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80059d4:	1a89      	subs	r1, r1, r2
 80059d6:	d062      	beq.n	8005a9e <ai_array_fmt_exported+0xe0>
 80059d8:	1a89      	subs	r1, r1, r2
 80059da:	d05e      	beq.n	8005a9a <ai_array_fmt_exported+0xdc>
 80059dc:	1fc9      	subs	r1, r1, #7
 80059de:	d05c      	beq.n	8005a9a <ai_array_fmt_exported+0xdc>
 80059e0:	f240 32f9 	movw	r2, #1017	; 0x3f9
 80059e4:	1a89      	subs	r1, r1, r2
 80059e6:	d058      	beq.n	8005a9a <ai_array_fmt_exported+0xdc>
 80059e8:	390f      	subs	r1, #15
 80059ea:	d056      	beq.n	8005a9a <ai_array_fmt_exported+0xdc>
 80059ec:	f240 72f1 	movw	r2, #2033	; 0x7f1
 80059f0:	1a89      	subs	r1, r1, r2
 80059f2:	d054      	beq.n	8005a9e <ai_array_fmt_exported+0xe0>
 80059f4:	391f      	subs	r1, #31
 80059f6:	d052      	beq.n	8005a9e <ai_array_fmt_exported+0xe0>
 80059f8:	f640 72e1 	movw	r2, #4065	; 0xfe1
 80059fc:	1a89      	subs	r1, r1, r2
 80059fe:	d04e      	beq.n	8005a9e <ai_array_fmt_exported+0xe0>
 8005a00:	f8df 2430 	ldr.w	r2, [pc, #1072]	; 8005e34 <.text_15>
 8005a04:	1a89      	subs	r1, r1, r2
 8005a06:	d04a      	beq.n	8005a9e <ai_array_fmt_exported+0xe0>
 8005a08:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 8005a0c:	1a89      	subs	r1, r1, r2
 8005a0e:	d046      	beq.n	8005a9e <ai_array_fmt_exported+0xe0>
 8005a10:	f8df 2424 	ldr.w	r2, [pc, #1060]	; 8005e38 <.text_16>
 8005a14:	1a89      	subs	r1, r1, r2
 8005a16:	d040      	beq.n	8005a9a <ai_array_fmt_exported+0xdc>
 8005a18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005a1c:	1a89      	subs	r1, r1, r2
 8005a1e:	d03e      	beq.n	8005a9e <ai_array_fmt_exported+0xe0>
 8005a20:	1a89      	subs	r1, r1, r2
 8005a22:	d03a      	beq.n	8005a9a <ai_array_fmt_exported+0xdc>
 8005a24:	1fc9      	subs	r1, r1, #7
 8005a26:	d038      	beq.n	8005a9a <ai_array_fmt_exported+0xdc>
 8005a28:	f240 32f9 	movw	r2, #1017	; 0x3f9
 8005a2c:	1a89      	subs	r1, r1, r2
 8005a2e:	d034      	beq.n	8005a9a <ai_array_fmt_exported+0xdc>
 8005a30:	390f      	subs	r1, #15
 8005a32:	d032      	beq.n	8005a9a <ai_array_fmt_exported+0xdc>
 8005a34:	f240 72f1 	movw	r2, #2033	; 0x7f1
 8005a38:	1a89      	subs	r1, r1, r2
 8005a3a:	d030      	beq.n	8005a9e <ai_array_fmt_exported+0xe0>
 8005a3c:	391f      	subs	r1, #31
 8005a3e:	d02e      	beq.n	8005a9e <ai_array_fmt_exported+0xe0>
 8005a40:	f640 72e1 	movw	r2, #4065	; 0xfe1
 8005a44:	1a89      	subs	r1, r1, r2
 8005a46:	d02a      	beq.n	8005a9e <ai_array_fmt_exported+0xe0>
 8005a48:	f8df 23e8 	ldr.w	r2, [pc, #1000]	; 8005e34 <.text_15>
 8005a4c:	1a89      	subs	r1, r1, r2
 8005a4e:	d026      	beq.n	8005a9e <ai_array_fmt_exported+0xe0>
 8005a50:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 8005a54:	1a89      	subs	r1, r1, r2
 8005a56:	d022      	beq.n	8005a9e <ai_array_fmt_exported+0xe0>
 8005a58:	f8df 23e0 	ldr.w	r2, [pc, #992]	; 8005e3c <.text_17>
 8005a5c:	1a89      	subs	r1, r1, r2
 8005a5e:	d01e      	beq.n	8005a9e <ai_array_fmt_exported+0xe0>
 8005a60:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a64:	1a89      	subs	r1, r1, r2
 8005a66:	d018      	beq.n	8005a9a <ai_array_fmt_exported+0xdc>
 8005a68:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005a6c:	1a89      	subs	r1, r1, r2
 8005a6e:	d016      	beq.n	8005a9e <ai_array_fmt_exported+0xe0>
 8005a70:	f8df 23cc 	ldr.w	r2, [pc, #972]	; 8005e40 <.text_18>
 8005a74:	1a89      	subs	r1, r1, r2
 8005a76:	d012      	beq.n	8005a9e <ai_array_fmt_exported+0xe0>
 8005a78:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 8005a7c:	1a89      	subs	r1, r1, r2
 8005a7e:	d00e      	beq.n	8005a9e <ai_array_fmt_exported+0xe0>
 8005a80:	f36f 000d 	bfc	r0, #0, #14
 8005a84:	f040 0040 	orr.w	r0, r0, #64	; 0x40
 8005a88:	2840      	cmp	r0, #64	; 0x40
 8005a8a:	bf1f      	itttt	ne
 8005a8c:	f8df 33b4 	ldrne.w	r3, [pc, #948]	; 8005e44 <.text_19>
 8005a90:	4298      	cmpne	r0, r3
 8005a92:	f8df 33b4 	ldrne.w	r3, [pc, #948]	; 8005e48 <.text_20>
 8005a96:	4298      	cmpne	r0, r3
 8005a98:	d101      	bne.n	8005a9e <ai_array_fmt_exported+0xe0>
 8005a9a:	2001      	movs	r0, #1
 8005a9c:	4770      	bx	lr
 8005a9e:	2000      	movs	r0, #0
 8005aa0:	4770      	bx	lr

08005aa2 <ai_array_fmt_valid>:
 8005aa2:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
 8005aa6:	f1b0 0140 	subs.w	r1, r0, #64	; 0x40
 8005aaa:	d069      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005aac:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8005ab0:	1a89      	subs	r1, r1, r2
 8005ab2:	d065      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005ab4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005ab8:	1a89      	subs	r1, r1, r2
 8005aba:	d061      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005abc:	1a89      	subs	r1, r1, r2
 8005abe:	d05f      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005ac0:	1fc9      	subs	r1, r1, #7
 8005ac2:	d05d      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005ac4:	f240 32f9 	movw	r2, #1017	; 0x3f9
 8005ac8:	1a89      	subs	r1, r1, r2
 8005aca:	d059      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005acc:	390f      	subs	r1, #15
 8005ace:	d057      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005ad0:	f240 72f1 	movw	r2, #2033	; 0x7f1
 8005ad4:	1a89      	subs	r1, r1, r2
 8005ad6:	d053      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005ad8:	391f      	subs	r1, #31
 8005ada:	d051      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005adc:	f640 72e1 	movw	r2, #4065	; 0xfe1
 8005ae0:	1a89      	subs	r1, r1, r2
 8005ae2:	d04d      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005ae4:	f8df 234c 	ldr.w	r2, [pc, #844]	; 8005e34 <.text_15>
 8005ae8:	1a89      	subs	r1, r1, r2
 8005aea:	d049      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005aec:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 8005af0:	1a89      	subs	r1, r1, r2
 8005af2:	d045      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005af4:	f8df 2340 	ldr.w	r2, [pc, #832]	; 8005e38 <.text_16>
 8005af8:	1a89      	subs	r1, r1, r2
 8005afa:	d041      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005afc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b00:	1a89      	subs	r1, r1, r2
 8005b02:	d03d      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005b04:	1a89      	subs	r1, r1, r2
 8005b06:	d03b      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005b08:	1fc9      	subs	r1, r1, #7
 8005b0a:	d039      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005b0c:	f240 32f9 	movw	r2, #1017	; 0x3f9
 8005b10:	1a89      	subs	r1, r1, r2
 8005b12:	d035      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005b14:	390f      	subs	r1, #15
 8005b16:	d033      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005b18:	f240 72f1 	movw	r2, #2033	; 0x7f1
 8005b1c:	1a89      	subs	r1, r1, r2
 8005b1e:	d02f      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005b20:	391f      	subs	r1, #31
 8005b22:	d02d      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005b24:	f640 72e1 	movw	r2, #4065	; 0xfe1
 8005b28:	1a89      	subs	r1, r1, r2
 8005b2a:	d029      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005b2c:	f8df 2304 	ldr.w	r2, [pc, #772]	; 8005e34 <.text_15>
 8005b30:	1a89      	subs	r1, r1, r2
 8005b32:	d025      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005b34:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 8005b38:	1a89      	subs	r1, r1, r2
 8005b3a:	d021      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005b3c:	f8df 22fc 	ldr.w	r2, [pc, #764]	; 8005e3c <.text_17>
 8005b40:	1a89      	subs	r1, r1, r2
 8005b42:	d01d      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005b44:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005b48:	1a89      	subs	r1, r1, r2
 8005b4a:	d019      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005b4c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8005b50:	1a89      	subs	r1, r1, r2
 8005b52:	d015      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005b54:	f8df 22e8 	ldr.w	r2, [pc, #744]	; 8005e40 <.text_18>
 8005b58:	1a89      	subs	r1, r1, r2
 8005b5a:	d011      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005b5c:	f44f 12c0 	mov.w	r2, #1572864	; 0x180000
 8005b60:	1a89      	subs	r1, r1, r2
 8005b62:	bf1e      	ittt	ne
 8005b64:	f36f 000d 	bfcne	r0, #0, #14
 8005b68:	f040 0040 	orrne.w	r0, r0, #64	; 0x40
 8005b6c:	2840      	cmpne	r0, #64	; 0x40
 8005b6e:	d007      	beq.n	8005b80 <ai_array_fmt_valid+0xde>
 8005b70:	f8df 32d0 	ldr.w	r3, [pc, #720]	; 8005e44 <.text_19>
 8005b74:	4298      	cmp	r0, r3
 8005b76:	bf1c      	itt	ne
 8005b78:	f8df 32cc 	ldrne.w	r3, [pc, #716]	; 8005e48 <.text_20>
 8005b7c:	4298      	cmpne	r0, r3
 8005b7e:	d101      	bne.n	8005b84 <ai_array_fmt_valid+0xe2>
 8005b80:	2001      	movs	r0, #1
 8005b82:	4770      	bx	lr
 8005b84:	2000      	movs	r0, #0
 8005b86:	4770      	bx	lr

08005b88 <ai_array_fmt_get_formats>:
 8005b88:	f8df 12c0 	ldr.w	r1, [pc, #704]	; 8005e4c <.text_21>
 8005b8c:	6001      	str	r1, [r0, #0]
 8005b8e:	201c      	movs	r0, #28
 8005b90:	4770      	bx	lr
	...

08005b94 <.text_8>:
 8005b94:	00000000 	.word	0x00000000

08005b98 <ai_buffer_fmt_name>:
 8005b98:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
 8005b9c:	f1b0 0140 	subs.w	r1, r0, #64	; 0x40
 8005ba0:	d022      	beq.n	8005be8 <ai_buffer_fmt_name+0x50>
 8005ba2:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8005ba6:	1a89      	subs	r1, r1, r2
 8005ba8:	d039      	beq.n	8005c1e <ai_buffer_fmt_name+0x86>
 8005baa:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005bae:	1a89      	subs	r1, r1, r2
 8005bb0:	d020      	beq.n	8005bf4 <ai_buffer_fmt_name+0x5c>
 8005bb2:	1fc9      	subs	r1, r1, #7
 8005bb4:	d036      	beq.n	8005c24 <ai_buffer_fmt_name+0x8c>
 8005bb6:	f240 32f9 	movw	r2, #1017	; 0x3f9
 8005bba:	1a89      	subs	r1, r1, r2
 8005bbc:	d01d      	beq.n	8005bfa <ai_buffer_fmt_name+0x62>
 8005bbe:	390f      	subs	r1, #15
 8005bc0:	d033      	beq.n	8005c2a <ai_buffer_fmt_name+0x92>
 8005bc2:	4aa3      	ldr	r2, [pc, #652]	; (8005e50 <.text_22>)
 8005bc4:	1a89      	subs	r1, r1, r2
 8005bc6:	d021      	beq.n	8005c0c <ai_buffer_fmt_name+0x74>
 8005bc8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005bcc:	1a89      	subs	r1, r1, r2
 8005bce:	d017      	beq.n	8005c00 <ai_buffer_fmt_name+0x68>
 8005bd0:	1fc9      	subs	r1, r1, #7
 8005bd2:	d01e      	beq.n	8005c12 <ai_buffer_fmt_name+0x7a>
 8005bd4:	f240 32f9 	movw	r2, #1017	; 0x3f9
 8005bd8:	1a89      	subs	r1, r1, r2
 8005bda:	d014      	beq.n	8005c06 <ai_buffer_fmt_name+0x6e>
 8005bdc:	390f      	subs	r1, #15
 8005bde:	d01b      	beq.n	8005c18 <ai_buffer_fmt_name+0x80>
 8005be0:	4a9c      	ldr	r2, [pc, #624]	; (8005e54 <.text_23>)
 8005be2:	1a89      	subs	r1, r1, r2
 8005be4:	d003      	beq.n	8005bee <ai_buffer_fmt_name+0x56>
 8005be6:	e023      	b.n	8005c30 <ai_buffer_fmt_name+0x98>
 8005be8:	f20f 3070 	addw	r0, pc, #880	; 0x370
 8005bec:	4770      	bx	lr
 8005bee:	f20f 3078 	addw	r0, pc, #888	; 0x378
 8005bf2:	4770      	bx	lr
 8005bf4:	f20f 3094 	addw	r0, pc, #916	; 0x394
 8005bf8:	4770      	bx	lr
 8005bfa:	f20f 3098 	addw	r0, pc, #920	; 0x398
 8005bfe:	4770      	bx	lr
 8005c00:	f20f 30b0 	addw	r0, pc, #944	; 0x3b0
 8005c04:	4770      	bx	lr
 8005c06:	f20f 30b4 	addw	r0, pc, #948	; 0x3b4
 8005c0a:	4770      	bx	lr
 8005c0c:	f20f 30cc 	addw	r0, pc, #972	; 0x3cc
 8005c10:	4770      	bx	lr
 8005c12:	f20f 30d0 	addw	r0, pc, #976	; 0x3d0
 8005c16:	4770      	bx	lr
 8005c18:	f20f 30d0 	addw	r0, pc, #976	; 0x3d0
 8005c1c:	4770      	bx	lr
 8005c1e:	f20f 30dc 	addw	r0, pc, #988	; 0x3dc
 8005c22:	4770      	bx	lr
 8005c24:	f20f 30dc 	addw	r0, pc, #988	; 0x3dc
 8005c28:	4770      	bx	lr
 8005c2a:	f20f 30e0 	addw	r0, pc, #992	; 0x3e0
 8005c2e:	4770      	bx	lr
 8005c30:	0b80      	lsrs	r0, r0, #14
 8005c32:	0380      	lsls	r0, r0, #14
 8005c34:	f040 0040 	orr.w	r0, r0, #64	; 0x40
 8005c38:	2840      	cmp	r0, #64	; 0x40
 8005c3a:	d007      	beq.n	8005c4c <ai_buffer_fmt_name+0xb4>
 8005c3c:	4981      	ldr	r1, [pc, #516]	; (8005e44 <.text_19>)
 8005c3e:	4288      	cmp	r0, r1
 8005c40:	d00a      	beq.n	8005c58 <ai_buffer_fmt_name+0xc0>
 8005c42:	4981      	ldr	r1, [pc, #516]	; (8005e48 <.text_20>)
 8005c44:	4288      	cmp	r0, r1
 8005c46:	d004      	beq.n	8005c52 <ai_buffer_fmt_name+0xba>
 8005c48:	a079      	add	r0, pc, #484	; (adr r0, 8005e30 <.text_14>)
 8005c4a:	4770      	bx	lr
 8005c4c:	f20f 4074 	addw	r0, pc, #1140	; 0x474
 8005c50:	4770      	bx	lr
 8005c52:	f20f 4088 	addw	r0, pc, #1160	; 0x488
 8005c56:	4770      	bx	lr
 8005c58:	f20f 4094 	addw	r0, pc, #1172	; 0x494
 8005c5c:	4770      	bx	lr

08005c5e <ai_buffer_fmt_valid>:
 8005c5e:	f020 407e 	bic.w	r0, r0, #4261412864	; 0xfe000000
 8005c62:	f1b0 0140 	subs.w	r1, r0, #64	; 0x40
 8005c66:	d02d      	beq.n	8005cc4 <ai_buffer_fmt_valid+0x66>
 8005c68:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8005c6c:	1a89      	subs	r1, r1, r2
 8005c6e:	d029      	beq.n	8005cc4 <ai_buffer_fmt_valid+0x66>
 8005c70:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005c74:	1a89      	subs	r1, r1, r2
 8005c76:	d025      	beq.n	8005cc4 <ai_buffer_fmt_valid+0x66>
 8005c78:	1fc9      	subs	r1, r1, #7
 8005c7a:	d023      	beq.n	8005cc4 <ai_buffer_fmt_valid+0x66>
 8005c7c:	f240 32f9 	movw	r2, #1017	; 0x3f9
 8005c80:	1a89      	subs	r1, r1, r2
 8005c82:	d01f      	beq.n	8005cc4 <ai_buffer_fmt_valid+0x66>
 8005c84:	390f      	subs	r1, #15
 8005c86:	d01d      	beq.n	8005cc4 <ai_buffer_fmt_valid+0x66>
 8005c88:	4a71      	ldr	r2, [pc, #452]	; (8005e50 <.text_22>)
 8005c8a:	1a89      	subs	r1, r1, r2
 8005c8c:	d01a      	beq.n	8005cc4 <ai_buffer_fmt_valid+0x66>
 8005c8e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005c92:	1a89      	subs	r1, r1, r2
 8005c94:	d016      	beq.n	8005cc4 <ai_buffer_fmt_valid+0x66>
 8005c96:	1fc9      	subs	r1, r1, #7
 8005c98:	d014      	beq.n	8005cc4 <ai_buffer_fmt_valid+0x66>
 8005c9a:	f240 32f9 	movw	r2, #1017	; 0x3f9
 8005c9e:	1a89      	subs	r1, r1, r2
 8005ca0:	d010      	beq.n	8005cc4 <ai_buffer_fmt_valid+0x66>
 8005ca2:	390f      	subs	r1, #15
 8005ca4:	d00e      	beq.n	8005cc4 <ai_buffer_fmt_valid+0x66>
 8005ca6:	4a6b      	ldr	r2, [pc, #428]	; (8005e54 <.text_23>)
 8005ca8:	1a89      	subs	r1, r1, r2
 8005caa:	bf1f      	itttt	ne
 8005cac:	0b80      	lsrne	r0, r0, #14
 8005cae:	0380      	lslne	r0, r0, #14
 8005cb0:	f040 0040 	orrne.w	r0, r0, #64	; 0x40
 8005cb4:	2840      	cmpne	r0, #64	; 0x40
 8005cb6:	d005      	beq.n	8005cc4 <ai_buffer_fmt_valid+0x66>
 8005cb8:	4b62      	ldr	r3, [pc, #392]	; (8005e44 <.text_19>)
 8005cba:	4298      	cmp	r0, r3
 8005cbc:	bf1c      	itt	ne
 8005cbe:	4b62      	ldrne	r3, [pc, #392]	; (8005e48 <.text_20>)
 8005cc0:	4298      	cmpne	r0, r3
 8005cc2:	d101      	bne.n	8005cc8 <ai_buffer_fmt_valid+0x6a>
 8005cc4:	2001      	movs	r0, #1
 8005cc6:	4770      	bx	lr
 8005cc8:	2000      	movs	r0, #0
 8005cca:	4770      	bx	lr

08005ccc <ai_buffer_fmt_get_formats>:
 8005ccc:	4962      	ldr	r1, [pc, #392]	; (8005e58 <.text_24>)
 8005cce:	6001      	str	r1, [r0, #0]
 8005cd0:	200c      	movs	r0, #12
 8005cd2:	4770      	bx	lr

08005cd4 <ai_array_to_buffer_fmt>:
 8005cd4:	4601      	mov	r1, r0
 8005cd6:	2040      	movs	r0, #64	; 0x40
 8005cd8:	f3c1 4243 	ubfx	r2, r1, #17, #4
 8005cdc:	2a02      	cmp	r2, #2
 8005cde:	d104      	bne.n	8005cea <ai_array_to_buffer_fmt+0x16>
 8005ce0:	485e      	ldr	r0, [pc, #376]	; (8005e5c <.text_25>)
 8005ce2:	4008      	ands	r0, r1
 8005ce4:	f440 2080 	orr.w	r0, r0, #262144	; 0x40000
 8005ce8:	e037      	b.n	8005d5a <ai_array_to_buffer_fmt+0x86>
 8005cea:	f021 427e 	bic.w	r2, r1, #4261412864	; 0xfe000000
 8005cee:	4b55      	ldr	r3, [pc, #340]	; (8005e44 <.text_19>)
 8005cf0:	1ad2      	subs	r2, r2, r3
 8005cf2:	d02d      	beq.n	8005d50 <ai_array_to_buffer_fmt+0x7c>
 8005cf4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005cf8:	1ad2      	subs	r2, r2, r3
 8005cfa:	d01b      	beq.n	8005d34 <ai_array_to_buffer_fmt+0x60>
 8005cfc:	1fd2      	subs	r2, r2, #7
 8005cfe:	d029      	beq.n	8005d54 <ai_array_to_buffer_fmt+0x80>
 8005d00:	f240 33f9 	movw	r3, #1017	; 0x3f9
 8005d04:	1ad2      	subs	r2, r2, r3
 8005d06:	d017      	beq.n	8005d38 <ai_array_to_buffer_fmt+0x64>
 8005d08:	3a0f      	subs	r2, #15
 8005d0a:	d025      	beq.n	8005d58 <ai_array_to_buffer_fmt+0x84>
 8005d0c:	4b50      	ldr	r3, [pc, #320]	; (8005e50 <.text_22>)
 8005d0e:	1ad2      	subs	r2, r2, r3
 8005d10:	d018      	beq.n	8005d44 <ai_array_to_buffer_fmt+0x70>
 8005d12:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005d16:	1ad2      	subs	r2, r2, r3
 8005d18:	d010      	beq.n	8005d3c <ai_array_to_buffer_fmt+0x68>
 8005d1a:	1fd2      	subs	r2, r2, #7
 8005d1c:	d014      	beq.n	8005d48 <ai_array_to_buffer_fmt+0x74>
 8005d1e:	f240 33f9 	movw	r3, #1017	; 0x3f9
 8005d22:	1ad2      	subs	r2, r2, r3
 8005d24:	d00c      	beq.n	8005d40 <ai_array_to_buffer_fmt+0x6c>
 8005d26:	3a0f      	subs	r2, #15
 8005d28:	d010      	beq.n	8005d4c <ai_array_to_buffer_fmt+0x78>
 8005d2a:	4b4a      	ldr	r3, [pc, #296]	; (8005e54 <.text_23>)
 8005d2c:	1ad2      	subs	r2, r2, r3
 8005d2e:	d114      	bne.n	8005d5a <ai_array_to_buffer_fmt+0x86>
 8005d30:	484b      	ldr	r0, [pc, #300]	; (8005e60 <.text_26>)
 8005d32:	e012      	b.n	8005d5a <ai_array_to_buffer_fmt+0x86>
 8005d34:	484b      	ldr	r0, [pc, #300]	; (8005e64 <.text_27>)
 8005d36:	e010      	b.n	8005d5a <ai_array_to_buffer_fmt+0x86>
 8005d38:	484b      	ldr	r0, [pc, #300]	; (8005e68 <.text_28>)
 8005d3a:	e00e      	b.n	8005d5a <ai_array_to_buffer_fmt+0x86>
 8005d3c:	484b      	ldr	r0, [pc, #300]	; (8005e6c <.text_29>)
 8005d3e:	e00c      	b.n	8005d5a <ai_array_to_buffer_fmt+0x86>
 8005d40:	484b      	ldr	r0, [pc, #300]	; (8005e70 <.text_30>)
 8005d42:	e00a      	b.n	8005d5a <ai_array_to_buffer_fmt+0x86>
 8005d44:	4840      	ldr	r0, [pc, #256]	; (8005e48 <.text_20>)
 8005d46:	e008      	b.n	8005d5a <ai_array_to_buffer_fmt+0x86>
 8005d48:	484a      	ldr	r0, [pc, #296]	; (8005e74 <.text_31>)
 8005d4a:	e006      	b.n	8005d5a <ai_array_to_buffer_fmt+0x86>
 8005d4c:	484a      	ldr	r0, [pc, #296]	; (8005e78 <.text_32>)
 8005d4e:	e004      	b.n	8005d5a <ai_array_to_buffer_fmt+0x86>
 8005d50:	4618      	mov	r0, r3
 8005d52:	e002      	b.n	8005d5a <ai_array_to_buffer_fmt+0x86>
 8005d54:	4849      	ldr	r0, [pc, #292]	; (8005e7c <.text_33>)
 8005d56:	e000      	b.n	8005d5a <ai_array_to_buffer_fmt+0x86>
 8005d58:	4849      	ldr	r0, [pc, #292]	; (8005e80 <.text_34>)
 8005d5a:	004a      	lsls	r2, r1, #1
 8005d5c:	bf4c      	ite	mi
 8005d5e:	f04f 4280 	movmi.w	r2, #1073741824	; 0x40000000
 8005d62:	2200      	movpl	r2, #0
 8005d64:	4310      	orrs	r0, r2
 8005d66:	008a      	lsls	r2, r1, #2
 8005d68:	bf4c      	ite	mi
 8005d6a:	f04f 5200 	movmi.w	r2, #536870912	; 0x20000000
 8005d6e:	2200      	movpl	r2, #0
 8005d70:	4310      	orrs	r0, r2
 8005d72:	0109      	lsls	r1, r1, #4
 8005d74:	bf4c      	ite	mi
 8005d76:	f04f 6100 	movmi.w	r1, #134217728	; 0x8000000
 8005d7a:	2100      	movpl	r1, #0
 8005d7c:	4308      	orrs	r0, r1
 8005d7e:	4770      	bx	lr

08005d80 <ai_buffer_to_array_fmt>:
 8005d80:	4602      	mov	r2, r0
 8005d82:	f022 407e 	bic.w	r0, r2, #4261412864	; 0xfe000000
 8005d86:	3840      	subs	r0, #64	; 0x40
 8005d88:	d022      	beq.n	8005dd0 <ai_buffer_to_array_fmt+0x50>
 8005d8a:	f44f 2180 	mov.w	r1, #262144	; 0x40000
 8005d8e:	1a40      	subs	r0, r0, r1
 8005d90:	d030      	beq.n	8005df4 <ai_buffer_to_array_fmt+0x74>
 8005d92:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005d96:	1a40      	subs	r0, r0, r1
 8005d98:	d01e      	beq.n	8005dd8 <ai_buffer_to_array_fmt+0x58>
 8005d9a:	1fc0      	subs	r0, r0, #7
 8005d9c:	d02c      	beq.n	8005df8 <ai_buffer_to_array_fmt+0x78>
 8005d9e:	f240 31f9 	movw	r1, #1017	; 0x3f9
 8005da2:	1a40      	subs	r0, r0, r1
 8005da4:	d01a      	beq.n	8005ddc <ai_buffer_to_array_fmt+0x5c>
 8005da6:	380f      	subs	r0, #15
 8005da8:	d028      	beq.n	8005dfc <ai_buffer_to_array_fmt+0x7c>
 8005daa:	4929      	ldr	r1, [pc, #164]	; (8005e50 <.text_22>)
 8005dac:	1a40      	subs	r0, r0, r1
 8005dae:	d01b      	beq.n	8005de8 <ai_buffer_to_array_fmt+0x68>
 8005db0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8005db4:	1a40      	subs	r0, r0, r1
 8005db6:	d013      	beq.n	8005de0 <ai_buffer_to_array_fmt+0x60>
 8005db8:	1fc0      	subs	r0, r0, #7
 8005dba:	d017      	beq.n	8005dec <ai_buffer_to_array_fmt+0x6c>
 8005dbc:	f240 31f9 	movw	r1, #1017	; 0x3f9
 8005dc0:	1a40      	subs	r0, r0, r1
 8005dc2:	d00f      	beq.n	8005de4 <ai_buffer_to_array_fmt+0x64>
 8005dc4:	380f      	subs	r0, #15
 8005dc6:	d013      	beq.n	8005df0 <ai_buffer_to_array_fmt+0x70>
 8005dc8:	4922      	ldr	r1, [pc, #136]	; (8005e54 <.text_23>)
 8005dca:	1a40      	subs	r0, r0, r1
 8005dcc:	d002      	beq.n	8005dd4 <ai_buffer_to_array_fmt+0x54>
 8005dce:	e017      	b.n	8005e00 <ai_buffer_to_array_fmt+0x80>
 8005dd0:	2040      	movs	r0, #64	; 0x40
 8005dd2:	e01f      	b.n	8005e14 <ai_buffer_to_array_fmt+0x94>
 8005dd4:	4822      	ldr	r0, [pc, #136]	; (8005e60 <.text_26>)
 8005dd6:	e01d      	b.n	8005e14 <ai_buffer_to_array_fmt+0x94>
 8005dd8:	4822      	ldr	r0, [pc, #136]	; (8005e64 <.text_27>)
 8005dda:	e01b      	b.n	8005e14 <ai_buffer_to_array_fmt+0x94>
 8005ddc:	4822      	ldr	r0, [pc, #136]	; (8005e68 <.text_28>)
 8005dde:	e019      	b.n	8005e14 <ai_buffer_to_array_fmt+0x94>
 8005de0:	4822      	ldr	r0, [pc, #136]	; (8005e6c <.text_29>)
 8005de2:	e017      	b.n	8005e14 <ai_buffer_to_array_fmt+0x94>
 8005de4:	4822      	ldr	r0, [pc, #136]	; (8005e70 <.text_30>)
 8005de6:	e015      	b.n	8005e14 <ai_buffer_to_array_fmt+0x94>
 8005de8:	4817      	ldr	r0, [pc, #92]	; (8005e48 <.text_20>)
 8005dea:	e013      	b.n	8005e14 <ai_buffer_to_array_fmt+0x94>
 8005dec:	4821      	ldr	r0, [pc, #132]	; (8005e74 <.text_31>)
 8005dee:	e011      	b.n	8005e14 <ai_buffer_to_array_fmt+0x94>
 8005df0:	4821      	ldr	r0, [pc, #132]	; (8005e78 <.text_32>)
 8005df2:	e00f      	b.n	8005e14 <ai_buffer_to_array_fmt+0x94>
 8005df4:	4813      	ldr	r0, [pc, #76]	; (8005e44 <.text_19>)
 8005df6:	e00d      	b.n	8005e14 <ai_buffer_to_array_fmt+0x94>
 8005df8:	4820      	ldr	r0, [pc, #128]	; (8005e7c <.text_33>)
 8005dfa:	e00b      	b.n	8005e14 <ai_buffer_to_array_fmt+0x94>
 8005dfc:	4820      	ldr	r0, [pc, #128]	; (8005e80 <.text_34>)
 8005dfe:	e009      	b.n	8005e14 <ai_buffer_to_array_fmt+0x94>
 8005e00:	f3c2 51c0 	ubfx	r1, r2, #23, #1
 8005e04:	f3c2 000d 	ubfx	r0, r2, #0, #14
 8005e08:	2900      	cmp	r1, #0
 8005e0a:	bf14      	ite	ne
 8005e0c:	f440 0004 	orrne.w	r0, r0, #8650752	; 0x840000
 8005e10:	f440 2080 	orreq.w	r0, r0, #262144	; 0x40000
 8005e14:	0051      	lsls	r1, r2, #1
 8005e16:	bf48      	it	mi
 8005e18:	f040 4080 	orrmi.w	r0, r0, #1073741824	; 0x40000000
 8005e1c:	0091      	lsls	r1, r2, #2
 8005e1e:	bf48      	it	mi
 8005e20:	f040 5000 	orrmi.w	r0, r0, #536870912	; 0x20000000
 8005e24:	0111      	lsls	r1, r2, #4
 8005e26:	bf48      	it	mi
 8005e28:	f040 6000 	orrmi.w	r0, r0, #134217728	; 0x8000000
 8005e2c:	4770      	bx	lr
	...

08005e30 <.text_14>:
 8005e30:	00000000 	.word	0x00000000

08005e34 <.text_15>:
 8005e34:	002be80f 	.word	0x002be80f

08005e38 <.text_16>:
 8005e38:	003bf7f1 	.word	0x003bf7f1

08005e3c <.text_17>:
 8005e3c:	00b9fff1 	.word	0x00b9fff1

08005e40 <.text_18>:
 8005e40:	004df000 	.word	0x004df000

08005e44 <.text_19>:
 8005e44:	00040040 	.word	0x00040040

08005e48 <.text_20>:
 8005e48:	00840040 	.word	0x00840040

08005e4c <.text_21>:
 8005e4c:	08016d04 	.word	0x08016d04

08005e50 <.text_22>:
 8005e50:	007ff7f1 	.word	0x007ff7f1

08005e54 <.text_23>:
 8005e54:	00fe07f1 	.word	0x00fe07f1

08005e58 <.text_24>:
 8005e58:	08016d74 	.word	0x08016d74

08005e5c <.text_25>:
 8005e5c:	00803fff 	.word	0x00803fff

08005e60 <.text_26>:
 8005e60:	01821040 	.word	0x01821040

08005e64 <.text_27>:
 8005e64:	00040440 	.word	0x00040440

08005e68 <.text_28>:
 8005e68:	00040840 	.word	0x00040840

08005e6c <.text_29>:
 8005e6c:	00840440 	.word	0x00840440

08005e70 <.text_30>:
 8005e70:	00840840 	.word	0x00840840

08005e74 <.text_31>:
 8005e74:	00840447 	.word	0x00840447

08005e78 <.text_32>:
 8005e78:	0084084f 	.word	0x0084084f

08005e7c <.text_33>:
 8005e7c:	00040447 	.word	0x00040447

08005e80 <.text_34>:
 8005e80:	0004084f 	.word	0x0004084f

08005e84 <ai_array_get_byte_size>:
 8005e84:	b909      	cbnz	r1, 8005e8a <ai_array_get_byte_size+0x6>
 8005e86:	2000      	movs	r0, #0
 8005e88:	4770      	bx	lr
 8005e8a:	11c2      	asrs	r2, r0, #7
 8005e8c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005e90:	f3c0 3382 	ubfx	r3, r0, #14, #3
 8005e94:	189b      	adds	r3, r3, r2
 8005e96:	4359      	muls	r1, r3
 8005e98:	1dc9      	adds	r1, r1, #7
 8005e9a:	08c9      	lsrs	r1, r1, #3
 8005e9c:	1543      	asrs	r3, r0, #21
 8005e9e:	00c9      	lsls	r1, r1, #3
 8005ea0:	f003 0303 	and.w	r3, r3, #3
 8005ea4:	ea4f 4c60 	mov.w	ip, r0, asr #17
 8005ea8:	40d9      	lsrs	r1, r3
 8005eaa:	f00c 0c0f 	and.w	ip, ip, #15
 8005eae:	f1bc 0f04 	cmp.w	ip, #4
 8005eb2:	d00a      	beq.n	8005eca <ai_array_get_byte_size+0x46>
 8005eb4:	f1bc 0f08 	cmp.w	ip, #8
 8005eb8:	bf02      	ittt	eq
 8005eba:	f3c0 3082 	ubfxeq	r0, r0, #14, #3
 8005ebe:	1882      	addeq	r2, r0, r2
 8005ec0:	eb01 2102 	addeq.w	r1, r1, r2, lsl #8
 8005ec4:	1dc9      	adds	r1, r1, #7
 8005ec6:	08c8      	lsrs	r0, r1, #3
 8005ec8:	4770      	bx	lr
 8005eca:	f3c0 3082 	ubfx	r0, r0, #14, #3
 8005ece:	1882      	adds	r2, r0, r2
 8005ed0:	eb01 1102 	add.w	r1, r1, r2, lsl #4
 8005ed4:	1dc9      	adds	r1, r1, #7
 8005ed6:	08c8      	lsrs	r0, r1, #3
 8005ed8:	4770      	bx	lr

08005eda <ai_array_get_data_byte_size>:
 8005eda:	b909      	cbnz	r1, 8005ee0 <ai_array_get_data_byte_size+0x6>
 8005edc:	2000      	movs	r0, #0
 8005ede:	4770      	bx	lr
 8005ee0:	11c2      	asrs	r2, r0, #7
 8005ee2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005ee6:	f3c0 3382 	ubfx	r3, r0, #14, #3
 8005eea:	189a      	adds	r2, r3, r2
 8005eec:	4351      	muls	r1, r2
 8005eee:	1dc9      	adds	r1, r1, #7
 8005ef0:	08c9      	lsrs	r1, r1, #3
 8005ef2:	1540      	asrs	r0, r0, #21
 8005ef4:	00c9      	lsls	r1, r1, #3
 8005ef6:	f000 0003 	and.w	r0, r0, #3
 8005efa:	40c1      	lsrs	r1, r0
 8005efc:	1dc9      	adds	r1, r1, #7
 8005efe:	08c8      	lsrs	r0, r1, #3
 8005f00:	4770      	bx	lr

08005f02 <ai_array_get_elems_from_size>:
 8005f02:	b909      	cbnz	r1, 8005f08 <ai_array_get_elems_from_size+0x6>
 8005f04:	2000      	movs	r0, #0
 8005f06:	4770      	bx	lr
 8005f08:	1442      	asrs	r2, r0, #17
 8005f0a:	00c9      	lsls	r1, r1, #3
 8005f0c:	f002 020f 	and.w	r2, r2, #15
 8005f10:	2a04      	cmp	r2, #4
 8005f12:	d002      	beq.n	8005f1a <ai_array_get_elems_from_size+0x18>
 8005f14:	2a08      	cmp	r2, #8
 8005f16:	d009      	beq.n	8005f2c <ai_array_get_elems_from_size+0x2a>
 8005f18:	e010      	b.n	8005f3c <ai_array_get_elems_from_size+0x3a>
 8005f1a:	11c3      	asrs	r3, r0, #7
 8005f1c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005f20:	f3c0 3282 	ubfx	r2, r0, #14, #3
 8005f24:	18d2      	adds	r2, r2, r3
 8005f26:	eba1 1102 	sub.w	r1, r1, r2, lsl #4
 8005f2a:	e007      	b.n	8005f3c <ai_array_get_elems_from_size+0x3a>
 8005f2c:	11c2      	asrs	r2, r0, #7
 8005f2e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005f32:	f3c0 3382 	ubfx	r3, r0, #14, #3
 8005f36:	189a      	adds	r2, r3, r2
 8005f38:	eba1 2102 	sub.w	r1, r1, r2, lsl #8
 8005f3c:	1542      	asrs	r2, r0, #21
 8005f3e:	f002 0203 	and.w	r2, r2, #3
 8005f42:	4091      	lsls	r1, r2
 8005f44:	1dc9      	adds	r1, r1, #7
 8005f46:	11c2      	asrs	r2, r0, #7
 8005f48:	08c9      	lsrs	r1, r1, #3
 8005f4a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005f4e:	f3c0 3082 	ubfx	r0, r0, #14, #3
 8005f52:	00c9      	lsls	r1, r1, #3
 8005f54:	1880      	adds	r0, r0, r2
 8005f56:	fbb1 f0f0 	udiv	r0, r1, r0
 8005f5a:	4770      	bx	lr

08005f5c <.text_38>:
 8005f5c:	5f544d46 	.word	0x5f544d46
 8005f60:	454e4f4e 	.word	0x454e4f4e
 8005f64:	00          	.byte	0x00
 8005f65:	00          	.byte	0x00
	...

08005f68 <.text_39>:
 8005f68:	5f544d46 	.word	0x5f544d46
 8005f6c:	414f4c46 	.word	0x414f4c46
 8005f70:	0054      	.short	0x0054
	...

08005f74 <.text_40>:
 8005f74:	5f544d46 	.word	0x5f544d46
 8005f78:	414f4c46 	.word	0x414f4c46
 8005f7c:	00343654 	.word	0x00343654

08005f80 <.text_41>:
 8005f80:	5f544d46 	.word	0x5f544d46
 8005f84:	414f4c46 	.word	0x414f4c46
 8005f88:	00363154 	.word	0x00363154

08005f8c <.text_42>:
 8005f8c:	5f544d46 	.word	0x5f544d46
 8005f90:	00003855 	.word	0x00003855

08005f94 <.text_43>:
 8005f94:	5f544d46 	.word	0x5f544d46
 8005f98:	00363155 	.word	0x00363155

08005f9c <.text_44>:
 8005f9c:	5f544d46 	.word	0x5f544d46
 8005fa0:	00323355 	.word	0x00323355

08005fa4 <.text_45>:
 8005fa4:	5f544d46 	.word	0x5f544d46
 8005fa8:	00343655 	.word	0x00343655

08005fac <.text_46>:
 8005fac:	5f544d46 	.word	0x5f544d46
 8005fb0:	00003455 	.word	0x00003455

08005fb4 <.text_47>:
 8005fb4:	5f544d46 	.word	0x5f544d46
 8005fb8:	00003853 	.word	0x00003853

08005fbc <.text_48>:
 8005fbc:	5f544d46 	.word	0x5f544d46
 8005fc0:	00363153 	.word	0x00363153

08005fc4 <.text_49>:
 8005fc4:	5f544d46 	.word	0x5f544d46
 8005fc8:	00323353 	.word	0x00323353

08005fcc <.text_50>:
 8005fcc:	5f544d46 	.word	0x5f544d46
 8005fd0:	00343653 	.word	0x00343653

08005fd4 <.text_51>:
 8005fd4:	5f544d46 	.word	0x5f544d46
 8005fd8:	00003453 	.word	0x00003453

08005fdc <.text_52>:
 8005fdc:	5f544d46 	.word	0x5f544d46
 8005fe0:	0051      	.short	0x0051
	...

08005fe4 <.text_53>:
 8005fe4:	5f544d46 	.word	0x5f544d46
 8005fe8:	00003751 	.word	0x00003751

08005fec <.text_54>:
 8005fec:	5f544d46 	.word	0x5f544d46
 8005ff0:	00353151 	.word	0x00353151

08005ff4 <.text_55>:
 8005ff4:	5f544d46 	.word	0x5f544d46
 8005ff8:	00313351 	.word	0x00313351

08005ffc <.text_56>:
 8005ffc:	5f544d46 	.word	0x5f544d46
 8006000:	00005155 	.word	0x00005155

08006004 <.text_57>:
 8006004:	5f544d46 	.word	0x5f544d46
 8006008:	00375155 	.word	0x00375155

0800600c <.text_58>:
 800600c:	5f544d46 	.word	0x5f544d46
 8006010:	35315155 	.word	0x35315155
 8006014:	00          	.byte	0x00
 8006015:	00          	.byte	0x00
	...

08006018 <.text_59>:
 8006018:	5f544d46 	.word	0x5f544d46
 800601c:	31335155 	.word	0x31335155
 8006020:	00          	.byte	0x00
 8006021:	00          	.byte	0x00
	...

08006024 <.text_60>:
 8006024:	5f544d46 	.word	0x5f544d46
 8006028:	3454554c 	.word	0x3454554c
 800602c:	4f4c465f 	.word	0x4f4c465f
 8006030:	00005441 	.word	0x00005441

08006034 <.text_61>:
 8006034:	5f544d46 	.word	0x5f544d46
 8006038:	3854554c 	.word	0x3854554c
 800603c:	4f4c465f 	.word	0x4f4c465f
 8006040:	00005441 	.word	0x00005441

08006044 <.text_62>:
 8006044:	5f544d46 	.word	0x5f544d46
 8006048:	3454554c 	.word	0x3454554c
 800604c:	3531515f 	.word	0x3531515f
 8006050:	00          	.byte	0x00
 8006051:	00          	.byte	0x00
	...

08006054 <.text_63>:
 8006054:	5f544d46 	.word	0x5f544d46
 8006058:	3854554c 	.word	0x3854554c
 800605c:	3531515f 	.word	0x3531515f
 8006060:	00          	.byte	0x00
 8006061:	00          	.byte	0x00
	...

08006064 <.text_64>:
 8006064:	5f544d46 	.word	0x5f544d46
 8006068:	3454554c 	.word	0x3454554c
 800606c:	3151555f 	.word	0x3151555f
 8006070:	0035      	.short	0x0035
	...

08006074 <.text_65>:
 8006074:	5f544d46 	.word	0x5f544d46
 8006078:	3854554c 	.word	0x3854554c
 800607c:	3151555f 	.word	0x3151555f
 8006080:	0035      	.short	0x0035
	...

08006084 <.text_66>:
 8006084:	415f4941 	.word	0x415f4941
 8006088:	59415252 	.word	0x59415252
 800608c:	524f465f 	.word	0x524f465f
 8006090:	5f54414d 	.word	0x5f54414d
 8006094:	454e4f4e 	.word	0x454e4f4e
 8006098:	00          	.byte	0x00
 8006099:	00          	.byte	0x00
	...

0800609c <.text_67>:
 800609c:	415f4941 	.word	0x415f4941
 80060a0:	59415252 	.word	0x59415252
 80060a4:	524f465f 	.word	0x524f465f
 80060a8:	5f54414d 	.word	0x5f54414d
 80060ac:	0051      	.short	0x0051
	...

080060b0 <.text_68>:
 80060b0:	415f4941 	.word	0x415f4941
 80060b4:	59415252 	.word	0x59415252
 80060b8:	524f465f 	.word	0x524f465f
 80060bc:	5f54414d 	.word	0x5f54414d
 80060c0:	00005155 	.word	0x00005155

080060c4 <.text_69>:
 80060c4:	425f4941 	.word	0x425f4941
 80060c8:	45464655 	.word	0x45464655
 80060cc:	4f465f52 	.word	0x4f465f52
 80060d0:	54414d52 	.word	0x54414d52
 80060d4:	4e4f4e5f 	.word	0x4e4f4e5f
 80060d8:	0045      	.short	0x0045
	...

080060dc <.text_70>:
 80060dc:	425f4941 	.word	0x425f4941
 80060e0:	45464655 	.word	0x45464655
 80060e4:	4f465f52 	.word	0x4f465f52
 80060e8:	54414d52 	.word	0x54414d52
 80060ec:	0000515f 	.word	0x0000515f

080060f0 <.text_71>:
 80060f0:	425f4941 	.word	0x425f4941
 80060f4:	45464655 	.word	0x45464655
 80060f8:	4f465f52 	.word	0x4f465f52
 80060fc:	54414d52 	.word	0x54414d52
 8006100:	0051555f 	.word	0x0051555f

08006104 <ai_math_sqrt>:
 8006104:	eef0 0a40 	vmov.f32	s1, s0
 8006108:	eef5 0a40 	vcmp.f32	s1, #0.0
 800610c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006110:	ed9f 0a29 	vldr	s0, [pc, #164]	; 80061b8 <.text_12>
 8006114:	db01      	blt.n	800611a <ai_math_sqrt+0x16>
 8006116:	eeb1 0ae0 	vsqrt.f32	s0, s1
 800611a:	4770      	bx	lr

0800611c <ai_math_exp>:
 800611c:	f00e bccc 	b.w	8014ab8 <expf>

08006120 <ai_math_pow>:
 8006120:	f00e bd4e 	b.w	8014bc0 <powf>

08006124 <ai_math_tanh>:
 8006124:	f00e bba6 	b.w	8014874 <tanhf>

08006128 <ai_math_cosh>:
 8006128:	f00e bc9e 	b.w	8014a68 <coshf>

0800612c <ai_math_relu>:
 800612c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8006130:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006134:	bf48      	it	mi
 8006136:	ed9f 0a20 	vldrmi	s0, [pc, #128]	; 80061b8 <.text_12>
 800613a:	4770      	bx	lr

0800613c <ai_math_prelu>:
 800613c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8006140:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006144:	bf48      	it	mi
 8006146:	ee20 0a20 	vmulmi.f32	s0, s0, s1
 800614a:	4770      	bx	lr

0800614c <ai_math_sigmoid>:
 800614c:	b500      	push	{lr}
 800614e:	b081      	sub	sp, #4
 8006150:	eeb1 0a40 	vneg.f32	s0, s0
 8006154:	f00e fcb0 	bl	8014ab8 <expf>
 8006158:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 800615c:	ee30 0a20 	vadd.f32	s0, s0, s1
 8006160:	eeb7 1a00 	vmov.f32	s2, #112	; 0x3f800000  1.0
 8006164:	ee81 0a00 	vdiv.f32	s0, s2, s0
 8006168:	b001      	add	sp, #4
 800616a:	bd00      	pop	{pc}

0800616c <ai_math_hard_sigmoid>:
 800616c:	eef0 0a40 	vmov.f32	s1, s0
 8006170:	ed9f 1a12 	vldr	s2, [pc, #72]	; 80061bc <.text_13>
 8006174:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8006178:	ee00 0a81 	vmla.f32	s0, s1, s2
 800617c:	eddf 0a10 	vldr	s1, [pc, #64]	; 80061c0 <.text_14>
 8006180:	eeb4 0a60 	vcmp.f32	s0, s1
 8006184:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006188:	da07      	bge.n	800619a <ai_math_hard_sigmoid+0x2e>
 800618a:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800618e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006192:	d504      	bpl.n	800619e <ai_math_hard_sigmoid+0x32>
 8006194:	ed9f 0a08 	vldr	s0, [pc, #32]	; 80061b8 <.text_12>
 8006198:	4770      	bx	lr
 800619a:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800619e:	4770      	bx	lr

080061a0 <ai_math_sign>:
 80061a0:	eeb5 0a40 	vcmp.f32	s0, #0.0
 80061a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061a8:	bfcc      	ite	gt
 80061aa:	ed9f 0a06 	vldrgt	s0, [pc, #24]	; 80061c4 <.text_15>
 80061ae:	ed9f 0a06 	vldrle	s0, [pc, #24]	; 80061c8 <.text_16>
 80061b2:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 80061b6:	4770      	bx	lr

080061b8 <.text_12>:
 80061b8:	00000000 	.word	0x00000000

080061bc <.text_13>:
 80061bc:	3e4ccccd 	.word	0x3e4ccccd

080061c0 <.text_14>:
 80061c0:	3f800001 	.word	0x3f800001

080061c4 <.text_15>:
 80061c4:	00000001 	.word	0x00000001

080061c8 <.text_16>:
 80061c8:	ffffffff 	.word	0xffffffff

080061cc <ai_div>:
 80061cc:	ee80 0a20 	vdiv.f32	s0, s0, s1
 80061d0:	4770      	bx	lr

080061d2 <ai_floor_div>:
 80061d2:	ee80 0a20 	vdiv.f32	s0, s0, s1
 80061d6:	f00e b977 	b.w	80144c8 <floorf>

080061da <ai_floor_mod>:
 80061da:	f00e bca3 	b.w	8014b24 <fmodf>

080061de <ai_max>:
 80061de:	eef4 0a40 	vcmp.f32	s1, s0
 80061e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061e6:	bf58      	it	pl
 80061e8:	eeb0 0a60 	vmovpl.f32	s0, s1
 80061ec:	4770      	bx	lr

080061ee <ai_min>:
 80061ee:	eeb4 0a60 	vcmp.f32	s0, s1
 80061f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80061f6:	bf58      	it	pl
 80061f8:	eeb0 0a60 	vmovpl.f32	s0, s1
 80061fc:	4770      	bx	lr

080061fe <ai_mul>:
 80061fe:	ee20 0a20 	vmul.f32	s0, s0, s1
 8006202:	4770      	bx	lr

08006204 <ai_sub>:
 8006204:	ee30 0a60 	vsub.f32	s0, s0, s1
 8006208:	4770      	bx	lr

0800620a <ai_sum>:
 800620a:	ee30 0a20 	vadd.f32	s0, s0, s1
 800620e:	4770      	bx	lr

08006210 <arm_mat_init_f32>:
 8006210:	8001      	strh	r1, [r0, #0]
 8006212:	8042      	strh	r2, [r0, #2]
 8006214:	6043      	str	r3, [r0, #4]
 8006216:	4770      	bx	lr

08006218 <__aeabi_memset>:
 8006218:	b470      	push	{r4, r5, r6}
 800621a:	0784      	lsls	r4, r0, #30
 800621c:	d046      	beq.n	80062ac <__aeabi_memset+0x94>
 800621e:	1e4c      	subs	r4, r1, #1
 8006220:	2900      	cmp	r1, #0
 8006222:	d041      	beq.n	80062a8 <__aeabi_memset+0x90>
 8006224:	b2d5      	uxtb	r5, r2
 8006226:	4603      	mov	r3, r0
 8006228:	e002      	b.n	8006230 <__aeabi_memset+0x18>
 800622a:	1e61      	subs	r1, r4, #1
 800622c:	b3e4      	cbz	r4, 80062a8 <__aeabi_memset+0x90>
 800622e:	460c      	mov	r4, r1
 8006230:	f803 5b01 	strb.w	r5, [r3], #1
 8006234:	0799      	lsls	r1, r3, #30
 8006236:	d1f8      	bne.n	800622a <__aeabi_memset+0x12>
 8006238:	2c03      	cmp	r4, #3
 800623a:	d92e      	bls.n	800629a <__aeabi_memset+0x82>
 800623c:	b2d5      	uxtb	r5, r2
 800623e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8006242:	2c0f      	cmp	r4, #15
 8006244:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8006248:	d919      	bls.n	800627e <__aeabi_memset+0x66>
 800624a:	4626      	mov	r6, r4
 800624c:	f103 0110 	add.w	r1, r3, #16
 8006250:	3e10      	subs	r6, #16
 8006252:	2e0f      	cmp	r6, #15
 8006254:	f841 5c10 	str.w	r5, [r1, #-16]
 8006258:	f841 5c0c 	str.w	r5, [r1, #-12]
 800625c:	f841 5c08 	str.w	r5, [r1, #-8]
 8006260:	f841 5c04 	str.w	r5, [r1, #-4]
 8006264:	f101 0110 	add.w	r1, r1, #16
 8006268:	d8f2      	bhi.n	8006250 <__aeabi_memset+0x38>
 800626a:	f1a4 0110 	sub.w	r1, r4, #16
 800626e:	f021 010f 	bic.w	r1, r1, #15
 8006272:	f004 040f 	and.w	r4, r4, #15
 8006276:	3110      	adds	r1, #16
 8006278:	2c03      	cmp	r4, #3
 800627a:	440b      	add	r3, r1
 800627c:	d90d      	bls.n	800629a <__aeabi_memset+0x82>
 800627e:	461e      	mov	r6, r3
 8006280:	4621      	mov	r1, r4
 8006282:	3904      	subs	r1, #4
 8006284:	2903      	cmp	r1, #3
 8006286:	f846 5b04 	str.w	r5, [r6], #4
 800628a:	d8fa      	bhi.n	8006282 <__aeabi_memset+0x6a>
 800628c:	1f21      	subs	r1, r4, #4
 800628e:	f021 0103 	bic.w	r1, r1, #3
 8006292:	3104      	adds	r1, #4
 8006294:	440b      	add	r3, r1
 8006296:	f004 0403 	and.w	r4, r4, #3
 800629a:	b12c      	cbz	r4, 80062a8 <__aeabi_memset+0x90>
 800629c:	b2d2      	uxtb	r2, r2
 800629e:	441c      	add	r4, r3
 80062a0:	f803 2b01 	strb.w	r2, [r3], #1
 80062a4:	42a3      	cmp	r3, r4
 80062a6:	d1fb      	bne.n	80062a0 <__aeabi_memset+0x88>
 80062a8:	bc70      	pop	{r4, r5, r6}
 80062aa:	4770      	bx	lr
 80062ac:	460c      	mov	r4, r1
 80062ae:	4603      	mov	r3, r0
 80062b0:	e7c2      	b.n	8006238 <__aeabi_memset+0x20>

080062b2 <strlen>:
 80062b2:	4603      	mov	r3, r0
 80062b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80062b8:	2a00      	cmp	r2, #0
 80062ba:	d1fb      	bne.n	80062b4 <strlen+0x2>
 80062bc:	1a18      	subs	r0, r3, r0
 80062be:	3801      	subs	r0, #1
 80062c0:	4770      	bx	lr
	...

080062d0 <memchr>:
 80062d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80062d4:	2a10      	cmp	r2, #16
 80062d6:	db2b      	blt.n	8006330 <memchr+0x60>
 80062d8:	f010 0f07 	tst.w	r0, #7
 80062dc:	d008      	beq.n	80062f0 <memchr+0x20>
 80062de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80062e2:	3a01      	subs	r2, #1
 80062e4:	428b      	cmp	r3, r1
 80062e6:	d02d      	beq.n	8006344 <memchr+0x74>
 80062e8:	f010 0f07 	tst.w	r0, #7
 80062ec:	b342      	cbz	r2, 8006340 <memchr+0x70>
 80062ee:	d1f6      	bne.n	80062de <memchr+0xe>
 80062f0:	b4f0      	push	{r4, r5, r6, r7}
 80062f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80062f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80062fa:	f022 0407 	bic.w	r4, r2, #7
 80062fe:	f07f 0700 	mvns.w	r7, #0
 8006302:	2300      	movs	r3, #0
 8006304:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8006308:	3c08      	subs	r4, #8
 800630a:	ea85 0501 	eor.w	r5, r5, r1
 800630e:	ea86 0601 	eor.w	r6, r6, r1
 8006312:	fa85 f547 	uadd8	r5, r5, r7
 8006316:	faa3 f587 	sel	r5, r3, r7
 800631a:	fa86 f647 	uadd8	r6, r6, r7
 800631e:	faa5 f687 	sel	r6, r5, r7
 8006322:	b98e      	cbnz	r6, 8006348 <memchr+0x78>
 8006324:	d1ee      	bne.n	8006304 <memchr+0x34>
 8006326:	bcf0      	pop	{r4, r5, r6, r7}
 8006328:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800632c:	f002 0207 	and.w	r2, r2, #7
 8006330:	b132      	cbz	r2, 8006340 <memchr+0x70>
 8006332:	f810 3b01 	ldrb.w	r3, [r0], #1
 8006336:	3a01      	subs	r2, #1
 8006338:	ea83 0301 	eor.w	r3, r3, r1
 800633c:	b113      	cbz	r3, 8006344 <memchr+0x74>
 800633e:	d1f8      	bne.n	8006332 <memchr+0x62>
 8006340:	2000      	movs	r0, #0
 8006342:	4770      	bx	lr
 8006344:	3801      	subs	r0, #1
 8006346:	4770      	bx	lr
 8006348:	2d00      	cmp	r5, #0
 800634a:	bf06      	itte	eq
 800634c:	4635      	moveq	r5, r6
 800634e:	3803      	subeq	r0, #3
 8006350:	3807      	subne	r0, #7
 8006352:	f015 0f01 	tst.w	r5, #1
 8006356:	d107      	bne.n	8006368 <memchr+0x98>
 8006358:	3001      	adds	r0, #1
 800635a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800635e:	bf02      	ittt	eq
 8006360:	3001      	addeq	r0, #1
 8006362:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8006366:	3001      	addeq	r0, #1
 8006368:	bcf0      	pop	{r4, r5, r6, r7}
 800636a:	3801      	subs	r0, #1
 800636c:	4770      	bx	lr
 800636e:	bf00      	nop

08006370 <__aeabi_drsub>:
 8006370:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8006374:	e002      	b.n	800637c <__adddf3>
 8006376:	bf00      	nop

08006378 <__aeabi_dsub>:
 8006378:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800637c <__adddf3>:
 800637c:	b530      	push	{r4, r5, lr}
 800637e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8006382:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8006386:	ea94 0f05 	teq	r4, r5
 800638a:	bf08      	it	eq
 800638c:	ea90 0f02 	teqeq	r0, r2
 8006390:	bf1f      	itttt	ne
 8006392:	ea54 0c00 	orrsne.w	ip, r4, r0
 8006396:	ea55 0c02 	orrsne.w	ip, r5, r2
 800639a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800639e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80063a2:	f000 80e2 	beq.w	800656a <__adddf3+0x1ee>
 80063a6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80063aa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80063ae:	bfb8      	it	lt
 80063b0:	426d      	neglt	r5, r5
 80063b2:	dd0c      	ble.n	80063ce <__adddf3+0x52>
 80063b4:	442c      	add	r4, r5
 80063b6:	ea80 0202 	eor.w	r2, r0, r2
 80063ba:	ea81 0303 	eor.w	r3, r1, r3
 80063be:	ea82 0000 	eor.w	r0, r2, r0
 80063c2:	ea83 0101 	eor.w	r1, r3, r1
 80063c6:	ea80 0202 	eor.w	r2, r0, r2
 80063ca:	ea81 0303 	eor.w	r3, r1, r3
 80063ce:	2d36      	cmp	r5, #54	; 0x36
 80063d0:	bf88      	it	hi
 80063d2:	bd30      	pophi	{r4, r5, pc}
 80063d4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80063d8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80063dc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80063e0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80063e4:	d002      	beq.n	80063ec <__adddf3+0x70>
 80063e6:	4240      	negs	r0, r0
 80063e8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80063ec:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80063f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80063f4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80063f8:	d002      	beq.n	8006400 <__adddf3+0x84>
 80063fa:	4252      	negs	r2, r2
 80063fc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8006400:	ea94 0f05 	teq	r4, r5
 8006404:	f000 80a7 	beq.w	8006556 <__adddf3+0x1da>
 8006408:	f1a4 0401 	sub.w	r4, r4, #1
 800640c:	f1d5 0e20 	rsbs	lr, r5, #32
 8006410:	db0d      	blt.n	800642e <__adddf3+0xb2>
 8006412:	fa02 fc0e 	lsl.w	ip, r2, lr
 8006416:	fa22 f205 	lsr.w	r2, r2, r5
 800641a:	1880      	adds	r0, r0, r2
 800641c:	f141 0100 	adc.w	r1, r1, #0
 8006420:	fa03 f20e 	lsl.w	r2, r3, lr
 8006424:	1880      	adds	r0, r0, r2
 8006426:	fa43 f305 	asr.w	r3, r3, r5
 800642a:	4159      	adcs	r1, r3
 800642c:	e00e      	b.n	800644c <__adddf3+0xd0>
 800642e:	f1a5 0520 	sub.w	r5, r5, #32
 8006432:	f10e 0e20 	add.w	lr, lr, #32
 8006436:	2a01      	cmp	r2, #1
 8006438:	fa03 fc0e 	lsl.w	ip, r3, lr
 800643c:	bf28      	it	cs
 800643e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8006442:	fa43 f305 	asr.w	r3, r3, r5
 8006446:	18c0      	adds	r0, r0, r3
 8006448:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800644c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8006450:	d507      	bpl.n	8006462 <__adddf3+0xe6>
 8006452:	f04f 0e00 	mov.w	lr, #0
 8006456:	f1dc 0c00 	rsbs	ip, ip, #0
 800645a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800645e:	eb6e 0101 	sbc.w	r1, lr, r1
 8006462:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8006466:	d31b      	bcc.n	80064a0 <__adddf3+0x124>
 8006468:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800646c:	d30c      	bcc.n	8006488 <__adddf3+0x10c>
 800646e:	0849      	lsrs	r1, r1, #1
 8006470:	ea5f 0030 	movs.w	r0, r0, rrx
 8006474:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8006478:	f104 0401 	add.w	r4, r4, #1
 800647c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8006480:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8006484:	f080 809a 	bcs.w	80065bc <__adddf3+0x240>
 8006488:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800648c:	bf08      	it	eq
 800648e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8006492:	f150 0000 	adcs.w	r0, r0, #0
 8006496:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800649a:	ea41 0105 	orr.w	r1, r1, r5
 800649e:	bd30      	pop	{r4, r5, pc}
 80064a0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80064a4:	4140      	adcs	r0, r0
 80064a6:	eb41 0101 	adc.w	r1, r1, r1
 80064aa:	3c01      	subs	r4, #1
 80064ac:	bf28      	it	cs
 80064ae:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80064b2:	d2e9      	bcs.n	8006488 <__adddf3+0x10c>
 80064b4:	f091 0f00 	teq	r1, #0
 80064b8:	bf04      	itt	eq
 80064ba:	4601      	moveq	r1, r0
 80064bc:	2000      	moveq	r0, #0
 80064be:	fab1 f381 	clz	r3, r1
 80064c2:	bf08      	it	eq
 80064c4:	3320      	addeq	r3, #32
 80064c6:	f1a3 030b 	sub.w	r3, r3, #11
 80064ca:	f1b3 0220 	subs.w	r2, r3, #32
 80064ce:	da0c      	bge.n	80064ea <__adddf3+0x16e>
 80064d0:	320c      	adds	r2, #12
 80064d2:	dd08      	ble.n	80064e6 <__adddf3+0x16a>
 80064d4:	f102 0c14 	add.w	ip, r2, #20
 80064d8:	f1c2 020c 	rsb	r2, r2, #12
 80064dc:	fa01 f00c 	lsl.w	r0, r1, ip
 80064e0:	fa21 f102 	lsr.w	r1, r1, r2
 80064e4:	e00c      	b.n	8006500 <__adddf3+0x184>
 80064e6:	f102 0214 	add.w	r2, r2, #20
 80064ea:	bfd8      	it	le
 80064ec:	f1c2 0c20 	rsble	ip, r2, #32
 80064f0:	fa01 f102 	lsl.w	r1, r1, r2
 80064f4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80064f8:	bfdc      	itt	le
 80064fa:	ea41 010c 	orrle.w	r1, r1, ip
 80064fe:	4090      	lslle	r0, r2
 8006500:	1ae4      	subs	r4, r4, r3
 8006502:	bfa2      	ittt	ge
 8006504:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8006508:	4329      	orrge	r1, r5
 800650a:	bd30      	popge	{r4, r5, pc}
 800650c:	ea6f 0404 	mvn.w	r4, r4
 8006510:	3c1f      	subs	r4, #31
 8006512:	da1c      	bge.n	800654e <__adddf3+0x1d2>
 8006514:	340c      	adds	r4, #12
 8006516:	dc0e      	bgt.n	8006536 <__adddf3+0x1ba>
 8006518:	f104 0414 	add.w	r4, r4, #20
 800651c:	f1c4 0220 	rsb	r2, r4, #32
 8006520:	fa20 f004 	lsr.w	r0, r0, r4
 8006524:	fa01 f302 	lsl.w	r3, r1, r2
 8006528:	ea40 0003 	orr.w	r0, r0, r3
 800652c:	fa21 f304 	lsr.w	r3, r1, r4
 8006530:	ea45 0103 	orr.w	r1, r5, r3
 8006534:	bd30      	pop	{r4, r5, pc}
 8006536:	f1c4 040c 	rsb	r4, r4, #12
 800653a:	f1c4 0220 	rsb	r2, r4, #32
 800653e:	fa20 f002 	lsr.w	r0, r0, r2
 8006542:	fa01 f304 	lsl.w	r3, r1, r4
 8006546:	ea40 0003 	orr.w	r0, r0, r3
 800654a:	4629      	mov	r1, r5
 800654c:	bd30      	pop	{r4, r5, pc}
 800654e:	fa21 f004 	lsr.w	r0, r1, r4
 8006552:	4629      	mov	r1, r5
 8006554:	bd30      	pop	{r4, r5, pc}
 8006556:	f094 0f00 	teq	r4, #0
 800655a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800655e:	bf06      	itte	eq
 8006560:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8006564:	3401      	addeq	r4, #1
 8006566:	3d01      	subne	r5, #1
 8006568:	e74e      	b.n	8006408 <__adddf3+0x8c>
 800656a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800656e:	bf18      	it	ne
 8006570:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8006574:	d029      	beq.n	80065ca <__adddf3+0x24e>
 8006576:	ea94 0f05 	teq	r4, r5
 800657a:	bf08      	it	eq
 800657c:	ea90 0f02 	teqeq	r0, r2
 8006580:	d005      	beq.n	800658e <__adddf3+0x212>
 8006582:	ea54 0c00 	orrs.w	ip, r4, r0
 8006586:	bf04      	itt	eq
 8006588:	4619      	moveq	r1, r3
 800658a:	4610      	moveq	r0, r2
 800658c:	bd30      	pop	{r4, r5, pc}
 800658e:	ea91 0f03 	teq	r1, r3
 8006592:	bf1e      	ittt	ne
 8006594:	2100      	movne	r1, #0
 8006596:	2000      	movne	r0, #0
 8006598:	bd30      	popne	{r4, r5, pc}
 800659a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800659e:	d105      	bne.n	80065ac <__adddf3+0x230>
 80065a0:	0040      	lsls	r0, r0, #1
 80065a2:	4149      	adcs	r1, r1
 80065a4:	bf28      	it	cs
 80065a6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80065aa:	bd30      	pop	{r4, r5, pc}
 80065ac:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80065b0:	bf3c      	itt	cc
 80065b2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80065b6:	bd30      	popcc	{r4, r5, pc}
 80065b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80065bc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80065c0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80065c4:	f04f 0000 	mov.w	r0, #0
 80065c8:	bd30      	pop	{r4, r5, pc}
 80065ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80065ce:	bf1a      	itte	ne
 80065d0:	4619      	movne	r1, r3
 80065d2:	4610      	movne	r0, r2
 80065d4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80065d8:	bf1c      	itt	ne
 80065da:	460b      	movne	r3, r1
 80065dc:	4602      	movne	r2, r0
 80065de:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80065e2:	bf06      	itte	eq
 80065e4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80065e8:	ea91 0f03 	teqeq	r1, r3
 80065ec:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80065f0:	bd30      	pop	{r4, r5, pc}
 80065f2:	bf00      	nop

080065f4 <__aeabi_ui2d>:
 80065f4:	f090 0f00 	teq	r0, #0
 80065f8:	bf04      	itt	eq
 80065fa:	2100      	moveq	r1, #0
 80065fc:	4770      	bxeq	lr
 80065fe:	b530      	push	{r4, r5, lr}
 8006600:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8006604:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8006608:	f04f 0500 	mov.w	r5, #0
 800660c:	f04f 0100 	mov.w	r1, #0
 8006610:	e750      	b.n	80064b4 <__adddf3+0x138>
 8006612:	bf00      	nop

08006614 <__aeabi_i2d>:
 8006614:	f090 0f00 	teq	r0, #0
 8006618:	bf04      	itt	eq
 800661a:	2100      	moveq	r1, #0
 800661c:	4770      	bxeq	lr
 800661e:	b530      	push	{r4, r5, lr}
 8006620:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8006624:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8006628:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800662c:	bf48      	it	mi
 800662e:	4240      	negmi	r0, r0
 8006630:	f04f 0100 	mov.w	r1, #0
 8006634:	e73e      	b.n	80064b4 <__adddf3+0x138>
 8006636:	bf00      	nop

08006638 <__aeabi_f2d>:
 8006638:	0042      	lsls	r2, r0, #1
 800663a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800663e:	ea4f 0131 	mov.w	r1, r1, rrx
 8006642:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8006646:	bf1f      	itttt	ne
 8006648:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800664c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8006650:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8006654:	4770      	bxne	lr
 8006656:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800665a:	bf08      	it	eq
 800665c:	4770      	bxeq	lr
 800665e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8006662:	bf04      	itt	eq
 8006664:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8006668:	4770      	bxeq	lr
 800666a:	b530      	push	{r4, r5, lr}
 800666c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8006670:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8006674:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006678:	e71c      	b.n	80064b4 <__adddf3+0x138>
 800667a:	bf00      	nop

0800667c <__aeabi_ul2d>:
 800667c:	ea50 0201 	orrs.w	r2, r0, r1
 8006680:	bf08      	it	eq
 8006682:	4770      	bxeq	lr
 8006684:	b530      	push	{r4, r5, lr}
 8006686:	f04f 0500 	mov.w	r5, #0
 800668a:	e00a      	b.n	80066a2 <__aeabi_l2d+0x16>

0800668c <__aeabi_l2d>:
 800668c:	ea50 0201 	orrs.w	r2, r0, r1
 8006690:	bf08      	it	eq
 8006692:	4770      	bxeq	lr
 8006694:	b530      	push	{r4, r5, lr}
 8006696:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800669a:	d502      	bpl.n	80066a2 <__aeabi_l2d+0x16>
 800669c:	4240      	negs	r0, r0
 800669e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80066a2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80066a6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80066aa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80066ae:	f43f aed8 	beq.w	8006462 <__adddf3+0xe6>
 80066b2:	f04f 0203 	mov.w	r2, #3
 80066b6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80066ba:	bf18      	it	ne
 80066bc:	3203      	addne	r2, #3
 80066be:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80066c2:	bf18      	it	ne
 80066c4:	3203      	addne	r2, #3
 80066c6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80066ca:	f1c2 0320 	rsb	r3, r2, #32
 80066ce:	fa00 fc03 	lsl.w	ip, r0, r3
 80066d2:	fa20 f002 	lsr.w	r0, r0, r2
 80066d6:	fa01 fe03 	lsl.w	lr, r1, r3
 80066da:	ea40 000e 	orr.w	r0, r0, lr
 80066de:	fa21 f102 	lsr.w	r1, r1, r2
 80066e2:	4414      	add	r4, r2
 80066e4:	e6bd      	b.n	8006462 <__adddf3+0xe6>
 80066e6:	bf00      	nop

080066e8 <__aeabi_dmul>:
 80066e8:	b570      	push	{r4, r5, r6, lr}
 80066ea:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80066ee:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80066f2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80066f6:	bf1d      	ittte	ne
 80066f8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80066fc:	ea94 0f0c 	teqne	r4, ip
 8006700:	ea95 0f0c 	teqne	r5, ip
 8006704:	f000 f8de 	bleq	80068c4 <__aeabi_dmul+0x1dc>
 8006708:	442c      	add	r4, r5
 800670a:	ea81 0603 	eor.w	r6, r1, r3
 800670e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8006712:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8006716:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800671a:	bf18      	it	ne
 800671c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8006720:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8006724:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006728:	d038      	beq.n	800679c <__aeabi_dmul+0xb4>
 800672a:	fba0 ce02 	umull	ip, lr, r0, r2
 800672e:	f04f 0500 	mov.w	r5, #0
 8006732:	fbe1 e502 	umlal	lr, r5, r1, r2
 8006736:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800673a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800673e:	f04f 0600 	mov.w	r6, #0
 8006742:	fbe1 5603 	umlal	r5, r6, r1, r3
 8006746:	f09c 0f00 	teq	ip, #0
 800674a:	bf18      	it	ne
 800674c:	f04e 0e01 	orrne.w	lr, lr, #1
 8006750:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8006754:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8006758:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800675c:	d204      	bcs.n	8006768 <__aeabi_dmul+0x80>
 800675e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8006762:	416d      	adcs	r5, r5
 8006764:	eb46 0606 	adc.w	r6, r6, r6
 8006768:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800676c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8006770:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8006774:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8006778:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800677c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8006780:	bf88      	it	hi
 8006782:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8006786:	d81e      	bhi.n	80067c6 <__aeabi_dmul+0xde>
 8006788:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800678c:	bf08      	it	eq
 800678e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8006792:	f150 0000 	adcs.w	r0, r0, #0
 8006796:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800679a:	bd70      	pop	{r4, r5, r6, pc}
 800679c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80067a0:	ea46 0101 	orr.w	r1, r6, r1
 80067a4:	ea40 0002 	orr.w	r0, r0, r2
 80067a8:	ea81 0103 	eor.w	r1, r1, r3
 80067ac:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80067b0:	bfc2      	ittt	gt
 80067b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80067b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80067ba:	bd70      	popgt	{r4, r5, r6, pc}
 80067bc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80067c0:	f04f 0e00 	mov.w	lr, #0
 80067c4:	3c01      	subs	r4, #1
 80067c6:	f300 80ab 	bgt.w	8006920 <__aeabi_dmul+0x238>
 80067ca:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80067ce:	bfde      	ittt	le
 80067d0:	2000      	movle	r0, #0
 80067d2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80067d6:	bd70      	pople	{r4, r5, r6, pc}
 80067d8:	f1c4 0400 	rsb	r4, r4, #0
 80067dc:	3c20      	subs	r4, #32
 80067de:	da35      	bge.n	800684c <__aeabi_dmul+0x164>
 80067e0:	340c      	adds	r4, #12
 80067e2:	dc1b      	bgt.n	800681c <__aeabi_dmul+0x134>
 80067e4:	f104 0414 	add.w	r4, r4, #20
 80067e8:	f1c4 0520 	rsb	r5, r4, #32
 80067ec:	fa00 f305 	lsl.w	r3, r0, r5
 80067f0:	fa20 f004 	lsr.w	r0, r0, r4
 80067f4:	fa01 f205 	lsl.w	r2, r1, r5
 80067f8:	ea40 0002 	orr.w	r0, r0, r2
 80067fc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8006800:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8006804:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8006808:	fa21 f604 	lsr.w	r6, r1, r4
 800680c:	eb42 0106 	adc.w	r1, r2, r6
 8006810:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8006814:	bf08      	it	eq
 8006816:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800681a:	bd70      	pop	{r4, r5, r6, pc}
 800681c:	f1c4 040c 	rsb	r4, r4, #12
 8006820:	f1c4 0520 	rsb	r5, r4, #32
 8006824:	fa00 f304 	lsl.w	r3, r0, r4
 8006828:	fa20 f005 	lsr.w	r0, r0, r5
 800682c:	fa01 f204 	lsl.w	r2, r1, r4
 8006830:	ea40 0002 	orr.w	r0, r0, r2
 8006834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8006838:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800683c:	f141 0100 	adc.w	r1, r1, #0
 8006840:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8006844:	bf08      	it	eq
 8006846:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800684a:	bd70      	pop	{r4, r5, r6, pc}
 800684c:	f1c4 0520 	rsb	r5, r4, #32
 8006850:	fa00 f205 	lsl.w	r2, r0, r5
 8006854:	ea4e 0e02 	orr.w	lr, lr, r2
 8006858:	fa20 f304 	lsr.w	r3, r0, r4
 800685c:	fa01 f205 	lsl.w	r2, r1, r5
 8006860:	ea43 0302 	orr.w	r3, r3, r2
 8006864:	fa21 f004 	lsr.w	r0, r1, r4
 8006868:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800686c:	fa21 f204 	lsr.w	r2, r1, r4
 8006870:	ea20 0002 	bic.w	r0, r0, r2
 8006874:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8006878:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800687c:	bf08      	it	eq
 800687e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8006882:	bd70      	pop	{r4, r5, r6, pc}
 8006884:	f094 0f00 	teq	r4, #0
 8006888:	d10f      	bne.n	80068aa <__aeabi_dmul+0x1c2>
 800688a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800688e:	0040      	lsls	r0, r0, #1
 8006890:	eb41 0101 	adc.w	r1, r1, r1
 8006894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8006898:	bf08      	it	eq
 800689a:	3c01      	subeq	r4, #1
 800689c:	d0f7      	beq.n	800688e <__aeabi_dmul+0x1a6>
 800689e:	ea41 0106 	orr.w	r1, r1, r6
 80068a2:	f095 0f00 	teq	r5, #0
 80068a6:	bf18      	it	ne
 80068a8:	4770      	bxne	lr
 80068aa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80068ae:	0052      	lsls	r2, r2, #1
 80068b0:	eb43 0303 	adc.w	r3, r3, r3
 80068b4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80068b8:	bf08      	it	eq
 80068ba:	3d01      	subeq	r5, #1
 80068bc:	d0f7      	beq.n	80068ae <__aeabi_dmul+0x1c6>
 80068be:	ea43 0306 	orr.w	r3, r3, r6
 80068c2:	4770      	bx	lr
 80068c4:	ea94 0f0c 	teq	r4, ip
 80068c8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80068cc:	bf18      	it	ne
 80068ce:	ea95 0f0c 	teqne	r5, ip
 80068d2:	d00c      	beq.n	80068ee <__aeabi_dmul+0x206>
 80068d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80068d8:	bf18      	it	ne
 80068da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80068de:	d1d1      	bne.n	8006884 <__aeabi_dmul+0x19c>
 80068e0:	ea81 0103 	eor.w	r1, r1, r3
 80068e4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80068e8:	f04f 0000 	mov.w	r0, #0
 80068ec:	bd70      	pop	{r4, r5, r6, pc}
 80068ee:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80068f2:	bf06      	itte	eq
 80068f4:	4610      	moveq	r0, r2
 80068f6:	4619      	moveq	r1, r3
 80068f8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80068fc:	d019      	beq.n	8006932 <__aeabi_dmul+0x24a>
 80068fe:	ea94 0f0c 	teq	r4, ip
 8006902:	d102      	bne.n	800690a <__aeabi_dmul+0x222>
 8006904:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8006908:	d113      	bne.n	8006932 <__aeabi_dmul+0x24a>
 800690a:	ea95 0f0c 	teq	r5, ip
 800690e:	d105      	bne.n	800691c <__aeabi_dmul+0x234>
 8006910:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8006914:	bf1c      	itt	ne
 8006916:	4610      	movne	r0, r2
 8006918:	4619      	movne	r1, r3
 800691a:	d10a      	bne.n	8006932 <__aeabi_dmul+0x24a>
 800691c:	ea81 0103 	eor.w	r1, r1, r3
 8006920:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8006924:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8006928:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800692c:	f04f 0000 	mov.w	r0, #0
 8006930:	bd70      	pop	{r4, r5, r6, pc}
 8006932:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8006936:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800693a:	bd70      	pop	{r4, r5, r6, pc}

0800693c <__aeabi_ddiv>:
 800693c:	b570      	push	{r4, r5, r6, lr}
 800693e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8006942:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8006946:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800694a:	bf1d      	ittte	ne
 800694c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8006950:	ea94 0f0c 	teqne	r4, ip
 8006954:	ea95 0f0c 	teqne	r5, ip
 8006958:	f000 f8a7 	bleq	8006aaa <__aeabi_ddiv+0x16e>
 800695c:	eba4 0405 	sub.w	r4, r4, r5
 8006960:	ea81 0e03 	eor.w	lr, r1, r3
 8006964:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8006968:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800696c:	f000 8088 	beq.w	8006a80 <__aeabi_ddiv+0x144>
 8006970:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8006974:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8006978:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800697c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8006980:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8006984:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8006988:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800698c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8006990:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8006994:	429d      	cmp	r5, r3
 8006996:	bf08      	it	eq
 8006998:	4296      	cmpeq	r6, r2
 800699a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800699e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80069a2:	d202      	bcs.n	80069aa <__aeabi_ddiv+0x6e>
 80069a4:	085b      	lsrs	r3, r3, #1
 80069a6:	ea4f 0232 	mov.w	r2, r2, rrx
 80069aa:	1ab6      	subs	r6, r6, r2
 80069ac:	eb65 0503 	sbc.w	r5, r5, r3
 80069b0:	085b      	lsrs	r3, r3, #1
 80069b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80069b6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80069ba:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80069be:	ebb6 0e02 	subs.w	lr, r6, r2
 80069c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80069c6:	bf22      	ittt	cs
 80069c8:	1ab6      	subcs	r6, r6, r2
 80069ca:	4675      	movcs	r5, lr
 80069cc:	ea40 000c 	orrcs.w	r0, r0, ip
 80069d0:	085b      	lsrs	r3, r3, #1
 80069d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80069d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80069da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80069de:	bf22      	ittt	cs
 80069e0:	1ab6      	subcs	r6, r6, r2
 80069e2:	4675      	movcs	r5, lr
 80069e4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80069e8:	085b      	lsrs	r3, r3, #1
 80069ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80069ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80069f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80069f6:	bf22      	ittt	cs
 80069f8:	1ab6      	subcs	r6, r6, r2
 80069fa:	4675      	movcs	r5, lr
 80069fc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8006a00:	085b      	lsrs	r3, r3, #1
 8006a02:	ea4f 0232 	mov.w	r2, r2, rrx
 8006a06:	ebb6 0e02 	subs.w	lr, r6, r2
 8006a0a:	eb75 0e03 	sbcs.w	lr, r5, r3
 8006a0e:	bf22      	ittt	cs
 8006a10:	1ab6      	subcs	r6, r6, r2
 8006a12:	4675      	movcs	r5, lr
 8006a14:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8006a18:	ea55 0e06 	orrs.w	lr, r5, r6
 8006a1c:	d018      	beq.n	8006a50 <__aeabi_ddiv+0x114>
 8006a1e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8006a22:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8006a26:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8006a2a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8006a2e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8006a32:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8006a36:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8006a3a:	d1c0      	bne.n	80069be <__aeabi_ddiv+0x82>
 8006a3c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8006a40:	d10b      	bne.n	8006a5a <__aeabi_ddiv+0x11e>
 8006a42:	ea41 0100 	orr.w	r1, r1, r0
 8006a46:	f04f 0000 	mov.w	r0, #0
 8006a4a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8006a4e:	e7b6      	b.n	80069be <__aeabi_ddiv+0x82>
 8006a50:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8006a54:	bf04      	itt	eq
 8006a56:	4301      	orreq	r1, r0
 8006a58:	2000      	moveq	r0, #0
 8006a5a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8006a5e:	bf88      	it	hi
 8006a60:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8006a64:	f63f aeaf 	bhi.w	80067c6 <__aeabi_dmul+0xde>
 8006a68:	ebb5 0c03 	subs.w	ip, r5, r3
 8006a6c:	bf04      	itt	eq
 8006a6e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8006a72:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8006a76:	f150 0000 	adcs.w	r0, r0, #0
 8006a7a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8006a7e:	bd70      	pop	{r4, r5, r6, pc}
 8006a80:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8006a84:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8006a88:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8006a8c:	bfc2      	ittt	gt
 8006a8e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8006a92:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8006a96:	bd70      	popgt	{r4, r5, r6, pc}
 8006a98:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8006a9c:	f04f 0e00 	mov.w	lr, #0
 8006aa0:	3c01      	subs	r4, #1
 8006aa2:	e690      	b.n	80067c6 <__aeabi_dmul+0xde>
 8006aa4:	ea45 0e06 	orr.w	lr, r5, r6
 8006aa8:	e68d      	b.n	80067c6 <__aeabi_dmul+0xde>
 8006aaa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8006aae:	ea94 0f0c 	teq	r4, ip
 8006ab2:	bf08      	it	eq
 8006ab4:	ea95 0f0c 	teqeq	r5, ip
 8006ab8:	f43f af3b 	beq.w	8006932 <__aeabi_dmul+0x24a>
 8006abc:	ea94 0f0c 	teq	r4, ip
 8006ac0:	d10a      	bne.n	8006ad8 <__aeabi_ddiv+0x19c>
 8006ac2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8006ac6:	f47f af34 	bne.w	8006932 <__aeabi_dmul+0x24a>
 8006aca:	ea95 0f0c 	teq	r5, ip
 8006ace:	f47f af25 	bne.w	800691c <__aeabi_dmul+0x234>
 8006ad2:	4610      	mov	r0, r2
 8006ad4:	4619      	mov	r1, r3
 8006ad6:	e72c      	b.n	8006932 <__aeabi_dmul+0x24a>
 8006ad8:	ea95 0f0c 	teq	r5, ip
 8006adc:	d106      	bne.n	8006aec <__aeabi_ddiv+0x1b0>
 8006ade:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8006ae2:	f43f aefd 	beq.w	80068e0 <__aeabi_dmul+0x1f8>
 8006ae6:	4610      	mov	r0, r2
 8006ae8:	4619      	mov	r1, r3
 8006aea:	e722      	b.n	8006932 <__aeabi_dmul+0x24a>
 8006aec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8006af0:	bf18      	it	ne
 8006af2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8006af6:	f47f aec5 	bne.w	8006884 <__aeabi_dmul+0x19c>
 8006afa:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8006afe:	f47f af0d 	bne.w	800691c <__aeabi_dmul+0x234>
 8006b02:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8006b06:	f47f aeeb 	bne.w	80068e0 <__aeabi_dmul+0x1f8>
 8006b0a:	e712      	b.n	8006932 <__aeabi_dmul+0x24a>

08006b0c <__gedf2>:
 8006b0c:	f04f 3cff 	mov.w	ip, #4294967295
 8006b10:	e006      	b.n	8006b20 <__cmpdf2+0x4>
 8006b12:	bf00      	nop

08006b14 <__ledf2>:
 8006b14:	f04f 0c01 	mov.w	ip, #1
 8006b18:	e002      	b.n	8006b20 <__cmpdf2+0x4>
 8006b1a:	bf00      	nop

08006b1c <__cmpdf2>:
 8006b1c:	f04f 0c01 	mov.w	ip, #1
 8006b20:	f84d cd04 	str.w	ip, [sp, #-4]!
 8006b24:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8006b28:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006b2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8006b30:	bf18      	it	ne
 8006b32:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8006b36:	d01b      	beq.n	8006b70 <__cmpdf2+0x54>
 8006b38:	b001      	add	sp, #4
 8006b3a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8006b3e:	bf0c      	ite	eq
 8006b40:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8006b44:	ea91 0f03 	teqne	r1, r3
 8006b48:	bf02      	ittt	eq
 8006b4a:	ea90 0f02 	teqeq	r0, r2
 8006b4e:	2000      	moveq	r0, #0
 8006b50:	4770      	bxeq	lr
 8006b52:	f110 0f00 	cmn.w	r0, #0
 8006b56:	ea91 0f03 	teq	r1, r3
 8006b5a:	bf58      	it	pl
 8006b5c:	4299      	cmppl	r1, r3
 8006b5e:	bf08      	it	eq
 8006b60:	4290      	cmpeq	r0, r2
 8006b62:	bf2c      	ite	cs
 8006b64:	17d8      	asrcs	r0, r3, #31
 8006b66:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8006b6a:	f040 0001 	orr.w	r0, r0, #1
 8006b6e:	4770      	bx	lr
 8006b70:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8006b74:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006b78:	d102      	bne.n	8006b80 <__cmpdf2+0x64>
 8006b7a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8006b7e:	d107      	bne.n	8006b90 <__cmpdf2+0x74>
 8006b80:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8006b84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006b88:	d1d6      	bne.n	8006b38 <__cmpdf2+0x1c>
 8006b8a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8006b8e:	d0d3      	beq.n	8006b38 <__cmpdf2+0x1c>
 8006b90:	f85d 0b04 	ldr.w	r0, [sp], #4
 8006b94:	4770      	bx	lr
 8006b96:	bf00      	nop

08006b98 <__aeabi_cdrcmple>:
 8006b98:	4684      	mov	ip, r0
 8006b9a:	4610      	mov	r0, r2
 8006b9c:	4662      	mov	r2, ip
 8006b9e:	468c      	mov	ip, r1
 8006ba0:	4619      	mov	r1, r3
 8006ba2:	4663      	mov	r3, ip
 8006ba4:	e000      	b.n	8006ba8 <__aeabi_cdcmpeq>
 8006ba6:	bf00      	nop

08006ba8 <__aeabi_cdcmpeq>:
 8006ba8:	b501      	push	{r0, lr}
 8006baa:	f7ff ffb7 	bl	8006b1c <__cmpdf2>
 8006bae:	2800      	cmp	r0, #0
 8006bb0:	bf48      	it	mi
 8006bb2:	f110 0f00 	cmnmi.w	r0, #0
 8006bb6:	bd01      	pop	{r0, pc}

08006bb8 <__aeabi_dcmpeq>:
 8006bb8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006bbc:	f7ff fff4 	bl	8006ba8 <__aeabi_cdcmpeq>
 8006bc0:	bf0c      	ite	eq
 8006bc2:	2001      	moveq	r0, #1
 8006bc4:	2000      	movne	r0, #0
 8006bc6:	f85d fb08 	ldr.w	pc, [sp], #8
 8006bca:	bf00      	nop

08006bcc <__aeabi_dcmplt>:
 8006bcc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006bd0:	f7ff ffea 	bl	8006ba8 <__aeabi_cdcmpeq>
 8006bd4:	bf34      	ite	cc
 8006bd6:	2001      	movcc	r0, #1
 8006bd8:	2000      	movcs	r0, #0
 8006bda:	f85d fb08 	ldr.w	pc, [sp], #8
 8006bde:	bf00      	nop

08006be0 <__aeabi_dcmple>:
 8006be0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006be4:	f7ff ffe0 	bl	8006ba8 <__aeabi_cdcmpeq>
 8006be8:	bf94      	ite	ls
 8006bea:	2001      	movls	r0, #1
 8006bec:	2000      	movhi	r0, #0
 8006bee:	f85d fb08 	ldr.w	pc, [sp], #8
 8006bf2:	bf00      	nop

08006bf4 <__aeabi_dcmpge>:
 8006bf4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006bf8:	f7ff ffce 	bl	8006b98 <__aeabi_cdrcmple>
 8006bfc:	bf94      	ite	ls
 8006bfe:	2001      	movls	r0, #1
 8006c00:	2000      	movhi	r0, #0
 8006c02:	f85d fb08 	ldr.w	pc, [sp], #8
 8006c06:	bf00      	nop

08006c08 <__aeabi_dcmpgt>:
 8006c08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8006c0c:	f7ff ffc4 	bl	8006b98 <__aeabi_cdrcmple>
 8006c10:	bf34      	ite	cc
 8006c12:	2001      	movcc	r0, #1
 8006c14:	2000      	movcs	r0, #0
 8006c16:	f85d fb08 	ldr.w	pc, [sp], #8
 8006c1a:	bf00      	nop

08006c1c <__aeabi_dcmpun>:
 8006c1c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8006c20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006c24:	d102      	bne.n	8006c2c <__aeabi_dcmpun+0x10>
 8006c26:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8006c2a:	d10a      	bne.n	8006c42 <__aeabi_dcmpun+0x26>
 8006c2c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8006c30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8006c34:	d102      	bne.n	8006c3c <__aeabi_dcmpun+0x20>
 8006c36:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8006c3a:	d102      	bne.n	8006c42 <__aeabi_dcmpun+0x26>
 8006c3c:	f04f 0000 	mov.w	r0, #0
 8006c40:	4770      	bx	lr
 8006c42:	f04f 0001 	mov.w	r0, #1
 8006c46:	4770      	bx	lr

08006c48 <__aeabi_d2iz>:
 8006c48:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8006c4c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8006c50:	d215      	bcs.n	8006c7e <__aeabi_d2iz+0x36>
 8006c52:	d511      	bpl.n	8006c78 <__aeabi_d2iz+0x30>
 8006c54:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8006c58:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8006c5c:	d912      	bls.n	8006c84 <__aeabi_d2iz+0x3c>
 8006c5e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8006c62:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006c66:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8006c6a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8006c6e:	fa23 f002 	lsr.w	r0, r3, r2
 8006c72:	bf18      	it	ne
 8006c74:	4240      	negne	r0, r0
 8006c76:	4770      	bx	lr
 8006c78:	f04f 0000 	mov.w	r0, #0
 8006c7c:	4770      	bx	lr
 8006c7e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8006c82:	d105      	bne.n	8006c90 <__aeabi_d2iz+0x48>
 8006c84:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8006c88:	bf08      	it	eq
 8006c8a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8006c8e:	4770      	bx	lr
 8006c90:	f04f 0000 	mov.w	r0, #0
 8006c94:	4770      	bx	lr
 8006c96:	bf00      	nop

08006c98 <__aeabi_uldivmod>:
 8006c98:	b953      	cbnz	r3, 8006cb0 <__aeabi_uldivmod+0x18>
 8006c9a:	b94a      	cbnz	r2, 8006cb0 <__aeabi_uldivmod+0x18>
 8006c9c:	2900      	cmp	r1, #0
 8006c9e:	bf08      	it	eq
 8006ca0:	2800      	cmpeq	r0, #0
 8006ca2:	bf1c      	itt	ne
 8006ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8006ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8006cac:	f000 b974 	b.w	8006f98 <__aeabi_idiv0>
 8006cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8006cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8006cb8:	f000 f806 	bl	8006cc8 <__udivmoddi4>
 8006cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8006cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8006cc4:	b004      	add	sp, #16
 8006cc6:	4770      	bx	lr

08006cc8 <__udivmoddi4>:
 8006cc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006ccc:	9d08      	ldr	r5, [sp, #32]
 8006cce:	4604      	mov	r4, r0
 8006cd0:	468e      	mov	lr, r1
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d14d      	bne.n	8006d72 <__udivmoddi4+0xaa>
 8006cd6:	428a      	cmp	r2, r1
 8006cd8:	4694      	mov	ip, r2
 8006cda:	d969      	bls.n	8006db0 <__udivmoddi4+0xe8>
 8006cdc:	fab2 f282 	clz	r2, r2
 8006ce0:	b152      	cbz	r2, 8006cf8 <__udivmoddi4+0x30>
 8006ce2:	fa01 f302 	lsl.w	r3, r1, r2
 8006ce6:	f1c2 0120 	rsb	r1, r2, #32
 8006cea:	fa20 f101 	lsr.w	r1, r0, r1
 8006cee:	fa0c fc02 	lsl.w	ip, ip, r2
 8006cf2:	ea41 0e03 	orr.w	lr, r1, r3
 8006cf6:	4094      	lsls	r4, r2
 8006cf8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8006cfc:	0c21      	lsrs	r1, r4, #16
 8006cfe:	fbbe f6f8 	udiv	r6, lr, r8
 8006d02:	fa1f f78c 	uxth.w	r7, ip
 8006d06:	fb08 e316 	mls	r3, r8, r6, lr
 8006d0a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8006d0e:	fb06 f107 	mul.w	r1, r6, r7
 8006d12:	4299      	cmp	r1, r3
 8006d14:	d90a      	bls.n	8006d2c <__udivmoddi4+0x64>
 8006d16:	eb1c 0303 	adds.w	r3, ip, r3
 8006d1a:	f106 30ff 	add.w	r0, r6, #4294967295
 8006d1e:	f080 811f 	bcs.w	8006f60 <__udivmoddi4+0x298>
 8006d22:	4299      	cmp	r1, r3
 8006d24:	f240 811c 	bls.w	8006f60 <__udivmoddi4+0x298>
 8006d28:	3e02      	subs	r6, #2
 8006d2a:	4463      	add	r3, ip
 8006d2c:	1a5b      	subs	r3, r3, r1
 8006d2e:	b2a4      	uxth	r4, r4
 8006d30:	fbb3 f0f8 	udiv	r0, r3, r8
 8006d34:	fb08 3310 	mls	r3, r8, r0, r3
 8006d38:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8006d3c:	fb00 f707 	mul.w	r7, r0, r7
 8006d40:	42a7      	cmp	r7, r4
 8006d42:	d90a      	bls.n	8006d5a <__udivmoddi4+0x92>
 8006d44:	eb1c 0404 	adds.w	r4, ip, r4
 8006d48:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d4c:	f080 810a 	bcs.w	8006f64 <__udivmoddi4+0x29c>
 8006d50:	42a7      	cmp	r7, r4
 8006d52:	f240 8107 	bls.w	8006f64 <__udivmoddi4+0x29c>
 8006d56:	4464      	add	r4, ip
 8006d58:	3802      	subs	r0, #2
 8006d5a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8006d5e:	1be4      	subs	r4, r4, r7
 8006d60:	2600      	movs	r6, #0
 8006d62:	b11d      	cbz	r5, 8006d6c <__udivmoddi4+0xa4>
 8006d64:	40d4      	lsrs	r4, r2
 8006d66:	2300      	movs	r3, #0
 8006d68:	e9c5 4300 	strd	r4, r3, [r5]
 8006d6c:	4631      	mov	r1, r6
 8006d6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d72:	428b      	cmp	r3, r1
 8006d74:	d909      	bls.n	8006d8a <__udivmoddi4+0xc2>
 8006d76:	2d00      	cmp	r5, #0
 8006d78:	f000 80ef 	beq.w	8006f5a <__udivmoddi4+0x292>
 8006d7c:	2600      	movs	r6, #0
 8006d7e:	e9c5 0100 	strd	r0, r1, [r5]
 8006d82:	4630      	mov	r0, r6
 8006d84:	4631      	mov	r1, r6
 8006d86:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d8a:	fab3 f683 	clz	r6, r3
 8006d8e:	2e00      	cmp	r6, #0
 8006d90:	d14a      	bne.n	8006e28 <__udivmoddi4+0x160>
 8006d92:	428b      	cmp	r3, r1
 8006d94:	d302      	bcc.n	8006d9c <__udivmoddi4+0xd4>
 8006d96:	4282      	cmp	r2, r0
 8006d98:	f200 80f9 	bhi.w	8006f8e <__udivmoddi4+0x2c6>
 8006d9c:	1a84      	subs	r4, r0, r2
 8006d9e:	eb61 0303 	sbc.w	r3, r1, r3
 8006da2:	2001      	movs	r0, #1
 8006da4:	469e      	mov	lr, r3
 8006da6:	2d00      	cmp	r5, #0
 8006da8:	d0e0      	beq.n	8006d6c <__udivmoddi4+0xa4>
 8006daa:	e9c5 4e00 	strd	r4, lr, [r5]
 8006dae:	e7dd      	b.n	8006d6c <__udivmoddi4+0xa4>
 8006db0:	b902      	cbnz	r2, 8006db4 <__udivmoddi4+0xec>
 8006db2:	deff      	udf	#255	; 0xff
 8006db4:	fab2 f282 	clz	r2, r2
 8006db8:	2a00      	cmp	r2, #0
 8006dba:	f040 8092 	bne.w	8006ee2 <__udivmoddi4+0x21a>
 8006dbe:	eba1 010c 	sub.w	r1, r1, ip
 8006dc2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8006dc6:	fa1f fe8c 	uxth.w	lr, ip
 8006dca:	2601      	movs	r6, #1
 8006dcc:	0c20      	lsrs	r0, r4, #16
 8006dce:	fbb1 f3f7 	udiv	r3, r1, r7
 8006dd2:	fb07 1113 	mls	r1, r7, r3, r1
 8006dd6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8006dda:	fb0e f003 	mul.w	r0, lr, r3
 8006dde:	4288      	cmp	r0, r1
 8006de0:	d908      	bls.n	8006df4 <__udivmoddi4+0x12c>
 8006de2:	eb1c 0101 	adds.w	r1, ip, r1
 8006de6:	f103 38ff 	add.w	r8, r3, #4294967295
 8006dea:	d202      	bcs.n	8006df2 <__udivmoddi4+0x12a>
 8006dec:	4288      	cmp	r0, r1
 8006dee:	f200 80cb 	bhi.w	8006f88 <__udivmoddi4+0x2c0>
 8006df2:	4643      	mov	r3, r8
 8006df4:	1a09      	subs	r1, r1, r0
 8006df6:	b2a4      	uxth	r4, r4
 8006df8:	fbb1 f0f7 	udiv	r0, r1, r7
 8006dfc:	fb07 1110 	mls	r1, r7, r0, r1
 8006e00:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8006e04:	fb0e fe00 	mul.w	lr, lr, r0
 8006e08:	45a6      	cmp	lr, r4
 8006e0a:	d908      	bls.n	8006e1e <__udivmoddi4+0x156>
 8006e0c:	eb1c 0404 	adds.w	r4, ip, r4
 8006e10:	f100 31ff 	add.w	r1, r0, #4294967295
 8006e14:	d202      	bcs.n	8006e1c <__udivmoddi4+0x154>
 8006e16:	45a6      	cmp	lr, r4
 8006e18:	f200 80bb 	bhi.w	8006f92 <__udivmoddi4+0x2ca>
 8006e1c:	4608      	mov	r0, r1
 8006e1e:	eba4 040e 	sub.w	r4, r4, lr
 8006e22:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8006e26:	e79c      	b.n	8006d62 <__udivmoddi4+0x9a>
 8006e28:	f1c6 0720 	rsb	r7, r6, #32
 8006e2c:	40b3      	lsls	r3, r6
 8006e2e:	fa22 fc07 	lsr.w	ip, r2, r7
 8006e32:	ea4c 0c03 	orr.w	ip, ip, r3
 8006e36:	fa20 f407 	lsr.w	r4, r0, r7
 8006e3a:	fa01 f306 	lsl.w	r3, r1, r6
 8006e3e:	431c      	orrs	r4, r3
 8006e40:	40f9      	lsrs	r1, r7
 8006e42:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8006e46:	fa00 f306 	lsl.w	r3, r0, r6
 8006e4a:	fbb1 f8f9 	udiv	r8, r1, r9
 8006e4e:	0c20      	lsrs	r0, r4, #16
 8006e50:	fa1f fe8c 	uxth.w	lr, ip
 8006e54:	fb09 1118 	mls	r1, r9, r8, r1
 8006e58:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8006e5c:	fb08 f00e 	mul.w	r0, r8, lr
 8006e60:	4288      	cmp	r0, r1
 8006e62:	fa02 f206 	lsl.w	r2, r2, r6
 8006e66:	d90b      	bls.n	8006e80 <__udivmoddi4+0x1b8>
 8006e68:	eb1c 0101 	adds.w	r1, ip, r1
 8006e6c:	f108 3aff 	add.w	sl, r8, #4294967295
 8006e70:	f080 8088 	bcs.w	8006f84 <__udivmoddi4+0x2bc>
 8006e74:	4288      	cmp	r0, r1
 8006e76:	f240 8085 	bls.w	8006f84 <__udivmoddi4+0x2bc>
 8006e7a:	f1a8 0802 	sub.w	r8, r8, #2
 8006e7e:	4461      	add	r1, ip
 8006e80:	1a09      	subs	r1, r1, r0
 8006e82:	b2a4      	uxth	r4, r4
 8006e84:	fbb1 f0f9 	udiv	r0, r1, r9
 8006e88:	fb09 1110 	mls	r1, r9, r0, r1
 8006e8c:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8006e90:	fb00 fe0e 	mul.w	lr, r0, lr
 8006e94:	458e      	cmp	lr, r1
 8006e96:	d908      	bls.n	8006eaa <__udivmoddi4+0x1e2>
 8006e98:	eb1c 0101 	adds.w	r1, ip, r1
 8006e9c:	f100 34ff 	add.w	r4, r0, #4294967295
 8006ea0:	d26c      	bcs.n	8006f7c <__udivmoddi4+0x2b4>
 8006ea2:	458e      	cmp	lr, r1
 8006ea4:	d96a      	bls.n	8006f7c <__udivmoddi4+0x2b4>
 8006ea6:	3802      	subs	r0, #2
 8006ea8:	4461      	add	r1, ip
 8006eaa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8006eae:	fba0 9402 	umull	r9, r4, r0, r2
 8006eb2:	eba1 010e 	sub.w	r1, r1, lr
 8006eb6:	42a1      	cmp	r1, r4
 8006eb8:	46c8      	mov	r8, r9
 8006eba:	46a6      	mov	lr, r4
 8006ebc:	d356      	bcc.n	8006f6c <__udivmoddi4+0x2a4>
 8006ebe:	d053      	beq.n	8006f68 <__udivmoddi4+0x2a0>
 8006ec0:	b15d      	cbz	r5, 8006eda <__udivmoddi4+0x212>
 8006ec2:	ebb3 0208 	subs.w	r2, r3, r8
 8006ec6:	eb61 010e 	sbc.w	r1, r1, lr
 8006eca:	fa01 f707 	lsl.w	r7, r1, r7
 8006ece:	fa22 f306 	lsr.w	r3, r2, r6
 8006ed2:	40f1      	lsrs	r1, r6
 8006ed4:	431f      	orrs	r7, r3
 8006ed6:	e9c5 7100 	strd	r7, r1, [r5]
 8006eda:	2600      	movs	r6, #0
 8006edc:	4631      	mov	r1, r6
 8006ede:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ee2:	f1c2 0320 	rsb	r3, r2, #32
 8006ee6:	40d8      	lsrs	r0, r3
 8006ee8:	fa0c fc02 	lsl.w	ip, ip, r2
 8006eec:	fa21 f303 	lsr.w	r3, r1, r3
 8006ef0:	4091      	lsls	r1, r2
 8006ef2:	4301      	orrs	r1, r0
 8006ef4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8006ef8:	fa1f fe8c 	uxth.w	lr, ip
 8006efc:	fbb3 f0f7 	udiv	r0, r3, r7
 8006f00:	fb07 3610 	mls	r6, r7, r0, r3
 8006f04:	0c0b      	lsrs	r3, r1, #16
 8006f06:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8006f0a:	fb00 f60e 	mul.w	r6, r0, lr
 8006f0e:	429e      	cmp	r6, r3
 8006f10:	fa04 f402 	lsl.w	r4, r4, r2
 8006f14:	d908      	bls.n	8006f28 <__udivmoddi4+0x260>
 8006f16:	eb1c 0303 	adds.w	r3, ip, r3
 8006f1a:	f100 38ff 	add.w	r8, r0, #4294967295
 8006f1e:	d22f      	bcs.n	8006f80 <__udivmoddi4+0x2b8>
 8006f20:	429e      	cmp	r6, r3
 8006f22:	d92d      	bls.n	8006f80 <__udivmoddi4+0x2b8>
 8006f24:	3802      	subs	r0, #2
 8006f26:	4463      	add	r3, ip
 8006f28:	1b9b      	subs	r3, r3, r6
 8006f2a:	b289      	uxth	r1, r1
 8006f2c:	fbb3 f6f7 	udiv	r6, r3, r7
 8006f30:	fb07 3316 	mls	r3, r7, r6, r3
 8006f34:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8006f38:	fb06 f30e 	mul.w	r3, r6, lr
 8006f3c:	428b      	cmp	r3, r1
 8006f3e:	d908      	bls.n	8006f52 <__udivmoddi4+0x28a>
 8006f40:	eb1c 0101 	adds.w	r1, ip, r1
 8006f44:	f106 38ff 	add.w	r8, r6, #4294967295
 8006f48:	d216      	bcs.n	8006f78 <__udivmoddi4+0x2b0>
 8006f4a:	428b      	cmp	r3, r1
 8006f4c:	d914      	bls.n	8006f78 <__udivmoddi4+0x2b0>
 8006f4e:	3e02      	subs	r6, #2
 8006f50:	4461      	add	r1, ip
 8006f52:	1ac9      	subs	r1, r1, r3
 8006f54:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8006f58:	e738      	b.n	8006dcc <__udivmoddi4+0x104>
 8006f5a:	462e      	mov	r6, r5
 8006f5c:	4628      	mov	r0, r5
 8006f5e:	e705      	b.n	8006d6c <__udivmoddi4+0xa4>
 8006f60:	4606      	mov	r6, r0
 8006f62:	e6e3      	b.n	8006d2c <__udivmoddi4+0x64>
 8006f64:	4618      	mov	r0, r3
 8006f66:	e6f8      	b.n	8006d5a <__udivmoddi4+0x92>
 8006f68:	454b      	cmp	r3, r9
 8006f6a:	d2a9      	bcs.n	8006ec0 <__udivmoddi4+0x1f8>
 8006f6c:	ebb9 0802 	subs.w	r8, r9, r2
 8006f70:	eb64 0e0c 	sbc.w	lr, r4, ip
 8006f74:	3801      	subs	r0, #1
 8006f76:	e7a3      	b.n	8006ec0 <__udivmoddi4+0x1f8>
 8006f78:	4646      	mov	r6, r8
 8006f7a:	e7ea      	b.n	8006f52 <__udivmoddi4+0x28a>
 8006f7c:	4620      	mov	r0, r4
 8006f7e:	e794      	b.n	8006eaa <__udivmoddi4+0x1e2>
 8006f80:	4640      	mov	r0, r8
 8006f82:	e7d1      	b.n	8006f28 <__udivmoddi4+0x260>
 8006f84:	46d0      	mov	r8, sl
 8006f86:	e77b      	b.n	8006e80 <__udivmoddi4+0x1b8>
 8006f88:	3b02      	subs	r3, #2
 8006f8a:	4461      	add	r1, ip
 8006f8c:	e732      	b.n	8006df4 <__udivmoddi4+0x12c>
 8006f8e:	4630      	mov	r0, r6
 8006f90:	e709      	b.n	8006da6 <__udivmoddi4+0xde>
 8006f92:	4464      	add	r4, ip
 8006f94:	3802      	subs	r0, #2
 8006f96:	e742      	b.n	8006e1e <__udivmoddi4+0x156>

08006f98 <__aeabi_idiv0>:
 8006f98:	4770      	bx	lr
 8006f9a:	bf00      	nop

08006f9c <MX_CRC_Init>:

CRC_HandleTypeDef hcrc;

/* CRC init function */
void MX_CRC_Init(void)
{
 8006f9c:	b580      	push	{r7, lr}
 8006f9e:	af00      	add	r7, sp, #0

  hcrc.Instance = CRC;
 8006fa0:	4b06      	ldr	r3, [pc, #24]	; (8006fbc <MX_CRC_Init+0x20>)
 8006fa2:	4a07      	ldr	r2, [pc, #28]	; (8006fc0 <MX_CRC_Init+0x24>)
 8006fa4:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8006fa6:	4805      	ldr	r0, [pc, #20]	; (8006fbc <MX_CRC_Init+0x20>)
 8006fa8:	f004 fa4a 	bl	800b440 <HAL_CRC_Init>
 8006fac:	4603      	mov	r3, r0
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d001      	beq.n	8006fb6 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8006fb2:	f000 fdf3 	bl	8007b9c <Error_Handler>
  }

}
 8006fb6:	bf00      	nop
 8006fb8:	bd80      	pop	{r7, pc}
 8006fba:	bf00      	nop
 8006fbc:	20000e1c 	.word	0x20000e1c
 8006fc0:	40023000 	.word	0x40023000

08006fc4 <HAL_CRC_MspInit>:

void HAL_CRC_MspInit(CRC_HandleTypeDef* crcHandle)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b085      	sub	sp, #20
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]

  if(crcHandle->Instance==CRC)
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4a0b      	ldr	r2, [pc, #44]	; (8007000 <HAL_CRC_MspInit+0x3c>)
 8006fd2:	4293      	cmp	r3, r2
 8006fd4:	d10d      	bne.n	8006ff2 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* CRC clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	60fb      	str	r3, [r7, #12]
 8006fda:	4b0a      	ldr	r3, [pc, #40]	; (8007004 <HAL_CRC_MspInit+0x40>)
 8006fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fde:	4a09      	ldr	r2, [pc, #36]	; (8007004 <HAL_CRC_MspInit+0x40>)
 8006fe0:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8006fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8006fe6:	4b07      	ldr	r3, [pc, #28]	; (8007004 <HAL_CRC_MspInit+0x40>)
 8006fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006fea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006fee:	60fb      	str	r3, [r7, #12]
 8006ff0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }
}
 8006ff2:	bf00      	nop
 8006ff4:	3714      	adds	r7, #20
 8006ff6:	46bd      	mov	sp, r7
 8006ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ffc:	4770      	bx	lr
 8006ffe:	bf00      	nop
 8007000:	40023000 	.word	0x40023000
 8007004:	40023800 	.word	0x40023800

08007008 <MX_DMA2D_Init>:

DMA2D_HandleTypeDef hdma2d;

/* DMA2D init function */
void MX_DMA2D_Init(void)
{
 8007008:	b580      	push	{r7, lr}
 800700a:	af00      	add	r7, sp, #0

  hdma2d.Instance = DMA2D;
 800700c:	4b15      	ldr	r3, [pc, #84]	; (8007064 <MX_DMA2D_Init+0x5c>)
 800700e:	4a16      	ldr	r2, [pc, #88]	; (8007068 <MX_DMA2D_Init+0x60>)
 8007010:	601a      	str	r2, [r3, #0]
  hdma2d.Init.Mode = DMA2D_M2M;
 8007012:	4b14      	ldr	r3, [pc, #80]	; (8007064 <MX_DMA2D_Init+0x5c>)
 8007014:	2200      	movs	r2, #0
 8007016:	605a      	str	r2, [r3, #4]
  hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 8007018:	4b12      	ldr	r3, [pc, #72]	; (8007064 <MX_DMA2D_Init+0x5c>)
 800701a:	2200      	movs	r2, #0
 800701c:	609a      	str	r2, [r3, #8]
  hdma2d.Init.OutputOffset = 0;
 800701e:	4b11      	ldr	r3, [pc, #68]	; (8007064 <MX_DMA2D_Init+0x5c>)
 8007020:	2200      	movs	r2, #0
 8007022:	60da      	str	r2, [r3, #12]
  hdma2d.LayerCfg[1].InputOffset = 0;
 8007024:	4b0f      	ldr	r3, [pc, #60]	; (8007064 <MX_DMA2D_Init+0x5c>)
 8007026:	2200      	movs	r2, #0
 8007028:	629a      	str	r2, [r3, #40]	; 0x28
  hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 800702a:	4b0e      	ldr	r3, [pc, #56]	; (8007064 <MX_DMA2D_Init+0x5c>)
 800702c:	2200      	movs	r2, #0
 800702e:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 8007030:	4b0c      	ldr	r3, [pc, #48]	; (8007064 <MX_DMA2D_Init+0x5c>)
 8007032:	2200      	movs	r2, #0
 8007034:	631a      	str	r2, [r3, #48]	; 0x30
  hdma2d.LayerCfg[1].InputAlpha = 0;
 8007036:	4b0b      	ldr	r3, [pc, #44]	; (8007064 <MX_DMA2D_Init+0x5c>)
 8007038:	2200      	movs	r2, #0
 800703a:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_DMA2D_Init(&hdma2d) != HAL_OK)
 800703c:	4809      	ldr	r0, [pc, #36]	; (8007064 <MX_DMA2D_Init+0x5c>)
 800703e:	f004 fbd9 	bl	800b7f4 <HAL_DMA2D_Init>
 8007042:	4603      	mov	r3, r0
 8007044:	2b00      	cmp	r3, #0
 8007046:	d001      	beq.n	800704c <MX_DMA2D_Init+0x44>
  {
    Error_Handler();
 8007048:	f000 fda8 	bl	8007b9c <Error_Handler>
  }
  if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK)
 800704c:	2101      	movs	r1, #1
 800704e:	4805      	ldr	r0, [pc, #20]	; (8007064 <MX_DMA2D_Init+0x5c>)
 8007050:	f004 fe3e 	bl	800bcd0 <HAL_DMA2D_ConfigLayer>
 8007054:	4603      	mov	r3, r0
 8007056:	2b00      	cmp	r3, #0
 8007058:	d001      	beq.n	800705e <MX_DMA2D_Init+0x56>
  {
    Error_Handler();
 800705a:	f000 fd9f 	bl	8007b9c <Error_Handler>
  }

}
 800705e:	bf00      	nop
 8007060:	bd80      	pop	{r7, pc}
 8007062:	bf00      	nop
 8007064:	20000e24 	.word	0x20000e24
 8007068:	4002b000 	.word	0x4002b000

0800706c <HAL_DMA2D_MspInit>:

void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* dma2dHandle)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b084      	sub	sp, #16
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]

  if(dma2dHandle->Instance==DMA2D)
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a0e      	ldr	r2, [pc, #56]	; (80070b4 <HAL_DMA2D_MspInit+0x48>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d115      	bne.n	80070aa <HAL_DMA2D_MspInit+0x3e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* DMA2D clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 800707e:	2300      	movs	r3, #0
 8007080:	60fb      	str	r3, [r7, #12]
 8007082:	4b0d      	ldr	r3, [pc, #52]	; (80070b8 <HAL_DMA2D_MspInit+0x4c>)
 8007084:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007086:	4a0c      	ldr	r2, [pc, #48]	; (80070b8 <HAL_DMA2D_MspInit+0x4c>)
 8007088:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800708c:	6313      	str	r3, [r2, #48]	; 0x30
 800708e:	4b0a      	ldr	r3, [pc, #40]	; (80070b8 <HAL_DMA2D_MspInit+0x4c>)
 8007090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007092:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007096:	60fb      	str	r3, [r7, #12]
 8007098:	68fb      	ldr	r3, [r7, #12]

    /* DMA2D interrupt Init */
    HAL_NVIC_SetPriority(DMA2D_IRQn, 5, 0);
 800709a:	2200      	movs	r2, #0
 800709c:	2105      	movs	r1, #5
 800709e:	205a      	movs	r0, #90	; 0x5a
 80070a0:	f004 f9a4 	bl	800b3ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2D_IRQn);
 80070a4:	205a      	movs	r0, #90	; 0x5a
 80070a6:	f004 f9bd 	bl	800b424 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN DMA2D_MspInit 1 */

  /* USER CODE END DMA2D_MspInit 1 */
  }
}
 80070aa:	bf00      	nop
 80070ac:	3710      	adds	r7, #16
 80070ae:	46bd      	mov	sp, r7
 80070b0:	bd80      	pop	{r7, pc}
 80070b2:	bf00      	nop
 80070b4:	4002b000 	.word	0x4002b000
 80070b8:	40023800 	.word	0x40023800

080070bc <MX_FMC_Init>:

SDRAM_HandleTypeDef hsdram1;

/* FMC initialization function */
void MX_FMC_Init(void)
{
 80070bc:	b580      	push	{r7, lr}
 80070be:	b088      	sub	sp, #32
 80070c0:	af00      	add	r7, sp, #0
  FMC_SDRAM_TimingTypeDef SdramTiming = {0};
 80070c2:	1d3b      	adds	r3, r7, #4
 80070c4:	2200      	movs	r2, #0
 80070c6:	601a      	str	r2, [r3, #0]
 80070c8:	605a      	str	r2, [r3, #4]
 80070ca:	609a      	str	r2, [r3, #8]
 80070cc:	60da      	str	r2, [r3, #12]
 80070ce:	611a      	str	r2, [r3, #16]
 80070d0:	615a      	str	r2, [r3, #20]
 80070d2:	619a      	str	r2, [r3, #24]

  /** Perform the SDRAM1 memory initialization sequence
  */
  hsdram1.Instance = FMC_SDRAM_DEVICE;
 80070d4:	4b1e      	ldr	r3, [pc, #120]	; (8007150 <MX_FMC_Init+0x94>)
 80070d6:	4a1f      	ldr	r2, [pc, #124]	; (8007154 <MX_FMC_Init+0x98>)
 80070d8:	601a      	str	r2, [r3, #0]
  /* hsdram1.Init */
  hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 80070da:	4b1d      	ldr	r3, [pc, #116]	; (8007150 <MX_FMC_Init+0x94>)
 80070dc:	2201      	movs	r2, #1
 80070de:	605a      	str	r2, [r3, #4]
  hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80070e0:	4b1b      	ldr	r3, [pc, #108]	; (8007150 <MX_FMC_Init+0x94>)
 80070e2:	2200      	movs	r2, #0
 80070e4:	609a      	str	r2, [r3, #8]
  hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 80070e6:	4b1a      	ldr	r3, [pc, #104]	; (8007150 <MX_FMC_Init+0x94>)
 80070e8:	2204      	movs	r2, #4
 80070ea:	60da      	str	r2, [r3, #12]
  hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 80070ec:	4b18      	ldr	r3, [pc, #96]	; (8007150 <MX_FMC_Init+0x94>)
 80070ee:	2210      	movs	r2, #16
 80070f0:	611a      	str	r2, [r3, #16]
  hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80070f2:	4b17      	ldr	r3, [pc, #92]	; (8007150 <MX_FMC_Init+0x94>)
 80070f4:	2240      	movs	r2, #64	; 0x40
 80070f6:	615a      	str	r2, [r3, #20]
  hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 80070f8:	4b15      	ldr	r3, [pc, #84]	; (8007150 <MX_FMC_Init+0x94>)
 80070fa:	2280      	movs	r2, #128	; 0x80
 80070fc:	619a      	str	r2, [r3, #24]
  hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80070fe:	4b14      	ldr	r3, [pc, #80]	; (8007150 <MX_FMC_Init+0x94>)
 8007100:	2200      	movs	r2, #0
 8007102:	61da      	str	r2, [r3, #28]
  hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8007104:	4b12      	ldr	r3, [pc, #72]	; (8007150 <MX_FMC_Init+0x94>)
 8007106:	2200      	movs	r2, #0
 8007108:	621a      	str	r2, [r3, #32]
  hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 800710a:	4b11      	ldr	r3, [pc, #68]	; (8007150 <MX_FMC_Init+0x94>)
 800710c:	2200      	movs	r2, #0
 800710e:	625a      	str	r2, [r3, #36]	; 0x24
  hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8007110:	4b0f      	ldr	r3, [pc, #60]	; (8007150 <MX_FMC_Init+0x94>)
 8007112:	2200      	movs	r2, #0
 8007114:	629a      	str	r2, [r3, #40]	; 0x28
  /* SdramTiming */
  SdramTiming.LoadToActiveDelay = 16;
 8007116:	2310      	movs	r3, #16
 8007118:	607b      	str	r3, [r7, #4]
  SdramTiming.ExitSelfRefreshDelay = 16;
 800711a:	2310      	movs	r3, #16
 800711c:	60bb      	str	r3, [r7, #8]
  SdramTiming.SelfRefreshTime = 16;
 800711e:	2310      	movs	r3, #16
 8007120:	60fb      	str	r3, [r7, #12]
  SdramTiming.RowCycleDelay = 16;
 8007122:	2310      	movs	r3, #16
 8007124:	613b      	str	r3, [r7, #16]
  SdramTiming.WriteRecoveryTime = 16;
 8007126:	2310      	movs	r3, #16
 8007128:	617b      	str	r3, [r7, #20]
  SdramTiming.RPDelay = 16;
 800712a:	2310      	movs	r3, #16
 800712c:	61bb      	str	r3, [r7, #24]
  SdramTiming.RCDDelay = 16;
 800712e:	2310      	movs	r3, #16
 8007130:	61fb      	str	r3, [r7, #28]

  if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK)
 8007132:	1d3b      	adds	r3, r7, #4
 8007134:	4619      	mov	r1, r3
 8007136:	4806      	ldr	r0, [pc, #24]	; (8007150 <MX_FMC_Init+0x94>)
 8007138:	f007 fbc4 	bl	800e8c4 <HAL_SDRAM_Init>
 800713c:	4603      	mov	r3, r0
 800713e:	2b00      	cmp	r3, #0
 8007140:	d001      	beq.n	8007146 <MX_FMC_Init+0x8a>
  {
    Error_Handler( );
 8007142:	f000 fd2b 	bl	8007b9c <Error_Handler>
  }

}
 8007146:	bf00      	nop
 8007148:	3720      	adds	r7, #32
 800714a:	46bd      	mov	sp, r7
 800714c:	bd80      	pop	{r7, pc}
 800714e:	bf00      	nop
 8007150:	20000e64 	.word	0x20000e64
 8007154:	a0000140 	.word	0xa0000140

08007158 <HAL_FMC_MspInit>:

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 8007158:	b580      	push	{r7, lr}
 800715a:	b086      	sub	sp, #24
 800715c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800715e:	1d3b      	adds	r3, r7, #4
 8007160:	2200      	movs	r2, #0
 8007162:	601a      	str	r2, [r3, #0]
 8007164:	605a      	str	r2, [r3, #4]
 8007166:	609a      	str	r2, [r3, #8]
 8007168:	60da      	str	r2, [r3, #12]
 800716a:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 800716c:	4b3b      	ldr	r3, [pc, #236]	; (800725c <HAL_FMC_MspInit+0x104>)
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d16f      	bne.n	8007254 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8007174:	4b39      	ldr	r3, [pc, #228]	; (800725c <HAL_FMC_MspInit+0x104>)
 8007176:	2201      	movs	r2, #1
 8007178:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 800717a:	2300      	movs	r3, #0
 800717c:	603b      	str	r3, [r7, #0]
 800717e:	4b38      	ldr	r3, [pc, #224]	; (8007260 <HAL_FMC_MspInit+0x108>)
 8007180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007182:	4a37      	ldr	r2, [pc, #220]	; (8007260 <HAL_FMC_MspInit+0x108>)
 8007184:	f043 0301 	orr.w	r3, r3, #1
 8007188:	6393      	str	r3, [r2, #56]	; 0x38
 800718a:	4b35      	ldr	r3, [pc, #212]	; (8007260 <HAL_FMC_MspInit+0x108>)
 800718c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800718e:	f003 0301 	and.w	r3, r3, #1
 8007192:	603b      	str	r3, [r7, #0]
 8007194:	683b      	ldr	r3, [r7, #0]
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A0_Pin|A1_Pin|A2_Pin|A3_Pin 
 8007196:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800719a:	607b      	str	r3, [r7, #4]
                          |A4_Pin|A5_Pin|SDNRAS_Pin|A6_Pin 
                          |A7_Pin|A8_Pin|A9_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800719c:	2302      	movs	r3, #2
 800719e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071a0:	2300      	movs	r3, #0
 80071a2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80071a4:	2303      	movs	r3, #3
 80071a6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80071a8:	230c      	movs	r3, #12
 80071aa:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80071ac:	1d3b      	adds	r3, r7, #4
 80071ae:	4619      	mov	r1, r3
 80071b0:	482c      	ldr	r0, [pc, #176]	; (8007264 <HAL_FMC_MspInit+0x10c>)
 80071b2:	f004 febb 	bl	800bf2c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDNWE_Pin;
 80071b6:	2301      	movs	r3, #1
 80071b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071ba:	2302      	movs	r3, #2
 80071bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071be:	2300      	movs	r3, #0
 80071c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80071c2:	2303      	movs	r3, #3
 80071c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80071c6:	230c      	movs	r3, #12
 80071c8:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(SDNWE_GPIO_Port, &GPIO_InitStruct);
 80071ca:	1d3b      	adds	r3, r7, #4
 80071cc:	4619      	mov	r1, r3
 80071ce:	4826      	ldr	r0, [pc, #152]	; (8007268 <HAL_FMC_MspInit+0x110>)
 80071d0:	f004 feac 	bl	800bf2c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = A10_Pin|A11_Pin|BA0_Pin|BA1_Pin 
 80071d4:	f248 1333 	movw	r3, #33075	; 0x8133
 80071d8:	607b      	str	r3, [r7, #4]
                          |SDCLK_Pin|SDNCAS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071da:	2302      	movs	r3, #2
 80071dc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071de:	2300      	movs	r3, #0
 80071e0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80071e2:	2303      	movs	r3, #3
 80071e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80071e6:	230c      	movs	r3, #12
 80071e8:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80071ea:	1d3b      	adds	r3, r7, #4
 80071ec:	4619      	mov	r1, r3
 80071ee:	481f      	ldr	r0, [pc, #124]	; (800726c <HAL_FMC_MspInit+0x114>)
 80071f0:	f004 fe9c 	bl	800bf2c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D4_Pin|D5_Pin|D6_Pin|D7_Pin 
 80071f4:	f64f 7383 	movw	r3, #65411	; 0xff83
 80071f8:	607b      	str	r3, [r7, #4]
                          |D8_Pin|D9_Pin|D10_Pin|D11_Pin 
                          |D12_Pin|NBL0_Pin|NBL1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80071fa:	2302      	movs	r3, #2
 80071fc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80071fe:	2300      	movs	r3, #0
 8007200:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007202:	2303      	movs	r3, #3
 8007204:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8007206:	230c      	movs	r3, #12
 8007208:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800720a:	1d3b      	adds	r3, r7, #4
 800720c:	4619      	mov	r1, r3
 800720e:	4818      	ldr	r0, [pc, #96]	; (8007270 <HAL_FMC_MspInit+0x118>)
 8007210:	f004 fe8c 	bl	800bf2c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = D13_Pin|D14_Pin|D15_Pin|D0_Pin 
 8007214:	f24c 7303 	movw	r3, #50947	; 0xc703
 8007218:	607b      	str	r3, [r7, #4]
                          |D1_Pin|D2_Pin|D3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800721a:	2302      	movs	r3, #2
 800721c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800721e:	2300      	movs	r3, #0
 8007220:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007222:	2303      	movs	r3, #3
 8007224:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8007226:	230c      	movs	r3, #12
 8007228:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800722a:	1d3b      	adds	r3, r7, #4
 800722c:	4619      	mov	r1, r3
 800722e:	4811      	ldr	r0, [pc, #68]	; (8007274 <HAL_FMC_MspInit+0x11c>)
 8007230:	f004 fe7c 	bl	800bf2c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = SDCKE1_Pin|SDNE1_Pin;
 8007234:	2360      	movs	r3, #96	; 0x60
 8007236:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007238:	2302      	movs	r3, #2
 800723a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800723c:	2300      	movs	r3, #0
 800723e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8007240:	2303      	movs	r3, #3
 8007242:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8007244:	230c      	movs	r3, #12
 8007246:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007248:	1d3b      	adds	r3, r7, #4
 800724a:	4619      	mov	r1, r3
 800724c:	480a      	ldr	r0, [pc, #40]	; (8007278 <HAL_FMC_MspInit+0x120>)
 800724e:	f004 fe6d 	bl	800bf2c <HAL_GPIO_Init>
 8007252:	e000      	b.n	8007256 <HAL_FMC_MspInit+0xfe>
    return;
 8007254:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 8007256:	3718      	adds	r7, #24
 8007258:	46bd      	mov	sp, r7
 800725a:	bd80      	pop	{r7, pc}
 800725c:	20000e98 	.word	0x20000e98
 8007260:	40023800 	.word	0x40023800
 8007264:	40021400 	.word	0x40021400
 8007268:	40020800 	.word	0x40020800
 800726c:	40021800 	.word	0x40021800
 8007270:	40021000 	.word	0x40021000
 8007274:	40020c00 	.word	0x40020c00
 8007278:	40020400 	.word	0x40020400

0800727c <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* sdramHandle){
 800727c:	b580      	push	{r7, lr}
 800727e:	b082      	sub	sp, #8
 8007280:	af00      	add	r7, sp, #0
 8007282:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8007284:	f7ff ff68 	bl	8007158 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8007288:	bf00      	nop
 800728a:	3708      	adds	r7, #8
 800728c:	46bd      	mov	sp, r7
 800728e:	bd80      	pop	{r7, pc}

08007290 <MX_GPIO_Init>:
     PB13   ------> USB_OTG_HS_VBUS
     PB14   ------> USB_OTG_HS_DM
     PB15   ------> USB_OTG_HS_DP
*/
void MX_GPIO_Init(void)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b08e      	sub	sp, #56	; 0x38
 8007294:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007296:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800729a:	2200      	movs	r2, #0
 800729c:	601a      	str	r2, [r3, #0]
 800729e:	605a      	str	r2, [r3, #4]
 80072a0:	609a      	str	r2, [r3, #8]
 80072a2:	60da      	str	r2, [r3, #12]
 80072a4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80072a6:	2300      	movs	r3, #0
 80072a8:	623b      	str	r3, [r7, #32]
 80072aa:	4b89      	ldr	r3, [pc, #548]	; (80074d0 <MX_GPIO_Init+0x240>)
 80072ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072ae:	4a88      	ldr	r2, [pc, #544]	; (80074d0 <MX_GPIO_Init+0x240>)
 80072b0:	f043 0304 	orr.w	r3, r3, #4
 80072b4:	6313      	str	r3, [r2, #48]	; 0x30
 80072b6:	4b86      	ldr	r3, [pc, #536]	; (80074d0 <MX_GPIO_Init+0x240>)
 80072b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072ba:	f003 0304 	and.w	r3, r3, #4
 80072be:	623b      	str	r3, [r7, #32]
 80072c0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80072c2:	2300      	movs	r3, #0
 80072c4:	61fb      	str	r3, [r7, #28]
 80072c6:	4b82      	ldr	r3, [pc, #520]	; (80074d0 <MX_GPIO_Init+0x240>)
 80072c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072ca:	4a81      	ldr	r2, [pc, #516]	; (80074d0 <MX_GPIO_Init+0x240>)
 80072cc:	f043 0320 	orr.w	r3, r3, #32
 80072d0:	6313      	str	r3, [r2, #48]	; 0x30
 80072d2:	4b7f      	ldr	r3, [pc, #508]	; (80074d0 <MX_GPIO_Init+0x240>)
 80072d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072d6:	f003 0320 	and.w	r3, r3, #32
 80072da:	61fb      	str	r3, [r7, #28]
 80072dc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80072de:	2300      	movs	r3, #0
 80072e0:	61bb      	str	r3, [r7, #24]
 80072e2:	4b7b      	ldr	r3, [pc, #492]	; (80074d0 <MX_GPIO_Init+0x240>)
 80072e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072e6:	4a7a      	ldr	r2, [pc, #488]	; (80074d0 <MX_GPIO_Init+0x240>)
 80072e8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80072ec:	6313      	str	r3, [r2, #48]	; 0x30
 80072ee:	4b78      	ldr	r3, [pc, #480]	; (80074d0 <MX_GPIO_Init+0x240>)
 80072f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80072f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80072f6:	61bb      	str	r3, [r7, #24]
 80072f8:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80072fa:	2300      	movs	r3, #0
 80072fc:	617b      	str	r3, [r7, #20]
 80072fe:	4b74      	ldr	r3, [pc, #464]	; (80074d0 <MX_GPIO_Init+0x240>)
 8007300:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007302:	4a73      	ldr	r2, [pc, #460]	; (80074d0 <MX_GPIO_Init+0x240>)
 8007304:	f043 0301 	orr.w	r3, r3, #1
 8007308:	6313      	str	r3, [r2, #48]	; 0x30
 800730a:	4b71      	ldr	r3, [pc, #452]	; (80074d0 <MX_GPIO_Init+0x240>)
 800730c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800730e:	f003 0301 	and.w	r3, r3, #1
 8007312:	617b      	str	r3, [r7, #20]
 8007314:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8007316:	2300      	movs	r3, #0
 8007318:	613b      	str	r3, [r7, #16]
 800731a:	4b6d      	ldr	r3, [pc, #436]	; (80074d0 <MX_GPIO_Init+0x240>)
 800731c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800731e:	4a6c      	ldr	r2, [pc, #432]	; (80074d0 <MX_GPIO_Init+0x240>)
 8007320:	f043 0302 	orr.w	r3, r3, #2
 8007324:	6313      	str	r3, [r2, #48]	; 0x30
 8007326:	4b6a      	ldr	r3, [pc, #424]	; (80074d0 <MX_GPIO_Init+0x240>)
 8007328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800732a:	f003 0302 	and.w	r3, r3, #2
 800732e:	613b      	str	r3, [r7, #16]
 8007330:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8007332:	2300      	movs	r3, #0
 8007334:	60fb      	str	r3, [r7, #12]
 8007336:	4b66      	ldr	r3, [pc, #408]	; (80074d0 <MX_GPIO_Init+0x240>)
 8007338:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800733a:	4a65      	ldr	r2, [pc, #404]	; (80074d0 <MX_GPIO_Init+0x240>)
 800733c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007340:	6313      	str	r3, [r2, #48]	; 0x30
 8007342:	4b63      	ldr	r3, [pc, #396]	; (80074d0 <MX_GPIO_Init+0x240>)
 8007344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007346:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800734a:	60fb      	str	r3, [r7, #12]
 800734c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800734e:	2300      	movs	r3, #0
 8007350:	60bb      	str	r3, [r7, #8]
 8007352:	4b5f      	ldr	r3, [pc, #380]	; (80074d0 <MX_GPIO_Init+0x240>)
 8007354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007356:	4a5e      	ldr	r2, [pc, #376]	; (80074d0 <MX_GPIO_Init+0x240>)
 8007358:	f043 0310 	orr.w	r3, r3, #16
 800735c:	6313      	str	r3, [r2, #48]	; 0x30
 800735e:	4b5c      	ldr	r3, [pc, #368]	; (80074d0 <MX_GPIO_Init+0x240>)
 8007360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007362:	f003 0310 	and.w	r3, r3, #16
 8007366:	60bb      	str	r3, [r7, #8]
 8007368:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800736a:	2300      	movs	r3, #0
 800736c:	607b      	str	r3, [r7, #4]
 800736e:	4b58      	ldr	r3, [pc, #352]	; (80074d0 <MX_GPIO_Init+0x240>)
 8007370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007372:	4a57      	ldr	r2, [pc, #348]	; (80074d0 <MX_GPIO_Init+0x240>)
 8007374:	f043 0308 	orr.w	r3, r3, #8
 8007378:	6313      	str	r3, [r2, #48]	; 0x30
 800737a:	4b55      	ldr	r3, [pc, #340]	; (80074d0 <MX_GPIO_Init+0x240>)
 800737c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800737e:	f003 0308 	and.w	r3, r3, #8
 8007382:	607b      	str	r3, [r7, #4]
 8007384:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin, GPIO_PIN_RESET);
 8007386:	2200      	movs	r2, #0
 8007388:	2116      	movs	r1, #22
 800738a:	4852      	ldr	r0, [pc, #328]	; (80074d4 <MX_GPIO_Init+0x244>)
 800738c:	f005 f886 	bl	800c49c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ACP_RST_GPIO_Port, ACP_RST_Pin, GPIO_PIN_RESET);
 8007390:	2200      	movs	r2, #0
 8007392:	2180      	movs	r1, #128	; 0x80
 8007394:	4850      	ldr	r0, [pc, #320]	; (80074d8 <MX_GPIO_Init+0x248>)
 8007396:	f005 f881 	bl	800c49c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, RDX_Pin|WRX_DCX_Pin, GPIO_PIN_RESET);
 800739a:	2200      	movs	r2, #0
 800739c:	f44f 5140 	mov.w	r1, #12288	; 0x3000
 80073a0:	484e      	ldr	r0, [pc, #312]	; (80074dc <MX_GPIO_Init+0x24c>)
 80073a2:	f005 f87b 	bl	800c49c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 80073a6:	2200      	movs	r2, #0
 80073a8:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 80073ac:	484c      	ldr	r0, [pc, #304]	; (80074e0 <MX_GPIO_Init+0x250>)
 80073ae:	f005 f875 	bl	800c49c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin */
  GPIO_InitStruct.Pin = NCS_MEMS_SPI_Pin|CSX_Pin|OTG_FS_PSO_Pin;
 80073b2:	2316      	movs	r3, #22
 80073b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80073b6:	2301      	movs	r3, #1
 80073b8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073ba:	2300      	movs	r3, #0
 80073bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073be:	2300      	movs	r3, #0
 80073c0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80073c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80073c6:	4619      	mov	r1, r3
 80073c8:	4842      	ldr	r0, [pc, #264]	; (80074d4 <MX_GPIO_Init+0x244>)
 80073ca:	f004 fdaf 	bl	800bf2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin PAPin PAPin */
  GPIO_InitStruct.Pin = B1_Pin|MEMS_INT1_Pin|MEMS_INT2_Pin|TP_INT1_Pin;
 80073ce:	f248 0307 	movw	r3, #32775	; 0x8007
 80073d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80073d4:	4b43      	ldr	r3, [pc, #268]	; (80074e4 <MX_GPIO_Init+0x254>)
 80073d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073d8:	2300      	movs	r3, #0
 80073da:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80073dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80073e0:	4619      	mov	r1, r3
 80073e2:	483d      	ldr	r0, [pc, #244]	; (80074d8 <MX_GPIO_Init+0x248>)
 80073e4:	f004 fda2 	bl	800bf2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ACP_RST_Pin;
 80073e8:	2380      	movs	r3, #128	; 0x80
 80073ea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80073ec:	2301      	movs	r3, #1
 80073ee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80073f0:	2300      	movs	r3, #0
 80073f2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80073f4:	2300      	movs	r3, #0
 80073f6:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ACP_RST_GPIO_Port, &GPIO_InitStruct);
 80073f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80073fc:	4619      	mov	r1, r3
 80073fe:	4836      	ldr	r0, [pc, #216]	; (80074d8 <MX_GPIO_Init+0x248>)
 8007400:	f004 fd94 	bl	800bf2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OC_Pin;
 8007404:	2320      	movs	r3, #32
 8007406:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8007408:	4b36      	ldr	r3, [pc, #216]	; (80074e4 <MX_GPIO_Init+0x254>)
 800740a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800740c:	2300      	movs	r3, #0
 800740e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(OTG_FS_OC_GPIO_Port, &GPIO_InitStruct);
 8007410:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007414:	4619      	mov	r1, r3
 8007416:	482f      	ldr	r0, [pc, #188]	; (80074d4 <MX_GPIO_Init+0x244>)
 8007418:	f004 fd88 	bl	800bf2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 800741c:	2304      	movs	r3, #4
 800741e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007420:	2300      	movs	r3, #0
 8007422:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007424:	2300      	movs	r3, #0
 8007426:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8007428:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800742c:	4619      	mov	r1, r3
 800742e:	482e      	ldr	r0, [pc, #184]	; (80074e8 <MX_GPIO_Init+0x258>)
 8007430:	f004 fd7c 	bl	800bf2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin */
  GPIO_InitStruct.Pin = OTG_HS_ID_Pin|OTG_HS_DM_Pin|OTG_HS_DP_Pin;
 8007434:	f44f 4350 	mov.w	r3, #53248	; 0xd000
 8007438:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800743a:	2302      	movs	r3, #2
 800743c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800743e:	2300      	movs	r3, #0
 8007440:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007442:	2300      	movs	r3, #0
 8007444:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_OTG_HS_FS;
 8007446:	230c      	movs	r3, #12
 8007448:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800744a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800744e:	4619      	mov	r1, r3
 8007450:	4825      	ldr	r0, [pc, #148]	; (80074e8 <MX_GPIO_Init+0x258>)
 8007452:	f004 fd6b 	bl	800bf2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = VBUS_HS_Pin;
 8007456:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800745a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800745c:	2300      	movs	r3, #0
 800745e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007460:	2300      	movs	r3, #0
 8007462:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(VBUS_HS_GPIO_Port, &GPIO_InitStruct);
 8007464:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007468:	4619      	mov	r1, r3
 800746a:	481f      	ldr	r0, [pc, #124]	; (80074e8 <MX_GPIO_Init+0x258>)
 800746c:	f004 fd5e 	bl	800bf2c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = TE_Pin;
 8007470:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007474:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8007476:	2300      	movs	r3, #0
 8007478:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800747a:	2300      	movs	r3, #0
 800747c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(TE_GPIO_Port, &GPIO_InitStruct);
 800747e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007482:	4619      	mov	r1, r3
 8007484:	4815      	ldr	r0, [pc, #84]	; (80074dc <MX_GPIO_Init+0x24c>)
 8007486:	f004 fd51 	bl	800bf2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = RDX_Pin|WRX_DCX_Pin;
 800748a:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 800748e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8007490:	2301      	movs	r3, #1
 8007492:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007494:	2300      	movs	r3, #0
 8007496:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007498:	2300      	movs	r3, #0
 800749a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800749c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80074a0:	4619      	mov	r1, r3
 80074a2:	480e      	ldr	r0, [pc, #56]	; (80074dc <MX_GPIO_Init+0x24c>)
 80074a4:	f004 fd42 	bl	800bf2c <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = LD3_Pin|LD4_Pin;
 80074a8:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80074ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80074ae:	2301      	movs	r3, #1
 80074b0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80074b2:	2300      	movs	r3, #0
 80074b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80074b6:	2300      	movs	r3, #0
 80074b8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80074ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80074be:	4619      	mov	r1, r3
 80074c0:	4807      	ldr	r0, [pc, #28]	; (80074e0 <MX_GPIO_Init+0x250>)
 80074c2:	f004 fd33 	bl	800bf2c <HAL_GPIO_Init>

}
 80074c6:	bf00      	nop
 80074c8:	3738      	adds	r7, #56	; 0x38
 80074ca:	46bd      	mov	sp, r7
 80074cc:	bd80      	pop	{r7, pc}
 80074ce:	bf00      	nop
 80074d0:	40023800 	.word	0x40023800
 80074d4:	40020800 	.word	0x40020800
 80074d8:	40020000 	.word	0x40020000
 80074dc:	40020c00 	.word	0x40020c00
 80074e0:	40021800 	.word	0x40021800
 80074e4:	10120000 	.word	0x10120000
 80074e8:	40020400 	.word	0x40020400

080074ec <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80074ec:	b580      	push	{r7, lr}
 80074ee:	af00      	add	r7, sp, #0

  hi2c3.Instance = I2C3;
 80074f0:	4b1b      	ldr	r3, [pc, #108]	; (8007560 <MX_I2C3_Init+0x74>)
 80074f2:	4a1c      	ldr	r2, [pc, #112]	; (8007564 <MX_I2C3_Init+0x78>)
 80074f4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 80074f6:	4b1a      	ldr	r3, [pc, #104]	; (8007560 <MX_I2C3_Init+0x74>)
 80074f8:	4a1b      	ldr	r2, [pc, #108]	; (8007568 <MX_I2C3_Init+0x7c>)
 80074fa:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80074fc:	4b18      	ldr	r3, [pc, #96]	; (8007560 <MX_I2C3_Init+0x74>)
 80074fe:	2200      	movs	r2, #0
 8007500:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8007502:	4b17      	ldr	r3, [pc, #92]	; (8007560 <MX_I2C3_Init+0x74>)
 8007504:	2200      	movs	r2, #0
 8007506:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8007508:	4b15      	ldr	r3, [pc, #84]	; (8007560 <MX_I2C3_Init+0x74>)
 800750a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800750e:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8007510:	4b13      	ldr	r3, [pc, #76]	; (8007560 <MX_I2C3_Init+0x74>)
 8007512:	2200      	movs	r2, #0
 8007514:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8007516:	4b12      	ldr	r3, [pc, #72]	; (8007560 <MX_I2C3_Init+0x74>)
 8007518:	2200      	movs	r2, #0
 800751a:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800751c:	4b10      	ldr	r3, [pc, #64]	; (8007560 <MX_I2C3_Init+0x74>)
 800751e:	2200      	movs	r2, #0
 8007520:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8007522:	4b0f      	ldr	r3, [pc, #60]	; (8007560 <MX_I2C3_Init+0x74>)
 8007524:	2200      	movs	r2, #0
 8007526:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8007528:	480d      	ldr	r0, [pc, #52]	; (8007560 <MX_I2C3_Init+0x74>)
 800752a:	f004 ffd1 	bl	800c4d0 <HAL_I2C_Init>
 800752e:	4603      	mov	r3, r0
 8007530:	2b00      	cmp	r3, #0
 8007532:	d001      	beq.n	8007538 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8007534:	f000 fb32 	bl	8007b9c <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8007538:	2100      	movs	r1, #0
 800753a:	4809      	ldr	r0, [pc, #36]	; (8007560 <MX_I2C3_Init+0x74>)
 800753c:	f005 ffc1 	bl	800d4c2 <HAL_I2CEx_ConfigAnalogFilter>
 8007540:	4603      	mov	r3, r0
 8007542:	2b00      	cmp	r3, #0
 8007544:	d001      	beq.n	800754a <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8007546:	f000 fb29 	bl	8007b9c <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800754a:	2100      	movs	r1, #0
 800754c:	4804      	ldr	r0, [pc, #16]	; (8007560 <MX_I2C3_Init+0x74>)
 800754e:	f005 fff4 	bl	800d53a <HAL_I2CEx_ConfigDigitalFilter>
 8007552:	4603      	mov	r3, r0
 8007554:	2b00      	cmp	r3, #0
 8007556:	d001      	beq.n	800755c <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8007558:	f000 fb20 	bl	8007b9c <Error_Handler>
  }

}
 800755c:	bf00      	nop
 800755e:	bd80      	pop	{r7, pc}
 8007560:	20000e9c 	.word	0x20000e9c
 8007564:	40005c00 	.word	0x40005c00
 8007568:	000186a0 	.word	0x000186a0

0800756c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b08a      	sub	sp, #40	; 0x28
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007574:	f107 0314 	add.w	r3, r7, #20
 8007578:	2200      	movs	r2, #0
 800757a:	601a      	str	r2, [r3, #0]
 800757c:	605a      	str	r2, [r3, #4]
 800757e:	609a      	str	r2, [r3, #8]
 8007580:	60da      	str	r2, [r3, #12]
 8007582:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C3)
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	681b      	ldr	r3, [r3, #0]
 8007588:	4a29      	ldr	r2, [pc, #164]	; (8007630 <HAL_I2C_MspInit+0xc4>)
 800758a:	4293      	cmp	r3, r2
 800758c:	d14b      	bne.n	8007626 <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */
  
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800758e:	2300      	movs	r3, #0
 8007590:	613b      	str	r3, [r7, #16]
 8007592:	4b28      	ldr	r3, [pc, #160]	; (8007634 <HAL_I2C_MspInit+0xc8>)
 8007594:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007596:	4a27      	ldr	r2, [pc, #156]	; (8007634 <HAL_I2C_MspInit+0xc8>)
 8007598:	f043 0304 	orr.w	r3, r3, #4
 800759c:	6313      	str	r3, [r2, #48]	; 0x30
 800759e:	4b25      	ldr	r3, [pc, #148]	; (8007634 <HAL_I2C_MspInit+0xc8>)
 80075a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075a2:	f003 0304 	and.w	r3, r3, #4
 80075a6:	613b      	str	r3, [r7, #16]
 80075a8:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80075aa:	2300      	movs	r3, #0
 80075ac:	60fb      	str	r3, [r7, #12]
 80075ae:	4b21      	ldr	r3, [pc, #132]	; (8007634 <HAL_I2C_MspInit+0xc8>)
 80075b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075b2:	4a20      	ldr	r2, [pc, #128]	; (8007634 <HAL_I2C_MspInit+0xc8>)
 80075b4:	f043 0301 	orr.w	r3, r3, #1
 80075b8:	6313      	str	r3, [r2, #48]	; 0x30
 80075ba:	4b1e      	ldr	r3, [pc, #120]	; (8007634 <HAL_I2C_MspInit+0xc8>)
 80075bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075be:	f003 0301 	and.w	r3, r3, #1
 80075c2:	60fb      	str	r3, [r7, #12]
 80075c4:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    GPIO_InitStruct.Pin = I2C3_SDA_Pin;
 80075c6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80075ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80075cc:	2312      	movs	r3, #18
 80075ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80075d0:	2301      	movs	r3, #1
 80075d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80075d4:	2300      	movs	r3, #0
 80075d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80075d8:	2304      	movs	r3, #4
 80075da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SDA_GPIO_Port, &GPIO_InitStruct);
 80075dc:	f107 0314 	add.w	r3, r7, #20
 80075e0:	4619      	mov	r1, r3
 80075e2:	4815      	ldr	r0, [pc, #84]	; (8007638 <HAL_I2C_MspInit+0xcc>)
 80075e4:	f004 fca2 	bl	800bf2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2C3_SCL_Pin;
 80075e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80075ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80075ee:	2312      	movs	r3, #18
 80075f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80075f2:	2301      	movs	r3, #1
 80075f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80075f6:	2300      	movs	r3, #0
 80075f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80075fa:	2304      	movs	r3, #4
 80075fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(I2C3_SCL_GPIO_Port, &GPIO_InitStruct);
 80075fe:	f107 0314 	add.w	r3, r7, #20
 8007602:	4619      	mov	r1, r3
 8007604:	480d      	ldr	r0, [pc, #52]	; (800763c <HAL_I2C_MspInit+0xd0>)
 8007606:	f004 fc91 	bl	800bf2c <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 800760a:	2300      	movs	r3, #0
 800760c:	60bb      	str	r3, [r7, #8]
 800760e:	4b09      	ldr	r3, [pc, #36]	; (8007634 <HAL_I2C_MspInit+0xc8>)
 8007610:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007612:	4a08      	ldr	r2, [pc, #32]	; (8007634 <HAL_I2C_MspInit+0xc8>)
 8007614:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8007618:	6413      	str	r3, [r2, #64]	; 0x40
 800761a:	4b06      	ldr	r3, [pc, #24]	; (8007634 <HAL_I2C_MspInit+0xc8>)
 800761c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800761e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8007622:	60bb      	str	r3, [r7, #8]
 8007624:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8007626:	bf00      	nop
 8007628:	3728      	adds	r7, #40	; 0x28
 800762a:	46bd      	mov	sp, r7
 800762c:	bd80      	pop	{r7, pc}
 800762e:	bf00      	nop
 8007630:	40005c00 	.word	0x40005c00
 8007634:	40023800 	.word	0x40023800
 8007638:	40020800 	.word	0x40020800
 800763c:	40020000 	.word	0x40020000

08007640 <HAL_I2C_MspDeInit>:

void HAL_I2C_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b082      	sub	sp, #8
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]

  if(i2cHandle->Instance==I2C3)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a0b      	ldr	r2, [pc, #44]	; (800767c <HAL_I2C_MspDeInit+0x3c>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d10f      	bne.n	8007672 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C3_MspDeInit 0 */

  /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 8007652:	4b0b      	ldr	r3, [pc, #44]	; (8007680 <HAL_I2C_MspDeInit+0x40>)
 8007654:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007656:	4a0a      	ldr	r2, [pc, #40]	; (8007680 <HAL_I2C_MspDeInit+0x40>)
 8007658:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 800765c:	6413      	str	r3, [r2, #64]	; 0x40
  
    /**I2C3 GPIO Configuration    
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL 
    */
    HAL_GPIO_DeInit(I2C3_SDA_GPIO_Port, I2C3_SDA_Pin);
 800765e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8007662:	4808      	ldr	r0, [pc, #32]	; (8007684 <HAL_I2C_MspDeInit+0x44>)
 8007664:	f004 fe0e 	bl	800c284 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(I2C3_SCL_GPIO_Port, I2C3_SCL_Pin);
 8007668:	f44f 7180 	mov.w	r1, #256	; 0x100
 800766c:	4806      	ldr	r0, [pc, #24]	; (8007688 <HAL_I2C_MspDeInit+0x48>)
 800766e:	f004 fe09 	bl	800c284 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C3_MspDeInit 1 */

  /* USER CODE END I2C3_MspDeInit 1 */
  }
} 
 8007672:	bf00      	nop
 8007674:	3708      	adds	r7, #8
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}
 800767a:	bf00      	nop
 800767c:	40005c00 	.word	0x40005c00
 8007680:	40023800 	.word	0x40023800
 8007684:	40020800 	.word	0x40020800
 8007688:	40020000 	.word	0x40020000

0800768c <MX_LTDC_Init>:

LTDC_HandleTypeDef hltdc;

/* LTDC init function */
void MX_LTDC_Init(void)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b09a      	sub	sp, #104	; 0x68
 8007690:	af00      	add	r7, sp, #0
  LTDC_LayerCfgTypeDef pLayerCfg = {0};
 8007692:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007696:	2234      	movs	r2, #52	; 0x34
 8007698:	2100      	movs	r1, #0
 800769a:	4618      	mov	r0, r3
 800769c:	f009 fc92 	bl	8010fc4 <memset>
  LTDC_LayerCfgTypeDef pLayerCfg1 = {0};
 80076a0:	463b      	mov	r3, r7
 80076a2:	2234      	movs	r2, #52	; 0x34
 80076a4:	2100      	movs	r1, #0
 80076a6:	4618      	mov	r0, r3
 80076a8:	f009 fc8c 	bl	8010fc4 <memset>

  hltdc.Instance = LTDC;
 80076ac:	4b4e      	ldr	r3, [pc, #312]	; (80077e8 <MX_LTDC_Init+0x15c>)
 80076ae:	4a4f      	ldr	r2, [pc, #316]	; (80077ec <MX_LTDC_Init+0x160>)
 80076b0:	601a      	str	r2, [r3, #0]
  hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80076b2:	4b4d      	ldr	r3, [pc, #308]	; (80077e8 <MX_LTDC_Init+0x15c>)
 80076b4:	2200      	movs	r2, #0
 80076b6:	605a      	str	r2, [r3, #4]
  hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80076b8:	4b4b      	ldr	r3, [pc, #300]	; (80077e8 <MX_LTDC_Init+0x15c>)
 80076ba:	2200      	movs	r2, #0
 80076bc:	609a      	str	r2, [r3, #8]
  hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80076be:	4b4a      	ldr	r3, [pc, #296]	; (80077e8 <MX_LTDC_Init+0x15c>)
 80076c0:	2200      	movs	r2, #0
 80076c2:	60da      	str	r2, [r3, #12]
  hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80076c4:	4b48      	ldr	r3, [pc, #288]	; (80077e8 <MX_LTDC_Init+0x15c>)
 80076c6:	2200      	movs	r2, #0
 80076c8:	611a      	str	r2, [r3, #16]
  hltdc.Init.HorizontalSync = 7;
 80076ca:	4b47      	ldr	r3, [pc, #284]	; (80077e8 <MX_LTDC_Init+0x15c>)
 80076cc:	2207      	movs	r2, #7
 80076ce:	615a      	str	r2, [r3, #20]
  hltdc.Init.VerticalSync = 3;
 80076d0:	4b45      	ldr	r3, [pc, #276]	; (80077e8 <MX_LTDC_Init+0x15c>)
 80076d2:	2203      	movs	r2, #3
 80076d4:	619a      	str	r2, [r3, #24]
  hltdc.Init.AccumulatedHBP = 14;
 80076d6:	4b44      	ldr	r3, [pc, #272]	; (80077e8 <MX_LTDC_Init+0x15c>)
 80076d8:	220e      	movs	r2, #14
 80076da:	61da      	str	r2, [r3, #28]
  hltdc.Init.AccumulatedVBP = 5;
 80076dc:	4b42      	ldr	r3, [pc, #264]	; (80077e8 <MX_LTDC_Init+0x15c>)
 80076de:	2205      	movs	r2, #5
 80076e0:	621a      	str	r2, [r3, #32]
  hltdc.Init.AccumulatedActiveW = 654;
 80076e2:	4b41      	ldr	r3, [pc, #260]	; (80077e8 <MX_LTDC_Init+0x15c>)
 80076e4:	f240 228e 	movw	r2, #654	; 0x28e
 80076e8:	625a      	str	r2, [r3, #36]	; 0x24
  hltdc.Init.AccumulatedActiveH = 485;
 80076ea:	4b3f      	ldr	r3, [pc, #252]	; (80077e8 <MX_LTDC_Init+0x15c>)
 80076ec:	f240 12e5 	movw	r2, #485	; 0x1e5
 80076f0:	629a      	str	r2, [r3, #40]	; 0x28
  hltdc.Init.TotalWidth = 660;
 80076f2:	4b3d      	ldr	r3, [pc, #244]	; (80077e8 <MX_LTDC_Init+0x15c>)
 80076f4:	f44f 7225 	mov.w	r2, #660	; 0x294
 80076f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc.Init.TotalHeigh = 487;
 80076fa:	4b3b      	ldr	r3, [pc, #236]	; (80077e8 <MX_LTDC_Init+0x15c>)
 80076fc:	f240 12e7 	movw	r2, #487	; 0x1e7
 8007700:	631a      	str	r2, [r3, #48]	; 0x30
  hltdc.Init.Backcolor.Blue = 0;
 8007702:	4b39      	ldr	r3, [pc, #228]	; (80077e8 <MX_LTDC_Init+0x15c>)
 8007704:	2200      	movs	r2, #0
 8007706:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  hltdc.Init.Backcolor.Green = 0;
 800770a:	4b37      	ldr	r3, [pc, #220]	; (80077e8 <MX_LTDC_Init+0x15c>)
 800770c:	2200      	movs	r2, #0
 800770e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hltdc.Init.Backcolor.Red = 0;
 8007712:	4b35      	ldr	r3, [pc, #212]	; (80077e8 <MX_LTDC_Init+0x15c>)
 8007714:	2200      	movs	r2, #0
 8007716:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
  if (HAL_LTDC_Init(&hltdc) != HAL_OK)
 800771a:	4833      	ldr	r0, [pc, #204]	; (80077e8 <MX_LTDC_Init+0x15c>)
 800771c:	f005 ff4c 	bl	800d5b8 <HAL_LTDC_Init>
 8007720:	4603      	mov	r3, r0
 8007722:	2b00      	cmp	r3, #0
 8007724:	d001      	beq.n	800772a <MX_LTDC_Init+0x9e>
  {
    Error_Handler();
 8007726:	f000 fa39 	bl	8007b9c <Error_Handler>
  }
  pLayerCfg.WindowX0 = 0;
 800772a:	2300      	movs	r3, #0
 800772c:	637b      	str	r3, [r7, #52]	; 0x34
  pLayerCfg.WindowX1 = 0;
 800772e:	2300      	movs	r3, #0
 8007730:	63bb      	str	r3, [r7, #56]	; 0x38
  pLayerCfg.WindowY0 = 0;
 8007732:	2300      	movs	r3, #0
 8007734:	63fb      	str	r3, [r7, #60]	; 0x3c
  pLayerCfg.WindowY1 = 0;
 8007736:	2300      	movs	r3, #0
 8007738:	643b      	str	r3, [r7, #64]	; 0x40
  pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800773a:	2300      	movs	r3, #0
 800773c:	647b      	str	r3, [r7, #68]	; 0x44
  pLayerCfg.Alpha = 0;
 800773e:	2300      	movs	r3, #0
 8007740:	64bb      	str	r3, [r7, #72]	; 0x48
  pLayerCfg.Alpha0 = 0;
 8007742:	2300      	movs	r3, #0
 8007744:	64fb      	str	r3, [r7, #76]	; 0x4c
  pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8007746:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800774a:	653b      	str	r3, [r7, #80]	; 0x50
  pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800774c:	2305      	movs	r3, #5
 800774e:	657b      	str	r3, [r7, #84]	; 0x54
  pLayerCfg.FBStartAdress = 0;
 8007750:	2300      	movs	r3, #0
 8007752:	65bb      	str	r3, [r7, #88]	; 0x58
  pLayerCfg.ImageWidth = 0;
 8007754:	2300      	movs	r3, #0
 8007756:	65fb      	str	r3, [r7, #92]	; 0x5c
  pLayerCfg.ImageHeight = 0;
 8007758:	2300      	movs	r3, #0
 800775a:	663b      	str	r3, [r7, #96]	; 0x60
  pLayerCfg.Backcolor.Blue = 0;
 800775c:	2300      	movs	r3, #0
 800775e:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
  pLayerCfg.Backcolor.Green = 0;
 8007762:	2300      	movs	r3, #0
 8007764:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
  pLayerCfg.Backcolor.Red = 0;
 8007768:	2300      	movs	r3, #0
 800776a:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK)
 800776e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8007772:	2200      	movs	r2, #0
 8007774:	4619      	mov	r1, r3
 8007776:	481c      	ldr	r0, [pc, #112]	; (80077e8 <MX_LTDC_Init+0x15c>)
 8007778:	f005 ffee 	bl	800d758 <HAL_LTDC_ConfigLayer>
 800777c:	4603      	mov	r3, r0
 800777e:	2b00      	cmp	r3, #0
 8007780:	d001      	beq.n	8007786 <MX_LTDC_Init+0xfa>
  {
    Error_Handler();
 8007782:	f000 fa0b 	bl	8007b9c <Error_Handler>
  }
  pLayerCfg1.WindowX0 = 0;
 8007786:	2300      	movs	r3, #0
 8007788:	603b      	str	r3, [r7, #0]
  pLayerCfg1.WindowX1 = 0;
 800778a:	2300      	movs	r3, #0
 800778c:	607b      	str	r3, [r7, #4]
  pLayerCfg1.WindowY0 = 0;
 800778e:	2300      	movs	r3, #0
 8007790:	60bb      	str	r3, [r7, #8]
  pLayerCfg1.WindowY1 = 0;
 8007792:	2300      	movs	r3, #0
 8007794:	60fb      	str	r3, [r7, #12]
  pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8007796:	2300      	movs	r3, #0
 8007798:	613b      	str	r3, [r7, #16]
  pLayerCfg1.Alpha = 0;
 800779a:	2300      	movs	r3, #0
 800779c:	617b      	str	r3, [r7, #20]
  pLayerCfg1.Alpha0 = 0;
 800779e:	2300      	movs	r3, #0
 80077a0:	61bb      	str	r3, [r7, #24]
  pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80077a2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80077a6:	61fb      	str	r3, [r7, #28]
  pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80077a8:	2305      	movs	r3, #5
 80077aa:	623b      	str	r3, [r7, #32]
  pLayerCfg1.FBStartAdress = 0;
 80077ac:	2300      	movs	r3, #0
 80077ae:	627b      	str	r3, [r7, #36]	; 0x24
  pLayerCfg1.ImageWidth = 0;
 80077b0:	2300      	movs	r3, #0
 80077b2:	62bb      	str	r3, [r7, #40]	; 0x28
  pLayerCfg1.ImageHeight = 0;
 80077b4:	2300      	movs	r3, #0
 80077b6:	62fb      	str	r3, [r7, #44]	; 0x2c
  pLayerCfg1.Backcolor.Blue = 0;
 80077b8:	2300      	movs	r3, #0
 80077ba:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30
  pLayerCfg1.Backcolor.Green = 0;
 80077be:	2300      	movs	r3, #0
 80077c0:	f887 3031 	strb.w	r3, [r7, #49]	; 0x31
  pLayerCfg1.Backcolor.Red = 0;
 80077c4:	2300      	movs	r3, #0
 80077c6:	f887 3032 	strb.w	r3, [r7, #50]	; 0x32
  if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK)
 80077ca:	463b      	mov	r3, r7
 80077cc:	2201      	movs	r2, #1
 80077ce:	4619      	mov	r1, r3
 80077d0:	4805      	ldr	r0, [pc, #20]	; (80077e8 <MX_LTDC_Init+0x15c>)
 80077d2:	f005 ffc1 	bl	800d758 <HAL_LTDC_ConfigLayer>
 80077d6:	4603      	mov	r3, r0
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d001      	beq.n	80077e0 <MX_LTDC_Init+0x154>
  {
    Error_Handler();
 80077dc:	f000 f9de 	bl	8007b9c <Error_Handler>
  }

}
 80077e0:	bf00      	nop
 80077e2:	3768      	adds	r7, #104	; 0x68
 80077e4:	46bd      	mov	sp, r7
 80077e6:	bd80      	pop	{r7, pc}
 80077e8:	20000ef0 	.word	0x20000ef0
 80077ec:	40016800 	.word	0x40016800

080077f0 <HAL_LTDC_MspInit>:

void HAL_LTDC_MspInit(LTDC_HandleTypeDef* ltdcHandle)
{
 80077f0:	b580      	push	{r7, lr}
 80077f2:	b08e      	sub	sp, #56	; 0x38
 80077f4:	af00      	add	r7, sp, #0
 80077f6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80077f8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80077fc:	2200      	movs	r2, #0
 80077fe:	601a      	str	r2, [r3, #0]
 8007800:	605a      	str	r2, [r3, #4]
 8007802:	609a      	str	r2, [r3, #8]
 8007804:	60da      	str	r2, [r3, #12]
 8007806:	611a      	str	r2, [r3, #16]
  if(ltdcHandle->Instance==LTDC)
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	4a77      	ldr	r2, [pc, #476]	; (80079ec <HAL_LTDC_MspInit+0x1fc>)
 800780e:	4293      	cmp	r3, r2
 8007810:	f040 80e8 	bne.w	80079e4 <HAL_LTDC_MspInit+0x1f4>
  {
  /* USER CODE BEGIN LTDC_MspInit 0 */

  /* USER CODE END LTDC_MspInit 0 */
    /* LTDC clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 8007814:	2300      	movs	r3, #0
 8007816:	623b      	str	r3, [r7, #32]
 8007818:	4b75      	ldr	r3, [pc, #468]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 800781a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800781c:	4a74      	ldr	r2, [pc, #464]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 800781e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007822:	6453      	str	r3, [r2, #68]	; 0x44
 8007824:	4b72      	ldr	r3, [pc, #456]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 8007826:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007828:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800782c:	623b      	str	r3, [r7, #32]
 800782e:	6a3b      	ldr	r3, [r7, #32]
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8007830:	2300      	movs	r3, #0
 8007832:	61fb      	str	r3, [r7, #28]
 8007834:	4b6e      	ldr	r3, [pc, #440]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 8007836:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007838:	4a6d      	ldr	r2, [pc, #436]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 800783a:	f043 0320 	orr.w	r3, r3, #32
 800783e:	6313      	str	r3, [r2, #48]	; 0x30
 8007840:	4b6b      	ldr	r3, [pc, #428]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 8007842:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007844:	f003 0320 	and.w	r3, r3, #32
 8007848:	61fb      	str	r3, [r7, #28]
 800784a:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800784c:	2300      	movs	r3, #0
 800784e:	61bb      	str	r3, [r7, #24]
 8007850:	4b67      	ldr	r3, [pc, #412]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 8007852:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007854:	4a66      	ldr	r2, [pc, #408]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 8007856:	f043 0301 	orr.w	r3, r3, #1
 800785a:	6313      	str	r3, [r2, #48]	; 0x30
 800785c:	4b64      	ldr	r3, [pc, #400]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 800785e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007860:	f003 0301 	and.w	r3, r3, #1
 8007864:	61bb      	str	r3, [r7, #24]
 8007866:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8007868:	2300      	movs	r3, #0
 800786a:	617b      	str	r3, [r7, #20]
 800786c:	4b60      	ldr	r3, [pc, #384]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 800786e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007870:	4a5f      	ldr	r2, [pc, #380]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 8007872:	f043 0302 	orr.w	r3, r3, #2
 8007876:	6313      	str	r3, [r2, #48]	; 0x30
 8007878:	4b5d      	ldr	r3, [pc, #372]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 800787a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800787c:	f003 0302 	and.w	r3, r3, #2
 8007880:	617b      	str	r3, [r7, #20]
 8007882:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8007884:	2300      	movs	r3, #0
 8007886:	613b      	str	r3, [r7, #16]
 8007888:	4b59      	ldr	r3, [pc, #356]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 800788a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800788c:	4a58      	ldr	r2, [pc, #352]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 800788e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007892:	6313      	str	r3, [r2, #48]	; 0x30
 8007894:	4b56      	ldr	r3, [pc, #344]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 8007896:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007898:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800789c:	613b      	str	r3, [r7, #16]
 800789e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80078a0:	2300      	movs	r3, #0
 80078a2:	60fb      	str	r3, [r7, #12]
 80078a4:	4b52      	ldr	r3, [pc, #328]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 80078a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078a8:	4a51      	ldr	r2, [pc, #324]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 80078aa:	f043 0304 	orr.w	r3, r3, #4
 80078ae:	6313      	str	r3, [r2, #48]	; 0x30
 80078b0:	4b4f      	ldr	r3, [pc, #316]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 80078b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078b4:	f003 0304 	and.w	r3, r3, #4
 80078b8:	60fb      	str	r3, [r7, #12]
 80078ba:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80078bc:	2300      	movs	r3, #0
 80078be:	60bb      	str	r3, [r7, #8]
 80078c0:	4b4b      	ldr	r3, [pc, #300]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 80078c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078c4:	4a4a      	ldr	r2, [pc, #296]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 80078c6:	f043 0308 	orr.w	r3, r3, #8
 80078ca:	6313      	str	r3, [r2, #48]	; 0x30
 80078cc:	4b48      	ldr	r3, [pc, #288]	; (80079f0 <HAL_LTDC_MspInit+0x200>)
 80078ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80078d0:	f003 0308 	and.w	r3, r3, #8
 80078d4:	60bb      	str	r3, [r7, #8]
 80078d6:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7 
    */
    GPIO_InitStruct.Pin = ENABLE_Pin;
 80078d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80078dc:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80078de:	2302      	movs	r3, #2
 80078e0:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80078e2:	2300      	movs	r3, #0
 80078e4:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80078e6:	2300      	movs	r3, #0
 80078e8:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80078ea:	230e      	movs	r3, #14
 80078ec:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 80078ee:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80078f2:	4619      	mov	r1, r3
 80078f4:	483f      	ldr	r0, [pc, #252]	; (80079f4 <HAL_LTDC_MspInit+0x204>)
 80078f6:	f004 fb19 	bl	800bf2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = B5_Pin|VSYNC_Pin|G2_Pin|R4_Pin 
 80078fa:	f641 0358 	movw	r3, #6232	; 0x1858
 80078fe:	627b      	str	r3, [r7, #36]	; 0x24
                          |R5_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007900:	2302      	movs	r3, #2
 8007902:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007904:	2300      	movs	r3, #0
 8007906:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007908:	2300      	movs	r3, #0
 800790a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800790c:	230e      	movs	r3, #14
 800790e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007910:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007914:	4619      	mov	r1, r3
 8007916:	4838      	ldr	r0, [pc, #224]	; (80079f8 <HAL_LTDC_MspInit+0x208>)
 8007918:	f004 fb08 	bl	800bf2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R3_Pin|R6_Pin;
 800791c:	2303      	movs	r3, #3
 800791e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007920:	2302      	movs	r3, #2
 8007922:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007924:	2300      	movs	r3, #0
 8007926:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007928:	2300      	movs	r3, #0
 800792a:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800792c:	2309      	movs	r3, #9
 800792e:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007930:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007934:	4619      	mov	r1, r3
 8007936:	4831      	ldr	r0, [pc, #196]	; (80079fc <HAL_LTDC_MspInit+0x20c>)
 8007938:	f004 faf8 	bl	800bf2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G4_Pin|G5_Pin|B6_Pin|B7_Pin;
 800793c:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 8007940:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007942:	2302      	movs	r3, #2
 8007944:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007946:	2300      	movs	r3, #0
 8007948:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800794a:	2300      	movs	r3, #0
 800794c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800794e:	230e      	movs	r3, #14
 8007950:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8007952:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007956:	4619      	mov	r1, r3
 8007958:	4828      	ldr	r0, [pc, #160]	; (80079fc <HAL_LTDC_MspInit+0x20c>)
 800795a:	f004 fae7 	bl	800bf2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = R7_Pin|DOTCLK_Pin|B3_Pin;
 800795e:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 8007962:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007964:	2302      	movs	r3, #2
 8007966:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007968:	2300      	movs	r3, #0
 800796a:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800796c:	2300      	movs	r3, #0
 800796e:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8007970:	230e      	movs	r3, #14
 8007972:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8007974:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8007978:	4619      	mov	r1, r3
 800797a:	4821      	ldr	r0, [pc, #132]	; (8007a00 <HAL_LTDC_MspInit+0x210>)
 800797c:	f004 fad6 	bl	800bf2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = HSYNC_Pin|G6_Pin|R2_Pin;
 8007980:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 8007984:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007986:	2302      	movs	r3, #2
 8007988:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800798a:	2300      	movs	r3, #0
 800798c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800798e:	2300      	movs	r3, #0
 8007990:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8007992:	230e      	movs	r3, #14
 8007994:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8007996:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800799a:	4619      	mov	r1, r3
 800799c:	4819      	ldr	r0, [pc, #100]	; (8007a04 <HAL_LTDC_MspInit+0x214>)
 800799e:	f004 fac5 	bl	800bf2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G7_Pin|B2_Pin;
 80079a2:	2348      	movs	r3, #72	; 0x48
 80079a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80079a6:	2302      	movs	r3, #2
 80079a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079aa:	2300      	movs	r3, #0
 80079ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80079ae:	2300      	movs	r3, #0
 80079b0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80079b2:	230e      	movs	r3, #14
 80079b4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80079b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80079ba:	4619      	mov	r1, r3
 80079bc:	4812      	ldr	r0, [pc, #72]	; (8007a08 <HAL_LTDC_MspInit+0x218>)
 80079be:	f004 fab5 	bl	800bf2c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = G3_Pin|B4_Pin;
 80079c2:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80079c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80079c8:	2302      	movs	r3, #2
 80079ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80079cc:	2300      	movs	r3, #0
 80079ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80079d0:	2300      	movs	r3, #0
 80079d2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80079d4:	2309      	movs	r3, #9
 80079d6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80079d8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80079dc:	4619      	mov	r1, r3
 80079de:	4808      	ldr	r0, [pc, #32]	; (8007a00 <HAL_LTDC_MspInit+0x210>)
 80079e0:	f004 faa4 	bl	800bf2c <HAL_GPIO_Init>

  /* USER CODE BEGIN LTDC_MspInit 1 */

  /* USER CODE END LTDC_MspInit 1 */
  }
}
 80079e4:	bf00      	nop
 80079e6:	3738      	adds	r7, #56	; 0x38
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bd80      	pop	{r7, pc}
 80079ec:	40016800 	.word	0x40016800
 80079f0:	40023800 	.word	0x40023800
 80079f4:	40021400 	.word	0x40021400
 80079f8:	40020000 	.word	0x40020000
 80079fc:	40020400 	.word	0x40020400
 8007a00:	40021800 	.word	0x40021800
 8007a04:	40020800 	.word	0x40020800
 8007a08:	40020c00 	.word	0x40020c00

08007a0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8007a0c:	b598      	push	{r3, r4, r7, lr}
 8007a0e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8007a10:	f003 fbce 	bl	800b1b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8007a14:	f000 f82e 	bl	8007a74 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8007a18:	f7ff fc3a 	bl	8007290 <MX_GPIO_Init>
  MX_CRC_Init();
 8007a1c:	f7ff fabe 	bl	8006f9c <MX_CRC_Init>
  MX_DMA2D_Init();
 8007a20:	f7ff faf2 	bl	8007008 <MX_DMA2D_Init>
  MX_FMC_Init();
 8007a24:	f7ff fb4a 	bl	80070bc <MX_FMC_Init>
  MX_I2C3_Init();
 8007a28:	f7ff fd60 	bl	80074ec <MX_I2C3_Init>
  MX_SPI5_Init();
 8007a2c:	f000 f8be 	bl	8007bac <MX_SPI5_Init>
  MX_TIM1_Init();
 8007a30:	f000 fae8 	bl	8008004 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 8007a34:	f001 f8fc 	bl	8008c30 <MX_USART1_UART_Init>
  MX_LTDC_Init();
 8007a38:	f7ff fe28 	bl	800768c <MX_LTDC_Init>
  MX_X_CUBE_AI_Init();
 8007a3c:	f009 f856 	bl	8010aec <MX_X_CUBE_AI_Init>
  /* USER CODE BEGIN 2 */
  LCD_Config();
 8007a40:	f000 fe7a 	bl	8008738 <LCD_Config>
  Touchscreen_Calibration();
 8007a44:	f000 ff24 	bl	8008890 <Touchscreen_Calibration>
  BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 8007a48:	f002 f9ae 	bl	8009da8 <BSP_LCD_GetXSize>
 8007a4c:	4603      	mov	r3, r0
 8007a4e:	b29c      	uxth	r4, r3
 8007a50:	f002 f9b6 	bl	8009dc0 <BSP_LCD_GetYSize>
 8007a54:	4603      	mov	r3, r0
 8007a56:	b29b      	uxth	r3, r3
 8007a58:	4619      	mov	r1, r3
 8007a5a:	4620      	mov	r0, r4
 8007a5c:	f003 fabc 	bl	800afd8 <BSP_TS_Init>
  BSP_LCD_Clear(LCD_COLOR_BLUE);
 8007a60:	4803      	ldr	r0, [pc, #12]	; (8007a70 <main+0x64>)
 8007a62:	f002 fb31 	bl	800a0c8 <BSP_LCD_Clear>
  Draw_Menu();
 8007a66:	f000 fe91 	bl	800878c <Draw_Menu>
  {
    /* USER CODE END WHILE */

 // MX_X_CUBE_AI_Process();
    /* USER CODE BEGIN 3 */
  Read_TouchPanel();
 8007a6a:	f000 fb3d 	bl	80080e8 <Read_TouchPanel>
 8007a6e:	e7fc      	b.n	8007a6a <main+0x5e>
 8007a70:	ff0000ff 	.word	0xff0000ff

08007a74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b0a0      	sub	sp, #128	; 0x80
 8007a78:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007a7a:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8007a7e:	2230      	movs	r2, #48	; 0x30
 8007a80:	2100      	movs	r1, #0
 8007a82:	4618      	mov	r0, r3
 8007a84:	f009 fa9e 	bl	8010fc4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007a88:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8007a8c:	2200      	movs	r2, #0
 8007a8e:	601a      	str	r2, [r3, #0]
 8007a90:	605a      	str	r2, [r3, #4]
 8007a92:	609a      	str	r2, [r3, #8]
 8007a94:	60da      	str	r2, [r3, #12]
 8007a96:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8007a98:	f107 030c 	add.w	r3, r7, #12
 8007a9c:	2230      	movs	r2, #48	; 0x30
 8007a9e:	2100      	movs	r1, #0
 8007aa0:	4618      	mov	r0, r3
 8007aa2:	f009 fa8f 	bl	8010fc4 <memset>

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8007aa6:	2300      	movs	r3, #0
 8007aa8:	60bb      	str	r3, [r7, #8]
 8007aaa:	4b31      	ldr	r3, [pc, #196]	; (8007b70 <SystemClock_Config+0xfc>)
 8007aac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aae:	4a30      	ldr	r2, [pc, #192]	; (8007b70 <SystemClock_Config+0xfc>)
 8007ab0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ab4:	6413      	str	r3, [r2, #64]	; 0x40
 8007ab6:	4b2e      	ldr	r3, [pc, #184]	; (8007b70 <SystemClock_Config+0xfc>)
 8007ab8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007abe:	60bb      	str	r3, [r7, #8]
 8007ac0:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	607b      	str	r3, [r7, #4]
 8007ac6:	4b2b      	ldr	r3, [pc, #172]	; (8007b74 <SystemClock_Config+0x100>)
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	4a2a      	ldr	r2, [pc, #168]	; (8007b74 <SystemClock_Config+0x100>)
 8007acc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007ad0:	6013      	str	r3, [r2, #0]
 8007ad2:	4b28      	ldr	r3, [pc, #160]	; (8007b74 <SystemClock_Config+0x100>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8007ada:	607b      	str	r3, [r7, #4]
 8007adc:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8007ae2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007ae6:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8007ae8:	2302      	movs	r3, #2
 8007aea:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8007aec:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007af0:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8007af2:	2304      	movs	r3, #4
 8007af4:	673b      	str	r3, [r7, #112]	; 0x70
  RCC_OscInitStruct.PLL.PLLN = 168;
 8007af6:	23a8      	movs	r3, #168	; 0xa8
 8007af8:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8007afa:	2302      	movs	r3, #2
 8007afc:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8007afe:	2307      	movs	r3, #7
 8007b00:	67fb      	str	r3, [r7, #124]	; 0x7c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8007b02:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8007b06:	4618      	mov	r0, r3
 8007b08:	f006 f85c 	bl	800dbc4 <HAL_RCC_OscConfig>
 8007b0c:	4603      	mov	r3, r0
 8007b0e:	2b00      	cmp	r3, #0
 8007b10:	d001      	beq.n	8007b16 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8007b12:	f000 f843 	bl	8007b9c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8007b16:	230f      	movs	r3, #15
 8007b18:	63fb      	str	r3, [r7, #60]	; 0x3c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8007b1a:	2302      	movs	r3, #2
 8007b1c:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8007b1e:	2300      	movs	r3, #0
 8007b20:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8007b22:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8007b26:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8007b28:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007b2c:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8007b2e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8007b32:	2105      	movs	r1, #5
 8007b34:	4618      	mov	r0, r3
 8007b36:	f006 fab3 	bl	800e0a0 <HAL_RCC_ClockConfig>
 8007b3a:	4603      	mov	r3, r0
 8007b3c:	2b00      	cmp	r3, #0
 8007b3e:	d001      	beq.n	8007b44 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 8007b40:	f000 f82c 	bl	8007b9c <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8007b44:	2308      	movs	r3, #8
 8007b46:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.PLLSAI.PLLSAIN = 50;
 8007b48:	2332      	movs	r3, #50	; 0x32
 8007b4a:	61fb      	str	r3, [r7, #28]
  PeriphClkInitStruct.PLLSAI.PLLSAIR = 2;
 8007b4c:	2302      	movs	r3, #2
 8007b4e:	627b      	str	r3, [r7, #36]	; 0x24
  PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 8007b50:	2300      	movs	r3, #0
 8007b52:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8007b54:	f107 030c 	add.w	r3, r7, #12
 8007b58:	4618      	mov	r0, r3
 8007b5a:	f006 fcf3 	bl	800e544 <HAL_RCCEx_PeriphCLKConfig>
 8007b5e:	4603      	mov	r3, r0
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d001      	beq.n	8007b68 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8007b64:	f000 f81a 	bl	8007b9c <Error_Handler>
  }
}
 8007b68:	bf00      	nop
 8007b6a:	3780      	adds	r7, #128	; 0x80
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bd80      	pop	{r7, pc}
 8007b70:	40023800 	.word	0x40023800
 8007b74:	40007000 	.word	0x40007000

08007b78 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b082      	sub	sp, #8
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	4a04      	ldr	r2, [pc, #16]	; (8007b98 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8007b86:	4293      	cmp	r3, r2
 8007b88:	d101      	bne.n	8007b8e <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8007b8a:	f003 fb33 	bl	800b1f4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8007b8e:	bf00      	nop
 8007b90:	3708      	adds	r7, #8
 8007b92:	46bd      	mov	sp, r7
 8007b94:	bd80      	pop	{r7, pc}
 8007b96:	bf00      	nop
 8007b98:	40001000 	.word	0x40001000

08007b9c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007b9c:	b480      	push	{r7}
 8007b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8007ba0:	bf00      	nop
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba8:	4770      	bx	lr
	...

08007bac <MX_SPI5_Init>:

SPI_HandleTypeDef hspi5;

/* SPI5 init function */
void MX_SPI5_Init(void)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	af00      	add	r7, sp, #0

  hspi5.Instance = SPI5;
 8007bb0:	4b17      	ldr	r3, [pc, #92]	; (8007c10 <MX_SPI5_Init+0x64>)
 8007bb2:	4a18      	ldr	r2, [pc, #96]	; (8007c14 <MX_SPI5_Init+0x68>)
 8007bb4:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8007bb6:	4b16      	ldr	r3, [pc, #88]	; (8007c10 <MX_SPI5_Init+0x64>)
 8007bb8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8007bbc:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8007bbe:	4b14      	ldr	r3, [pc, #80]	; (8007c10 <MX_SPI5_Init+0x64>)
 8007bc0:	2200      	movs	r2, #0
 8007bc2:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8007bc4:	4b12      	ldr	r3, [pc, #72]	; (8007c10 <MX_SPI5_Init+0x64>)
 8007bc6:	2200      	movs	r2, #0
 8007bc8:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8007bca:	4b11      	ldr	r3, [pc, #68]	; (8007c10 <MX_SPI5_Init+0x64>)
 8007bcc:	2200      	movs	r2, #0
 8007bce:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8007bd0:	4b0f      	ldr	r3, [pc, #60]	; (8007c10 <MX_SPI5_Init+0x64>)
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8007bd6:	4b0e      	ldr	r3, [pc, #56]	; (8007c10 <MX_SPI5_Init+0x64>)
 8007bd8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007bdc:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8007bde:	4b0c      	ldr	r3, [pc, #48]	; (8007c10 <MX_SPI5_Init+0x64>)
 8007be0:	2218      	movs	r2, #24
 8007be2:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8007be4:	4b0a      	ldr	r3, [pc, #40]	; (8007c10 <MX_SPI5_Init+0x64>)
 8007be6:	2200      	movs	r2, #0
 8007be8:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8007bea:	4b09      	ldr	r3, [pc, #36]	; (8007c10 <MX_SPI5_Init+0x64>)
 8007bec:	2200      	movs	r2, #0
 8007bee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8007bf0:	4b07      	ldr	r3, [pc, #28]	; (8007c10 <MX_SPI5_Init+0x64>)
 8007bf2:	2200      	movs	r2, #0
 8007bf4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8007bf6:	4b06      	ldr	r3, [pc, #24]	; (8007c10 <MX_SPI5_Init+0x64>)
 8007bf8:	220a      	movs	r2, #10
 8007bfa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8007bfc:	4804      	ldr	r0, [pc, #16]	; (8007c10 <MX_SPI5_Init+0x64>)
 8007bfe:	f006 fee0 	bl	800e9c2 <HAL_SPI_Init>
 8007c02:	4603      	mov	r3, r0
 8007c04:	2b00      	cmp	r3, #0
 8007c06:	d001      	beq.n	8007c0c <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8007c08:	f7ff ffc8 	bl	8007b9c <Error_Handler>
  }

}
 8007c0c:	bf00      	nop
 8007c0e:	bd80      	pop	{r7, pc}
 8007c10:	20000f98 	.word	0x20000f98
 8007c14:	40015000 	.word	0x40015000

08007c18 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8007c18:	b580      	push	{r7, lr}
 8007c1a:	b08a      	sub	sp, #40	; 0x28
 8007c1c:	af00      	add	r7, sp, #0
 8007c1e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007c20:	f107 0314 	add.w	r3, r7, #20
 8007c24:	2200      	movs	r2, #0
 8007c26:	601a      	str	r2, [r3, #0]
 8007c28:	605a      	str	r2, [r3, #4]
 8007c2a:	609a      	str	r2, [r3, #8]
 8007c2c:	60da      	str	r2, [r3, #12]
 8007c2e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI5)
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	4a19      	ldr	r2, [pc, #100]	; (8007c9c <HAL_SPI_MspInit+0x84>)
 8007c36:	4293      	cmp	r3, r2
 8007c38:	d12c      	bne.n	8007c94 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* SPI5 clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8007c3a:	2300      	movs	r3, #0
 8007c3c:	613b      	str	r3, [r7, #16]
 8007c3e:	4b18      	ldr	r3, [pc, #96]	; (8007ca0 <HAL_SPI_MspInit+0x88>)
 8007c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c42:	4a17      	ldr	r2, [pc, #92]	; (8007ca0 <HAL_SPI_MspInit+0x88>)
 8007c44:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007c48:	6453      	str	r3, [r2, #68]	; 0x44
 8007c4a:	4b15      	ldr	r3, [pc, #84]	; (8007ca0 <HAL_SPI_MspInit+0x88>)
 8007c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007c4e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007c52:	613b      	str	r3, [r7, #16]
 8007c54:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8007c56:	2300      	movs	r3, #0
 8007c58:	60fb      	str	r3, [r7, #12]
 8007c5a:	4b11      	ldr	r3, [pc, #68]	; (8007ca0 <HAL_SPI_MspInit+0x88>)
 8007c5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c5e:	4a10      	ldr	r2, [pc, #64]	; (8007ca0 <HAL_SPI_MspInit+0x88>)
 8007c60:	f043 0320 	orr.w	r3, r3, #32
 8007c64:	6313      	str	r3, [r2, #48]	; 0x30
 8007c66:	4b0e      	ldr	r3, [pc, #56]	; (8007ca0 <HAL_SPI_MspInit+0x88>)
 8007c68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007c6a:	f003 0320 	and.w	r3, r3, #32
 8007c6e:	60fb      	str	r3, [r7, #12]
 8007c70:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI 
    */
    GPIO_InitStruct.Pin = SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin;
 8007c72:	f44f 7360 	mov.w	r3, #896	; 0x380
 8007c76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007c78:	2302      	movs	r3, #2
 8007c7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007c7c:	2300      	movs	r3, #0
 8007c7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007c80:	2300      	movs	r3, #0
 8007c82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 8007c84:	2305      	movs	r3, #5
 8007c86:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8007c88:	f107 0314 	add.w	r3, r7, #20
 8007c8c:	4619      	mov	r1, r3
 8007c8e:	4805      	ldr	r0, [pc, #20]	; (8007ca4 <HAL_SPI_MspInit+0x8c>)
 8007c90:	f004 f94c 	bl	800bf2c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }
}
 8007c94:	bf00      	nop
 8007c96:	3728      	adds	r7, #40	; 0x28
 8007c98:	46bd      	mov	sp, r7
 8007c9a:	bd80      	pop	{r7, pc}
 8007c9c:	40015000 	.word	0x40015000
 8007ca0:	40023800 	.word	0x40023800
 8007ca4:	40021400 	.word	0x40021400

08007ca8 <HAL_SPI_MspDeInit>:

void HAL_SPI_MspDeInit(SPI_HandleTypeDef* spiHandle)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b082      	sub	sp, #8
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]

  if(spiHandle->Instance==SPI5)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	681b      	ldr	r3, [r3, #0]
 8007cb4:	4a08      	ldr	r2, [pc, #32]	; (8007cd8 <HAL_SPI_MspDeInit+0x30>)
 8007cb6:	4293      	cmp	r3, r2
 8007cb8:	d10a      	bne.n	8007cd0 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8007cba:	4b08      	ldr	r3, [pc, #32]	; (8007cdc <HAL_SPI_MspDeInit+0x34>)
 8007cbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cbe:	4a07      	ldr	r2, [pc, #28]	; (8007cdc <HAL_SPI_MspDeInit+0x34>)
 8007cc0:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007cc4:	6453      	str	r3, [r2, #68]	; 0x44
    /**SPI5 GPIO Configuration    
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI 
    */
    HAL_GPIO_DeInit(GPIOF, SPI5_SCK_Pin|SPI5_MISO_Pin|SPI5_MOSI_Pin);
 8007cc6:	f44f 7160 	mov.w	r1, #896	; 0x380
 8007cca:	4805      	ldr	r0, [pc, #20]	; (8007ce0 <HAL_SPI_MspDeInit+0x38>)
 8007ccc:	f004 fada 	bl	800c284 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }
} 
 8007cd0:	bf00      	nop
 8007cd2:	3708      	adds	r7, #8
 8007cd4:	46bd      	mov	sp, r7
 8007cd6:	bd80      	pop	{r7, pc}
 8007cd8:	40015000 	.word	0x40015000
 8007cdc:	40023800 	.word	0x40023800
 8007ce0:	40021400 	.word	0x40021400

08007ce4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b083      	sub	sp, #12
 8007ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007cea:	2300      	movs	r3, #0
 8007cec:	607b      	str	r3, [r7, #4]
 8007cee:	4b10      	ldr	r3, [pc, #64]	; (8007d30 <HAL_MspInit+0x4c>)
 8007cf0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cf2:	4a0f      	ldr	r2, [pc, #60]	; (8007d30 <HAL_MspInit+0x4c>)
 8007cf4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007cf8:	6453      	str	r3, [r2, #68]	; 0x44
 8007cfa:	4b0d      	ldr	r3, [pc, #52]	; (8007d30 <HAL_MspInit+0x4c>)
 8007cfc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007cfe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007d02:	607b      	str	r3, [r7, #4]
 8007d04:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8007d06:	2300      	movs	r3, #0
 8007d08:	603b      	str	r3, [r7, #0]
 8007d0a:	4b09      	ldr	r3, [pc, #36]	; (8007d30 <HAL_MspInit+0x4c>)
 8007d0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d0e:	4a08      	ldr	r2, [pc, #32]	; (8007d30 <HAL_MspInit+0x4c>)
 8007d10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007d14:	6413      	str	r3, [r2, #64]	; 0x40
 8007d16:	4b06      	ldr	r3, [pc, #24]	; (8007d30 <HAL_MspInit+0x4c>)
 8007d18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007d1e:	603b      	str	r3, [r7, #0]
 8007d20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007d22:	bf00      	nop
 8007d24:	370c      	adds	r7, #12
 8007d26:	46bd      	mov	sp, r7
 8007d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2c:	4770      	bx	lr
 8007d2e:	bf00      	nop
 8007d30:	40023800 	.word	0x40023800

08007d34 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8007d34:	b580      	push	{r7, lr}
 8007d36:	b08c      	sub	sp, #48	; 0x30
 8007d38:	af00      	add	r7, sp, #0
 8007d3a:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8007d3c:	2300      	movs	r3, #0
 8007d3e:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8007d40:	2300      	movs	r3, #0
 8007d42:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8007d44:	2200      	movs	r2, #0
 8007d46:	6879      	ldr	r1, [r7, #4]
 8007d48:	2036      	movs	r0, #54	; 0x36
 8007d4a:	f003 fb4f 	bl	800b3ec <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8007d4e:	2036      	movs	r0, #54	; 0x36
 8007d50:	f003 fb68 	bl	800b424 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8007d54:	2300      	movs	r3, #0
 8007d56:	60fb      	str	r3, [r7, #12]
 8007d58:	4b1f      	ldr	r3, [pc, #124]	; (8007dd8 <HAL_InitTick+0xa4>)
 8007d5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d5c:	4a1e      	ldr	r2, [pc, #120]	; (8007dd8 <HAL_InitTick+0xa4>)
 8007d5e:	f043 0310 	orr.w	r3, r3, #16
 8007d62:	6413      	str	r3, [r2, #64]	; 0x40
 8007d64:	4b1c      	ldr	r3, [pc, #112]	; (8007dd8 <HAL_InitTick+0xa4>)
 8007d66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007d68:	f003 0310 	and.w	r3, r3, #16
 8007d6c:	60fb      	str	r3, [r7, #12]
 8007d6e:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8007d70:	f107 0210 	add.w	r2, r7, #16
 8007d74:	f107 0314 	add.w	r3, r7, #20
 8007d78:	4611      	mov	r1, r2
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	f006 fbb0 	bl	800e4e0 <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8007d80:	f006 fb86 	bl	800e490 <HAL_RCC_GetPCLK1Freq>
 8007d84:	4603      	mov	r3, r0
 8007d86:	005b      	lsls	r3, r3, #1
 8007d88:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8007d8a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007d8c:	4a13      	ldr	r2, [pc, #76]	; (8007ddc <HAL_InitTick+0xa8>)
 8007d8e:	fba2 2303 	umull	r2, r3, r2, r3
 8007d92:	0c9b      	lsrs	r3, r3, #18
 8007d94:	3b01      	subs	r3, #1
 8007d96:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8007d98:	4b11      	ldr	r3, [pc, #68]	; (8007de0 <HAL_InitTick+0xac>)
 8007d9a:	4a12      	ldr	r2, [pc, #72]	; (8007de4 <HAL_InitTick+0xb0>)
 8007d9c:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8007d9e:	4b10      	ldr	r3, [pc, #64]	; (8007de0 <HAL_InitTick+0xac>)
 8007da0:	f240 32e7 	movw	r2, #999	; 0x3e7
 8007da4:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8007da6:	4a0e      	ldr	r2, [pc, #56]	; (8007de0 <HAL_InitTick+0xac>)
 8007da8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007daa:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8007dac:	4b0c      	ldr	r3, [pc, #48]	; (8007de0 <HAL_InitTick+0xac>)
 8007dae:	2200      	movs	r2, #0
 8007db0:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007db2:	4b0b      	ldr	r3, [pc, #44]	; (8007de0 <HAL_InitTick+0xac>)
 8007db4:	2200      	movs	r2, #0
 8007db6:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8007db8:	4809      	ldr	r0, [pc, #36]	; (8007de0 <HAL_InitTick+0xac>)
 8007dba:	f007 fb8d 	bl	800f4d8 <HAL_TIM_Base_Init>
 8007dbe:	4603      	mov	r3, r0
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d104      	bne.n	8007dce <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8007dc4:	4806      	ldr	r0, [pc, #24]	; (8007de0 <HAL_InitTick+0xac>)
 8007dc6:	f007 fbb2 	bl	800f52e <HAL_TIM_Base_Start_IT>
 8007dca:	4603      	mov	r3, r0
 8007dcc:	e000      	b.n	8007dd0 <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8007dce:	2301      	movs	r3, #1
}
 8007dd0:	4618      	mov	r0, r3
 8007dd2:	3730      	adds	r7, #48	; 0x30
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	bd80      	pop	{r7, pc}
 8007dd8:	40023800 	.word	0x40023800
 8007ddc:	431bde83 	.word	0x431bde83
 8007de0:	20000ff0 	.word	0x20000ff0
 8007de4:	40001000 	.word	0x40001000

08007de8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007de8:	b480      	push	{r7}
 8007dea:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8007dec:	bf00      	nop
 8007dee:	46bd      	mov	sp, r7
 8007df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df4:	4770      	bx	lr

08007df6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8007df6:	b480      	push	{r7}
 8007df8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8007dfa:	e7fe      	b.n	8007dfa <HardFault_Handler+0x4>

08007dfc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8007dfc:	b480      	push	{r7}
 8007dfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8007e00:	e7fe      	b.n	8007e00 <MemManage_Handler+0x4>

08007e02 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8007e02:	b480      	push	{r7}
 8007e04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8007e06:	e7fe      	b.n	8007e06 <BusFault_Handler+0x4>

08007e08 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8007e0c:	e7fe      	b.n	8007e0c <UsageFault_Handler+0x4>

08007e0e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8007e0e:	b480      	push	{r7}
 8007e10:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8007e12:	bf00      	nop
 8007e14:	46bd      	mov	sp, r7
 8007e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1a:	4770      	bx	lr

08007e1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8007e1c:	b480      	push	{r7}
 8007e1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8007e20:	bf00      	nop
 8007e22:	46bd      	mov	sp, r7
 8007e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e28:	4770      	bx	lr

08007e2a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8007e2a:	b480      	push	{r7}
 8007e2c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8007e2e:	bf00      	nop
 8007e30:	46bd      	mov	sp, r7
 8007e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e36:	4770      	bx	lr

08007e38 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8007e3c:	4802      	ldr	r0, [pc, #8]	; (8007e48 <TIM6_DAC_IRQHandler+0x10>)
 8007e3e:	f007 fb9a 	bl	800f576 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8007e42:	bf00      	nop
 8007e44:	bd80      	pop	{r7, pc}
 8007e46:	bf00      	nop
 8007e48:	20000ff0 	.word	0x20000ff0

08007e4c <DMA2D_IRQHandler>:

/**
  * @brief This function handles DMA2D global interrupt.
  */
void DMA2D_IRQHandler(void)
{
 8007e4c:	b580      	push	{r7, lr}
 8007e4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2D_IRQn 0 */

  /* USER CODE END DMA2D_IRQn 0 */
  HAL_DMA2D_IRQHandler(&hdma2d);
 8007e50:	4802      	ldr	r0, [pc, #8]	; (8007e5c <DMA2D_IRQHandler+0x10>)
 8007e52:	f003 fe2c 	bl	800baae <HAL_DMA2D_IRQHandler>
  /* USER CODE BEGIN DMA2D_IRQn 1 */

  /* USER CODE END DMA2D_IRQn 1 */
}
 8007e56:	bf00      	nop
 8007e58:	bd80      	pop	{r7, pc}
 8007e5a:	bf00      	nop
 8007e5c:	20000e24 	.word	0x20000e24

08007e60 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8007e60:	b480      	push	{r7}
 8007e62:	af00      	add	r7, sp, #0
	return 1;
 8007e64:	2301      	movs	r3, #1
}
 8007e66:	4618      	mov	r0, r3
 8007e68:	46bd      	mov	sp, r7
 8007e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6e:	4770      	bx	lr

08007e70 <_kill>:

int _kill(int pid, int sig)
{
 8007e70:	b580      	push	{r7, lr}
 8007e72:	b082      	sub	sp, #8
 8007e74:	af00      	add	r7, sp, #0
 8007e76:	6078      	str	r0, [r7, #4]
 8007e78:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8007e7a:	f009 f85b 	bl	8010f34 <__errno>
 8007e7e:	4603      	mov	r3, r0
 8007e80:	2216      	movs	r2, #22
 8007e82:	601a      	str	r2, [r3, #0]
	return -1;
 8007e84:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007e88:	4618      	mov	r0, r3
 8007e8a:	3708      	adds	r7, #8
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	bd80      	pop	{r7, pc}

08007e90 <_exit>:

void _exit (int status)
{
 8007e90:	b580      	push	{r7, lr}
 8007e92:	b082      	sub	sp, #8
 8007e94:	af00      	add	r7, sp, #0
 8007e96:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8007e98:	f04f 31ff 	mov.w	r1, #4294967295
 8007e9c:	6878      	ldr	r0, [r7, #4]
 8007e9e:	f7ff ffe7 	bl	8007e70 <_kill>
	while (1) {}		/* Make sure we hang here */
 8007ea2:	e7fe      	b.n	8007ea2 <_exit+0x12>

08007ea4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8007ea4:	b580      	push	{r7, lr}
 8007ea6:	b086      	sub	sp, #24
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	60f8      	str	r0, [r7, #12]
 8007eac:	60b9      	str	r1, [r7, #8]
 8007eae:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	617b      	str	r3, [r7, #20]
 8007eb4:	e00a      	b.n	8007ecc <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8007eb6:	f3af 8000 	nop.w
 8007eba:	4601      	mov	r1, r0
 8007ebc:	68bb      	ldr	r3, [r7, #8]
 8007ebe:	1c5a      	adds	r2, r3, #1
 8007ec0:	60ba      	str	r2, [r7, #8]
 8007ec2:	b2ca      	uxtb	r2, r1
 8007ec4:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	3301      	adds	r3, #1
 8007eca:	617b      	str	r3, [r7, #20]
 8007ecc:	697a      	ldr	r2, [r7, #20]
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	429a      	cmp	r2, r3
 8007ed2:	dbf0      	blt.n	8007eb6 <_read+0x12>
	}

return len;
 8007ed4:	687b      	ldr	r3, [r7, #4]
}
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	3718      	adds	r7, #24
 8007eda:	46bd      	mov	sp, r7
 8007edc:	bd80      	pop	{r7, pc}

08007ede <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8007ede:	b580      	push	{r7, lr}
 8007ee0:	b086      	sub	sp, #24
 8007ee2:	af00      	add	r7, sp, #0
 8007ee4:	60f8      	str	r0, [r7, #12]
 8007ee6:	60b9      	str	r1, [r7, #8]
 8007ee8:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007eea:	2300      	movs	r3, #0
 8007eec:	617b      	str	r3, [r7, #20]
 8007eee:	e009      	b.n	8007f04 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8007ef0:	68bb      	ldr	r3, [r7, #8]
 8007ef2:	1c5a      	adds	r2, r3, #1
 8007ef4:	60ba      	str	r2, [r7, #8]
 8007ef6:	781b      	ldrb	r3, [r3, #0]
 8007ef8:	4618      	mov	r0, r3
 8007efa:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8007efe:	697b      	ldr	r3, [r7, #20]
 8007f00:	3301      	adds	r3, #1
 8007f02:	617b      	str	r3, [r7, #20]
 8007f04:	697a      	ldr	r2, [r7, #20]
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	dbf1      	blt.n	8007ef0 <_write+0x12>
	}
	return len;
 8007f0c:	687b      	ldr	r3, [r7, #4]
}
 8007f0e:	4618      	mov	r0, r3
 8007f10:	3718      	adds	r7, #24
 8007f12:	46bd      	mov	sp, r7
 8007f14:	bd80      	pop	{r7, pc}

08007f16 <_close>:

int _close(int file)
{
 8007f16:	b480      	push	{r7}
 8007f18:	b083      	sub	sp, #12
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
	return -1;
 8007f1e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8007f22:	4618      	mov	r0, r3
 8007f24:	370c      	adds	r7, #12
 8007f26:	46bd      	mov	sp, r7
 8007f28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2c:	4770      	bx	lr

08007f2e <_fstat>:


int _fstat(int file, struct stat *st)
{
 8007f2e:	b480      	push	{r7}
 8007f30:	b083      	sub	sp, #12
 8007f32:	af00      	add	r7, sp, #0
 8007f34:	6078      	str	r0, [r7, #4]
 8007f36:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8007f38:	683b      	ldr	r3, [r7, #0]
 8007f3a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8007f3e:	605a      	str	r2, [r3, #4]
	return 0;
 8007f40:	2300      	movs	r3, #0
}
 8007f42:	4618      	mov	r0, r3
 8007f44:	370c      	adds	r7, #12
 8007f46:	46bd      	mov	sp, r7
 8007f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f4c:	4770      	bx	lr

08007f4e <_isatty>:

int _isatty(int file)
{
 8007f4e:	b480      	push	{r7}
 8007f50:	b083      	sub	sp, #12
 8007f52:	af00      	add	r7, sp, #0
 8007f54:	6078      	str	r0, [r7, #4]
	return 1;
 8007f56:	2301      	movs	r3, #1
}
 8007f58:	4618      	mov	r0, r3
 8007f5a:	370c      	adds	r7, #12
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f62:	4770      	bx	lr

08007f64 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8007f64:	b480      	push	{r7}
 8007f66:	b085      	sub	sp, #20
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	60f8      	str	r0, [r7, #12]
 8007f6c:	60b9      	str	r1, [r7, #8]
 8007f6e:	607a      	str	r2, [r7, #4]
	return 0;
 8007f70:	2300      	movs	r3, #0
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3714      	adds	r7, #20
 8007f76:	46bd      	mov	sp, r7
 8007f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7c:	4770      	bx	lr
	...

08007f80 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8007f80:	b580      	push	{r7, lr}
 8007f82:	b084      	sub	sp, #16
 8007f84:	af00      	add	r7, sp, #0
 8007f86:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8007f88:	4b11      	ldr	r3, [pc, #68]	; (8007fd0 <_sbrk+0x50>)
 8007f8a:	681b      	ldr	r3, [r3, #0]
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d102      	bne.n	8007f96 <_sbrk+0x16>
		heap_end = &end;
 8007f90:	4b0f      	ldr	r3, [pc, #60]	; (8007fd0 <_sbrk+0x50>)
 8007f92:	4a10      	ldr	r2, [pc, #64]	; (8007fd4 <_sbrk+0x54>)
 8007f94:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8007f96:	4b0e      	ldr	r3, [pc, #56]	; (8007fd0 <_sbrk+0x50>)
 8007f98:	681b      	ldr	r3, [r3, #0]
 8007f9a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8007f9c:	4b0c      	ldr	r3, [pc, #48]	; (8007fd0 <_sbrk+0x50>)
 8007f9e:	681a      	ldr	r2, [r3, #0]
 8007fa0:	687b      	ldr	r3, [r7, #4]
 8007fa2:	4413      	add	r3, r2
 8007fa4:	466a      	mov	r2, sp
 8007fa6:	4293      	cmp	r3, r2
 8007fa8:	d907      	bls.n	8007fba <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8007faa:	f008 ffc3 	bl	8010f34 <__errno>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	220c      	movs	r2, #12
 8007fb2:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8007fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8007fb8:	e006      	b.n	8007fc8 <_sbrk+0x48>
	}

	heap_end += incr;
 8007fba:	4b05      	ldr	r3, [pc, #20]	; (8007fd0 <_sbrk+0x50>)
 8007fbc:	681a      	ldr	r2, [r3, #0]
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	4413      	add	r3, r2
 8007fc2:	4a03      	ldr	r2, [pc, #12]	; (8007fd0 <_sbrk+0x50>)
 8007fc4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
}
 8007fc8:	4618      	mov	r0, r3
 8007fca:	3710      	adds	r7, #16
 8007fcc:	46bd      	mov	sp, r7
 8007fce:	bd80      	pop	{r7, pc}
 8007fd0:	20001030 	.word	0x20001030
 8007fd4:	20019e18 	.word	0x20019e18

08007fd8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8007fd8:	b480      	push	{r7}
 8007fda:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8007fdc:	4b08      	ldr	r3, [pc, #32]	; (8008000 <SystemInit+0x28>)
 8007fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007fe2:	4a07      	ldr	r2, [pc, #28]	; (8008000 <SystemInit+0x28>)
 8007fe4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007fe8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8007fec:	4b04      	ldr	r3, [pc, #16]	; (8008000 <SystemInit+0x28>)
 8007fee:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8007ff2:	609a      	str	r2, [r3, #8]
#endif
}
 8007ff4:	bf00      	nop
 8007ff6:	46bd      	mov	sp, r7
 8007ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ffc:	4770      	bx	lr
 8007ffe:	bf00      	nop
 8008000:	e000ed00 	.word	0xe000ed00

08008004 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8008004:	b580      	push	{r7, lr}
 8008006:	b086      	sub	sp, #24
 8008008:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800800a:	f107 0308 	add.w	r3, r7, #8
 800800e:	2200      	movs	r2, #0
 8008010:	601a      	str	r2, [r3, #0]
 8008012:	605a      	str	r2, [r3, #4]
 8008014:	609a      	str	r2, [r3, #8]
 8008016:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8008018:	463b      	mov	r3, r7
 800801a:	2200      	movs	r2, #0
 800801c:	601a      	str	r2, [r3, #0]
 800801e:	605a      	str	r2, [r3, #4]

  htim1.Instance = TIM1;
 8008020:	4b1e      	ldr	r3, [pc, #120]	; (800809c <MX_TIM1_Init+0x98>)
 8008022:	4a1f      	ldr	r2, [pc, #124]	; (80080a0 <MX_TIM1_Init+0x9c>)
 8008024:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8008026:	4b1d      	ldr	r3, [pc, #116]	; (800809c <MX_TIM1_Init+0x98>)
 8008028:	2200      	movs	r2, #0
 800802a:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800802c:	4b1b      	ldr	r3, [pc, #108]	; (800809c <MX_TIM1_Init+0x98>)
 800802e:	2200      	movs	r2, #0
 8008030:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0;
 8008032:	4b1a      	ldr	r3, [pc, #104]	; (800809c <MX_TIM1_Init+0x98>)
 8008034:	2200      	movs	r2, #0
 8008036:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8008038:	4b18      	ldr	r3, [pc, #96]	; (800809c <MX_TIM1_Init+0x98>)
 800803a:	2200      	movs	r2, #0
 800803c:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800803e:	4b17      	ldr	r3, [pc, #92]	; (800809c <MX_TIM1_Init+0x98>)
 8008040:	2200      	movs	r2, #0
 8008042:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8008044:	4b15      	ldr	r3, [pc, #84]	; (800809c <MX_TIM1_Init+0x98>)
 8008046:	2200      	movs	r2, #0
 8008048:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800804a:	4814      	ldr	r0, [pc, #80]	; (800809c <MX_TIM1_Init+0x98>)
 800804c:	f007 fa44 	bl	800f4d8 <HAL_TIM_Base_Init>
 8008050:	4603      	mov	r3, r0
 8008052:	2b00      	cmp	r3, #0
 8008054:	d001      	beq.n	800805a <MX_TIM1_Init+0x56>
  {
    Error_Handler();
 8008056:	f7ff fda1 	bl	8007b9c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800805a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800805e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8008060:	f107 0308 	add.w	r3, r7, #8
 8008064:	4619      	mov	r1, r3
 8008066:	480d      	ldr	r0, [pc, #52]	; (800809c <MX_TIM1_Init+0x98>)
 8008068:	f007 fb8d 	bl	800f786 <HAL_TIM_ConfigClockSource>
 800806c:	4603      	mov	r3, r0
 800806e:	2b00      	cmp	r3, #0
 8008070:	d001      	beq.n	8008076 <MX_TIM1_Init+0x72>
  {
    Error_Handler();
 8008072:	f7ff fd93 	bl	8007b9c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8008076:	2300      	movs	r3, #0
 8008078:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800807a:	2300      	movs	r3, #0
 800807c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800807e:	463b      	mov	r3, r7
 8008080:	4619      	mov	r1, r3
 8008082:	4806      	ldr	r0, [pc, #24]	; (800809c <MX_TIM1_Init+0x98>)
 8008084:	f007 fda6 	bl	800fbd4 <HAL_TIMEx_MasterConfigSynchronization>
 8008088:	4603      	mov	r3, r0
 800808a:	2b00      	cmp	r3, #0
 800808c:	d001      	beq.n	8008092 <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 800808e:	f7ff fd85 	bl	8007b9c <Error_Handler>
  }

}
 8008092:	bf00      	nop
 8008094:	3718      	adds	r7, #24
 8008096:	46bd      	mov	sp, r7
 8008098:	bd80      	pop	{r7, pc}
 800809a:	bf00      	nop
 800809c:	20001034 	.word	0x20001034
 80080a0:	40010000 	.word	0x40010000

080080a4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80080a4:	b480      	push	{r7}
 80080a6:	b085      	sub	sp, #20
 80080a8:	af00      	add	r7, sp, #0
 80080aa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	681b      	ldr	r3, [r3, #0]
 80080b0:	4a0b      	ldr	r2, [pc, #44]	; (80080e0 <HAL_TIM_Base_MspInit+0x3c>)
 80080b2:	4293      	cmp	r3, r2
 80080b4:	d10d      	bne.n	80080d2 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80080b6:	2300      	movs	r3, #0
 80080b8:	60fb      	str	r3, [r7, #12]
 80080ba:	4b0a      	ldr	r3, [pc, #40]	; (80080e4 <HAL_TIM_Base_MspInit+0x40>)
 80080bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080be:	4a09      	ldr	r2, [pc, #36]	; (80080e4 <HAL_TIM_Base_MspInit+0x40>)
 80080c0:	f043 0301 	orr.w	r3, r3, #1
 80080c4:	6453      	str	r3, [r2, #68]	; 0x44
 80080c6:	4b07      	ldr	r3, [pc, #28]	; (80080e4 <HAL_TIM_Base_MspInit+0x40>)
 80080c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80080ca:	f003 0301 	and.w	r3, r3, #1
 80080ce:	60fb      	str	r3, [r7, #12]
 80080d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80080d2:	bf00      	nop
 80080d4:	3714      	adds	r7, #20
 80080d6:	46bd      	mov	sp, r7
 80080d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080dc:	4770      	bx	lr
 80080de:	bf00      	nop
 80080e0:	40010000 	.word	0x40010000
 80080e4:	40023800 	.word	0x40023800

080080e8 <Read_TouchPanel>:
void Read_Image(void);
void Convert_To_AIIn_Data(void);
void Display_AI_Output(void);
static void Bubblesort(void);

void Read_TouchPanel(void){
 80080e8:	b580      	push	{r7, lr}
 80080ea:	b088      	sub	sp, #32
 80080ec:	af00      	add	r7, sp, #0
  static uint32_t x = 0, y = 0;
  static TS_StateTypeDef  TS_State;
  uint8_t bfr[32];

  /* Get Touch screen position */
  BSP_TS_GetState(&TS_State);
 80080ee:	48a6      	ldr	r0, [pc, #664]	; (8008388 <Read_TouchPanel+0x2a0>)
 80080f0:	f002 ffac 	bl	800b04c <BSP_TS_GetState>

  //Return if not touched
  if(!TS_State.TouchDetected)
 80080f4:	4ba4      	ldr	r3, [pc, #656]	; (8008388 <Read_TouchPanel+0x2a0>)
 80080f6:	881b      	ldrh	r3, [r3, #0]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	f000 8141 	beq.w	8008380 <Read_TouchPanel+0x298>
	  return;

  /* Read the coordinate */
  x = Calibration_GetX(TS_State.X);
 80080fe:	4ba2      	ldr	r3, [pc, #648]	; (8008388 <Read_TouchPanel+0x2a0>)
 8008100:	885b      	ldrh	r3, [r3, #2]
 8008102:	4618      	mov	r0, r3
 8008104:	f000 fd70 	bl	8008be8 <Calibration_GetX>
 8008108:	4603      	mov	r3, r0
 800810a:	461a      	mov	r2, r3
 800810c:	4b9f      	ldr	r3, [pc, #636]	; (800838c <Read_TouchPanel+0x2a4>)
 800810e:	601a      	str	r2, [r3, #0]
  y = Calibration_GetX(TS_State.Y);
 8008110:	4b9d      	ldr	r3, [pc, #628]	; (8008388 <Read_TouchPanel+0x2a0>)
 8008112:	889b      	ldrh	r3, [r3, #4]
 8008114:	4618      	mov	r0, r3
 8008116:	f000 fd67 	bl	8008be8 <Calibration_GetX>
 800811a:	4603      	mov	r3, r0
 800811c:	461a      	mov	r2, r3
 800811e:	4b9c      	ldr	r3, [pc, #624]	; (8008390 <Read_TouchPanel+0x2a8>)
 8008120:	601a      	str	r2, [r3, #0]
  //y = Calibration_GetY(TS_State.Y);
  /* x = (TS_State.X);
   y = (TS_State.Y);*/
  BSP_LCD_SetFont(&Font12);
 8008122:	489c      	ldr	r0, [pc, #624]	; (8008394 <Read_TouchPanel+0x2ac>)
 8008124:	f001 ff10 	bl	8009f48 <BSP_LCD_SetFont>
  //sprintf((char*)bfr,"%lu,%lu      ",x,y);
  sprintf((char*)bfr,"%lu,%lu,t      ",x,y);
 8008128:	4b98      	ldr	r3, [pc, #608]	; (800838c <Read_TouchPanel+0x2a4>)
 800812a:	681a      	ldr	r2, [r3, #0]
 800812c:	4b98      	ldr	r3, [pc, #608]	; (8008390 <Read_TouchPanel+0x2a8>)
 800812e:	681b      	ldr	r3, [r3, #0]
 8008130:	4638      	mov	r0, r7
 8008132:	4999      	ldr	r1, [pc, #612]	; (8008398 <Read_TouchPanel+0x2b0>)
 8008134:	f009 fbb8 	bl	80118a8 <siprintf>
  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8008138:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800813c:	f001 feea 	bl	8009f14 <BSP_LCD_SetBackColor>
  BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8008140:	4896      	ldr	r0, [pc, #600]	; (800839c <Read_TouchPanel+0x2b4>)
 8008142:	f001 fecf 	bl	8009ee4 <BSP_LCD_SetTextColor>
  BSP_LCD_DisplayStringAt(3, 300, (uint8_t*)bfr, LEFT_MODE);
 8008146:	463a      	mov	r2, r7
 8008148:	2303      	movs	r3, #3
 800814a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800814e:	2003      	movs	r0, #3
 8008150:	f002 f826 	bl	800a1a0 <BSP_LCD_DisplayStringAt>
  BSP_LCD_SetFont(&Font16);
 8008154:	4892      	ldr	r0, [pc, #584]	; (80083a0 <Read_TouchPanel+0x2b8>)
 8008156:	f001 fef7 	bl	8009f48 <BSP_LCD_SetFont>
  //Draw in the box
  //if (( x > ((BSP_LCD_GetXSize()/2)-(WINDOWS_WITH/2)+1 + radius)) & (y > 46+radius) & ( x < (BSP_LCD_GetXSize()-((BSP_LCD_GetXSize()/2)-(WINDOWS_WITH/2)-1  + radius )) ) & ( y < 45+WINDOWS_HEIGHT-radius))
   if(1)
  {
	 BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800815a:	f04f 30ff 	mov.w	r0, #4294967295
 800815e:	f001 fec1 	bl	8009ee4 <BSP_LCD_SetTextColor>
     //BSP_LCD_FillCircle((x), (y), 4);
     BSP_LCD_FillCircle((x), abs((y)-320), 4);
 8008162:	4b8a      	ldr	r3, [pc, #552]	; (800838c <Read_TouchPanel+0x2a4>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	b298      	uxth	r0, r3
 8008168:	4b89      	ldr	r3, [pc, #548]	; (8008390 <Read_TouchPanel+0x2a8>)
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f5a3 73a0 	sub.w	r3, r3, #320	; 0x140
 8008170:	2b00      	cmp	r3, #0
 8008172:	bfb8      	it	lt
 8008174:	425b      	neglt	r3, r3
 8008176:	b29b      	uxth	r3, r3
 8008178:	2204      	movs	r2, #4
 800817a:	4619      	mov	r1, r3
 800817c:	f002 fac4 	bl	800a708 <BSP_LCD_FillCircle>
     //BSP_LED_On(LED3);
     BSP_LED_Off(LED4);
 8008180:	2001      	movs	r0, #1
 8008182:	f001 fa17 	bl	80095b4 <BSP_LED_Off>
   }

  //Read Clear Bu Button
  //if((x>177) && (x < 200) && (y>187)&&(y<210)){
  if((x>177) && (x < 200) && (y>80)&&(y<100)){
 8008186:	4b81      	ldr	r3, [pc, #516]	; (800838c <Read_TouchPanel+0x2a4>)
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	2bb1      	cmp	r3, #177	; 0xb1
 800818c:	f240 8083 	bls.w	8008296 <Read_TouchPanel+0x1ae>
 8008190:	4b7e      	ldr	r3, [pc, #504]	; (800838c <Read_TouchPanel+0x2a4>)
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	2bc7      	cmp	r3, #199	; 0xc7
 8008196:	d87e      	bhi.n	8008296 <Read_TouchPanel+0x1ae>
 8008198:	4b7d      	ldr	r3, [pc, #500]	; (8008390 <Read_TouchPanel+0x2a8>)
 800819a:	681b      	ldr	r3, [r3, #0]
 800819c:	2b50      	cmp	r3, #80	; 0x50
 800819e:	d97a      	bls.n	8008296 <Read_TouchPanel+0x1ae>
 80081a0:	4b7b      	ldr	r3, [pc, #492]	; (8008390 <Read_TouchPanel+0x2a8>)
 80081a2:	681b      	ldr	r3, [r3, #0]
 80081a4:	2b63      	cmp	r3, #99	; 0x63
 80081a6:	d876      	bhi.n	8008296 <Read_TouchPanel+0x1ae>
	  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80081a8:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80081ac:	f001 fe9a 	bl	8009ee4 <BSP_LCD_SetTextColor>
	  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80081b0:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80081b4:	f001 feae 	bl	8009f14 <BSP_LCD_SetBackColor>
	  BSP_LCD_FillCircle((BSP_LCD_GetXSize()/2)+(WINDOWS_WITH/2)-1,WINDOWS_HEIGHT+65, 15);
 80081b8:	f001 fdf6 	bl	8009da8 <BSP_LCD_GetXSize>
 80081bc:	4603      	mov	r3, r0
 80081be:	085b      	lsrs	r3, r3, #1
 80081c0:	b29b      	uxth	r3, r3
 80081c2:	3345      	adds	r3, #69	; 0x45
 80081c4:	b29b      	uxth	r3, r3
 80081c6:	220f      	movs	r2, #15
 80081c8:	21cd      	movs	r1, #205	; 0xcd
 80081ca:	4618      	mov	r0, r3
 80081cc:	f002 fa9c 	bl	800a708 <BSP_LCD_FillCircle>

	  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80081d0:	f04f 30ff 	mov.w	r0, #4294967295
 80081d4:	f001 fe86 	bl	8009ee4 <BSP_LCD_SetTextColor>
	  BSP_LCD_DrawCircle((BSP_LCD_GetXSize()/2)+(WINDOWS_WITH/2)-1,WINDOWS_HEIGHT+65, 15);
 80081d8:	f001 fde6 	bl	8009da8 <BSP_LCD_GetXSize>
 80081dc:	4603      	mov	r3, r0
 80081de:	085b      	lsrs	r3, r3, #1
 80081e0:	b29b      	uxth	r3, r3
 80081e2:	3345      	adds	r3, #69	; 0x45
 80081e4:	b29b      	uxth	r3, r3
 80081e6:	220f      	movs	r2, #15
 80081e8:	21cd      	movs	r1, #205	; 0xcd
 80081ea:	4618      	mov	r0, r3
 80081ec:	f002 f948 	bl	800a480 <BSP_LCD_DrawCircle>
	  BSP_LCD_DisplayStringAt((BSP_LCD_GetXSize()/2)+(WINDOWS_WITH/2)-1-10,WINDOWS_HEIGHT+60,(uint8_t*)"CL",LEFT_MODE);
 80081f0:	f001 fdda 	bl	8009da8 <BSP_LCD_GetXSize>
 80081f4:	4603      	mov	r3, r0
 80081f6:	085b      	lsrs	r3, r3, #1
 80081f8:	b29b      	uxth	r3, r3
 80081fa:	333b      	adds	r3, #59	; 0x3b
 80081fc:	b298      	uxth	r0, r3
 80081fe:	2303      	movs	r3, #3
 8008200:	4a68      	ldr	r2, [pc, #416]	; (80083a4 <Read_TouchPanel+0x2bc>)
 8008202:	21c8      	movs	r1, #200	; 0xc8
 8008204:	f001 ffcc 	bl	800a1a0 <BSP_LCD_DisplayStringAt>

	  HAL_Delay(100);
 8008208:	2064      	movs	r0, #100	; 0x64
 800820a:	f003 f813 	bl	800b234 <HAL_Delay>
	  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800820e:	f04f 30ff 	mov.w	r0, #4294967295
 8008212:	f001 fe67 	bl	8009ee4 <BSP_LCD_SetTextColor>
	  BSP_LCD_FillCircle((BSP_LCD_GetXSize()/2)+(WINDOWS_WITH/2)-1,WINDOWS_HEIGHT+65, 15);
 8008216:	f001 fdc7 	bl	8009da8 <BSP_LCD_GetXSize>
 800821a:	4603      	mov	r3, r0
 800821c:	085b      	lsrs	r3, r3, #1
 800821e:	b29b      	uxth	r3, r3
 8008220:	3345      	adds	r3, #69	; 0x45
 8008222:	b29b      	uxth	r3, r3
 8008224:	220f      	movs	r2, #15
 8008226:	21cd      	movs	r1, #205	; 0xcd
 8008228:	4618      	mov	r0, r3
 800822a:	f002 fa6d 	bl	800a708 <BSP_LCD_FillCircle>
	  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800822e:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8008232:	f001 fe57 	bl	8009ee4 <BSP_LCD_SetTextColor>
	  BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8008236:	f04f 30ff 	mov.w	r0, #4294967295
 800823a:	f001 fe6b 	bl	8009f14 <BSP_LCD_SetBackColor>
	  BSP_LCD_DisplayStringAt((BSP_LCD_GetXSize()/2)+(WINDOWS_WITH/2)-1-10,WINDOWS_HEIGHT+60,(uint8_t*)"CL",LEFT_MODE);
 800823e:	f001 fdb3 	bl	8009da8 <BSP_LCD_GetXSize>
 8008242:	4603      	mov	r3, r0
 8008244:	085b      	lsrs	r3, r3, #1
 8008246:	b29b      	uxth	r3, r3
 8008248:	333b      	adds	r3, #59	; 0x3b
 800824a:	b298      	uxth	r0, r3
 800824c:	2303      	movs	r3, #3
 800824e:	4a55      	ldr	r2, [pc, #340]	; (80083a4 <Read_TouchPanel+0x2bc>)
 8008250:	21c8      	movs	r1, #200	; 0xc8
 8008252:	f001 ffa5 	bl	800a1a0 <BSP_LCD_DisplayStringAt>

	  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8008256:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800825a:	f001 fe43 	bl	8009ee4 <BSP_LCD_SetTextColor>
	  BSP_LCD_FillRect((BSP_LCD_GetXSize()/2)-(WINDOWS_WITH/2)-1, 45, WINDOWS_WITH+2, WINDOWS_HEIGHT+2);
 800825e:	f001 fda3 	bl	8009da8 <BSP_LCD_GetXSize>
 8008262:	4603      	mov	r3, r0
 8008264:	085b      	lsrs	r3, r3, #1
 8008266:	b29b      	uxth	r3, r3
 8008268:	3b47      	subs	r3, #71	; 0x47
 800826a:	b298      	uxth	r0, r3
 800826c:	238e      	movs	r3, #142	; 0x8e
 800826e:	228e      	movs	r2, #142	; 0x8e
 8008270:	212d      	movs	r1, #45	; 0x2d
 8008272:	f002 f9ef 	bl	800a654 <BSP_LCD_FillRect>

	  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8008276:	f04f 30ff 	mov.w	r0, #4294967295
 800827a:	f001 fe33 	bl	8009ee4 <BSP_LCD_SetTextColor>
	  BSP_LCD_DrawRect((BSP_LCD_GetXSize()/2)-(WINDOWS_WITH/2)-1, 45, WINDOWS_WITH+2, WINDOWS_HEIGHT+2);
 800827e:	f001 fd93 	bl	8009da8 <BSP_LCD_GetXSize>
 8008282:	4603      	mov	r3, r0
 8008284:	085b      	lsrs	r3, r3, #1
 8008286:	b29b      	uxth	r3, r3
 8008288:	3b47      	subs	r3, #71	; 0x47
 800828a:	b298      	uxth	r0, r3
 800828c:	238e      	movs	r3, #142	; 0x8e
 800828e:	228e      	movs	r2, #142	; 0x8e
 8008290:	212d      	movs	r1, #45	; 0x2d
 8008292:	f002 f8c3 	bl	800a41c <BSP_LCD_DrawRect>

  }

  //Read OK Button
  if((x>144) && (x < 169) && (y>80)&&(y<100)){
 8008296:	4b3d      	ldr	r3, [pc, #244]	; (800838c <Read_TouchPanel+0x2a4>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	2b90      	cmp	r3, #144	; 0x90
 800829c:	d971      	bls.n	8008382 <Read_TouchPanel+0x29a>
 800829e:	4b3b      	ldr	r3, [pc, #236]	; (800838c <Read_TouchPanel+0x2a4>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	2ba8      	cmp	r3, #168	; 0xa8
 80082a4:	d86d      	bhi.n	8008382 <Read_TouchPanel+0x29a>
 80082a6:	4b3a      	ldr	r3, [pc, #232]	; (8008390 <Read_TouchPanel+0x2a8>)
 80082a8:	681b      	ldr	r3, [r3, #0]
 80082aa:	2b50      	cmp	r3, #80	; 0x50
 80082ac:	d969      	bls.n	8008382 <Read_TouchPanel+0x29a>
 80082ae:	4b38      	ldr	r3, [pc, #224]	; (8008390 <Read_TouchPanel+0x2a8>)
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	2b63      	cmp	r3, #99	; 0x63
 80082b4:	d865      	bhi.n	8008382 <Read_TouchPanel+0x29a>
	 // if((x>144) && (x < 169) && (y>187)&&(y<210)){
	  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80082b6:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80082ba:	f001 fe13 	bl	8009ee4 <BSP_LCD_SetTextColor>
	  BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80082be:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80082c2:	f001 fe27 	bl	8009f14 <BSP_LCD_SetBackColor>
	  BSP_LCD_FillCircle((BSP_LCD_GetXSize()/2)+(WINDOWS_WITH/2)-1-35,WINDOWS_HEIGHT+65, 15);
 80082c6:	f001 fd6f 	bl	8009da8 <BSP_LCD_GetXSize>
 80082ca:	4603      	mov	r3, r0
 80082cc:	085b      	lsrs	r3, r3, #1
 80082ce:	b29b      	uxth	r3, r3
 80082d0:	3322      	adds	r3, #34	; 0x22
 80082d2:	b29b      	uxth	r3, r3
 80082d4:	220f      	movs	r2, #15
 80082d6:	21cd      	movs	r1, #205	; 0xcd
 80082d8:	4618      	mov	r0, r3
 80082da:	f002 fa15 	bl	800a708 <BSP_LCD_FillCircle>

	  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80082de:	f04f 30ff 	mov.w	r0, #4294967295
 80082e2:	f001 fdff 	bl	8009ee4 <BSP_LCD_SetTextColor>
	  BSP_LCD_DrawCircle((BSP_LCD_GetXSize()/2)+(WINDOWS_WITH/2)-1-35,WINDOWS_HEIGHT+65, 15);
 80082e6:	f001 fd5f 	bl	8009da8 <BSP_LCD_GetXSize>
 80082ea:	4603      	mov	r3, r0
 80082ec:	085b      	lsrs	r3, r3, #1
 80082ee:	b29b      	uxth	r3, r3
 80082f0:	3322      	adds	r3, #34	; 0x22
 80082f2:	b29b      	uxth	r3, r3
 80082f4:	220f      	movs	r2, #15
 80082f6:	21cd      	movs	r1, #205	; 0xcd
 80082f8:	4618      	mov	r0, r3
 80082fa:	f002 f8c1 	bl	800a480 <BSP_LCD_DrawCircle>
	  BSP_LCD_DisplayStringAt((BSP_LCD_GetXSize()/2)+(WINDOWS_WITH/2)-1-45,WINDOWS_HEIGHT+60,(uint8_t*)"OK",LEFT_MODE);
 80082fe:	f001 fd53 	bl	8009da8 <BSP_LCD_GetXSize>
 8008302:	4603      	mov	r3, r0
 8008304:	085b      	lsrs	r3, r3, #1
 8008306:	b29b      	uxth	r3, r3
 8008308:	3318      	adds	r3, #24
 800830a:	b298      	uxth	r0, r3
 800830c:	2303      	movs	r3, #3
 800830e:	4a26      	ldr	r2, [pc, #152]	; (80083a8 <Read_TouchPanel+0x2c0>)
 8008310:	21c8      	movs	r1, #200	; 0xc8
 8008312:	f001 ff45 	bl	800a1a0 <BSP_LCD_DisplayStringAt>

	  HAL_Delay(100);
 8008316:	2064      	movs	r0, #100	; 0x64
 8008318:	f002 ff8c 	bl	800b234 <HAL_Delay>
	  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800831c:	f04f 30ff 	mov.w	r0, #4294967295
 8008320:	f001 fde0 	bl	8009ee4 <BSP_LCD_SetTextColor>
	  BSP_LCD_FillCircle((BSP_LCD_GetXSize()/2)+(WINDOWS_WITH/2)-1-35,WINDOWS_HEIGHT+65, 15);
 8008324:	f001 fd40 	bl	8009da8 <BSP_LCD_GetXSize>
 8008328:	4603      	mov	r3, r0
 800832a:	085b      	lsrs	r3, r3, #1
 800832c:	b29b      	uxth	r3, r3
 800832e:	3322      	adds	r3, #34	; 0x22
 8008330:	b29b      	uxth	r3, r3
 8008332:	220f      	movs	r2, #15
 8008334:	21cd      	movs	r1, #205	; 0xcd
 8008336:	4618      	mov	r0, r3
 8008338:	f002 f9e6 	bl	800a708 <BSP_LCD_FillCircle>
	  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 800833c:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8008340:	f001 fdd0 	bl	8009ee4 <BSP_LCD_SetTextColor>
	  BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8008344:	f04f 30ff 	mov.w	r0, #4294967295
 8008348:	f001 fde4 	bl	8009f14 <BSP_LCD_SetBackColor>
	  BSP_LCD_DisplayStringAt((BSP_LCD_GetXSize()/2)+(WINDOWS_WITH/2)-1-45,WINDOWS_HEIGHT+60,(uint8_t*)"OK",LEFT_MODE);
 800834c:	f001 fd2c 	bl	8009da8 <BSP_LCD_GetXSize>
 8008350:	4603      	mov	r3, r0
 8008352:	085b      	lsrs	r3, r3, #1
 8008354:	b29b      	uxth	r3, r3
 8008356:	3318      	adds	r3, #24
 8008358:	b298      	uxth	r0, r3
 800835a:	2303      	movs	r3, #3
 800835c:	4a12      	ldr	r2, [pc, #72]	; (80083a8 <Read_TouchPanel+0x2c0>)
 800835e:	21c8      	movs	r1, #200	; 0xc8
 8008360:	f001 ff1e 	bl	800a1a0 <BSP_LCD_DisplayStringAt>

	  Read_Image();
 8008364:	f000 f828 	bl	80083b8 <Read_Image>
	  Convert_To_AIIn_Data();
 8008368:	f000 f87a 	bl	8008460 <Convert_To_AIIn_Data>
	  ai_status  = aiRun(in_data, out_data);
 800836c:	490f      	ldr	r1, [pc, #60]	; (80083ac <Read_TouchPanel+0x2c4>)
 800836e:	4810      	ldr	r0, [pc, #64]	; (80083b0 <Read_TouchPanel+0x2c8>)
 8008370:	f008 fb7c 	bl	8010a6c <aiRun>
 8008374:	4603      	mov	r3, r0
 8008376:	4a0f      	ldr	r2, [pc, #60]	; (80083b4 <Read_TouchPanel+0x2cc>)
 8008378:	6013      	str	r3, [r2, #0]
	  Display_AI_Output();
 800837a:	f000 f8a5 	bl	80084c8 <Display_AI_Output>
 800837e:	e000      	b.n	8008382 <Read_TouchPanel+0x29a>
	  return;
 8008380:	bf00      	nop
  }


}
 8008382:	3720      	adds	r7, #32
 8008384:	46bd      	mov	sp, r7
 8008386:	bd80      	pop	{r7, pc}
 8008388:	20002970 	.word	0x20002970
 800838c:	20002978 	.word	0x20002978
 8008390:	2000297c 	.word	0x2000297c
 8008394:	200000a8 	.word	0x200000a8
 8008398:	08016bf8 	.word	0x08016bf8
 800839c:	ff0000ff 	.word	0xff0000ff
 80083a0:	200000b0 	.word	0x200000b0
 80083a4:	08016c08 	.word	0x08016c08
 80083a8:	08016c0c 	.word	0x08016c0c
 80083ac:	20001cb4 	.word	0x20001cb4
 80083b0:	20001074 	.word	0x20001074
 80083b4:	2000291c 	.word	0x2000291c

080083b8 <Read_Image>:

void Read_Image(void){
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b086      	sub	sp, #24
 80083bc:	af00      	add	r7, sp, #0
	uint32_t tmp;
	float tmpflt;



	x=0;
 80083be:	2300      	movs	r3, #0
 80083c0:	81fb      	strh	r3, [r7, #14]
	//	BSP_LCD_DrawRect((BSP_LCD_GetXSize()/2)-(WINDOWS_WITH/2)-1, 45, WINDOWS_WITH+2, WINDOWS_HEIGHT+2);
	for(ysrc=45+1;ysrc<45+1+WINDOWS_HEIGHT;ysrc+=5){
 80083c2:	232e      	movs	r3, #46	; 0x2e
 80083c4:	823b      	strh	r3, [r7, #16]
 80083c6:	e03e      	b.n	8008446 <Read_Image+0x8e>
		for(xsrc=49+1;xsrc<49+1+WINDOWS_WITH;xsrc+=5){
 80083c8:	2332      	movs	r3, #50	; 0x32
 80083ca:	827b      	strh	r3, [r7, #18]
 80083cc:	e035      	b.n	800843a <Read_Image+0x82>
			for(ypos=0;ypos<5;ypos++){
 80083ce:	2300      	movs	r3, #0
 80083d0:	82bb      	strh	r3, [r7, #20]
 80083d2:	e019      	b.n	8008408 <Read_Image+0x50>
				for(xpos=0;xpos<5;xpos++){
 80083d4:	2300      	movs	r3, #0
 80083d6:	82fb      	strh	r3, [r7, #22]
 80083d8:	e010      	b.n	80083fc <Read_Image+0x44>
					tmp = BSP_LCD_ReadPixel(xsrc+xpos, ysrc+ypos) & 0xFF;
 80083da:	8a7a      	ldrh	r2, [r7, #18]
 80083dc:	8afb      	ldrh	r3, [r7, #22]
 80083de:	4413      	add	r3, r2
 80083e0:	b298      	uxth	r0, r3
 80083e2:	8a3a      	ldrh	r2, [r7, #16]
 80083e4:	8abb      	ldrh	r3, [r7, #20]
 80083e6:	4413      	add	r3, r2
 80083e8:	b29b      	uxth	r3, r3
 80083ea:	4619      	mov	r1, r3
 80083ec:	f001 fdc6 	bl	8009f7c <BSP_LCD_ReadPixel>
 80083f0:	4603      	mov	r3, r0
 80083f2:	b2db      	uxtb	r3, r3
 80083f4:	60bb      	str	r3, [r7, #8]
				for(xpos=0;xpos<5;xpos++){
 80083f6:	8afb      	ldrh	r3, [r7, #22]
 80083f8:	3301      	adds	r3, #1
 80083fa:	82fb      	strh	r3, [r7, #22]
 80083fc:	8afb      	ldrh	r3, [r7, #22]
 80083fe:	2b04      	cmp	r3, #4
 8008400:	d9eb      	bls.n	80083da <Read_Image+0x22>
			for(ypos=0;ypos<5;ypos++){
 8008402:	8abb      	ldrh	r3, [r7, #20]
 8008404:	3301      	adds	r3, #1
 8008406:	82bb      	strh	r3, [r7, #20]
 8008408:	8abb      	ldrh	r3, [r7, #20]
 800840a:	2b04      	cmp	r3, #4
 800840c:	d9e2      	bls.n	80083d4 <Read_Image+0x1c>
				}
			}
			tmpflt = tmp/255;
 800840e:	68bb      	ldr	r3, [r7, #8]
 8008410:	4a11      	ldr	r2, [pc, #68]	; (8008458 <Read_Image+0xa0>)
 8008412:	fba2 2303 	umull	r2, r3, r2, r3
 8008416:	09db      	lsrs	r3, r3, #7
 8008418:	ee07 3a90 	vmov	s15, r3
 800841c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8008420:	edc7 7a01 	vstr	s15, [r7, #4]
			Digit_Data[x++]=tmpflt;
 8008424:	89fb      	ldrh	r3, [r7, #14]
 8008426:	1c5a      	adds	r2, r3, #1
 8008428:	81fa      	strh	r2, [r7, #14]
 800842a:	4a0c      	ldr	r2, [pc, #48]	; (800845c <Read_Image+0xa4>)
 800842c:	009b      	lsls	r3, r3, #2
 800842e:	4413      	add	r3, r2
 8008430:	687a      	ldr	r2, [r7, #4]
 8008432:	601a      	str	r2, [r3, #0]
		for(xsrc=49+1;xsrc<49+1+WINDOWS_WITH;xsrc+=5){
 8008434:	8a7b      	ldrh	r3, [r7, #18]
 8008436:	3305      	adds	r3, #5
 8008438:	827b      	strh	r3, [r7, #18]
 800843a:	8a7b      	ldrh	r3, [r7, #18]
 800843c:	2bbd      	cmp	r3, #189	; 0xbd
 800843e:	d9c6      	bls.n	80083ce <Read_Image+0x16>
	for(ysrc=45+1;ysrc<45+1+WINDOWS_HEIGHT;ysrc+=5){
 8008440:	8a3b      	ldrh	r3, [r7, #16]
 8008442:	3305      	adds	r3, #5
 8008444:	823b      	strh	r3, [r7, #16]
 8008446:	8a3b      	ldrh	r3, [r7, #16]
 8008448:	2bb9      	cmp	r3, #185	; 0xb9
 800844a:	d9bd      	bls.n	80083c8 <Read_Image+0x10>
		}
	}
}
 800844c:	bf00      	nop
 800844e:	bf00      	nop
 8008450:	3718      	adds	r7, #24
 8008452:	46bd      	mov	sp, r7
 8008454:	bd80      	pop	{r7, pc}
 8008456:	bf00      	nop
 8008458:	80808081 	.word	0x80808081
 800845c:	20001cdc 	.word	0x20001cdc

08008460 <Convert_To_AIIn_Data>:

void Convert_To_AIIn_Data(void){
 8008460:	b480      	push	{r7}
 8008462:	b085      	sub	sp, #20
 8008464:	af00      	add	r7, sp, #0
	uint16_t i,x,j;

	x=0;
 8008466:	2300      	movs	r3, #0
 8008468:	81bb      	strh	r3, [r7, #12]
	for(i=0;i<784;i++){
 800846a:	2300      	movs	r3, #0
 800846c:	81fb      	strh	r3, [r7, #14]
 800846e:	e01b      	b.n	80084a8 <Convert_To_AIIn_Data+0x48>
		uint8_t* bfr=(uint8_t*)(void*)&Digit_Data[i];
 8008470:	89fb      	ldrh	r3, [r7, #14]
 8008472:	009b      	lsls	r3, r3, #2
 8008474:	4a12      	ldr	r2, [pc, #72]	; (80084c0 <Convert_To_AIIn_Data+0x60>)
 8008476:	4413      	add	r3, r2
 8008478:	607b      	str	r3, [r7, #4]
	   	for(j=0;j<4;j++){
 800847a:	2300      	movs	r3, #0
 800847c:	817b      	strh	r3, [r7, #10]
 800847e:	e00d      	b.n	800849c <Convert_To_AIIn_Data+0x3c>
	   		//x++;
	   		in_data[x++]=bfr[j];
 8008480:	897b      	ldrh	r3, [r7, #10]
 8008482:	687a      	ldr	r2, [r7, #4]
 8008484:	4413      	add	r3, r2
 8008486:	7819      	ldrb	r1, [r3, #0]
 8008488:	89bb      	ldrh	r3, [r7, #12]
 800848a:	1c5a      	adds	r2, r3, #1
 800848c:	81ba      	strh	r2, [r7, #12]
 800848e:	461a      	mov	r2, r3
 8008490:	b249      	sxtb	r1, r1
 8008492:	4b0c      	ldr	r3, [pc, #48]	; (80084c4 <Convert_To_AIIn_Data+0x64>)
 8008494:	5499      	strb	r1, [r3, r2]
	   	for(j=0;j<4;j++){
 8008496:	897b      	ldrh	r3, [r7, #10]
 8008498:	3301      	adds	r3, #1
 800849a:	817b      	strh	r3, [r7, #10]
 800849c:	897b      	ldrh	r3, [r7, #10]
 800849e:	2b03      	cmp	r3, #3
 80084a0:	d9ee      	bls.n	8008480 <Convert_To_AIIn_Data+0x20>
	for(i=0;i<784;i++){
 80084a2:	89fb      	ldrh	r3, [r7, #14]
 80084a4:	3301      	adds	r3, #1
 80084a6:	81fb      	strh	r3, [r7, #14]
 80084a8:	89fb      	ldrh	r3, [r7, #14]
 80084aa:	f5b3 7f44 	cmp.w	r3, #784	; 0x310
 80084ae:	d3df      	bcc.n	8008470 <Convert_To_AIIn_Data+0x10>
	   	}
	}
}
 80084b0:	bf00      	nop
 80084b2:	bf00      	nop
 80084b4:	3714      	adds	r7, #20
 80084b6:	46bd      	mov	sp, r7
 80084b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084bc:	4770      	bx	lr
 80084be:	bf00      	nop
 80084c0:	20001cdc 	.word	0x20001cdc
 80084c4:	20001074 	.word	0x20001074

080084c8 <Display_AI_Output>:

void Display_AI_Output(void){
 80084c8:	b590      	push	{r4, r7, lr}
 80084ca:	b0a9      	sub	sp, #164	; 0xa4
 80084cc:	af02      	add	r7, sp, #8
	uint32_t u32dummy;
	uint16_t i,j,x=0;
 80084ce:	2300      	movs	r3, #0
 80084d0:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
	float dummyfloat;
	uint8_t lcdbfr[128];

	BSP_LCD_SetFont(&Font20);
 80084d4:	4854      	ldr	r0, [pc, #336]	; (8008628 <Display_AI_Output+0x160>)
 80084d6:	f001 fd37 	bl	8009f48 <BSP_LCD_SetFont>

	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 80084da:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80084de:	f001 fd19 	bl	8009f14 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_YELLOW);
 80084e2:	f06f 00ff 	mvn.w	r0, #255	; 0xff
 80084e6:	f001 fcfd 	bl	8009ee4 <BSP_LCD_SetTextColor>

	  if(!ai_status){
 80084ea:	4b50      	ldr	r3, [pc, #320]	; (800862c <Display_AI_Output+0x164>)
 80084ec:	681b      	ldr	r3, [r3, #0]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	f040 808f 	bne.w	8008612 <Display_AI_Output+0x14a>
		  BSP_LCD_DisplayStringAt(2, 80+WINDOWS_HEIGHT, (uint8_t*)"PREDICTION:",LEFT_MODE);
 80084f4:	2303      	movs	r3, #3
 80084f6:	4a4e      	ldr	r2, [pc, #312]	; (8008630 <Display_AI_Output+0x168>)
 80084f8:	21dc      	movs	r1, #220	; 0xdc
 80084fa:	2002      	movs	r0, #2
 80084fc:	f001 fe50 	bl	800a1a0 <BSP_LCD_DisplayStringAt>

			for(i=0;i<10;i++){
 8008500:	2300      	movs	r3, #0
 8008502:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
 8008506:	e060      	b.n	80085ca <Display_AI_Output+0x102>
				uint8_t* p = (uint8_t*)(void*)&dummyfloat;
 8008508:	f107 0384 	add.w	r3, r7, #132	; 0x84
 800850c:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
				u32dummy = (uint8_t)out_data[x+3];
 8008510:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 8008514:	3303      	adds	r3, #3
 8008516:	4a47      	ldr	r2, [pc, #284]	; (8008634 <Display_AI_Output+0x16c>)
 8008518:	56d3      	ldrsb	r3, [r2, r3]
 800851a:	b2db      	uxtb	r3, r3
 800851c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
				u32dummy = (u32dummy << 8)|(uint8_t)out_data[x+2];
 8008520:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008524:	021b      	lsls	r3, r3, #8
 8008526:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 800852a:	3202      	adds	r2, #2
 800852c:	4941      	ldr	r1, [pc, #260]	; (8008634 <Display_AI_Output+0x16c>)
 800852e:	568a      	ldrsb	r2, [r1, r2]
 8008530:	b2d2      	uxtb	r2, r2
 8008532:	4313      	orrs	r3, r2
 8008534:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
				u32dummy = (u32dummy << 8)|(uint8_t)out_data[x+1];
 8008538:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800853c:	021b      	lsls	r3, r3, #8
 800853e:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 8008542:	3201      	adds	r2, #1
 8008544:	493b      	ldr	r1, [pc, #236]	; (8008634 <Display_AI_Output+0x16c>)
 8008546:	568a      	ldrsb	r2, [r1, r2]
 8008548:	b2d2      	uxtb	r2, r2
 800854a:	4313      	orrs	r3, r2
 800854c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
				u32dummy = (u32dummy << 8)|(uint8_t)out_data[x];
 8008550:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8008554:	021b      	lsls	r3, r3, #8
 8008556:	f8b7 2092 	ldrh.w	r2, [r7, #146]	; 0x92
 800855a:	4936      	ldr	r1, [pc, #216]	; (8008634 <Display_AI_Output+0x16c>)
 800855c:	568a      	ldrsb	r2, [r1, r2]
 800855e:	b2d2      	uxtb	r2, r2
 8008560:	4313      	orrs	r3, r2
 8008562:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
				x+=4;
 8008566:	f8b7 3092 	ldrh.w	r3, [r7, #146]	; 0x92
 800856a:	3304      	adds	r3, #4
 800856c:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
				for(j=0;j<4;j++){
 8008570:	2300      	movs	r3, #0
 8008572:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 8008576:	e012      	b.n	800859e <Display_AI_Output+0xd6>
					p[j]=u32dummy >> (8*j);
 8008578:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800857c:	00db      	lsls	r3, r3, #3
 800857e:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8008582:	fa22 f103 	lsr.w	r1, r2, r3
 8008586:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 800858a:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800858e:	4413      	add	r3, r2
 8008590:	b2ca      	uxtb	r2, r1
 8008592:	701a      	strb	r2, [r3, #0]
				for(j=0;j<4;j++){
 8008594:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 8008598:	3301      	adds	r3, #1
 800859a:	f8a7 3094 	strh.w	r3, [r7, #148]	; 0x94
 800859e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	; 0x94
 80085a2:	2b03      	cmp	r3, #3
 80085a4:	d9e8      	bls.n	8008578 <Display_AI_Output+0xb0>
				}
		       predictionval[i]=dummyfloat*100;
 80085a6:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 80085aa:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80085ae:	ed9f 7a22 	vldr	s14, [pc, #136]	; 8008638 <Display_AI_Output+0x170>
 80085b2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80085b6:	4a21      	ldr	r2, [pc, #132]	; (800863c <Display_AI_Output+0x174>)
 80085b8:	009b      	lsls	r3, r3, #2
 80085ba:	4413      	add	r3, r2
 80085bc:	edc3 7a00 	vstr	s15, [r3]
			for(i=0;i<10;i++){
 80085c0:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80085c4:	3301      	adds	r3, #1
 80085c6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96
 80085ca:	f8b7 3096 	ldrh.w	r3, [r7, #150]	; 0x96
 80085ce:	2b09      	cmp	r3, #9
 80085d0:	d99a      	bls.n	8008508 <Display_AI_Output+0x40>

			}

			Bubblesort();
 80085d2:	f000 f83d 	bl	8008650 <Bubblesort>
			x=80+WINDOWS_HEIGHT+15;
 80085d6:	23eb      	movs	r3, #235	; 0xeb
 80085d8:	f8a7 3092 	strh.w	r3, [r7, #146]	; 0x92
			//for(i=9;i>=7;i--){
				sprintf((char*)lcdbfr,"DIGIT %s (%.2f%%)  ",digit_label[class_name_index[9]],predictionval[9]);
 80085dc:	4b18      	ldr	r3, [pc, #96]	; (8008640 <Display_AI_Output+0x178>)
 80085de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085e0:	4a18      	ldr	r2, [pc, #96]	; (8008644 <Display_AI_Output+0x17c>)
 80085e2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80085e6:	4b15      	ldr	r3, [pc, #84]	; (800863c <Display_AI_Output+0x174>)
 80085e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80085ea:	4618      	mov	r0, r3
 80085ec:	f7fe f824 	bl	8006638 <__aeabi_f2d>
 80085f0:	4602      	mov	r2, r0
 80085f2:	460b      	mov	r3, r1
 80085f4:	1d38      	adds	r0, r7, #4
 80085f6:	e9cd 2300 	strd	r2, r3, [sp]
 80085fa:	4622      	mov	r2, r4
 80085fc:	4912      	ldr	r1, [pc, #72]	; (8008648 <Display_AI_Output+0x180>)
 80085fe:	f009 f953 	bl	80118a8 <siprintf>
				BSP_LCD_DisplayStringAt(2, x, (uint8_t*)lcdbfr,LEFT_MODE);
 8008602:	1d3a      	adds	r2, r7, #4
 8008604:	f8b7 1092 	ldrh.w	r1, [r7, #146]	; 0x92
 8008608:	2303      	movs	r3, #3
 800860a:	2002      	movs	r0, #2
 800860c:	f001 fdc8 	bl	800a1a0 <BSP_LCD_DisplayStringAt>

	  }
	  else{
		  BSP_LCD_DisplayStringAt(2, 50+WINDOWS_HEIGHT, (uint8_t*)"AI ERROR   ",LEFT_MODE);
	  }
}
 8008610:	e005      	b.n	800861e <Display_AI_Output+0x156>
		  BSP_LCD_DisplayStringAt(2, 50+WINDOWS_HEIGHT, (uint8_t*)"AI ERROR   ",LEFT_MODE);
 8008612:	2303      	movs	r3, #3
 8008614:	4a0d      	ldr	r2, [pc, #52]	; (800864c <Display_AI_Output+0x184>)
 8008616:	21be      	movs	r1, #190	; 0xbe
 8008618:	2002      	movs	r0, #2
 800861a:	f001 fdc1 	bl	800a1a0 <BSP_LCD_DisplayStringAt>
}
 800861e:	bf00      	nop
 8008620:	379c      	adds	r7, #156	; 0x9c
 8008622:	46bd      	mov	sp, r7
 8008624:	bd90      	pop	{r4, r7, pc}
 8008626:	bf00      	nop
 8008628:	200000b8 	.word	0x200000b8
 800862c:	2000291c 	.word	0x2000291c
 8008630:	08016c10 	.word	0x08016c10
 8008634:	20001cb4 	.word	0x20001cb4
 8008638:	42c80000 	.word	0x42c80000
 800863c:	20002920 	.word	0x20002920
 8008640:	20002948 	.word	0x20002948
 8008644:	20000004 	.word	0x20000004
 8008648:	08016c1c 	.word	0x08016c1c
 800864c:	08016c30 	.word	0x08016c30

08008650 <Bubblesort>:

static void Bubblesort(void){
 8008650:	b480      	push	{r7}
 8008652:	b087      	sub	sp, #28
 8008654:	af00      	add	r7, sp, #0
	int total_count, counter, counter1,swap_rank;
	float swap_var;
	 total_count=10;
 8008656:	230a      	movs	r3, #10
 8008658:	60fb      	str	r3, [r7, #12]

	 for(counter=0;counter<10;counter++){
 800865a:	2300      	movs	r3, #0
 800865c:	617b      	str	r3, [r7, #20]
 800865e:	e007      	b.n	8008670 <Bubblesort+0x20>
		 class_name_index[counter]= counter;
 8008660:	4933      	ldr	r1, [pc, #204]	; (8008730 <Bubblesort+0xe0>)
 8008662:	697b      	ldr	r3, [r7, #20]
 8008664:	697a      	ldr	r2, [r7, #20]
 8008666:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	 for(counter=0;counter<10;counter++){
 800866a:	697b      	ldr	r3, [r7, #20]
 800866c:	3301      	adds	r3, #1
 800866e:	617b      	str	r3, [r7, #20]
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	2b09      	cmp	r3, #9
 8008674:	ddf4      	ble.n	8008660 <Bubblesort+0x10>
	 }

	for (counter = 0 ; counter < total_count - 1; counter++){
 8008676:	2300      	movs	r3, #0
 8008678:	617b      	str	r3, [r7, #20]
 800867a:	e04d      	b.n	8008718 <Bubblesort+0xc8>
		for (counter1 = 0 ; counter1 < total_count - counter - 1; counter1++){
 800867c:	2300      	movs	r3, #0
 800867e:	613b      	str	r3, [r7, #16]
 8008680:	e040      	b.n	8008704 <Bubblesort+0xb4>
			if(predictionval[counter1]>predictionval[ counter1+1]){
 8008682:	4a2c      	ldr	r2, [pc, #176]	; (8008734 <Bubblesort+0xe4>)
 8008684:	693b      	ldr	r3, [r7, #16]
 8008686:	009b      	lsls	r3, r3, #2
 8008688:	4413      	add	r3, r2
 800868a:	ed93 7a00 	vldr	s14, [r3]
 800868e:	693b      	ldr	r3, [r7, #16]
 8008690:	3301      	adds	r3, #1
 8008692:	4a28      	ldr	r2, [pc, #160]	; (8008734 <Bubblesort+0xe4>)
 8008694:	009b      	lsls	r3, r3, #2
 8008696:	4413      	add	r3, r2
 8008698:	edd3 7a00 	vldr	s15, [r3]
 800869c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80086a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80086a4:	dd2b      	ble.n	80086fe <Bubblesort+0xae>
				swap_var = predictionval[counter1];
 80086a6:	4a23      	ldr	r2, [pc, #140]	; (8008734 <Bubblesort+0xe4>)
 80086a8:	693b      	ldr	r3, [r7, #16]
 80086aa:	009b      	lsls	r3, r3, #2
 80086ac:	4413      	add	r3, r2
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	60bb      	str	r3, [r7, #8]
				predictionval[counter1]=predictionval[counter1+1];
 80086b2:	693b      	ldr	r3, [r7, #16]
 80086b4:	3301      	adds	r3, #1
 80086b6:	4a1f      	ldr	r2, [pc, #124]	; (8008734 <Bubblesort+0xe4>)
 80086b8:	009b      	lsls	r3, r3, #2
 80086ba:	4413      	add	r3, r2
 80086bc:	681a      	ldr	r2, [r3, #0]
 80086be:	491d      	ldr	r1, [pc, #116]	; (8008734 <Bubblesort+0xe4>)
 80086c0:	693b      	ldr	r3, [r7, #16]
 80086c2:	009b      	lsls	r3, r3, #2
 80086c4:	440b      	add	r3, r1
 80086c6:	601a      	str	r2, [r3, #0]
				predictionval[counter1+1]=swap_var;
 80086c8:	693b      	ldr	r3, [r7, #16]
 80086ca:	3301      	adds	r3, #1
 80086cc:	4a19      	ldr	r2, [pc, #100]	; (8008734 <Bubblesort+0xe4>)
 80086ce:	009b      	lsls	r3, r3, #2
 80086d0:	4413      	add	r3, r2
 80086d2:	68ba      	ldr	r2, [r7, #8]
 80086d4:	601a      	str	r2, [r3, #0]

				swap_rank = class_name_index[counter1];
 80086d6:	4a16      	ldr	r2, [pc, #88]	; (8008730 <Bubblesort+0xe0>)
 80086d8:	693b      	ldr	r3, [r7, #16]
 80086da:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80086de:	607b      	str	r3, [r7, #4]
				class_name_index[counter1]=class_name_index[counter1+1];
 80086e0:	693b      	ldr	r3, [r7, #16]
 80086e2:	3301      	adds	r3, #1
 80086e4:	4a12      	ldr	r2, [pc, #72]	; (8008730 <Bubblesort+0xe0>)
 80086e6:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80086ea:	4911      	ldr	r1, [pc, #68]	; (8008730 <Bubblesort+0xe0>)
 80086ec:	693b      	ldr	r3, [r7, #16]
 80086ee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
				class_name_index[counter1+1]=swap_rank;
 80086f2:	693b      	ldr	r3, [r7, #16]
 80086f4:	3301      	adds	r3, #1
 80086f6:	490e      	ldr	r1, [pc, #56]	; (8008730 <Bubblesort+0xe0>)
 80086f8:	687a      	ldr	r2, [r7, #4]
 80086fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		for (counter1 = 0 ; counter1 < total_count - counter - 1; counter1++){
 80086fe:	693b      	ldr	r3, [r7, #16]
 8008700:	3301      	adds	r3, #1
 8008702:	613b      	str	r3, [r7, #16]
 8008704:	68fa      	ldr	r2, [r7, #12]
 8008706:	697b      	ldr	r3, [r7, #20]
 8008708:	1ad3      	subs	r3, r2, r3
 800870a:	3b01      	subs	r3, #1
 800870c:	693a      	ldr	r2, [r7, #16]
 800870e:	429a      	cmp	r2, r3
 8008710:	dbb7      	blt.n	8008682 <Bubblesort+0x32>
	for (counter = 0 ; counter < total_count - 1; counter++){
 8008712:	697b      	ldr	r3, [r7, #20]
 8008714:	3301      	adds	r3, #1
 8008716:	617b      	str	r3, [r7, #20]
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	3b01      	subs	r3, #1
 800871c:	697a      	ldr	r2, [r7, #20]
 800871e:	429a      	cmp	r2, r3
 8008720:	dbac      	blt.n	800867c <Bubblesort+0x2c>
			}
		}
	}

}
 8008722:	bf00      	nop
 8008724:	bf00      	nop
 8008726:	371c      	adds	r7, #28
 8008728:	46bd      	mov	sp, r7
 800872a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800872e:	4770      	bx	lr
 8008730:	20002948 	.word	0x20002948
 8008734:	20002920 	.word	0x20002920

08008738 <LCD_Config>:


void LCD_Config(void)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	af00      	add	r7, sp, #0
  /* Initialize the LCD */
  BSP_LCD_Init();
 800873c:	f001 faca 	bl	8009cd4 <BSP_LCD_Init>

  /* Background Layer Initialization */
  BSP_LCD_LayerDefaultInit(0, LCD_BUFFER);
 8008740:	f04f 4150 	mov.w	r1, #3489660928	; 0xd0000000
 8008744:	2000      	movs	r0, #0
 8008746:	f001 fb47 	bl	8009dd8 <BSP_LCD_LayerDefaultInit>

  /* Set Foreground Layer */
  BSP_LCD_SelectLayer(0);
 800874a:	2000      	movs	r0, #0
 800874c:	f001 fba8 	bl	8009ea0 <BSP_LCD_SelectLayer>

  /* Enable the LCD */
  BSP_LCD_DisplayOn();
 8008750:	f002 f87a 	bl	800a848 <BSP_LCD_DisplayOn>

  /* Set the layer window */
  //BSP_LCD_SetLayerWindow(0, 0, 0, IMAGE_WIDTH, IMAGE_HEIGHT);

  /* Clear the LCD Background layer */
  BSP_LCD_SetTransparency(0,255);
 8008754:	21ff      	movs	r1, #255	; 0xff
 8008756:	2000      	movs	r0, #0
 8008758:	f001 fbb2 	bl	8009ec0 <BSP_LCD_SetTransparency>
  BSP_LCD_Clear(LCD_COLOR_BLUE);
 800875c:	4808      	ldr	r0, [pc, #32]	; (8008780 <LCD_Config+0x48>)
 800875e:	f001 fcb3 	bl	800a0c8 <BSP_LCD_Clear>
  BSP_LCD_SetFont(&Font16);
 8008762:	4808      	ldr	r0, [pc, #32]	; (8008784 <LCD_Config+0x4c>)
 8008764:	f001 fbf0 	bl	8009f48 <BSP_LCD_SetFont>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8008768:	f04f 30ff 	mov.w	r0, #4294967295
 800876c:	f001 fbba 	bl	8009ee4 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_BLUE);
 8008770:	4803      	ldr	r0, [pc, #12]	; (8008780 <LCD_Config+0x48>)
 8008772:	f001 fbcf 	bl	8009f14 <BSP_LCD_SetBackColor>
  BSP_LCD_SetFont(&Font12);
 8008776:	4804      	ldr	r0, [pc, #16]	; (8008788 <LCD_Config+0x50>)
 8008778:	f001 fbe6 	bl	8009f48 <BSP_LCD_SetFont>
}
 800877c:	bf00      	nop
 800877e:	bd80      	pop	{r7, pc}
 8008780:	ff0000ff 	.word	0xff0000ff
 8008784:	200000b0 	.word	0x200000b0
 8008788:	200000a8 	.word	0x200000a8

0800878c <Draw_Menu>:

void Draw_Menu(void)
{
 800878c:	b580      	push	{r7, lr}
 800878e:	af00      	add	r7, sp, #0
  /* Set background Layer */
  BSP_LCD_SelectLayer(0);
 8008790:	2000      	movs	r0, #0
 8008792:	f001 fb85 	bl	8009ea0 <BSP_LCD_SelectLayer>

  /* Clear the LCD */

	BSP_LCD_Clear(LCD_COLOR_BLACK);
 8008796:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800879a:	f001 fc95 	bl	800a0c8 <BSP_LCD_Clear>
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 800879e:	f04f 30ff 	mov.w	r0, #4294967295
 80087a2:	f001 fb9f 	bl	8009ee4 <BSP_LCD_SetTextColor>
	//BSP_LCD_DrawRect((BSP_LCD_GetXSize()/2)-(WINDOWS_WITH/2)-1, 45, WINDOWS_WITH+2, WINDOWS_HEIGHT+2);
	BSP_LCD_DrawRect(49, 45, WINDOWS_WITH+2, WINDOWS_HEIGHT+2);
 80087a6:	238e      	movs	r3, #142	; 0x8e
 80087a8:	228e      	movs	r2, #142	; 0x8e
 80087aa:	212d      	movs	r1, #45	; 0x2d
 80087ac:	2031      	movs	r0, #49	; 0x31
 80087ae:	f001 fe35 	bl	800a41c <BSP_LCD_DrawRect>
	/* OK */
	BSP_LCD_FillCircle((BSP_LCD_GetXSize()/2)+(WINDOWS_WITH/2)-1,WINDOWS_HEIGHT+65, 15);
 80087b2:	f001 faf9 	bl	8009da8 <BSP_LCD_GetXSize>
 80087b6:	4603      	mov	r3, r0
 80087b8:	085b      	lsrs	r3, r3, #1
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	3345      	adds	r3, #69	; 0x45
 80087be:	b29b      	uxth	r3, r3
 80087c0:	220f      	movs	r2, #15
 80087c2:	21cd      	movs	r1, #205	; 0xcd
 80087c4:	4618      	mov	r0, r3
 80087c6:	f001 ff9f 	bl	800a708 <BSP_LCD_FillCircle>
	/* CL */
	BSP_LCD_FillCircle((BSP_LCD_GetXSize()/2)+(WINDOWS_WITH/2)-1-35,WINDOWS_HEIGHT+65, 15);
 80087ca:	f001 faed 	bl	8009da8 <BSP_LCD_GetXSize>
 80087ce:	4603      	mov	r3, r0
 80087d0:	085b      	lsrs	r3, r3, #1
 80087d2:	b29b      	uxth	r3, r3
 80087d4:	3322      	adds	r3, #34	; 0x22
 80087d6:	b29b      	uxth	r3, r3
 80087d8:	220f      	movs	r2, #15
 80087da:	21cd      	movs	r1, #205	; 0xcd
 80087dc:	4618      	mov	r0, r3
 80087de:	f001 ff93 	bl	800a708 <BSP_LCD_FillCircle>

	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80087e2:	f04f 30ff 	mov.w	r0, #4294967295
 80087e6:	f001 fb95 	bl	8009f14 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 80087ea:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 80087ee:	f001 fb79 	bl	8009ee4 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font16);
 80087f2:	4820      	ldr	r0, [pc, #128]	; (8008874 <Draw_Menu+0xe8>)
 80087f4:	f001 fba8 	bl	8009f48 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt((BSP_LCD_GetXSize()/2)+(WINDOWS_WITH/2)-1-45,WINDOWS_HEIGHT+60,(uint8_t*)"OK",LEFT_MODE);
 80087f8:	f001 fad6 	bl	8009da8 <BSP_LCD_GetXSize>
 80087fc:	4603      	mov	r3, r0
 80087fe:	085b      	lsrs	r3, r3, #1
 8008800:	b29b      	uxth	r3, r3
 8008802:	3318      	adds	r3, #24
 8008804:	b298      	uxth	r0, r3
 8008806:	2303      	movs	r3, #3
 8008808:	4a1b      	ldr	r2, [pc, #108]	; (8008878 <Draw_Menu+0xec>)
 800880a:	21c8      	movs	r1, #200	; 0xc8
 800880c:	f001 fcc8 	bl	800a1a0 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt((BSP_LCD_GetXSize()/2)+(WINDOWS_WITH/2)-1-10,WINDOWS_HEIGHT+60,(uint8_t*)"CL",LEFT_MODE);
 8008810:	f001 faca 	bl	8009da8 <BSP_LCD_GetXSize>
 8008814:	4603      	mov	r3, r0
 8008816:	085b      	lsrs	r3, r3, #1
 8008818:	b29b      	uxth	r3, r3
 800881a:	333b      	adds	r3, #59	; 0x3b
 800881c:	b298      	uxth	r0, r3
 800881e:	2303      	movs	r3, #3
 8008820:	4a16      	ldr	r2, [pc, #88]	; (800887c <Draw_Menu+0xf0>)
 8008822:	21c8      	movs	r1, #200	; 0xc8
 8008824:	f001 fcbc 	bl	800a1a0 <BSP_LCD_DisplayStringAt>
	/* msg */
	BSP_LCD_SetBackColor(LCD_COLOR_BLACK);
 8008828:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 800882c:	f001 fb72 	bl	8009f14 <BSP_LCD_SetBackColor>
	BSP_LCD_SetTextColor(LCD_COLOR_YELLOW);
 8008830:	f06f 00ff 	mvn.w	r0, #255	; 0xff
 8008834:	f001 fb56 	bl	8009ee4 <BSP_LCD_SetTextColor>
	BSP_LCD_SetFont(&Font12);
 8008838:	4811      	ldr	r0, [pc, #68]	; (8008880 <Draw_Menu+0xf4>)
 800883a:	f001 fb85 	bl	8009f48 <BSP_LCD_SetFont>
	BSP_LCD_DisplayStringAt(3, 3, (uint8_t*)"Handwritten Recognition", CENTER_MODE);
 800883e:	2301      	movs	r3, #1
 8008840:	4a10      	ldr	r2, [pc, #64]	; (8008884 <Draw_Menu+0xf8>)
 8008842:	2103      	movs	r1, #3
 8008844:	2003      	movs	r0, #3
 8008846:	f001 fcab 	bl	800a1a0 <BSP_LCD_DisplayStringAt>
	BSP_LCD_DisplayStringAt(3, 15, (uint8_t*)"www.karedox.com", CENTER_MODE);
 800884a:	2301      	movs	r3, #1
 800884c:	4a0e      	ldr	r2, [pc, #56]	; (8008888 <Draw_Menu+0xfc>)
 800884e:	210f      	movs	r1, #15
 8008850:	2003      	movs	r0, #3
 8008852:	f001 fca5 	bl	800a1a0 <BSP_LCD_DisplayStringAt>

	BSP_LCD_DisplayStringAt((BSP_LCD_GetXSize()/2)-(WINDOWS_WITH/2)-1, 32,(uint8_t*)"Write a number in the box",LEFT_MODE);
 8008856:	f001 faa7 	bl	8009da8 <BSP_LCD_GetXSize>
 800885a:	4603      	mov	r3, r0
 800885c:	085b      	lsrs	r3, r3, #1
 800885e:	b29b      	uxth	r3, r3
 8008860:	3b47      	subs	r3, #71	; 0x47
 8008862:	b298      	uxth	r0, r3
 8008864:	2303      	movs	r3, #3
 8008866:	4a09      	ldr	r2, [pc, #36]	; (800888c <Draw_Menu+0x100>)
 8008868:	2120      	movs	r1, #32
 800886a:	f001 fc99 	bl	800a1a0 <BSP_LCD_DisplayStringAt>
	//BSP_LCD_DisplayStringAt((BSP_LCD_GetXSize()/2)+(WINDOWS_WITH/2)-1, 32,(uint8_t*)"Click OK",LEFT_MODE);

}
 800886e:	bf00      	nop
 8008870:	bd80      	pop	{r7, pc}
 8008872:	bf00      	nop
 8008874:	200000b0 	.word	0x200000b0
 8008878:	08016c0c 	.word	0x08016c0c
 800887c:	08016c08 	.word	0x08016c08
 8008880:	200000a8 	.word	0x200000a8
 8008884:	08016c3c 	.word	0x08016c3c
 8008888:	08016c54 	.word	0x08016c54
 800888c:	08016c64 	.word	0x08016c64

08008890 <Touchscreen_Calibration>:
  * @brief  Performs the TS calibration
  * @param  None
  * @retval None
  */
void Touchscreen_Calibration(void)
{
 8008890:	b590      	push	{r4, r7, lr}
 8008892:	b083      	sub	sp, #12
 8008894:	af00      	add	r7, sp, #0
  uint8_t status = 0;
 8008896:	2300      	movs	r3, #0
 8008898:	71bb      	strb	r3, [r7, #6]
  uint8_t i = 0;
 800889a:	2300      	movs	r3, #0
 800889c:	71fb      	strb	r3, [r7, #7]

  TouchscreenCalibration_SetHint();
 800889e:	f000 f8f1 	bl	8008a84 <TouchscreenCalibration_SetHint>

  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  	  status = BSP_TS_Init(BSP_LCD_GetXSize(), BSP_LCD_GetYSize());
 80088a2:	f001 fa81 	bl	8009da8 <BSP_LCD_GetXSize>
 80088a6:	4603      	mov	r3, r0
 80088a8:	b29c      	uxth	r4, r3
 80088aa:	f001 fa89 	bl	8009dc0 <BSP_LCD_GetYSize>
 80088ae:	4603      	mov	r3, r0
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	4619      	mov	r1, r3
 80088b4:	4620      	mov	r0, r4
 80088b6:	f002 fb8f 	bl	800afd8 <BSP_TS_Init>
 80088ba:	4603      	mov	r3, r0
 80088bc:	71bb      	strb	r3, [r7, #6]

  if (status != TS_OK)
 80088be:	79bb      	ldrb	r3, [r7, #6]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	d01c      	beq.n	80088fe <Touchscreen_Calibration+0x6e>
  {
    BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 80088c4:	f04f 30ff 	mov.w	r0, #4294967295
 80088c8:	f001 fb24 	bl	8009f14 <BSP_LCD_SetBackColor>
    BSP_LCD_SetTextColor(LCD_COLOR_RED);
 80088cc:	4861      	ldr	r0, [pc, #388]	; (8008a54 <Touchscreen_Calibration+0x1c4>)
 80088ce:	f001 fb09 	bl	8009ee4 <BSP_LCD_SetTextColor>
    BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()- 95, (uint8_t*)"ERROR", CENTER_MODE);
 80088d2:	f001 fa75 	bl	8009dc0 <BSP_LCD_GetYSize>
 80088d6:	4603      	mov	r3, r0
 80088d8:	b29b      	uxth	r3, r3
 80088da:	3b5f      	subs	r3, #95	; 0x5f
 80088dc:	b299      	uxth	r1, r3
 80088de:	2301      	movs	r3, #1
 80088e0:	4a5d      	ldr	r2, [pc, #372]	; (8008a58 <Touchscreen_Calibration+0x1c8>)
 80088e2:	2000      	movs	r0, #0
 80088e4:	f001 fc5c 	bl	800a1a0 <BSP_LCD_DisplayStringAt>
    BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()- 80, (uint8_t*)"Touchscreen cannot be initialized", CENTER_MODE);
 80088e8:	f001 fa6a 	bl	8009dc0 <BSP_LCD_GetYSize>
 80088ec:	4603      	mov	r3, r0
 80088ee:	b29b      	uxth	r3, r3
 80088f0:	3b50      	subs	r3, #80	; 0x50
 80088f2:	b299      	uxth	r1, r3
 80088f4:	2301      	movs	r3, #1
 80088f6:	4a59      	ldr	r2, [pc, #356]	; (8008a5c <Touchscreen_Calibration+0x1cc>)
 80088f8:	2000      	movs	r0, #0
 80088fa:	f001 fc51 	bl	800a1a0 <BSP_LCD_DisplayStringAt>
  }

  while (1)
  {
    if (status == TS_OK)
 80088fe:	79bb      	ldrb	r3, [r7, #6]
 8008900:	2b00      	cmp	r3, #0
 8008902:	f040 809f 	bne.w	8008a44 <Touchscreen_Calibration+0x1b4>
    {
      aLogX[0] = 15;
 8008906:	4b56      	ldr	r3, [pc, #344]	; (8008a60 <Touchscreen_Calibration+0x1d0>)
 8008908:	220f      	movs	r2, #15
 800890a:	801a      	strh	r2, [r3, #0]
      aLogY[0] = 15;
 800890c:	4b55      	ldr	r3, [pc, #340]	; (8008a64 <Touchscreen_Calibration+0x1d4>)
 800890e:	220f      	movs	r2, #15
 8008910:	801a      	strh	r2, [r3, #0]
      aLogX[1] = BSP_LCD_GetXSize() - 15;
 8008912:	f001 fa49 	bl	8009da8 <BSP_LCD_GetXSize>
 8008916:	4603      	mov	r3, r0
 8008918:	b29b      	uxth	r3, r3
 800891a:	3b0f      	subs	r3, #15
 800891c:	b29b      	uxth	r3, r3
 800891e:	b21a      	sxth	r2, r3
 8008920:	4b4f      	ldr	r3, [pc, #316]	; (8008a60 <Touchscreen_Calibration+0x1d0>)
 8008922:	805a      	strh	r2, [r3, #2]
      aLogY[1] = BSP_LCD_GetYSize() - 15;
 8008924:	f001 fa4c 	bl	8009dc0 <BSP_LCD_GetYSize>
 8008928:	4603      	mov	r3, r0
 800892a:	b29b      	uxth	r3, r3
 800892c:	3b0f      	subs	r3, #15
 800892e:	b29b      	uxth	r3, r3
 8008930:	b21a      	sxth	r2, r3
 8008932:	4b4c      	ldr	r3, [pc, #304]	; (8008a64 <Touchscreen_Calibration+0x1d4>)
 8008934:	805a      	strh	r2, [r3, #2]

      for (i = 0; i < 2; i++)
 8008936:	2300      	movs	r3, #0
 8008938:	71fb      	strb	r3, [r7, #7]
 800893a:	e014      	b.n	8008966 <Touchscreen_Calibration+0xd6>
      {
        GetPhysValues(aLogX[i], aLogY[i], &aPhysX[i], &aPhysY[i]);
 800893c:	79fb      	ldrb	r3, [r7, #7]
 800893e:	4a48      	ldr	r2, [pc, #288]	; (8008a60 <Touchscreen_Calibration+0x1d0>)
 8008940:	f932 0013 	ldrsh.w	r0, [r2, r3, lsl #1]
 8008944:	79fb      	ldrb	r3, [r7, #7]
 8008946:	4a47      	ldr	r2, [pc, #284]	; (8008a64 <Touchscreen_Calibration+0x1d4>)
 8008948:	f932 1013 	ldrsh.w	r1, [r2, r3, lsl #1]
 800894c:	79fb      	ldrb	r3, [r7, #7]
 800894e:	005b      	lsls	r3, r3, #1
 8008950:	4a45      	ldr	r2, [pc, #276]	; (8008a68 <Touchscreen_Calibration+0x1d8>)
 8008952:	441a      	add	r2, r3
 8008954:	79fb      	ldrb	r3, [r7, #7]
 8008956:	005b      	lsls	r3, r3, #1
 8008958:	4c44      	ldr	r4, [pc, #272]	; (8008a6c <Touchscreen_Calibration+0x1dc>)
 800895a:	4423      	add	r3, r4
 800895c:	f000 f8d2 	bl	8008b04 <GetPhysValues>
      for (i = 0; i < 2; i++)
 8008960:	79fb      	ldrb	r3, [r7, #7]
 8008962:	3301      	adds	r3, #1
 8008964:	71fb      	strb	r3, [r7, #7]
 8008966:	79fb      	ldrb	r3, [r7, #7]
 8008968:	2b01      	cmp	r3, #1
 800896a:	d9e7      	bls.n	800893c <Touchscreen_Calibration+0xac>
      }
      A1 = (1000 * ( aLogX[1] - aLogX[0]))/ ( aPhysX[1] - aPhysX[0]);
 800896c:	4b3c      	ldr	r3, [pc, #240]	; (8008a60 <Touchscreen_Calibration+0x1d0>)
 800896e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8008972:	461a      	mov	r2, r3
 8008974:	4b3a      	ldr	r3, [pc, #232]	; (8008a60 <Touchscreen_Calibration+0x1d0>)
 8008976:	f9b3 3000 	ldrsh.w	r3, [r3]
 800897a:	1ad3      	subs	r3, r2, r3
 800897c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8008980:	fb03 f202 	mul.w	r2, r3, r2
 8008984:	4b38      	ldr	r3, [pc, #224]	; (8008a68 <Touchscreen_Calibration+0x1d8>)
 8008986:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800898a:	4619      	mov	r1, r3
 800898c:	4b36      	ldr	r3, [pc, #216]	; (8008a68 <Touchscreen_Calibration+0x1d8>)
 800898e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008992:	1acb      	subs	r3, r1, r3
 8008994:	fb92 f3f3 	sdiv	r3, r2, r3
 8008998:	b21a      	sxth	r2, r3
 800899a:	4b35      	ldr	r3, [pc, #212]	; (8008a70 <Touchscreen_Calibration+0x1e0>)
 800899c:	801a      	strh	r2, [r3, #0]
      B1 = (1000 * aLogX[0]) - A1 * aPhysX[0];
 800899e:	4b30      	ldr	r3, [pc, #192]	; (8008a60 <Touchscreen_Calibration+0x1d0>)
 80089a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80089a4:	b29b      	uxth	r3, r3
 80089a6:	461a      	mov	r2, r3
 80089a8:	0152      	lsls	r2, r2, #5
 80089aa:	1ad2      	subs	r2, r2, r3
 80089ac:	0092      	lsls	r2, r2, #2
 80089ae:	4413      	add	r3, r2
 80089b0:	00db      	lsls	r3, r3, #3
 80089b2:	b29a      	uxth	r2, r3
 80089b4:	4b2c      	ldr	r3, [pc, #176]	; (8008a68 <Touchscreen_Calibration+0x1d8>)
 80089b6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80089ba:	b299      	uxth	r1, r3
 80089bc:	4b2c      	ldr	r3, [pc, #176]	; (8008a70 <Touchscreen_Calibration+0x1e0>)
 80089be:	f9b3 3000 	ldrsh.w	r3, [r3]
 80089c2:	b29b      	uxth	r3, r3
 80089c4:	fb11 f303 	smulbb	r3, r1, r3
 80089c8:	b29b      	uxth	r3, r3
 80089ca:	1ad3      	subs	r3, r2, r3
 80089cc:	b29b      	uxth	r3, r3
 80089ce:	b21a      	sxth	r2, r3
 80089d0:	4b28      	ldr	r3, [pc, #160]	; (8008a74 <Touchscreen_Calibration+0x1e4>)
 80089d2:	801a      	strh	r2, [r3, #0]

      A2 = (1000 * ( aLogY[1] - aLogY[0]))/ ( aPhysY[1] - aPhysY[0]);
 80089d4:	4b23      	ldr	r3, [pc, #140]	; (8008a64 <Touchscreen_Calibration+0x1d4>)
 80089d6:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80089da:	461a      	mov	r2, r3
 80089dc:	4b21      	ldr	r3, [pc, #132]	; (8008a64 <Touchscreen_Calibration+0x1d4>)
 80089de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80089e2:	1ad3      	subs	r3, r2, r3
 80089e4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80089e8:	fb03 f202 	mul.w	r2, r3, r2
 80089ec:	4b1f      	ldr	r3, [pc, #124]	; (8008a6c <Touchscreen_Calibration+0x1dc>)
 80089ee:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80089f2:	4619      	mov	r1, r3
 80089f4:	4b1d      	ldr	r3, [pc, #116]	; (8008a6c <Touchscreen_Calibration+0x1dc>)
 80089f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80089fa:	1acb      	subs	r3, r1, r3
 80089fc:	fb92 f3f3 	sdiv	r3, r2, r3
 8008a00:	b21a      	sxth	r2, r3
 8008a02:	4b1d      	ldr	r3, [pc, #116]	; (8008a78 <Touchscreen_Calibration+0x1e8>)
 8008a04:	801a      	strh	r2, [r3, #0]
      B2 = (1000 * aLogY[0]) - A2 * aPhysY[0];
 8008a06:	4b17      	ldr	r3, [pc, #92]	; (8008a64 <Touchscreen_Calibration+0x1d4>)
 8008a08:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	461a      	mov	r2, r3
 8008a10:	0152      	lsls	r2, r2, #5
 8008a12:	1ad2      	subs	r2, r2, r3
 8008a14:	0092      	lsls	r2, r2, #2
 8008a16:	4413      	add	r3, r2
 8008a18:	00db      	lsls	r3, r3, #3
 8008a1a:	b29a      	uxth	r2, r3
 8008a1c:	4b13      	ldr	r3, [pc, #76]	; (8008a6c <Touchscreen_Calibration+0x1dc>)
 8008a1e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a22:	b299      	uxth	r1, r3
 8008a24:	4b14      	ldr	r3, [pc, #80]	; (8008a78 <Touchscreen_Calibration+0x1e8>)
 8008a26:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008a2a:	b29b      	uxth	r3, r3
 8008a2c:	fb11 f303 	smulbb	r3, r1, r3
 8008a30:	b29b      	uxth	r3, r3
 8008a32:	1ad3      	subs	r3, r2, r3
 8008a34:	b29b      	uxth	r3, r3
 8008a36:	b21a      	sxth	r2, r3
 8008a38:	4b10      	ldr	r3, [pc, #64]	; (8008a7c <Touchscreen_Calibration+0x1ec>)
 8008a3a:	801a      	strh	r2, [r3, #0]

      Calibration_Done = 1;
 8008a3c:	4b10      	ldr	r3, [pc, #64]	; (8008a80 <Touchscreen_Calibration+0x1f0>)
 8008a3e:	2201      	movs	r2, #1
 8008a40:	701a      	strb	r2, [r3, #0]
      return;
 8008a42:	e003      	b.n	8008a4c <Touchscreen_Calibration+0x1bc>
    }

    HAL_Delay(5);
 8008a44:	2005      	movs	r0, #5
 8008a46:	f002 fbf5 	bl	800b234 <HAL_Delay>
    if (status == TS_OK)
 8008a4a:	e758      	b.n	80088fe <Touchscreen_Calibration+0x6e>
  }
}
 8008a4c:	370c      	adds	r7, #12
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	bd90      	pop	{r4, r7, pc}
 8008a52:	bf00      	nop
 8008a54:	ffff0000 	.word	0xffff0000
 8008a58:	08016c80 	.word	0x08016c80
 8008a5c:	08016c88 	.word	0x08016c88
 8008a60:	20002994 	.word	0x20002994
 8008a64:	20002998 	.word	0x20002998
 8008a68:	2000298c 	.word	0x2000298c
 8008a6c:	20002990 	.word	0x20002990
 8008a70:	20002982 	.word	0x20002982
 8008a74:	20002986 	.word	0x20002986
 8008a78:	20002984 	.word	0x20002984
 8008a7c:	20002988 	.word	0x20002988
 8008a80:	20002980 	.word	0x20002980

08008a84 <TouchscreenCalibration_SetHint>:
  * @brief  Display calibration hint
  * @param  None
  * @retval None
  */
static void TouchscreenCalibration_SetHint(void)
{
 8008a84:	b580      	push	{r7, lr}
 8008a86:	af00      	add	r7, sp, #0
  /* Clear the LCD */
  BSP_LCD_Clear(LCD_COLOR_WHITE);
 8008a88:	f04f 30ff 	mov.w	r0, #4294967295
 8008a8c:	f001 fb1c 	bl	800a0c8 <BSP_LCD_Clear>

  /* Set Touchscreen Demo description */
  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8008a90:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8008a94:	f001 fa26 	bl	8009ee4 <BSP_LCD_SetTextColor>
  BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8008a98:	f04f 30ff 	mov.w	r0, #4294967295
 8008a9c:	f001 fa3a 	bl	8009f14 <BSP_LCD_SetBackColor>

  BSP_LCD_SetFont(&Font12);
 8008aa0:	4814      	ldr	r0, [pc, #80]	; (8008af4 <TouchscreenCalibration_SetHint+0x70>)
 8008aa2:	f001 fa51 	bl	8009f48 <BSP_LCD_SetFont>
  BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 - 27, (uint8_t*)"Before using the Touchscreen", CENTER_MODE);
 8008aa6:	f001 f98b 	bl	8009dc0 <BSP_LCD_GetYSize>
 8008aaa:	4603      	mov	r3, r0
 8008aac:	085b      	lsrs	r3, r3, #1
 8008aae:	b29b      	uxth	r3, r3
 8008ab0:	3b1b      	subs	r3, #27
 8008ab2:	b299      	uxth	r1, r3
 8008ab4:	2301      	movs	r3, #1
 8008ab6:	4a10      	ldr	r2, [pc, #64]	; (8008af8 <TouchscreenCalibration_SetHint+0x74>)
 8008ab8:	2000      	movs	r0, #0
 8008aba:	f001 fb71 	bl	800a1a0 <BSP_LCD_DisplayStringAt>
  BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 - 12, (uint8_t*)"you need to calibrate it.", CENTER_MODE);
 8008abe:	f001 f97f 	bl	8009dc0 <BSP_LCD_GetYSize>
 8008ac2:	4603      	mov	r3, r0
 8008ac4:	085b      	lsrs	r3, r3, #1
 8008ac6:	b29b      	uxth	r3, r3
 8008ac8:	3b0c      	subs	r3, #12
 8008aca:	b299      	uxth	r1, r3
 8008acc:	2301      	movs	r3, #1
 8008ace:	4a0b      	ldr	r2, [pc, #44]	; (8008afc <TouchscreenCalibration_SetHint+0x78>)
 8008ad0:	2000      	movs	r0, #0
 8008ad2:	f001 fb65 	bl	800a1a0 <BSP_LCD_DisplayStringAt>
  BSP_LCD_DisplayStringAt(0, BSP_LCD_GetYSize()/2 + 3, (uint8_t*)"Press on the black circles", CENTER_MODE);
 8008ad6:	f001 f973 	bl	8009dc0 <BSP_LCD_GetYSize>
 8008ada:	4603      	mov	r3, r0
 8008adc:	085b      	lsrs	r3, r3, #1
 8008ade:	b29b      	uxth	r3, r3
 8008ae0:	3303      	adds	r3, #3
 8008ae2:	b299      	uxth	r1, r3
 8008ae4:	2301      	movs	r3, #1
 8008ae6:	4a06      	ldr	r2, [pc, #24]	; (8008b00 <TouchscreenCalibration_SetHint+0x7c>)
 8008ae8:	2000      	movs	r0, #0
 8008aea:	f001 fb59 	bl	800a1a0 <BSP_LCD_DisplayStringAt>
}
 8008aee:	bf00      	nop
 8008af0:	bd80      	pop	{r7, pc}
 8008af2:	bf00      	nop
 8008af4:	200000a8 	.word	0x200000a8
 8008af8:	08016cac 	.word	0x08016cac
 8008afc:	08016ccc 	.word	0x08016ccc
 8008b00:	08016ce8 	.word	0x08016ce8

08008b04 <GetPhysValues>:
  * @param  pPhysX : Physical X position
  * @param  pPhysY : Physical Y position
  * @retval None
  */
static void GetPhysValues(int16_t LogX, int16_t LogY, int16_t * pPhysX, int16_t * pPhysY)
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b084      	sub	sp, #16
 8008b08:	af00      	add	r7, sp, #0
 8008b0a:	60ba      	str	r2, [r7, #8]
 8008b0c:	607b      	str	r3, [r7, #4]
 8008b0e:	4603      	mov	r3, r0
 8008b10:	81fb      	strh	r3, [r7, #14]
 8008b12:	460b      	mov	r3, r1
 8008b14:	81bb      	strh	r3, [r7, #12]
  /* Draw the ring */
  BSP_LCD_SetTextColor(LCD_COLOR_BLACK);
 8008b16:	f04f 407f 	mov.w	r0, #4278190080	; 0xff000000
 8008b1a:	f001 f9e3 	bl	8009ee4 <BSP_LCD_SetTextColor>
  BSP_LCD_FillCircle(LogX, LogY, 5);
 8008b1e:	89fb      	ldrh	r3, [r7, #14]
 8008b20:	89b9      	ldrh	r1, [r7, #12]
 8008b22:	2205      	movs	r2, #5
 8008b24:	4618      	mov	r0, r3
 8008b26:	f001 fdef 	bl	800a708 <BSP_LCD_FillCircle>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8008b2a:	f04f 30ff 	mov.w	r0, #4294967295
 8008b2e:	f001 f9d9 	bl	8009ee4 <BSP_LCD_SetTextColor>
  BSP_LCD_FillCircle(LogX, LogY, 2);
 8008b32:	89fb      	ldrh	r3, [r7, #14]
 8008b34:	89b9      	ldrh	r1, [r7, #12]
 8008b36:	2202      	movs	r2, #2
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f001 fde5 	bl	800a708 <BSP_LCD_FillCircle>

  /* Wait until touch is pressed */
  WaitForPressedState(1);
 8008b3e:	2001      	movs	r0, #1
 8008b40:	f000 f820 	bl	8008b84 <WaitForPressedState>

  BSP_TS_GetState(&TS_State);
 8008b44:	480e      	ldr	r0, [pc, #56]	; (8008b80 <GetPhysValues+0x7c>)
 8008b46:	f002 fa81 	bl	800b04c <BSP_TS_GetState>
  *pPhysX = TS_State.X;
 8008b4a:	4b0d      	ldr	r3, [pc, #52]	; (8008b80 <GetPhysValues+0x7c>)
 8008b4c:	885b      	ldrh	r3, [r3, #2]
 8008b4e:	b21a      	sxth	r2, r3
 8008b50:	68bb      	ldr	r3, [r7, #8]
 8008b52:	801a      	strh	r2, [r3, #0]
  *pPhysY = TS_State.Y;
 8008b54:	4b0a      	ldr	r3, [pc, #40]	; (8008b80 <GetPhysValues+0x7c>)
 8008b56:	889b      	ldrh	r3, [r3, #4]
 8008b58:	b21a      	sxth	r2, r3
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	801a      	strh	r2, [r3, #0]

  /* Wait until touch is released */
  WaitForPressedState(0);
 8008b5e:	2000      	movs	r0, #0
 8008b60:	f000 f810 	bl	8008b84 <WaitForPressedState>
  BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 8008b64:	f04f 30ff 	mov.w	r0, #4294967295
 8008b68:	f001 f9bc 	bl	8009ee4 <BSP_LCD_SetTextColor>
  BSP_LCD_FillCircle(LogX, LogY, 5);
 8008b6c:	89fb      	ldrh	r3, [r7, #14]
 8008b6e:	89b9      	ldrh	r1, [r7, #12]
 8008b70:	2205      	movs	r2, #5
 8008b72:	4618      	mov	r0, r3
 8008b74:	f001 fdc8 	bl	800a708 <BSP_LCD_FillCircle>
}
 8008b78:	bf00      	nop
 8008b7a:	3710      	adds	r7, #16
 8008b7c:	46bd      	mov	sp, r7
 8008b7e:	bd80      	pop	{r7, pc}
 8008b80:	2000299c 	.word	0x2000299c

08008b84 <WaitForPressedState>:
  * @brief  Wait For Pressed State
  * @param  Pressed: Pressed State
  * @retval None
  */
static void WaitForPressedState(uint8_t Pressed)
{
 8008b84:	b580      	push	{r7, lr}
 8008b86:	b086      	sub	sp, #24
 8008b88:	af00      	add	r7, sp, #0
 8008b8a:	4603      	mov	r3, r0
 8008b8c:	71fb      	strb	r3, [r7, #7]
  TS_StateTypeDef  State;

  do
  {
    BSP_TS_GetState(&State);
 8008b8e:	f107 030c 	add.w	r3, r7, #12
 8008b92:	4618      	mov	r0, r3
 8008b94:	f002 fa5a 	bl	800b04c <BSP_TS_GetState>
    HAL_Delay(10);
 8008b98:	200a      	movs	r0, #10
 8008b9a:	f002 fb4b 	bl	800b234 <HAL_Delay>
    if (State.TouchDetected == Pressed)
 8008b9e:	89ba      	ldrh	r2, [r7, #12]
 8008ba0:	79fb      	ldrb	r3, [r7, #7]
 8008ba2:	b29b      	uxth	r3, r3
 8008ba4:	429a      	cmp	r2, r3
 8008ba6:	d1f2      	bne.n	8008b8e <WaitForPressedState+0xa>
    {
      uint16_t TimeStart = HAL_GetTick();
 8008ba8:	f002 fb38 	bl	800b21c <HAL_GetTick>
 8008bac:	4603      	mov	r3, r0
 8008bae:	82fb      	strh	r3, [r7, #22]
      do {
        BSP_TS_GetState(&State);
 8008bb0:	f107 030c 	add.w	r3, r7, #12
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	f002 fa49 	bl	800b04c <BSP_TS_GetState>
        HAL_Delay(10);
 8008bba:	200a      	movs	r0, #10
 8008bbc:	f002 fb3a 	bl	800b234 <HAL_Delay>
        if (State.TouchDetected != Pressed)
 8008bc0:	89ba      	ldrh	r2, [r7, #12]
 8008bc2:	79fb      	ldrb	r3, [r7, #7]
 8008bc4:	b29b      	uxth	r3, r3
 8008bc6:	429a      	cmp	r2, r3
 8008bc8:	d108      	bne.n	8008bdc <WaitForPressedState+0x58>
        {
          break;
        } else if ((HAL_GetTick() - 100) > TimeStart)
 8008bca:	f002 fb27 	bl	800b21c <HAL_GetTick>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	f1a3 0264 	sub.w	r2, r3, #100	; 0x64
 8008bd4:	8afb      	ldrh	r3, [r7, #22]
 8008bd6:	429a      	cmp	r2, r3
 8008bd8:	d802      	bhi.n	8008be0 <WaitForPressedState+0x5c>
        BSP_TS_GetState(&State);
 8008bda:	e7e9      	b.n	8008bb0 <WaitForPressedState+0x2c>
          break;
 8008bdc:	bf00      	nop
    BSP_TS_GetState(&State);
 8008bde:	e7d6      	b.n	8008b8e <WaitForPressedState+0xa>
        {
          return;
 8008be0:	bf00      	nop
        }
      } while (1);
    }
  } while (1);
}
 8008be2:	3718      	adds	r7, #24
 8008be4:	46bd      	mov	sp, r7
 8008be6:	bd80      	pop	{r7, pc}

08008be8 <Calibration_GetX>:
  * @brief  Calibrate X position
  * @param  x: X position
  * @retval calibrated x
  */
uint16_t Calibration_GetX(uint16_t x)
{
 8008be8:	b480      	push	{r7}
 8008bea:	b083      	sub	sp, #12
 8008bec:	af00      	add	r7, sp, #0
 8008bee:	4603      	mov	r3, r0
 8008bf0:	80fb      	strh	r3, [r7, #6]
  return (((A1 * x) + B1)/1000);
 8008bf2:	4b0c      	ldr	r3, [pc, #48]	; (8008c24 <Calibration_GetX+0x3c>)
 8008bf4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8008bf8:	461a      	mov	r2, r3
 8008bfa:	88fb      	ldrh	r3, [r7, #6]
 8008bfc:	fb02 f303 	mul.w	r3, r2, r3
 8008c00:	4a09      	ldr	r2, [pc, #36]	; (8008c28 <Calibration_GetX+0x40>)
 8008c02:	f9b2 2000 	ldrsh.w	r2, [r2]
 8008c06:	4413      	add	r3, r2
 8008c08:	4a08      	ldr	r2, [pc, #32]	; (8008c2c <Calibration_GetX+0x44>)
 8008c0a:	fb82 1203 	smull	r1, r2, r2, r3
 8008c0e:	1192      	asrs	r2, r2, #6
 8008c10:	17db      	asrs	r3, r3, #31
 8008c12:	1ad3      	subs	r3, r2, r3
 8008c14:	b29b      	uxth	r3, r3
}
 8008c16:	4618      	mov	r0, r3
 8008c18:	370c      	adds	r7, #12
 8008c1a:	46bd      	mov	sp, r7
 8008c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c20:	4770      	bx	lr
 8008c22:	bf00      	nop
 8008c24:	20002982 	.word	0x20002982
 8008c28:	20002986 	.word	0x20002986
 8008c2c:	10624dd3 	.word	0x10624dd3

08008c30 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8008c34:	4b11      	ldr	r3, [pc, #68]	; (8008c7c <MX_USART1_UART_Init+0x4c>)
 8008c36:	4a12      	ldr	r2, [pc, #72]	; (8008c80 <MX_USART1_UART_Init+0x50>)
 8008c38:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8008c3a:	4b10      	ldr	r3, [pc, #64]	; (8008c7c <MX_USART1_UART_Init+0x4c>)
 8008c3c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8008c40:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8008c42:	4b0e      	ldr	r3, [pc, #56]	; (8008c7c <MX_USART1_UART_Init+0x4c>)
 8008c44:	2200      	movs	r2, #0
 8008c46:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8008c48:	4b0c      	ldr	r3, [pc, #48]	; (8008c7c <MX_USART1_UART_Init+0x4c>)
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8008c4e:	4b0b      	ldr	r3, [pc, #44]	; (8008c7c <MX_USART1_UART_Init+0x4c>)
 8008c50:	2200      	movs	r2, #0
 8008c52:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8008c54:	4b09      	ldr	r3, [pc, #36]	; (8008c7c <MX_USART1_UART_Init+0x4c>)
 8008c56:	220c      	movs	r2, #12
 8008c58:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8008c5a:	4b08      	ldr	r3, [pc, #32]	; (8008c7c <MX_USART1_UART_Init+0x4c>)
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8008c60:	4b06      	ldr	r3, [pc, #24]	; (8008c7c <MX_USART1_UART_Init+0x4c>)
 8008c62:	2200      	movs	r2, #0
 8008c64:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8008c66:	4805      	ldr	r0, [pc, #20]	; (8008c7c <MX_USART1_UART_Init+0x4c>)
 8008c68:	f007 f844 	bl	800fcf4 <HAL_UART_Init>
 8008c6c:	4603      	mov	r3, r0
 8008c6e:	2b00      	cmp	r3, #0
 8008c70:	d001      	beq.n	8008c76 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8008c72:	f7fe ff93 	bl	8007b9c <Error_Handler>
  }

}
 8008c76:	bf00      	nop
 8008c78:	bd80      	pop	{r7, pc}
 8008c7a:	bf00      	nop
 8008c7c:	200029a4 	.word	0x200029a4
 8008c80:	40011000 	.word	0x40011000

08008c84 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8008c84:	b580      	push	{r7, lr}
 8008c86:	b08a      	sub	sp, #40	; 0x28
 8008c88:	af00      	add	r7, sp, #0
 8008c8a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8008c8c:	f107 0314 	add.w	r3, r7, #20
 8008c90:	2200      	movs	r2, #0
 8008c92:	601a      	str	r2, [r3, #0]
 8008c94:	605a      	str	r2, [r3, #4]
 8008c96:	609a      	str	r2, [r3, #8]
 8008c98:	60da      	str	r2, [r3, #12]
 8008c9a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	4a19      	ldr	r2, [pc, #100]	; (8008d08 <HAL_UART_MspInit+0x84>)
 8008ca2:	4293      	cmp	r3, r2
 8008ca4:	d12c      	bne.n	8008d00 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8008ca6:	2300      	movs	r3, #0
 8008ca8:	613b      	str	r3, [r7, #16]
 8008caa:	4b18      	ldr	r3, [pc, #96]	; (8008d0c <HAL_UART_MspInit+0x88>)
 8008cac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cae:	4a17      	ldr	r2, [pc, #92]	; (8008d0c <HAL_UART_MspInit+0x88>)
 8008cb0:	f043 0310 	orr.w	r3, r3, #16
 8008cb4:	6453      	str	r3, [r2, #68]	; 0x44
 8008cb6:	4b15      	ldr	r3, [pc, #84]	; (8008d0c <HAL_UART_MspInit+0x88>)
 8008cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008cba:	f003 0310 	and.w	r3, r3, #16
 8008cbe:	613b      	str	r3, [r7, #16]
 8008cc0:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008cc2:	2300      	movs	r3, #0
 8008cc4:	60fb      	str	r3, [r7, #12]
 8008cc6:	4b11      	ldr	r3, [pc, #68]	; (8008d0c <HAL_UART_MspInit+0x88>)
 8008cc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cca:	4a10      	ldr	r2, [pc, #64]	; (8008d0c <HAL_UART_MspInit+0x88>)
 8008ccc:	f043 0301 	orr.w	r3, r3, #1
 8008cd0:	6313      	str	r3, [r2, #48]	; 0x30
 8008cd2:	4b0e      	ldr	r3, [pc, #56]	; (8008d0c <HAL_UART_MspInit+0x88>)
 8008cd4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008cd6:	f003 0301 	and.w	r3, r3, #1
 8008cda:	60fb      	str	r3, [r7, #12]
 8008cdc:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 8008cde:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8008ce2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008ce4:	2302      	movs	r3, #2
 8008ce6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008ce8:	2300      	movs	r3, #0
 8008cea:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008cec:	2303      	movs	r3, #3
 8008cee:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8008cf0:	2307      	movs	r3, #7
 8008cf2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008cf4:	f107 0314 	add.w	r3, r7, #20
 8008cf8:	4619      	mov	r1, r3
 8008cfa:	4805      	ldr	r0, [pc, #20]	; (8008d10 <HAL_UART_MspInit+0x8c>)
 8008cfc:	f003 f916 	bl	800bf2c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8008d00:	bf00      	nop
 8008d02:	3728      	adds	r7, #40	; 0x28
 8008d04:	46bd      	mov	sp, r7
 8008d06:	bd80      	pop	{r7, pc}
 8008d08:	40011000 	.word	0x40011000
 8008d0c:	40023800 	.word	0x40023800
 8008d10:	40020000 	.word	0x40020000

08008d14 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8008d14:	f8df d034 	ldr.w	sp, [pc, #52]	; 8008d4c <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8008d18:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8008d1a:	e003      	b.n	8008d24 <LoopCopyDataInit>

08008d1c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8008d1c:	4b0c      	ldr	r3, [pc, #48]	; (8008d50 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8008d1e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8008d20:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8008d22:	3104      	adds	r1, #4

08008d24 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8008d24:	480b      	ldr	r0, [pc, #44]	; (8008d54 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8008d26:	4b0c      	ldr	r3, [pc, #48]	; (8008d58 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8008d28:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8008d2a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8008d2c:	d3f6      	bcc.n	8008d1c <CopyDataInit>
  ldr  r2, =_sbss
 8008d2e:	4a0b      	ldr	r2, [pc, #44]	; (8008d5c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8008d30:	e002      	b.n	8008d38 <LoopFillZerobss>

08008d32 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8008d32:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8008d34:	f842 3b04 	str.w	r3, [r2], #4

08008d38 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8008d38:	4b09      	ldr	r3, [pc, #36]	; (8008d60 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8008d3a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8008d3c:	d3f9      	bcc.n	8008d32 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8008d3e:	f7ff f94b 	bl	8007fd8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8008d42:	f008 f8fd 	bl	8010f40 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8008d46:	f7fe fe61 	bl	8007a0c <main>
  bx  lr    
 8008d4a:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8008d4c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8008d50:	0807d3ec 	.word	0x0807d3ec
  ldr  r0, =_sdata
 8008d54:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8008d58:	20000e00 	.word	0x20000e00
  ldr  r2, =_sbss
 8008d5c:	20000e00 	.word	0x20000e00
  ldr  r3, = _ebss
 8008d60:	20019e18 	.word	0x20019e18

08008d64 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8008d64:	e7fe      	b.n	8008d64 <ADC_IRQHandler>

08008d66 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8008d66:	b580      	push	{r7, lr}
 8008d68:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8008d6a:	f000 fe65 	bl	8009a38 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8008d6e:	20ca      	movs	r0, #202	; 0xca
 8008d70:	f000 f95d 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8008d74:	20c3      	movs	r0, #195	; 0xc3
 8008d76:	f000 f967 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8008d7a:	2008      	movs	r0, #8
 8008d7c:	f000 f964 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8008d80:	2050      	movs	r0, #80	; 0x50
 8008d82:	f000 f961 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8008d86:	20cf      	movs	r0, #207	; 0xcf
 8008d88:	f000 f951 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8008d8c:	2000      	movs	r0, #0
 8008d8e:	f000 f95b 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8008d92:	20c1      	movs	r0, #193	; 0xc1
 8008d94:	f000 f958 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8008d98:	2030      	movs	r0, #48	; 0x30
 8008d9a:	f000 f955 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8008d9e:	20ed      	movs	r0, #237	; 0xed
 8008da0:	f000 f945 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8008da4:	2064      	movs	r0, #100	; 0x64
 8008da6:	f000 f94f 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8008daa:	2003      	movs	r0, #3
 8008dac:	f000 f94c 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8008db0:	2012      	movs	r0, #18
 8008db2:	f000 f949 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8008db6:	2081      	movs	r0, #129	; 0x81
 8008db8:	f000 f946 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8008dbc:	20e8      	movs	r0, #232	; 0xe8
 8008dbe:	f000 f936 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8008dc2:	2085      	movs	r0, #133	; 0x85
 8008dc4:	f000 f940 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8008dc8:	2000      	movs	r0, #0
 8008dca:	f000 f93d 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8008dce:	2078      	movs	r0, #120	; 0x78
 8008dd0:	f000 f93a 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8008dd4:	20cb      	movs	r0, #203	; 0xcb
 8008dd6:	f000 f92a 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8008dda:	2039      	movs	r0, #57	; 0x39
 8008ddc:	f000 f934 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8008de0:	202c      	movs	r0, #44	; 0x2c
 8008de2:	f000 f931 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8008de6:	2000      	movs	r0, #0
 8008de8:	f000 f92e 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8008dec:	2034      	movs	r0, #52	; 0x34
 8008dee:	f000 f92b 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8008df2:	2002      	movs	r0, #2
 8008df4:	f000 f928 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8008df8:	20f7      	movs	r0, #247	; 0xf7
 8008dfa:	f000 f918 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8008dfe:	2020      	movs	r0, #32
 8008e00:	f000 f922 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8008e04:	20ea      	movs	r0, #234	; 0xea
 8008e06:	f000 f912 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8008e0a:	2000      	movs	r0, #0
 8008e0c:	f000 f91c 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8008e10:	2000      	movs	r0, #0
 8008e12:	f000 f919 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8008e16:	20b1      	movs	r0, #177	; 0xb1
 8008e18:	f000 f909 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8008e1c:	2000      	movs	r0, #0
 8008e1e:	f000 f913 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8008e22:	201b      	movs	r0, #27
 8008e24:	f000 f910 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8008e28:	20b6      	movs	r0, #182	; 0xb6
 8008e2a:	f000 f900 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8008e2e:	200a      	movs	r0, #10
 8008e30:	f000 f90a 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8008e34:	20a2      	movs	r0, #162	; 0xa2
 8008e36:	f000 f907 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8008e3a:	20c0      	movs	r0, #192	; 0xc0
 8008e3c:	f000 f8f7 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8008e40:	2010      	movs	r0, #16
 8008e42:	f000 f901 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8008e46:	20c1      	movs	r0, #193	; 0xc1
 8008e48:	f000 f8f1 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8008e4c:	2010      	movs	r0, #16
 8008e4e:	f000 f8fb 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8008e52:	20c5      	movs	r0, #197	; 0xc5
 8008e54:	f000 f8eb 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8008e58:	2045      	movs	r0, #69	; 0x45
 8008e5a:	f000 f8f5 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8008e5e:	2015      	movs	r0, #21
 8008e60:	f000 f8f2 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8008e64:	20c7      	movs	r0, #199	; 0xc7
 8008e66:	f000 f8e2 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8008e6a:	2090      	movs	r0, #144	; 0x90
 8008e6c:	f000 f8ec 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8008e70:	2036      	movs	r0, #54	; 0x36
 8008e72:	f000 f8dc 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8008e76:	20c8      	movs	r0, #200	; 0xc8
 8008e78:	f000 f8e6 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8008e7c:	20f2      	movs	r0, #242	; 0xf2
 8008e7e:	f000 f8d6 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8008e82:	2000      	movs	r0, #0
 8008e84:	f000 f8e0 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8008e88:	20b0      	movs	r0, #176	; 0xb0
 8008e8a:	f000 f8d0 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8008e8e:	20c2      	movs	r0, #194	; 0xc2
 8008e90:	f000 f8da 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8008e94:	20b6      	movs	r0, #182	; 0xb6
 8008e96:	f000 f8ca 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8008e9a:	200a      	movs	r0, #10
 8008e9c:	f000 f8d4 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8008ea0:	20a7      	movs	r0, #167	; 0xa7
 8008ea2:	f000 f8d1 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8008ea6:	2027      	movs	r0, #39	; 0x27
 8008ea8:	f000 f8ce 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8008eac:	2004      	movs	r0, #4
 8008eae:	f000 f8cb 	bl	8009048 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8008eb2:	202a      	movs	r0, #42	; 0x2a
 8008eb4:	f000 f8bb 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8008eb8:	2000      	movs	r0, #0
 8008eba:	f000 f8c5 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8008ebe:	2000      	movs	r0, #0
 8008ec0:	f000 f8c2 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8008ec4:	2000      	movs	r0, #0
 8008ec6:	f000 f8bf 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8008eca:	20ef      	movs	r0, #239	; 0xef
 8008ecc:	f000 f8bc 	bl	8009048 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8008ed0:	202b      	movs	r0, #43	; 0x2b
 8008ed2:	f000 f8ac 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8008ed6:	2000      	movs	r0, #0
 8008ed8:	f000 f8b6 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8008edc:	2000      	movs	r0, #0
 8008ede:	f000 f8b3 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8008ee2:	2001      	movs	r0, #1
 8008ee4:	f000 f8b0 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8008ee8:	203f      	movs	r0, #63	; 0x3f
 8008eea:	f000 f8ad 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8008eee:	20f6      	movs	r0, #246	; 0xf6
 8008ef0:	f000 f89d 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8008ef4:	2001      	movs	r0, #1
 8008ef6:	f000 f8a7 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8008efa:	2000      	movs	r0, #0
 8008efc:	f000 f8a4 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8008f00:	2006      	movs	r0, #6
 8008f02:	f000 f8a1 	bl	8009048 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8008f06:	202c      	movs	r0, #44	; 0x2c
 8008f08:	f000 f891 	bl	800902e <ili9341_WriteReg>
  LCD_Delay(200);
 8008f0c:	20c8      	movs	r0, #200	; 0xc8
 8008f0e:	f000 fe81 	bl	8009c14 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8008f12:	2026      	movs	r0, #38	; 0x26
 8008f14:	f000 f88b 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8008f18:	2001      	movs	r0, #1
 8008f1a:	f000 f895 	bl	8009048 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8008f1e:	20e0      	movs	r0, #224	; 0xe0
 8008f20:	f000 f885 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8008f24:	200f      	movs	r0, #15
 8008f26:	f000 f88f 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8008f2a:	2029      	movs	r0, #41	; 0x29
 8008f2c:	f000 f88c 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8008f30:	2024      	movs	r0, #36	; 0x24
 8008f32:	f000 f889 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8008f36:	200c      	movs	r0, #12
 8008f38:	f000 f886 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8008f3c:	200e      	movs	r0, #14
 8008f3e:	f000 f883 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8008f42:	2009      	movs	r0, #9
 8008f44:	f000 f880 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8008f48:	204e      	movs	r0, #78	; 0x4e
 8008f4a:	f000 f87d 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8008f4e:	2078      	movs	r0, #120	; 0x78
 8008f50:	f000 f87a 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8008f54:	203c      	movs	r0, #60	; 0x3c
 8008f56:	f000 f877 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8008f5a:	2009      	movs	r0, #9
 8008f5c:	f000 f874 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8008f60:	2013      	movs	r0, #19
 8008f62:	f000 f871 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8008f66:	2005      	movs	r0, #5
 8008f68:	f000 f86e 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8008f6c:	2017      	movs	r0, #23
 8008f6e:	f000 f86b 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8008f72:	2011      	movs	r0, #17
 8008f74:	f000 f868 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8008f78:	2000      	movs	r0, #0
 8008f7a:	f000 f865 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8008f7e:	20e1      	movs	r0, #225	; 0xe1
 8008f80:	f000 f855 	bl	800902e <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8008f84:	2000      	movs	r0, #0
 8008f86:	f000 f85f 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8008f8a:	2016      	movs	r0, #22
 8008f8c:	f000 f85c 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8008f90:	201b      	movs	r0, #27
 8008f92:	f000 f859 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8008f96:	2004      	movs	r0, #4
 8008f98:	f000 f856 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8008f9c:	2011      	movs	r0, #17
 8008f9e:	f000 f853 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8008fa2:	2007      	movs	r0, #7
 8008fa4:	f000 f850 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8008fa8:	2031      	movs	r0, #49	; 0x31
 8008faa:	f000 f84d 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8008fae:	2033      	movs	r0, #51	; 0x33
 8008fb0:	f000 f84a 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8008fb4:	2042      	movs	r0, #66	; 0x42
 8008fb6:	f000 f847 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8008fba:	2005      	movs	r0, #5
 8008fbc:	f000 f844 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8008fc0:	200c      	movs	r0, #12
 8008fc2:	f000 f841 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8008fc6:	200a      	movs	r0, #10
 8008fc8:	f000 f83e 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8008fcc:	2028      	movs	r0, #40	; 0x28
 8008fce:	f000 f83b 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8008fd2:	202f      	movs	r0, #47	; 0x2f
 8008fd4:	f000 f838 	bl	8009048 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8008fd8:	200f      	movs	r0, #15
 8008fda:	f000 f835 	bl	8009048 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8008fde:	2011      	movs	r0, #17
 8008fe0:	f000 f825 	bl	800902e <ili9341_WriteReg>
  LCD_Delay(200);
 8008fe4:	20c8      	movs	r0, #200	; 0xc8
 8008fe6:	f000 fe15 	bl	8009c14 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8008fea:	2029      	movs	r0, #41	; 0x29
 8008fec:	f000 f81f 	bl	800902e <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8008ff0:	202c      	movs	r0, #44	; 0x2c
 8008ff2:	f000 f81c 	bl	800902e <ili9341_WriteReg>
}
 8008ff6:	bf00      	nop
 8008ff8:	bd80      	pop	{r7, pc}

08008ffa <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8008ffa:	b580      	push	{r7, lr}
 8008ffc:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8008ffe:	f000 fd1b 	bl	8009a38 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8009002:	2103      	movs	r1, #3
 8009004:	20d3      	movs	r0, #211	; 0xd3
 8009006:	f000 f82c 	bl	8009062 <ili9341_ReadData>
 800900a:	4603      	mov	r3, r0
 800900c:	b29b      	uxth	r3, r3
}
 800900e:	4618      	mov	r0, r3
 8009010:	bd80      	pop	{r7, pc}

08009012 <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8009012:	b580      	push	{r7, lr}
 8009014:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8009016:	2029      	movs	r0, #41	; 0x29
 8009018:	f000 f809 	bl	800902e <ili9341_WriteReg>
}
 800901c:	bf00      	nop
 800901e:	bd80      	pop	{r7, pc}

08009020 <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8009020:	b580      	push	{r7, lr}
 8009022:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8009024:	2028      	movs	r0, #40	; 0x28
 8009026:	f000 f802 	bl	800902e <ili9341_WriteReg>
}
 800902a:	bf00      	nop
 800902c:	bd80      	pop	{r7, pc}

0800902e <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 800902e:	b580      	push	{r7, lr}
 8009030:	b082      	sub	sp, #8
 8009032:	af00      	add	r7, sp, #0
 8009034:	4603      	mov	r3, r0
 8009036:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8009038:	79fb      	ldrb	r3, [r7, #7]
 800903a:	4618      	mov	r0, r3
 800903c:	f000 fd96 	bl	8009b6c <LCD_IO_WriteReg>
}
 8009040:	bf00      	nop
 8009042:	3708      	adds	r7, #8
 8009044:	46bd      	mov	sp, r7
 8009046:	bd80      	pop	{r7, pc}

08009048 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b082      	sub	sp, #8
 800904c:	af00      	add	r7, sp, #0
 800904e:	4603      	mov	r3, r0
 8009050:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8009052:	88fb      	ldrh	r3, [r7, #6]
 8009054:	4618      	mov	r0, r3
 8009056:	f000 fd67 	bl	8009b28 <LCD_IO_WriteData>
}
 800905a:	bf00      	nop
 800905c:	3708      	adds	r7, #8
 800905e:	46bd      	mov	sp, r7
 8009060:	bd80      	pop	{r7, pc}

08009062 <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8009062:	b580      	push	{r7, lr}
 8009064:	b082      	sub	sp, #8
 8009066:	af00      	add	r7, sp, #0
 8009068:	4603      	mov	r3, r0
 800906a:	460a      	mov	r2, r1
 800906c:	80fb      	strh	r3, [r7, #6]
 800906e:	4613      	mov	r3, r2
 8009070:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8009072:	797a      	ldrb	r2, [r7, #5]
 8009074:	88fb      	ldrh	r3, [r7, #6]
 8009076:	4611      	mov	r1, r2
 8009078:	4618      	mov	r0, r3
 800907a:	f000 fd99 	bl	8009bb0 <LCD_IO_ReadData>
 800907e:	4603      	mov	r3, r0
}
 8009080:	4618      	mov	r0, r3
 8009082:	3708      	adds	r7, #8
 8009084:	46bd      	mov	sp, r7
 8009086:	bd80      	pop	{r7, pc}

08009088 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8009088:	b480      	push	{r7}
 800908a:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 800908c:	23f0      	movs	r3, #240	; 0xf0
}
 800908e:	4618      	mov	r0, r3
 8009090:	46bd      	mov	sp, r7
 8009092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009096:	4770      	bx	lr

08009098 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8009098:	b480      	push	{r7}
 800909a:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 800909c:	f44f 73a0 	mov.w	r3, #320	; 0x140
}
 80090a0:	4618      	mov	r0, r3
 80090a2:	46bd      	mov	sp, r7
 80090a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090a8:	4770      	bx	lr
	...

080090ac <stmpe811_Init>:
  * @brief  Initialize the stmpe811 and configure the needed hardware resources
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None
  */
void stmpe811_Init(uint16_t DeviceAddr)
{
 80090ac:	b580      	push	{r7, lr}
 80090ae:	b084      	sub	sp, #16
 80090b0:	af00      	add	r7, sp, #0
 80090b2:	4603      	mov	r3, r0
 80090b4:	80fb      	strh	r3, [r7, #6]
  uint8_t instance;
  uint8_t empty;
  
  /* Check if device instance already exists */
  instance = stmpe811_GetInstance(DeviceAddr);
 80090b6:	88fb      	ldrh	r3, [r7, #6]
 80090b8:	4618      	mov	r0, r3
 80090ba:	f000 fa59 	bl	8009570 <stmpe811_GetInstance>
 80090be:	4603      	mov	r3, r0
 80090c0:	73fb      	strb	r3, [r7, #15]
  
  /* To prevent double initialization */
  if(instance == 0xFF)
 80090c2:	7bfb      	ldrb	r3, [r7, #15]
 80090c4:	2bff      	cmp	r3, #255	; 0xff
 80090c6:	d112      	bne.n	80090ee <stmpe811_Init+0x42>
  {
    /* Look for empty instance */
    empty = stmpe811_GetInstance(0);
 80090c8:	2000      	movs	r0, #0
 80090ca:	f000 fa51 	bl	8009570 <stmpe811_GetInstance>
 80090ce:	4603      	mov	r3, r0
 80090d0:	73bb      	strb	r3, [r7, #14]
    
    if(empty < STMPE811_MAX_INSTANCE)
 80090d2:	7bbb      	ldrb	r3, [r7, #14]
 80090d4:	2b01      	cmp	r3, #1
 80090d6:	d80a      	bhi.n	80090ee <stmpe811_Init+0x42>
    {
      /* Register the current device instance */
      stmpe811[empty] = DeviceAddr;
 80090d8:	7bbb      	ldrb	r3, [r7, #14]
 80090da:	88fa      	ldrh	r2, [r7, #6]
 80090dc:	b2d1      	uxtb	r1, r2
 80090de:	4a06      	ldr	r2, [pc, #24]	; (80090f8 <stmpe811_Init+0x4c>)
 80090e0:	54d1      	strb	r1, [r2, r3]
      
      /* Initialize IO BUS layer */
      IOE_Init(); 
 80090e2:	f000 fda2 	bl	8009c2a <IOE_Init>
      
      /* Generate stmpe811 Software reset */
      stmpe811_Reset(DeviceAddr);
 80090e6:	88fb      	ldrh	r3, [r7, #6]
 80090e8:	4618      	mov	r0, r3
 80090ea:	f000 f807 	bl	80090fc <stmpe811_Reset>
    }
  }
}
 80090ee:	bf00      	nop
 80090f0:	3710      	adds	r7, #16
 80090f2:	46bd      	mov	sp, r7
 80090f4:	bd80      	pop	{r7, pc}
 80090f6:	bf00      	nop
 80090f8:	200029e4 	.word	0x200029e4

080090fc <stmpe811_Reset>:
  * @brief  Reset the stmpe811 by Software.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_Reset(uint16_t DeviceAddr)
{
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b082      	sub	sp, #8
 8009100:	af00      	add	r7, sp, #0
 8009102:	4603      	mov	r3, r0
 8009104:	80fb      	strh	r3, [r7, #6]
  /* Power Down the stmpe811 */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 2);
 8009106:	88fb      	ldrh	r3, [r7, #6]
 8009108:	b2db      	uxtb	r3, r3
 800910a:	2202      	movs	r2, #2
 800910c:	2103      	movs	r1, #3
 800910e:	4618      	mov	r0, r3
 8009110:	f000 fd97 	bl	8009c42 <IOE_Write>

  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(10); 
 8009114:	200a      	movs	r0, #10
 8009116:	f000 fdd1 	bl	8009cbc <IOE_Delay>
  
  /* Power On the Codec after the power off => all registers are reinitialized */
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL1, 0);
 800911a:	88fb      	ldrh	r3, [r7, #6]
 800911c:	b2db      	uxtb	r3, r3
 800911e:	2200      	movs	r2, #0
 8009120:	2103      	movs	r1, #3
 8009122:	4618      	mov	r0, r3
 8009124:	f000 fd8d 	bl	8009c42 <IOE_Write>
  
  /* Wait for a delay to ensure registers erasing */
  IOE_Delay(2); 
 8009128:	2002      	movs	r0, #2
 800912a:	f000 fdc7 	bl	8009cbc <IOE_Delay>
}
 800912e:	bf00      	nop
 8009130:	3708      	adds	r7, #8
 8009132:	46bd      	mov	sp, r7
 8009134:	bd80      	pop	{r7, pc}

08009136 <stmpe811_ReadID>:
  * @brief  Read the stmpe811 IO Expander device ID.
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval The Device ID (two bytes).
  */
uint16_t stmpe811_ReadID(uint16_t DeviceAddr)
{
 8009136:	b590      	push	{r4, r7, lr}
 8009138:	b083      	sub	sp, #12
 800913a:	af00      	add	r7, sp, #0
 800913c:	4603      	mov	r3, r0
 800913e:	80fb      	strh	r3, [r7, #6]
  /* Initialize IO BUS layer */
  IOE_Init(); 
 8009140:	f000 fd73 	bl	8009c2a <IOE_Init>
  
  /* Return the device ID value */
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8009144:	88fb      	ldrh	r3, [r7, #6]
 8009146:	b2db      	uxtb	r3, r3
 8009148:	2100      	movs	r1, #0
 800914a:	4618      	mov	r0, r3
 800914c:	f000 fd8c 	bl	8009c68 <IOE_Read>
 8009150:	4603      	mov	r3, r0
 8009152:	021b      	lsls	r3, r3, #8
 8009154:	b21c      	sxth	r4, r3
          (IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_MSB)));
 8009156:	88fb      	ldrh	r3, [r7, #6]
 8009158:	b2db      	uxtb	r3, r3
 800915a:	2101      	movs	r1, #1
 800915c:	4618      	mov	r0, r3
 800915e:	f000 fd83 	bl	8009c68 <IOE_Read>
 8009162:	4603      	mov	r3, r0
 8009164:	b21b      	sxth	r3, r3
  return ((IOE_Read(DeviceAddr, STMPE811_REG_CHP_ID_LSB) << 8) |\
 8009166:	4323      	orrs	r3, r4
 8009168:	b21b      	sxth	r3, r3
 800916a:	b29b      	uxth	r3, r3
}
 800916c:	4618      	mov	r0, r3
 800916e:	370c      	adds	r7, #12
 8009170:	46bd      	mov	sp, r7
 8009172:	bd90      	pop	{r4, r7, pc}

08009174 <stmpe811_EnableGlobalIT>:
  * @brief  Enable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.       
  * @retval None
  */
void stmpe811_EnableGlobalIT(uint16_t DeviceAddr)
{
 8009174:	b580      	push	{r7, lr}
 8009176:	b084      	sub	sp, #16
 8009178:	af00      	add	r7, sp, #0
 800917a:	4603      	mov	r3, r0
 800917c:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 800917e:	2300      	movs	r3, #0
 8009180:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 8009182:	88fb      	ldrh	r3, [r7, #6]
 8009184:	b2db      	uxtb	r3, r3
 8009186:	2109      	movs	r1, #9
 8009188:	4618      	mov	r0, r3
 800918a:	f000 fd6d 	bl	8009c68 <IOE_Read>
 800918e:	4603      	mov	r3, r0
 8009190:	73fb      	strb	r3, [r7, #15]
  
  /* Set the global interrupts to be Enabled */    
  tmp |= (uint8_t)STMPE811_GIT_EN;
 8009192:	7bfb      	ldrb	r3, [r7, #15]
 8009194:	f043 0301 	orr.w	r3, r3, #1
 8009198:	73fb      	strb	r3, [r7, #15]
  
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp); 
 800919a:	88fb      	ldrh	r3, [r7, #6]
 800919c:	b2db      	uxtb	r3, r3
 800919e:	7bfa      	ldrb	r2, [r7, #15]
 80091a0:	2109      	movs	r1, #9
 80091a2:	4618      	mov	r0, r3
 80091a4:	f000 fd4d 	bl	8009c42 <IOE_Write>
}
 80091a8:	bf00      	nop
 80091aa:	3710      	adds	r7, #16
 80091ac:	46bd      	mov	sp, r7
 80091ae:	bd80      	pop	{r7, pc}

080091b0 <stmpe811_DisableGlobalIT>:
  * @brief  Disable the Global interrupt.
  * @param  DeviceAddr: Device address on communication Bus.      
  * @retval None
  */
void stmpe811_DisableGlobalIT(uint16_t DeviceAddr)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b084      	sub	sp, #16
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	4603      	mov	r3, r0
 80091b8:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 80091ba:	2300      	movs	r3, #0
 80091bc:	73fb      	strb	r3, [r7, #15]
  
  /* Read the Interrupt Control register  */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_CTRL);
 80091be:	88fb      	ldrh	r3, [r7, #6]
 80091c0:	b2db      	uxtb	r3, r3
 80091c2:	2109      	movs	r1, #9
 80091c4:	4618      	mov	r0, r3
 80091c6:	f000 fd4f 	bl	8009c68 <IOE_Read>
 80091ca:	4603      	mov	r3, r0
 80091cc:	73fb      	strb	r3, [r7, #15]

  /* Set the global interrupts to be Disabled */    
  tmp &= ~(uint8_t)STMPE811_GIT_EN;
 80091ce:	7bfb      	ldrb	r3, [r7, #15]
 80091d0:	f023 0301 	bic.w	r3, r3, #1
 80091d4:	73fb      	strb	r3, [r7, #15]
 
  /* Write Back the Interrupt Control register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_CTRL, tmp);
 80091d6:	88fb      	ldrh	r3, [r7, #6]
 80091d8:	b2db      	uxtb	r3, r3
 80091da:	7bfa      	ldrb	r2, [r7, #15]
 80091dc:	2109      	movs	r1, #9
 80091de:	4618      	mov	r0, r3
 80091e0:	f000 fd2f 	bl	8009c42 <IOE_Write>
    
}
 80091e4:	bf00      	nop
 80091e6:	3710      	adds	r7, #16
 80091e8:	46bd      	mov	sp, r7
 80091ea:	bd80      	pop	{r7, pc}

080091ec <stmpe811_EnableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_EnableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 80091ec:	b580      	push	{r7, lr}
 80091ee:	b084      	sub	sp, #16
 80091f0:	af00      	add	r7, sp, #0
 80091f2:	4603      	mov	r3, r0
 80091f4:	460a      	mov	r2, r1
 80091f6:	80fb      	strh	r3, [r7, #6]
 80091f8:	4613      	mov	r3, r2
 80091fa:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 80091fc:	2300      	movs	r3, #0
 80091fe:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8009200:	88fb      	ldrh	r3, [r7, #6]
 8009202:	b2db      	uxtb	r3, r3
 8009204:	210a      	movs	r1, #10
 8009206:	4618      	mov	r0, r3
 8009208:	f000 fd2e 	bl	8009c68 <IOE_Read>
 800920c:	4603      	mov	r3, r0
 800920e:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp |= Source; 
 8009210:	7bfa      	ldrb	r2, [r7, #15]
 8009212:	797b      	ldrb	r3, [r7, #5]
 8009214:	4313      	orrs	r3, r2
 8009216:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8009218:	88fb      	ldrh	r3, [r7, #6]
 800921a:	b2db      	uxtb	r3, r3
 800921c:	7bfa      	ldrb	r2, [r7, #15]
 800921e:	210a      	movs	r1, #10
 8009220:	4618      	mov	r0, r3
 8009222:	f000 fd0e 	bl	8009c42 <IOE_Write>
}
 8009226:	bf00      	nop
 8009228:	3710      	adds	r7, #16
 800922a:	46bd      	mov	sp, r7
 800922c:	bd80      	pop	{r7, pc}

0800922e <stmpe811_DisableITSource>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt  
  * @retval None
  */
void stmpe811_DisableITSource(uint16_t DeviceAddr, uint8_t Source)
{
 800922e:	b580      	push	{r7, lr}
 8009230:	b084      	sub	sp, #16
 8009232:	af00      	add	r7, sp, #0
 8009234:	4603      	mov	r3, r0
 8009236:	460a      	mov	r2, r1
 8009238:	80fb      	strh	r3, [r7, #6]
 800923a:	4613      	mov	r3, r2
 800923c:	717b      	strb	r3, [r7, #5]
  uint8_t tmp = 0;
 800923e:	2300      	movs	r3, #0
 8009240:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current value of the INT_EN register */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_INT_EN);
 8009242:	88fb      	ldrh	r3, [r7, #6]
 8009244:	b2db      	uxtb	r3, r3
 8009246:	210a      	movs	r1, #10
 8009248:	4618      	mov	r0, r3
 800924a:	f000 fd0d 	bl	8009c68 <IOE_Read>
 800924e:	4603      	mov	r3, r0
 8009250:	73fb      	strb	r3, [r7, #15]

  /* Set the interrupts to be Enabled */    
  tmp &= ~Source; 
 8009252:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8009256:	43db      	mvns	r3, r3
 8009258:	b25a      	sxtb	r2, r3
 800925a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800925e:	4013      	ands	r3, r2
 8009260:	b25b      	sxtb	r3, r3
 8009262:	73fb      	strb	r3, [r7, #15]
  
  /* Set the register */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_EN, tmp);   
 8009264:	88fb      	ldrh	r3, [r7, #6]
 8009266:	b2db      	uxtb	r3, r3
 8009268:	7bfa      	ldrb	r2, [r7, #15]
 800926a:	210a      	movs	r1, #10
 800926c:	4618      	mov	r0, r3
 800926e:	f000 fce8 	bl	8009c42 <IOE_Write>
}
 8009272:	bf00      	nop
 8009274:	3710      	adds	r7, #16
 8009276:	46bd      	mov	sp, r7
 8009278:	bd80      	pop	{r7, pc}

0800927a <stmpe811_ReadGITStatus>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt      
  * @retval The checked Global interrupt source status.
  */
uint8_t stmpe811_ReadGITStatus(uint16_t DeviceAddr, uint8_t Source)
{
 800927a:	b580      	push	{r7, lr}
 800927c:	b082      	sub	sp, #8
 800927e:	af00      	add	r7, sp, #0
 8009280:	4603      	mov	r3, r0
 8009282:	460a      	mov	r2, r1
 8009284:	80fb      	strh	r3, [r7, #6]
 8009286:	4613      	mov	r3, r2
 8009288:	717b      	strb	r3, [r7, #5]
  /* Return the global IT source status */
  return((IOE_Read(DeviceAddr, STMPE811_REG_INT_STA) & Source));
 800928a:	88fb      	ldrh	r3, [r7, #6]
 800928c:	b2db      	uxtb	r3, r3
 800928e:	210b      	movs	r1, #11
 8009290:	4618      	mov	r0, r3
 8009292:	f000 fce9 	bl	8009c68 <IOE_Read>
 8009296:	4603      	mov	r3, r0
 8009298:	461a      	mov	r2, r3
 800929a:	797b      	ldrb	r3, [r7, #5]
 800929c:	4013      	ands	r3, r2
 800929e:	b2db      	uxtb	r3, r3
}
 80092a0:	4618      	mov	r0, r3
 80092a2:	3708      	adds	r7, #8
 80092a4:	46bd      	mov	sp, r7
 80092a6:	bd80      	pop	{r7, pc}

080092a8 <stmpe811_ClearGlobalIT>:
  *   @arg  STMPE811_GIT_FTH : Touch Screen Controller FIFO Threshold interrupt   
  *   @arg  STMPE811_GIT_TOUCH : Touch Screen Controller Touch Detected interrupt 
  * @retval None
  */
void stmpe811_ClearGlobalIT(uint16_t DeviceAddr, uint8_t Source)
{
 80092a8:	b580      	push	{r7, lr}
 80092aa:	b082      	sub	sp, #8
 80092ac:	af00      	add	r7, sp, #0
 80092ae:	4603      	mov	r3, r0
 80092b0:	460a      	mov	r2, r1
 80092b2:	80fb      	strh	r3, [r7, #6]
 80092b4:	4613      	mov	r3, r2
 80092b6:	717b      	strb	r3, [r7, #5]
  /* Write 1 to the bits that have to be cleared */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, Source);
 80092b8:	88fb      	ldrh	r3, [r7, #6]
 80092ba:	b2db      	uxtb	r3, r3
 80092bc:	797a      	ldrb	r2, [r7, #5]
 80092be:	210b      	movs	r1, #11
 80092c0:	4618      	mov	r0, r3
 80092c2:	f000 fcbe 	bl	8009c42 <IOE_Write>
}
 80092c6:	bf00      	nop
 80092c8:	3708      	adds	r7, #8
 80092ca:	46bd      	mov	sp, r7
 80092cc:	bd80      	pop	{r7, pc}

080092ce <stmpe811_IO_EnableAF>:
  *         combination of the following values:
  *   @arg  STMPE811_PIN_x: Where x can be from 0 to 7.       
  * @retval None
  */
void stmpe811_IO_EnableAF(uint16_t DeviceAddr, uint32_t IO_Pin)
{
 80092ce:	b580      	push	{r7, lr}
 80092d0:	b084      	sub	sp, #16
 80092d2:	af00      	add	r7, sp, #0
 80092d4:	4603      	mov	r3, r0
 80092d6:	6039      	str	r1, [r7, #0]
 80092d8:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp = 0;
 80092da:	2300      	movs	r3, #0
 80092dc:	73fb      	strb	r3, [r7, #15]
  
  /* Get the current register value */
  tmp = IOE_Read(DeviceAddr, STMPE811_REG_IO_AF);
 80092de:	88fb      	ldrh	r3, [r7, #6]
 80092e0:	b2db      	uxtb	r3, r3
 80092e2:	2117      	movs	r1, #23
 80092e4:	4618      	mov	r0, r3
 80092e6:	f000 fcbf 	bl	8009c68 <IOE_Read>
 80092ea:	4603      	mov	r3, r0
 80092ec:	73fb      	strb	r3, [r7, #15]

  /* Enable the selected pins alternate function */   
  tmp &= ~(uint8_t)IO_Pin;   
 80092ee:	683b      	ldr	r3, [r7, #0]
 80092f0:	b25b      	sxtb	r3, r3
 80092f2:	43db      	mvns	r3, r3
 80092f4:	b25a      	sxtb	r2, r3
 80092f6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80092fa:	4013      	ands	r3, r2
 80092fc:	b25b      	sxtb	r3, r3
 80092fe:	73fb      	strb	r3, [r7, #15]
  
  /* Write back the new register value */
  IOE_Write(DeviceAddr, STMPE811_REG_IO_AF, tmp); 
 8009300:	88fb      	ldrh	r3, [r7, #6]
 8009302:	b2db      	uxtb	r3, r3
 8009304:	7bfa      	ldrb	r2, [r7, #15]
 8009306:	2117      	movs	r1, #23
 8009308:	4618      	mov	r0, r3
 800930a:	f000 fc9a 	bl	8009c42 <IOE_Write>
}
 800930e:	bf00      	nop
 8009310:	3710      	adds	r7, #16
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}

08009316 <stmpe811_TS_Start>:
  * @brief  Configures the touch Screen Controller (Single point detection)
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval None.
  */
void stmpe811_TS_Start(uint16_t DeviceAddr)
{
 8009316:	b580      	push	{r7, lr}
 8009318:	b084      	sub	sp, #16
 800931a:	af00      	add	r7, sp, #0
 800931c:	4603      	mov	r3, r0
 800931e:	80fb      	strh	r3, [r7, #6]
  uint8_t mode;
  
  /* Get the current register value */
  mode = IOE_Read(DeviceAddr, STMPE811_REG_SYS_CTRL2);
 8009320:	88fb      	ldrh	r3, [r7, #6]
 8009322:	b2db      	uxtb	r3, r3
 8009324:	2104      	movs	r1, #4
 8009326:	4618      	mov	r0, r3
 8009328:	f000 fc9e 	bl	8009c68 <IOE_Read>
 800932c:	4603      	mov	r3, r0
 800932e:	73fb      	strb	r3, [r7, #15]
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_IO_FCT);  
 8009330:	7bfb      	ldrb	r3, [r7, #15]
 8009332:	f023 0304 	bic.w	r3, r3, #4
 8009336:	73fb      	strb	r3, [r7, #15]
  
  /* Write the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8009338:	88fb      	ldrh	r3, [r7, #6]
 800933a:	b2db      	uxtb	r3, r3
 800933c:	7bfa      	ldrb	r2, [r7, #15]
 800933e:	2104      	movs	r1, #4
 8009340:	4618      	mov	r0, r3
 8009342:	f000 fc7e 	bl	8009c42 <IOE_Write>

  /* Select TSC pins in TSC alternate mode */  
  stmpe811_IO_EnableAF(DeviceAddr, STMPE811_TOUCH_IO_ALL);
 8009346:	88fb      	ldrh	r3, [r7, #6]
 8009348:	21f0      	movs	r1, #240	; 0xf0
 800934a:	4618      	mov	r0, r3
 800934c:	f7ff ffbf 	bl	80092ce <stmpe811_IO_EnableAF>
  
  /* Set the Functionalities to be Enabled */    
  mode &= ~(STMPE811_TS_FCT | STMPE811_ADC_FCT);  
 8009350:	7bfb      	ldrb	r3, [r7, #15]
 8009352:	f023 0303 	bic.w	r3, r3, #3
 8009356:	73fb      	strb	r3, [r7, #15]
  
  /* Set the new register value */  
  IOE_Write(DeviceAddr, STMPE811_REG_SYS_CTRL2, mode); 
 8009358:	88fb      	ldrh	r3, [r7, #6]
 800935a:	b2db      	uxtb	r3, r3
 800935c:	7bfa      	ldrb	r2, [r7, #15]
 800935e:	2104      	movs	r1, #4
 8009360:	4618      	mov	r0, r3
 8009362:	f000 fc6e 	bl	8009c42 <IOE_Write>
  
  /* Select Sample Time, bit number and ADC Reference */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL1, 0x49);
 8009366:	88fb      	ldrh	r3, [r7, #6]
 8009368:	b2db      	uxtb	r3, r3
 800936a:	2249      	movs	r2, #73	; 0x49
 800936c:	2120      	movs	r1, #32
 800936e:	4618      	mov	r0, r3
 8009370:	f000 fc67 	bl	8009c42 <IOE_Write>
  
  /* Wait for 2 ms */
  IOE_Delay(2); 
 8009374:	2002      	movs	r0, #2
 8009376:	f000 fca1 	bl	8009cbc <IOE_Delay>
  
  /* Select the ADC clock speed: 3.25 MHz */
  IOE_Write(DeviceAddr, STMPE811_REG_ADC_CTRL2, 0x01);
 800937a:	88fb      	ldrh	r3, [r7, #6]
 800937c:	b2db      	uxtb	r3, r3
 800937e:	2201      	movs	r2, #1
 8009380:	2121      	movs	r1, #33	; 0x21
 8009382:	4618      	mov	r0, r3
 8009384:	f000 fc5d 	bl	8009c42 <IOE_Write>
  /* Configuration: 
     - Touch average control    : 4 samples
     - Touch delay time         : 500 uS
     - Panel driver setting time: 500 uS 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CFG, 0x9A); 
 8009388:	88fb      	ldrh	r3, [r7, #6]
 800938a:	b2db      	uxtb	r3, r3
 800938c:	229a      	movs	r2, #154	; 0x9a
 800938e:	2141      	movs	r1, #65	; 0x41
 8009390:	4618      	mov	r0, r3
 8009392:	f000 fc56 	bl	8009c42 <IOE_Write>
  
  /* Configure the Touch FIFO threshold: single point reading */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_TH, 0x01);
 8009396:	88fb      	ldrh	r3, [r7, #6]
 8009398:	b2db      	uxtb	r3, r3
 800939a:	2201      	movs	r2, #1
 800939c:	214a      	movs	r1, #74	; 0x4a
 800939e:	4618      	mov	r0, r3
 80093a0:	f000 fc4f 	bl	8009c42 <IOE_Write>
  
  /* Clear the FIFO memory content. */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 80093a4:	88fb      	ldrh	r3, [r7, #6]
 80093a6:	b2db      	uxtb	r3, r3
 80093a8:	2201      	movs	r2, #1
 80093aa:	214b      	movs	r1, #75	; 0x4b
 80093ac:	4618      	mov	r0, r3
 80093ae:	f000 fc48 	bl	8009c42 <IOE_Write>
  
  /* Put the FIFO back into operation mode  */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 80093b2:	88fb      	ldrh	r3, [r7, #6]
 80093b4:	b2db      	uxtb	r3, r3
 80093b6:	2200      	movs	r2, #0
 80093b8:	214b      	movs	r1, #75	; 0x4b
 80093ba:	4618      	mov	r0, r3
 80093bc:	f000 fc41 	bl	8009c42 <IOE_Write>
  
  /* Set the range and accuracy pf the pressure measurement (Z) : 
     - Fractional part :7 
     - Whole part      :1 
  */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_FRACT_XYZ, 0x01);
 80093c0:	88fb      	ldrh	r3, [r7, #6]
 80093c2:	b2db      	uxtb	r3, r3
 80093c4:	2201      	movs	r2, #1
 80093c6:	2156      	movs	r1, #86	; 0x56
 80093c8:	4618      	mov	r0, r3
 80093ca:	f000 fc3a 	bl	8009c42 <IOE_Write>
  
  /* Set the driving capability (limit) of the device for TSC pins: 50mA */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_I_DRIVE, 0x01);
 80093ce:	88fb      	ldrh	r3, [r7, #6]
 80093d0:	b2db      	uxtb	r3, r3
 80093d2:	2201      	movs	r2, #1
 80093d4:	2158      	movs	r1, #88	; 0x58
 80093d6:	4618      	mov	r0, r3
 80093d8:	f000 fc33 	bl	8009c42 <IOE_Write>
  
  /* Touch screen control configuration (enable TSC):
     - No window tracking index
     - XYZ acquisition mode
   */
  IOE_Write(DeviceAddr, STMPE811_REG_TSC_CTRL, 0x01);
 80093dc:	88fb      	ldrh	r3, [r7, #6]
 80093de:	b2db      	uxtb	r3, r3
 80093e0:	2201      	movs	r2, #1
 80093e2:	2140      	movs	r1, #64	; 0x40
 80093e4:	4618      	mov	r0, r3
 80093e6:	f000 fc2c 	bl	8009c42 <IOE_Write>
  
  /*  Clear all the status pending bits if any */
  IOE_Write(DeviceAddr, STMPE811_REG_INT_STA, 0xFF);
 80093ea:	88fb      	ldrh	r3, [r7, #6]
 80093ec:	b2db      	uxtb	r3, r3
 80093ee:	22ff      	movs	r2, #255	; 0xff
 80093f0:	210b      	movs	r1, #11
 80093f2:	4618      	mov	r0, r3
 80093f4:	f000 fc25 	bl	8009c42 <IOE_Write>

  /* Wait for 2 ms delay */
  IOE_Delay(2); 
 80093f8:	2002      	movs	r0, #2
 80093fa:	f000 fc5f 	bl	8009cbc <IOE_Delay>
}
 80093fe:	bf00      	nop
 8009400:	3710      	adds	r7, #16
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}

08009406 <stmpe811_TS_DetectTouch>:
  * @brief  Return if there is touch detected or not.
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Touch detected state.
  */
uint8_t stmpe811_TS_DetectTouch(uint16_t DeviceAddr)
{
 8009406:	b580      	push	{r7, lr}
 8009408:	b084      	sub	sp, #16
 800940a:	af00      	add	r7, sp, #0
 800940c:	4603      	mov	r3, r0
 800940e:	80fb      	strh	r3, [r7, #6]
  uint8_t state;
  uint8_t ret = 0;
 8009410:	2300      	movs	r3, #0
 8009412:	73fb      	strb	r3, [r7, #15]
  
  state = ((IOE_Read(DeviceAddr, STMPE811_REG_TSC_CTRL) & (uint8_t)STMPE811_TS_CTRL_STATUS) == (uint8_t)0x80);
 8009414:	88fb      	ldrh	r3, [r7, #6]
 8009416:	b2db      	uxtb	r3, r3
 8009418:	2140      	movs	r1, #64	; 0x40
 800941a:	4618      	mov	r0, r3
 800941c:	f000 fc24 	bl	8009c68 <IOE_Read>
 8009420:	4603      	mov	r3, r0
 8009422:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009426:	2b80      	cmp	r3, #128	; 0x80
 8009428:	bf0c      	ite	eq
 800942a:	2301      	moveq	r3, #1
 800942c:	2300      	movne	r3, #0
 800942e:	b2db      	uxtb	r3, r3
 8009430:	73bb      	strb	r3, [r7, #14]
  
  if(state > 0)
 8009432:	7bbb      	ldrb	r3, [r7, #14]
 8009434:	2b00      	cmp	r3, #0
 8009436:	d00b      	beq.n	8009450 <stmpe811_TS_DetectTouch+0x4a>
  {
    if(IOE_Read(DeviceAddr, STMPE811_REG_FIFO_SIZE) > 0)
 8009438:	88fb      	ldrh	r3, [r7, #6]
 800943a:	b2db      	uxtb	r3, r3
 800943c:	214c      	movs	r1, #76	; 0x4c
 800943e:	4618      	mov	r0, r3
 8009440:	f000 fc12 	bl	8009c68 <IOE_Read>
 8009444:	4603      	mov	r3, r0
 8009446:	2b00      	cmp	r3, #0
 8009448:	d010      	beq.n	800946c <stmpe811_TS_DetectTouch+0x66>
    {
      ret = 1;
 800944a:	2301      	movs	r3, #1
 800944c:	73fb      	strb	r3, [r7, #15]
 800944e:	e00d      	b.n	800946c <stmpe811_TS_DetectTouch+0x66>
    }
  }
  else
  {
    /* Reset FIFO */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 8009450:	88fb      	ldrh	r3, [r7, #6]
 8009452:	b2db      	uxtb	r3, r3
 8009454:	2201      	movs	r2, #1
 8009456:	214b      	movs	r1, #75	; 0x4b
 8009458:	4618      	mov	r0, r3
 800945a:	f000 fbf2 	bl	8009c42 <IOE_Write>
    /* Enable the FIFO again */
    IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 800945e:	88fb      	ldrh	r3, [r7, #6]
 8009460:	b2db      	uxtb	r3, r3
 8009462:	2200      	movs	r2, #0
 8009464:	214b      	movs	r1, #75	; 0x4b
 8009466:	4618      	mov	r0, r3
 8009468:	f000 fbeb 	bl	8009c42 <IOE_Write>
  }
  
  return ret;
 800946c:	7bfb      	ldrb	r3, [r7, #15]
}
 800946e:	4618      	mov	r0, r3
 8009470:	3710      	adds	r7, #16
 8009472:	46bd      	mov	sp, r7
 8009474:	bd80      	pop	{r7, pc}

08009476 <stmpe811_TS_GetXY>:
  * @param  X: Pointer to X position value
  * @param  Y: Pointer to Y position value   
  * @retval None.
  */
void stmpe811_TS_GetXY(uint16_t DeviceAddr, uint16_t *X, uint16_t *Y)
{
 8009476:	b580      	push	{r7, lr}
 8009478:	b086      	sub	sp, #24
 800947a:	af00      	add	r7, sp, #0
 800947c:	4603      	mov	r3, r0
 800947e:	60b9      	str	r1, [r7, #8]
 8009480:	607a      	str	r2, [r7, #4]
 8009482:	81fb      	strh	r3, [r7, #14]
  uint8_t  dataXYZ[4];
  uint32_t uldataXYZ;
  
  IOE_ReadMultiple(DeviceAddr, STMPE811_REG_TSC_DATA_NON_INC, dataXYZ, sizeof(dataXYZ)) ;
 8009484:	89fb      	ldrh	r3, [r7, #14]
 8009486:	b2d8      	uxtb	r0, r3
 8009488:	f107 0210 	add.w	r2, r7, #16
 800948c:	2304      	movs	r3, #4
 800948e:	21d7      	movs	r1, #215	; 0xd7
 8009490:	f000 fbfd 	bl	8009c8e <IOE_ReadMultiple>
  
  /* Calculate positions values */
  uldataXYZ = (dataXYZ[0] << 24)|(dataXYZ[1] << 16)|(dataXYZ[2] << 8)|(dataXYZ[3] << 0);     
 8009494:	7c3b      	ldrb	r3, [r7, #16]
 8009496:	061a      	lsls	r2, r3, #24
 8009498:	7c7b      	ldrb	r3, [r7, #17]
 800949a:	041b      	lsls	r3, r3, #16
 800949c:	431a      	orrs	r2, r3
 800949e:	7cbb      	ldrb	r3, [r7, #18]
 80094a0:	021b      	lsls	r3, r3, #8
 80094a2:	4313      	orrs	r3, r2
 80094a4:	7cfa      	ldrb	r2, [r7, #19]
 80094a6:	4313      	orrs	r3, r2
 80094a8:	617b      	str	r3, [r7, #20]
  *X = (uldataXYZ >> 20) & 0x00000FFF;     
 80094aa:	697b      	ldr	r3, [r7, #20]
 80094ac:	0d1b      	lsrs	r3, r3, #20
 80094ae:	b29a      	uxth	r2, r3
 80094b0:	68bb      	ldr	r3, [r7, #8]
 80094b2:	801a      	strh	r2, [r3, #0]
  *Y = (uldataXYZ >>  8) & 0x00000FFF;     
 80094b4:	697b      	ldr	r3, [r7, #20]
 80094b6:	0a1b      	lsrs	r3, r3, #8
 80094b8:	b29b      	uxth	r3, r3
 80094ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80094be:	b29a      	uxth	r2, r3
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	801a      	strh	r2, [r3, #0]
  
  /* Reset FIFO */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x01);
 80094c4:	89fb      	ldrh	r3, [r7, #14]
 80094c6:	b2db      	uxtb	r3, r3
 80094c8:	2201      	movs	r2, #1
 80094ca:	214b      	movs	r1, #75	; 0x4b
 80094cc:	4618      	mov	r0, r3
 80094ce:	f000 fbb8 	bl	8009c42 <IOE_Write>
  /* Enable the FIFO again */
  IOE_Write(DeviceAddr, STMPE811_REG_FIFO_STA, 0x00);
 80094d2:	89fb      	ldrh	r3, [r7, #14]
 80094d4:	b2db      	uxtb	r3, r3
 80094d6:	2200      	movs	r2, #0
 80094d8:	214b      	movs	r1, #75	; 0x4b
 80094da:	4618      	mov	r0, r3
 80094dc:	f000 fbb1 	bl	8009c42 <IOE_Write>
}
 80094e0:	bf00      	nop
 80094e2:	3718      	adds	r7, #24
 80094e4:	46bd      	mov	sp, r7
 80094e6:	bd80      	pop	{r7, pc}

080094e8 <stmpe811_TS_EnableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_EnableIT(uint16_t DeviceAddr)
{
 80094e8:	b580      	push	{r7, lr}
 80094ea:	b082      	sub	sp, #8
 80094ec:	af00      	add	r7, sp, #0
 80094ee:	4603      	mov	r3, r0
 80094f0:	80fb      	strh	r3, [r7, #6]
  IOE_ITConfig();
 80094f2:	f000 fba0 	bl	8009c36 <IOE_ITConfig>
  
  /* Enable global TS IT source */
  stmpe811_EnableITSource(DeviceAddr, STMPE811_TS_IT); 
 80094f6:	88fb      	ldrh	r3, [r7, #6]
 80094f8:	211f      	movs	r1, #31
 80094fa:	4618      	mov	r0, r3
 80094fc:	f7ff fe76 	bl	80091ec <stmpe811_EnableITSource>
  
  /* Enable global interrupt */
  stmpe811_EnableGlobalIT(DeviceAddr);
 8009500:	88fb      	ldrh	r3, [r7, #6]
 8009502:	4618      	mov	r0, r3
 8009504:	f7ff fe36 	bl	8009174 <stmpe811_EnableGlobalIT>
}
 8009508:	bf00      	nop
 800950a:	3708      	adds	r7, #8
 800950c:	46bd      	mov	sp, r7
 800950e:	bd80      	pop	{r7, pc}

08009510 <stmpe811_TS_DisableIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval None
  */
void stmpe811_TS_DisableIT(uint16_t DeviceAddr)
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b082      	sub	sp, #8
 8009514:	af00      	add	r7, sp, #0
 8009516:	4603      	mov	r3, r0
 8009518:	80fb      	strh	r3, [r7, #6]
  /* Disable global interrupt */
  stmpe811_DisableGlobalIT(DeviceAddr);
 800951a:	88fb      	ldrh	r3, [r7, #6]
 800951c:	4618      	mov	r0, r3
 800951e:	f7ff fe47 	bl	80091b0 <stmpe811_DisableGlobalIT>
  
  /* Disable global TS IT source */
  stmpe811_DisableITSource(DeviceAddr, STMPE811_TS_IT); 
 8009522:	88fb      	ldrh	r3, [r7, #6]
 8009524:	211f      	movs	r1, #31
 8009526:	4618      	mov	r0, r3
 8009528:	f7ff fe81 	bl	800922e <stmpe811_DisableITSource>
}
 800952c:	bf00      	nop
 800952e:	3708      	adds	r7, #8
 8009530:	46bd      	mov	sp, r7
 8009532:	bd80      	pop	{r7, pc}

08009534 <stmpe811_TS_ITStatus>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.    
  * @retval TS interrupts status
  */
uint8_t stmpe811_TS_ITStatus(uint16_t DeviceAddr)
{
 8009534:	b580      	push	{r7, lr}
 8009536:	b082      	sub	sp, #8
 8009538:	af00      	add	r7, sp, #0
 800953a:	4603      	mov	r3, r0
 800953c:	80fb      	strh	r3, [r7, #6]
  /* Return TS interrupts status */
  return(stmpe811_ReadGITStatus(DeviceAddr, STMPE811_TS_IT));
 800953e:	88fb      	ldrh	r3, [r7, #6]
 8009540:	211f      	movs	r1, #31
 8009542:	4618      	mov	r0, r3
 8009544:	f7ff fe99 	bl	800927a <stmpe811_ReadGITStatus>
 8009548:	4603      	mov	r3, r0
}
 800954a:	4618      	mov	r0, r3
 800954c:	3708      	adds	r7, #8
 800954e:	46bd      	mov	sp, r7
 8009550:	bd80      	pop	{r7, pc}

08009552 <stmpe811_TS_ClearIT>:
  * @brief  Configure the selected source to generate a global interrupt or not
  * @param  DeviceAddr: Device address on communication Bus.  
  * @retval None
  */
void stmpe811_TS_ClearIT(uint16_t DeviceAddr)
{
 8009552:	b580      	push	{r7, lr}
 8009554:	b082      	sub	sp, #8
 8009556:	af00      	add	r7, sp, #0
 8009558:	4603      	mov	r3, r0
 800955a:	80fb      	strh	r3, [r7, #6]
  /* Clear the global TS IT source */
  stmpe811_ClearGlobalIT(DeviceAddr, STMPE811_TS_IT);
 800955c:	88fb      	ldrh	r3, [r7, #6]
 800955e:	211f      	movs	r1, #31
 8009560:	4618      	mov	r0, r3
 8009562:	f7ff fea1 	bl	80092a8 <stmpe811_ClearGlobalIT>
}
 8009566:	bf00      	nop
 8009568:	3708      	adds	r7, #8
 800956a:	46bd      	mov	sp, r7
 800956c:	bd80      	pop	{r7, pc}
	...

08009570 <stmpe811_GetInstance>:
  *         and return its index  
  * @param  DeviceAddr: Device address on communication Bus.
  * @retval Index of the device instance if registered, 0xFF if not.
  */
static uint8_t stmpe811_GetInstance(uint16_t DeviceAddr)
{
 8009570:	b480      	push	{r7}
 8009572:	b085      	sub	sp, #20
 8009574:	af00      	add	r7, sp, #0
 8009576:	4603      	mov	r3, r0
 8009578:	80fb      	strh	r3, [r7, #6]
  uint8_t idx = 0;
 800957a:	2300      	movs	r3, #0
 800957c:	73fb      	strb	r3, [r7, #15]
  
  /* Check all the registered instances */
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 800957e:	2300      	movs	r3, #0
 8009580:	73fb      	strb	r3, [r7, #15]
 8009582:	e00b      	b.n	800959c <stmpe811_GetInstance+0x2c>
  {
    if(stmpe811[idx] == DeviceAddr)
 8009584:	7bfb      	ldrb	r3, [r7, #15]
 8009586:	4a0a      	ldr	r2, [pc, #40]	; (80095b0 <stmpe811_GetInstance+0x40>)
 8009588:	5cd3      	ldrb	r3, [r2, r3]
 800958a:	b29b      	uxth	r3, r3
 800958c:	88fa      	ldrh	r2, [r7, #6]
 800958e:	429a      	cmp	r2, r3
 8009590:	d101      	bne.n	8009596 <stmpe811_GetInstance+0x26>
    {
      return idx; 
 8009592:	7bfb      	ldrb	r3, [r7, #15]
 8009594:	e006      	b.n	80095a4 <stmpe811_GetInstance+0x34>
  for(idx = 0; idx < STMPE811_MAX_INSTANCE ; idx ++)
 8009596:	7bfb      	ldrb	r3, [r7, #15]
 8009598:	3301      	adds	r3, #1
 800959a:	73fb      	strb	r3, [r7, #15]
 800959c:	7bfb      	ldrb	r3, [r7, #15]
 800959e:	2b01      	cmp	r3, #1
 80095a0:	d9f0      	bls.n	8009584 <stmpe811_GetInstance+0x14>
    }
  }
  
  return 0xFF;
 80095a2:	23ff      	movs	r3, #255	; 0xff
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	3714      	adds	r7, #20
 80095a8:	46bd      	mov	sp, r7
 80095aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095ae:	4770      	bx	lr
 80095b0:	200029e4 	.word	0x200029e4

080095b4 <BSP_LED_Off>:
  *   This parameter can be one of following parameters:
  *     @arg LED3
  *     @arg LED4
  */
void BSP_LED_Off(Led_TypeDef Led)
{
 80095b4:	b580      	push	{r7, lr}
 80095b6:	b082      	sub	sp, #8
 80095b8:	af00      	add	r7, sp, #0
 80095ba:	4603      	mov	r3, r0
 80095bc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(GPIO_PORT[Led], GPIO_PIN[Led], GPIO_PIN_RESET); 
 80095be:	79fb      	ldrb	r3, [r7, #7]
 80095c0:	4a07      	ldr	r2, [pc, #28]	; (80095e0 <BSP_LED_Off+0x2c>)
 80095c2:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80095c6:	79fb      	ldrb	r3, [r7, #7]
 80095c8:	4a06      	ldr	r2, [pc, #24]	; (80095e4 <BSP_LED_Off+0x30>)
 80095ca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80095ce:	2200      	movs	r2, #0
 80095d0:	4619      	mov	r1, r3
 80095d2:	f002 ff63 	bl	800c49c <HAL_GPIO_WritePin>
}
 80095d6:	bf00      	nop
 80095d8:	3708      	adds	r7, #8
 80095da:	46bd      	mov	sp, r7
 80095dc:	bd80      	pop	{r7, pc}
 80095de:	bf00      	nop
 80095e0:	2000008c 	.word	0x2000008c
 80095e4:	08016dbc 	.word	0x08016dbc

080095e8 <I2Cx_MspInit>:
/**
  * @brief  I2Cx MSP Initialization
  * @param  hi2c: I2C handle
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *hi2c)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b08a      	sub	sp, #40	; 0x28
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	6078      	str	r0, [r7, #4]
  
  I2C_HandleTypeDef* pI2cHandle;
  pI2cHandle = &I2cHandle;
#endif /* EE_M24LR64 */

  if (hi2c->Instance == DISCOVERY_I2Cx)
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	681b      	ldr	r3, [r3, #0]
 80095f4:	4a33      	ldr	r2, [pc, #204]	; (80096c4 <I2Cx_MspInit+0xdc>)
 80095f6:	4293      	cmp	r3, r2
 80095f8:	d15f      	bne.n	80096ba <I2Cx_MspInit+0xd2>
  {
    /* Configure the GPIOs ---------------------------------------------------*/ 
    /* Enable GPIO clock */
    DISCOVERY_I2Cx_SDA_GPIO_CLK_ENABLE();
 80095fa:	2300      	movs	r3, #0
 80095fc:	613b      	str	r3, [r7, #16]
 80095fe:	4b32      	ldr	r3, [pc, #200]	; (80096c8 <I2Cx_MspInit+0xe0>)
 8009600:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009602:	4a31      	ldr	r2, [pc, #196]	; (80096c8 <I2Cx_MspInit+0xe0>)
 8009604:	f043 0304 	orr.w	r3, r3, #4
 8009608:	6313      	str	r3, [r2, #48]	; 0x30
 800960a:	4b2f      	ldr	r3, [pc, #188]	; (80096c8 <I2Cx_MspInit+0xe0>)
 800960c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800960e:	f003 0304 	and.w	r3, r3, #4
 8009612:	613b      	str	r3, [r7, #16]
 8009614:	693b      	ldr	r3, [r7, #16]
    DISCOVERY_I2Cx_SCL_GPIO_CLK_ENABLE();
 8009616:	2300      	movs	r3, #0
 8009618:	60fb      	str	r3, [r7, #12]
 800961a:	4b2b      	ldr	r3, [pc, #172]	; (80096c8 <I2Cx_MspInit+0xe0>)
 800961c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800961e:	4a2a      	ldr	r2, [pc, #168]	; (80096c8 <I2Cx_MspInit+0xe0>)
 8009620:	f043 0301 	orr.w	r3, r3, #1
 8009624:	6313      	str	r3, [r2, #48]	; 0x30
 8009626:	4b28      	ldr	r3, [pc, #160]	; (80096c8 <I2Cx_MspInit+0xe0>)
 8009628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800962a:	f003 0301 	and.w	r3, r3, #1
 800962e:	60fb      	str	r3, [r7, #12]
 8009630:	68fb      	ldr	r3, [r7, #12]
      
    /* Configure I2C Tx as alternate function  */
    GPIO_InitStruct.Pin       = DISCOVERY_I2Cx_SCL_PIN;
 8009632:	f44f 7380 	mov.w	r3, #256	; 0x100
 8009636:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode      = GPIO_MODE_AF_OD;
 8009638:	2312      	movs	r3, #18
 800963a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull      = GPIO_NOPULL;
 800963c:	2300      	movs	r3, #0
 800963e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed     = GPIO_SPEED_FAST;
 8009640:	2302      	movs	r3, #2
 8009642:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 8009644:	2304      	movs	r3, #4
 8009646:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_GPIO_PORT, &GPIO_InitStruct);
 8009648:	f107 0314 	add.w	r3, r7, #20
 800964c:	4619      	mov	r1, r3
 800964e:	481f      	ldr	r0, [pc, #124]	; (80096cc <I2Cx_MspInit+0xe4>)
 8009650:	f002 fc6c 	bl	800bf2c <HAL_GPIO_Init>
      
    /* Configure I2C Rx as alternate function  */
    GPIO_InitStruct.Pin = DISCOVERY_I2Cx_SDA_PIN;
 8009654:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009658:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(DISCOVERY_I2Cx_SDA_GPIO_PORT, &GPIO_InitStruct);
 800965a:	f107 0314 	add.w	r3, r7, #20
 800965e:	4619      	mov	r1, r3
 8009660:	481b      	ldr	r0, [pc, #108]	; (80096d0 <I2Cx_MspInit+0xe8>)
 8009662:	f002 fc63 	bl	800bf2c <HAL_GPIO_Init>
    
    
    /* Configure the Discovery I2Cx peripheral -------------------------------*/ 
    /* Enable I2C3 clock */
    DISCOVERY_I2Cx_CLOCK_ENABLE();
 8009666:	2300      	movs	r3, #0
 8009668:	60bb      	str	r3, [r7, #8]
 800966a:	4b17      	ldr	r3, [pc, #92]	; (80096c8 <I2Cx_MspInit+0xe0>)
 800966c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800966e:	4a16      	ldr	r2, [pc, #88]	; (80096c8 <I2Cx_MspInit+0xe0>)
 8009670:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8009674:	6413      	str	r3, [r2, #64]	; 0x40
 8009676:	4b14      	ldr	r3, [pc, #80]	; (80096c8 <I2Cx_MspInit+0xe0>)
 8009678:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800967a:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800967e:	60bb      	str	r3, [r7, #8]
 8009680:	68bb      	ldr	r3, [r7, #8]
    
    /* Force the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_FORCE_RESET();
 8009682:	4b11      	ldr	r3, [pc, #68]	; (80096c8 <I2Cx_MspInit+0xe0>)
 8009684:	6a1b      	ldr	r3, [r3, #32]
 8009686:	4a10      	ldr	r2, [pc, #64]	; (80096c8 <I2Cx_MspInit+0xe0>)
 8009688:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800968c:	6213      	str	r3, [r2, #32]
      
    /* Release the I2C Peripheral Clock Reset */  
    DISCOVERY_I2Cx_RELEASE_RESET(); 
 800968e:	4b0e      	ldr	r3, [pc, #56]	; (80096c8 <I2Cx_MspInit+0xe0>)
 8009690:	6a1b      	ldr	r3, [r3, #32]
 8009692:	4a0d      	ldr	r2, [pc, #52]	; (80096c8 <I2Cx_MspInit+0xe0>)
 8009694:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8009698:	6213      	str	r3, [r2, #32]
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 800969a:	2200      	movs	r2, #0
 800969c:	210f      	movs	r1, #15
 800969e:	2048      	movs	r0, #72	; 0x48
 80096a0:	f001 fea4 	bl	800b3ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 80096a4:	2048      	movs	r0, #72	; 0x48
 80096a6:	f001 febd 	bl	800b424 <HAL_NVIC_EnableIRQ>
    
    /* Enable and set Discovery I2Cx Interrupt to the lowest priority */
    HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 80096aa:	2200      	movs	r2, #0
 80096ac:	210f      	movs	r1, #15
 80096ae:	2049      	movs	r0, #73	; 0x49
 80096b0:	f001 fe9c 	bl	800b3ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);  
 80096b4:	2049      	movs	r0, #73	; 0x49
 80096b6:	f001 feb5 	bl	800b424 <HAL_NVIC_EnableIRQ>
    /* Configure and enable I2C DMA RX Channel interrupt */
    HAL_NVIC_SetPriority((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn), EEPROM_I2C_DMA_PREPRIO, 0);
    HAL_NVIC_EnableIRQ((IRQn_Type)(EEPROM_I2C_DMA_RX_IRQn));
#endif /* EE_M24LR64 */
  }
}
 80096ba:	bf00      	nop
 80096bc:	3728      	adds	r7, #40	; 0x28
 80096be:	46bd      	mov	sp, r7
 80096c0:	bd80      	pop	{r7, pc}
 80096c2:	bf00      	nop
 80096c4:	40005c00 	.word	0x40005c00
 80096c8:	40023800 	.word	0x40023800
 80096cc:	40020000 	.word	0x40020000
 80096d0:	40020800 	.word	0x40020800

080096d4 <I2Cx_Init>:

/**
  * @brief  I2Cx Bus initialization.
  */
static void I2Cx_Init(void)
{
 80096d4:	b580      	push	{r7, lr}
 80096d6:	af00      	add	r7, sp, #0
  if(HAL_I2C_GetState(&I2cHandle) == HAL_I2C_STATE_RESET)
 80096d8:	4814      	ldr	r0, [pc, #80]	; (800972c <I2Cx_Init+0x58>)
 80096da:	f003 fb8d 	bl	800cdf8 <HAL_I2C_GetState>
 80096de:	4603      	mov	r3, r0
 80096e0:	2b00      	cmp	r3, #0
 80096e2:	d121      	bne.n	8009728 <I2Cx_Init+0x54>
  {
    I2cHandle.Instance              = DISCOVERY_I2Cx;
 80096e4:	4b11      	ldr	r3, [pc, #68]	; (800972c <I2Cx_Init+0x58>)
 80096e6:	4a12      	ldr	r2, [pc, #72]	; (8009730 <I2Cx_Init+0x5c>)
 80096e8:	601a      	str	r2, [r3, #0]
    I2cHandle.Init.ClockSpeed       = BSP_I2C_SPEED;
 80096ea:	4b10      	ldr	r3, [pc, #64]	; (800972c <I2Cx_Init+0x58>)
 80096ec:	4a11      	ldr	r2, [pc, #68]	; (8009734 <I2Cx_Init+0x60>)
 80096ee:	605a      	str	r2, [r3, #4]
    I2cHandle.Init.DutyCycle        = I2C_DUTYCYCLE_2;
 80096f0:	4b0e      	ldr	r3, [pc, #56]	; (800972c <I2Cx_Init+0x58>)
 80096f2:	2200      	movs	r2, #0
 80096f4:	609a      	str	r2, [r3, #8]
    I2cHandle.Init.OwnAddress1      = 0;
 80096f6:	4b0d      	ldr	r3, [pc, #52]	; (800972c <I2Cx_Init+0x58>)
 80096f8:	2200      	movs	r2, #0
 80096fa:	60da      	str	r2, [r3, #12]
    I2cHandle.Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80096fc:	4b0b      	ldr	r3, [pc, #44]	; (800972c <I2Cx_Init+0x58>)
 80096fe:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009702:	611a      	str	r2, [r3, #16]
    I2cHandle.Init.DualAddressMode  = I2C_DUALADDRESS_DISABLED;
 8009704:	4b09      	ldr	r3, [pc, #36]	; (800972c <I2Cx_Init+0x58>)
 8009706:	2200      	movs	r2, #0
 8009708:	615a      	str	r2, [r3, #20]
    I2cHandle.Init.OwnAddress2      = 0;
 800970a:	4b08      	ldr	r3, [pc, #32]	; (800972c <I2Cx_Init+0x58>)
 800970c:	2200      	movs	r2, #0
 800970e:	619a      	str	r2, [r3, #24]
    I2cHandle.Init.GeneralCallMode  = I2C_GENERALCALL_DISABLED;
 8009710:	4b06      	ldr	r3, [pc, #24]	; (800972c <I2Cx_Init+0x58>)
 8009712:	2200      	movs	r2, #0
 8009714:	61da      	str	r2, [r3, #28]
    I2cHandle.Init.NoStretchMode    = I2C_NOSTRETCH_DISABLED;  
 8009716:	4b05      	ldr	r3, [pc, #20]	; (800972c <I2Cx_Init+0x58>)
 8009718:	2200      	movs	r2, #0
 800971a:	621a      	str	r2, [r3, #32]
    
    /* Init the I2C */
    I2Cx_MspInit(&I2cHandle);
 800971c:	4803      	ldr	r0, [pc, #12]	; (800972c <I2Cx_Init+0x58>)
 800971e:	f7ff ff63 	bl	80095e8 <I2Cx_MspInit>
    HAL_I2C_Init(&I2cHandle);
 8009722:	4802      	ldr	r0, [pc, #8]	; (800972c <I2Cx_Init+0x58>)
 8009724:	f002 fed4 	bl	800c4d0 <HAL_I2C_Init>
  }
}
 8009728:	bf00      	nop
 800972a:	bd80      	pop	{r7, pc}
 800972c:	200029e8 	.word	0x200029e8
 8009730:	40005c00 	.word	0x40005c00
 8009734:	000186a0 	.word	0x000186a0

08009738 <I2Cx_ITConfig>:

/**
  * @brief  Configures Interruption pin for I2C communication.
  */
static void I2Cx_ITConfig(void)
{
 8009738:	b580      	push	{r7, lr}
 800973a:	b086      	sub	sp, #24
 800973c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStruct;
    
  /* Enable the GPIO EXTI Clock */
  STMPE811_INT_CLK_ENABLE();
 800973e:	2300      	movs	r3, #0
 8009740:	603b      	str	r3, [r7, #0]
 8009742:	4b13      	ldr	r3, [pc, #76]	; (8009790 <I2Cx_ITConfig+0x58>)
 8009744:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009746:	4a12      	ldr	r2, [pc, #72]	; (8009790 <I2Cx_ITConfig+0x58>)
 8009748:	f043 0301 	orr.w	r3, r3, #1
 800974c:	6313      	str	r3, [r2, #48]	; 0x30
 800974e:	4b10      	ldr	r3, [pc, #64]	; (8009790 <I2Cx_ITConfig+0x58>)
 8009750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009752:	f003 0301 	and.w	r3, r3, #1
 8009756:	603b      	str	r3, [r7, #0]
 8009758:	683b      	ldr	r3, [r7, #0]
  
  GPIO_InitStruct.Pin   = STMPE811_INT_PIN;
 800975a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800975e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull  = GPIO_PULLUP;
 8009760:	2301      	movs	r3, #1
 8009762:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 8009764:	2300      	movs	r3, #0
 8009766:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode  = GPIO_MODE_IT_FALLING;
 8009768:	4b0a      	ldr	r3, [pc, #40]	; (8009794 <I2Cx_ITConfig+0x5c>)
 800976a:	60bb      	str	r3, [r7, #8]
  HAL_GPIO_Init(STMPE811_INT_GPIO_PORT, &GPIO_InitStruct);
 800976c:	1d3b      	adds	r3, r7, #4
 800976e:	4619      	mov	r1, r3
 8009770:	4809      	ldr	r0, [pc, #36]	; (8009798 <I2Cx_ITConfig+0x60>)
 8009772:	f002 fbdb 	bl	800bf2c <HAL_GPIO_Init>
    
  /* Enable and set GPIO EXTI Interrupt to the highest priority */
  HAL_NVIC_SetPriority((IRQn_Type)(STMPE811_INT_EXTI), 0x0F, 0x00);
 8009776:	2200      	movs	r2, #0
 8009778:	210f      	movs	r1, #15
 800977a:	2028      	movs	r0, #40	; 0x28
 800977c:	f001 fe36 	bl	800b3ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ((IRQn_Type)(STMPE811_INT_EXTI));
 8009780:	2028      	movs	r0, #40	; 0x28
 8009782:	f001 fe4f 	bl	800b424 <HAL_NVIC_EnableIRQ>
}
 8009786:	bf00      	nop
 8009788:	3718      	adds	r7, #24
 800978a:	46bd      	mov	sp, r7
 800978c:	bd80      	pop	{r7, pc}
 800978e:	bf00      	nop
 8009790:	40023800 	.word	0x40023800
 8009794:	10210000 	.word	0x10210000
 8009798:	40020000 	.word	0x40020000

0800979c <I2Cx_WriteData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @param  Value: The target register value to be written 
  */
static void I2Cx_WriteData(uint8_t Addr, uint8_t Reg, uint8_t Value)
  {
 800979c:	b580      	push	{r7, lr}
 800979e:	b088      	sub	sp, #32
 80097a0:	af04      	add	r7, sp, #16
 80097a2:	4603      	mov	r3, r0
 80097a4:	71fb      	strb	r3, [r7, #7]
 80097a6:	460b      	mov	r3, r1
 80097a8:	71bb      	strb	r3, [r7, #6]
 80097aa:	4613      	mov	r3, r2
 80097ac:	717b      	strb	r3, [r7, #5]
  HAL_StatusTypeDef status = HAL_OK;
 80097ae:	2300      	movs	r3, #0
 80097b0:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_I2C_Mem_Write(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Value, 1, I2cxTimeout); 
 80097b2:	79fb      	ldrb	r3, [r7, #7]
 80097b4:	b299      	uxth	r1, r3
 80097b6:	79bb      	ldrb	r3, [r7, #6]
 80097b8:	b29a      	uxth	r2, r3
 80097ba:	4b0b      	ldr	r3, [pc, #44]	; (80097e8 <I2Cx_WriteData+0x4c>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	9302      	str	r3, [sp, #8]
 80097c0:	2301      	movs	r3, #1
 80097c2:	9301      	str	r3, [sp, #4]
 80097c4:	1d7b      	adds	r3, r7, #5
 80097c6:	9300      	str	r3, [sp, #0]
 80097c8:	2301      	movs	r3, #1
 80097ca:	4808      	ldr	r0, [pc, #32]	; (80097ec <I2Cx_WriteData+0x50>)
 80097cc:	f002 fff4 	bl	800c7b8 <HAL_I2C_Mem_Write>
 80097d0:	4603      	mov	r3, r0
 80097d2:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 80097d4:	7bfb      	ldrb	r3, [r7, #15]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d001      	beq.n	80097de <I2Cx_WriteData+0x42>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 80097da:	f000 f863 	bl	80098a4 <I2Cx_Error>
  }        
}
 80097de:	bf00      	nop
 80097e0:	3710      	adds	r7, #16
 80097e2:	46bd      	mov	sp, r7
 80097e4:	bd80      	pop	{r7, pc}
 80097e6:	bf00      	nop
 80097e8:	20000094 	.word	0x20000094
 80097ec:	200029e8 	.word	0x200029e8

080097f0 <I2Cx_ReadData>:
  * @param  Addr: Device address on BUS Bus.  
  * @param  Reg: The target register address to write
  * @retval Data read at register address
  */
static uint8_t I2Cx_ReadData(uint8_t Addr, uint8_t Reg)
{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b088      	sub	sp, #32
 80097f4:	af04      	add	r7, sp, #16
 80097f6:	4603      	mov	r3, r0
 80097f8:	460a      	mov	r2, r1
 80097fa:	71fb      	strb	r3, [r7, #7]
 80097fc:	4613      	mov	r3, r2
 80097fe:	71bb      	strb	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8009800:	2300      	movs	r3, #0
 8009802:	73fb      	strb	r3, [r7, #15]
  uint8_t value = 0;
 8009804:	2300      	movs	r3, #0
 8009806:	73bb      	strb	r3, [r7, #14]
  
  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, Reg, I2C_MEMADD_SIZE_8BIT, &value, 1, I2cxTimeout);
 8009808:	79fb      	ldrb	r3, [r7, #7]
 800980a:	b299      	uxth	r1, r3
 800980c:	79bb      	ldrb	r3, [r7, #6]
 800980e:	b29a      	uxth	r2, r3
 8009810:	4b0b      	ldr	r3, [pc, #44]	; (8009840 <I2Cx_ReadData+0x50>)
 8009812:	681b      	ldr	r3, [r3, #0]
 8009814:	9302      	str	r3, [sp, #8]
 8009816:	2301      	movs	r3, #1
 8009818:	9301      	str	r3, [sp, #4]
 800981a:	f107 030e 	add.w	r3, r7, #14
 800981e:	9300      	str	r3, [sp, #0]
 8009820:	2301      	movs	r3, #1
 8009822:	4808      	ldr	r0, [pc, #32]	; (8009844 <I2Cx_ReadData+0x54>)
 8009824:	f003 f8c2 	bl	800c9ac <HAL_I2C_Mem_Read>
 8009828:	4603      	mov	r3, r0
 800982a:	73fb      	strb	r3, [r7, #15]
 
  /* Check the communication status */
  if(status != HAL_OK)
 800982c:	7bfb      	ldrb	r3, [r7, #15]
 800982e:	2b00      	cmp	r3, #0
 8009830:	d001      	beq.n	8009836 <I2Cx_ReadData+0x46>
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 8009832:	f000 f837 	bl	80098a4 <I2Cx_Error>
  
  }
  return value;
 8009836:	7bbb      	ldrb	r3, [r7, #14]
}
 8009838:	4618      	mov	r0, r3
 800983a:	3710      	adds	r7, #16
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}
 8009840:	20000094 	.word	0x20000094
 8009844:	200029e8 	.word	0x200029e8

08009848 <I2Cx_ReadBuffer>:
  * @param  pBuffer: pointer to read data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
static uint8_t I2Cx_ReadBuffer(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8009848:	b580      	push	{r7, lr}
 800984a:	b088      	sub	sp, #32
 800984c:	af04      	add	r7, sp, #16
 800984e:	603a      	str	r2, [r7, #0]
 8009850:	461a      	mov	r2, r3
 8009852:	4603      	mov	r3, r0
 8009854:	71fb      	strb	r3, [r7, #7]
 8009856:	460b      	mov	r3, r1
 8009858:	71bb      	strb	r3, [r7, #6]
 800985a:	4613      	mov	r3, r2
 800985c:	80bb      	strh	r3, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800985e:	2300      	movs	r3, #0
 8009860:	73fb      	strb	r3, [r7, #15]

  status = HAL_I2C_Mem_Read(&I2cHandle, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, pBuffer, Length, I2cxTimeout);
 8009862:	79fb      	ldrb	r3, [r7, #7]
 8009864:	b299      	uxth	r1, r3
 8009866:	79bb      	ldrb	r3, [r7, #6]
 8009868:	b29a      	uxth	r2, r3
 800986a:	4b0c      	ldr	r3, [pc, #48]	; (800989c <I2Cx_ReadBuffer+0x54>)
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	9302      	str	r3, [sp, #8]
 8009870:	88bb      	ldrh	r3, [r7, #4]
 8009872:	9301      	str	r3, [sp, #4]
 8009874:	683b      	ldr	r3, [r7, #0]
 8009876:	9300      	str	r3, [sp, #0]
 8009878:	2301      	movs	r3, #1
 800987a:	4809      	ldr	r0, [pc, #36]	; (80098a0 <I2Cx_ReadBuffer+0x58>)
 800987c:	f003 f896 	bl	800c9ac <HAL_I2C_Mem_Read>
 8009880:	4603      	mov	r3, r0
 8009882:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status == HAL_OK)
 8009884:	7bfb      	ldrb	r3, [r7, #15]
 8009886:	2b00      	cmp	r3, #0
 8009888:	d101      	bne.n	800988e <I2Cx_ReadBuffer+0x46>
  {
    return 0;
 800988a:	2300      	movs	r3, #0
 800988c:	e002      	b.n	8009894 <I2Cx_ReadBuffer+0x4c>
  }
  else
  {
    /* Re-Initialize the BUS */
    I2Cx_Error();
 800988e:	f000 f809 	bl	80098a4 <I2Cx_Error>

    return 1;
 8009892:	2301      	movs	r3, #1
  }
}
 8009894:	4618      	mov	r0, r3
 8009896:	3710      	adds	r7, #16
 8009898:	46bd      	mov	sp, r7
 800989a:	bd80      	pop	{r7, pc}
 800989c:	20000094 	.word	0x20000094
 80098a0:	200029e8 	.word	0x200029e8

080098a4 <I2Cx_Error>:

/**
  * @brief  I2Cx error treatment function
  */
static void I2Cx_Error(void)
{
 80098a4:	b580      	push	{r7, lr}
 80098a6:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_I2C_DeInit(&I2cHandle);
 80098a8:	4803      	ldr	r0, [pc, #12]	; (80098b8 <I2Cx_Error+0x14>)
 80098aa:	f002 ff55 	bl	800c758 <HAL_I2C_DeInit>
  
  /* Re-Initialize the SPI communication BUS */
  I2Cx_Init();
 80098ae:	f7ff ff11 	bl	80096d4 <I2Cx_Init>
}
 80098b2:	bf00      	nop
 80098b4:	bd80      	pop	{r7, pc}
 80098b6:	bf00      	nop
 80098b8:	200029e8 	.word	0x200029e8

080098bc <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 80098c0:	4819      	ldr	r0, [pc, #100]	; (8009928 <SPIx_Init+0x6c>)
 80098c2:	f005 fce9 	bl	800f298 <HAL_SPI_GetState>
 80098c6:	4603      	mov	r3, r0
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d12b      	bne.n	8009924 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 80098cc:	4b16      	ldr	r3, [pc, #88]	; (8009928 <SPIx_Init+0x6c>)
 80098ce:	4a17      	ldr	r2, [pc, #92]	; (800992c <SPIx_Init+0x70>)
 80098d0:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz
    */
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80098d2:	4b15      	ldr	r3, [pc, #84]	; (8009928 <SPIx_Init+0x6c>)
 80098d4:	2218      	movs	r2, #24
 80098d6:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 80098d8:	4b13      	ldr	r3, [pc, #76]	; (8009928 <SPIx_Init+0x6c>)
 80098da:	2200      	movs	r2, #0
 80098dc:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 80098de:	4b12      	ldr	r3, [pc, #72]	; (8009928 <SPIx_Init+0x6c>)
 80098e0:	2200      	movs	r2, #0
 80098e2:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 80098e4:	4b10      	ldr	r3, [pc, #64]	; (8009928 <SPIx_Init+0x6c>)
 80098e6:	2200      	movs	r2, #0
 80098e8:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 80098ea:	4b0f      	ldr	r3, [pc, #60]	; (8009928 <SPIx_Init+0x6c>)
 80098ec:	2200      	movs	r2, #0
 80098ee:	629a      	str	r2, [r3, #40]	; 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 80098f0:	4b0d      	ldr	r3, [pc, #52]	; (8009928 <SPIx_Init+0x6c>)
 80098f2:	2207      	movs	r2, #7
 80098f4:	62da      	str	r2, [r3, #44]	; 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 80098f6:	4b0c      	ldr	r3, [pc, #48]	; (8009928 <SPIx_Init+0x6c>)
 80098f8:	2200      	movs	r2, #0
 80098fa:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 80098fc:	4b0a      	ldr	r3, [pc, #40]	; (8009928 <SPIx_Init+0x6c>)
 80098fe:	2200      	movs	r2, #0
 8009900:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8009902:	4b09      	ldr	r3, [pc, #36]	; (8009928 <SPIx_Init+0x6c>)
 8009904:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009908:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 800990a:	4b07      	ldr	r3, [pc, #28]	; (8009928 <SPIx_Init+0x6c>)
 800990c:	2200      	movs	r2, #0
 800990e:	625a      	str	r2, [r3, #36]	; 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8009910:	4b05      	ldr	r3, [pc, #20]	; (8009928 <SPIx_Init+0x6c>)
 8009912:	f44f 7282 	mov.w	r2, #260	; 0x104
 8009916:	605a      	str	r2, [r3, #4]

    SPIx_MspInit(&SpiHandle);
 8009918:	4803      	ldr	r0, [pc, #12]	; (8009928 <SPIx_Init+0x6c>)
 800991a:	f000 f853 	bl	80099c4 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 800991e:	4802      	ldr	r0, [pc, #8]	; (8009928 <SPIx_Init+0x6c>)
 8009920:	f005 f84f 	bl	800e9c2 <HAL_SPI_Init>
  }
}
 8009924:	bf00      	nop
 8009926:	bd80      	pop	{r7, pc}
 8009928:	20002a3c 	.word	0x20002a3c
 800992c:	40015000 	.word	0x40015000

08009930 <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8009930:	b580      	push	{r7, lr}
 8009932:	b084      	sub	sp, #16
 8009934:	af00      	add	r7, sp, #0
 8009936:	4603      	mov	r3, r0
 8009938:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 800993a:	2300      	movs	r3, #0
 800993c:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 800993e:	79fb      	ldrb	r3, [r7, #7]
 8009940:	b29a      	uxth	r2, r3
 8009942:	4b09      	ldr	r3, [pc, #36]	; (8009968 <SPIx_Read+0x38>)
 8009944:	681b      	ldr	r3, [r3, #0]
 8009946:	f107 0108 	add.w	r1, r7, #8
 800994a:	4808      	ldr	r0, [pc, #32]	; (800996c <SPIx_Read+0x3c>)
 800994c:	f005 f9f9 	bl	800ed42 <HAL_SPI_Receive>
 8009950:	4603      	mov	r3, r0
 8009952:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8009954:	7bfb      	ldrb	r3, [r7, #15]
 8009956:	2b00      	cmp	r3, #0
 8009958:	d001      	beq.n	800995e <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 800995a:	f000 f827 	bl	80099ac <SPIx_Error>
  }
  
  return readvalue;
 800995e:	68bb      	ldr	r3, [r7, #8]
}
 8009960:	4618      	mov	r0, r3
 8009962:	3710      	adds	r7, #16
 8009964:	46bd      	mov	sp, r7
 8009966:	bd80      	pop	{r7, pc}
 8009968:	20000098 	.word	0x20000098
 800996c:	20002a3c 	.word	0x20002a3c

08009970 <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8009970:	b580      	push	{r7, lr}
 8009972:	b084      	sub	sp, #16
 8009974:	af00      	add	r7, sp, #0
 8009976:	4603      	mov	r3, r0
 8009978:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 800997a:	2300      	movs	r3, #0
 800997c:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 800997e:	4b09      	ldr	r3, [pc, #36]	; (80099a4 <SPIx_Write+0x34>)
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	1db9      	adds	r1, r7, #6
 8009984:	2201      	movs	r2, #1
 8009986:	4808      	ldr	r0, [pc, #32]	; (80099a8 <SPIx_Write+0x38>)
 8009988:	f005 f8a7 	bl	800eada <HAL_SPI_Transmit>
 800998c:	4603      	mov	r3, r0
 800998e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8009990:	7bfb      	ldrb	r3, [r7, #15]
 8009992:	2b00      	cmp	r3, #0
 8009994:	d001      	beq.n	800999a <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8009996:	f000 f809 	bl	80099ac <SPIx_Error>
  }
}
 800999a:	bf00      	nop
 800999c:	3710      	adds	r7, #16
 800999e:	46bd      	mov	sp, r7
 80099a0:	bd80      	pop	{r7, pc}
 80099a2:	bf00      	nop
 80099a4:	20000098 	.word	0x20000098
 80099a8:	20002a3c 	.word	0x20002a3c

080099ac <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 80099ac:	b580      	push	{r7, lr}
 80099ae:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 80099b0:	4803      	ldr	r0, [pc, #12]	; (80099c0 <SPIx_Error+0x14>)
 80099b2:	f005 f86a 	bl	800ea8a <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 80099b6:	f7ff ff81 	bl	80098bc <SPIx_Init>
}
 80099ba:	bf00      	nop
 80099bc:	bd80      	pop	{r7, pc}
 80099be:	bf00      	nop
 80099c0:	20002a3c 	.word	0x20002a3c

080099c4 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 80099c4:	b580      	push	{r7, lr}
 80099c6:	b08a      	sub	sp, #40	; 0x28
 80099c8:	af00      	add	r7, sp, #0
 80099ca:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 80099cc:	2300      	movs	r3, #0
 80099ce:	613b      	str	r3, [r7, #16]
 80099d0:	4b17      	ldr	r3, [pc, #92]	; (8009a30 <SPIx_MspInit+0x6c>)
 80099d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099d4:	4a16      	ldr	r2, [pc, #88]	; (8009a30 <SPIx_MspInit+0x6c>)
 80099d6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80099da:	6453      	str	r3, [r2, #68]	; 0x44
 80099dc:	4b14      	ldr	r3, [pc, #80]	; (8009a30 <SPIx_MspInit+0x6c>)
 80099de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80099e0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80099e4:	613b      	str	r3, [r7, #16]
 80099e6:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 80099e8:	2300      	movs	r3, #0
 80099ea:	60fb      	str	r3, [r7, #12]
 80099ec:	4b10      	ldr	r3, [pc, #64]	; (8009a30 <SPIx_MspInit+0x6c>)
 80099ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099f0:	4a0f      	ldr	r2, [pc, #60]	; (8009a30 <SPIx_MspInit+0x6c>)
 80099f2:	f043 0320 	orr.w	r3, r3, #32
 80099f6:	6313      	str	r3, [r2, #48]	; 0x30
 80099f8:	4b0d      	ldr	r3, [pc, #52]	; (8009a30 <SPIx_MspInit+0x6c>)
 80099fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099fc:	f003 0320 	and.w	r3, r3, #32
 8009a00:	60fb      	str	r3, [r7, #12]
 8009a02:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8009a04:	f44f 7360 	mov.w	r3, #896	; 0x380
 8009a08:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8009a0a:	2302      	movs	r3, #2
 8009a0c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 8009a0e:	2302      	movs	r3, #2
 8009a10:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 8009a12:	2301      	movs	r3, #1
 8009a14:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8009a16:	2305      	movs	r3, #5
 8009a18:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);
 8009a1a:	f107 0314 	add.w	r3, r7, #20
 8009a1e:	4619      	mov	r1, r3
 8009a20:	4804      	ldr	r0, [pc, #16]	; (8009a34 <SPIx_MspInit+0x70>)
 8009a22:	f002 fa83 	bl	800bf2c <HAL_GPIO_Init>
}
 8009a26:	bf00      	nop
 8009a28:	3728      	adds	r7, #40	; 0x28
 8009a2a:	46bd      	mov	sp, r7
 8009a2c:	bd80      	pop	{r7, pc}
 8009a2e:	bf00      	nop
 8009a30:	40023800 	.word	0x40023800
 8009a34:	40021400 	.word	0x40021400

08009a38 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8009a38:	b580      	push	{r7, lr}
 8009a3a:	b088      	sub	sp, #32
 8009a3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 8009a3e:	4b36      	ldr	r3, [pc, #216]	; (8009b18 <LCD_IO_Init+0xe0>)
 8009a40:	781b      	ldrb	r3, [r3, #0]
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d164      	bne.n	8009b10 <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8009a46:	4b34      	ldr	r3, [pc, #208]	; (8009b18 <LCD_IO_Init+0xe0>)
 8009a48:	2201      	movs	r2, #1
 8009a4a:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8009a4c:	2300      	movs	r3, #0
 8009a4e:	60bb      	str	r3, [r7, #8]
 8009a50:	4b32      	ldr	r3, [pc, #200]	; (8009b1c <LCD_IO_Init+0xe4>)
 8009a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a54:	4a31      	ldr	r2, [pc, #196]	; (8009b1c <LCD_IO_Init+0xe4>)
 8009a56:	f043 0308 	orr.w	r3, r3, #8
 8009a5a:	6313      	str	r3, [r2, #48]	; 0x30
 8009a5c:	4b2f      	ldr	r3, [pc, #188]	; (8009b1c <LCD_IO_Init+0xe4>)
 8009a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a60:	f003 0308 	and.w	r3, r3, #8
 8009a64:	60bb      	str	r3, [r7, #8]
 8009a66:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8009a68:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8009a6c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8009a6e:	2301      	movs	r3, #1
 8009a70:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8009a72:	2300      	movs	r3, #0
 8009a74:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8009a76:	2302      	movs	r3, #2
 8009a78:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 8009a7a:	f107 030c 	add.w	r3, r7, #12
 8009a7e:	4619      	mov	r1, r3
 8009a80:	4827      	ldr	r0, [pc, #156]	; (8009b20 <LCD_IO_Init+0xe8>)
 8009a82:	f002 fa53 	bl	800bf2c <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 8009a86:	2300      	movs	r3, #0
 8009a88:	607b      	str	r3, [r7, #4]
 8009a8a:	4b24      	ldr	r3, [pc, #144]	; (8009b1c <LCD_IO_Init+0xe4>)
 8009a8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a8e:	4a23      	ldr	r2, [pc, #140]	; (8009b1c <LCD_IO_Init+0xe4>)
 8009a90:	f043 0308 	orr.w	r3, r3, #8
 8009a94:	6313      	str	r3, [r2, #48]	; 0x30
 8009a96:	4b21      	ldr	r3, [pc, #132]	; (8009b1c <LCD_IO_Init+0xe4>)
 8009a98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009a9a:	f003 0308 	and.w	r3, r3, #8
 8009a9e:	607b      	str	r3, [r7, #4]
 8009aa0:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 8009aa2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8009aa6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8009aa8:	2301      	movs	r3, #1
 8009aaa:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8009aac:	2300      	movs	r3, #0
 8009aae:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8009ab0:	2302      	movs	r3, #2
 8009ab2:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 8009ab4:	f107 030c 	add.w	r3, r7, #12
 8009ab8:	4619      	mov	r1, r3
 8009aba:	4819      	ldr	r0, [pc, #100]	; (8009b20 <LCD_IO_Init+0xe8>)
 8009abc:	f002 fa36 	bl	800bf2c <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	603b      	str	r3, [r7, #0]
 8009ac4:	4b15      	ldr	r3, [pc, #84]	; (8009b1c <LCD_IO_Init+0xe4>)
 8009ac6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ac8:	4a14      	ldr	r2, [pc, #80]	; (8009b1c <LCD_IO_Init+0xe4>)
 8009aca:	f043 0304 	orr.w	r3, r3, #4
 8009ace:	6313      	str	r3, [r2, #48]	; 0x30
 8009ad0:	4b12      	ldr	r3, [pc, #72]	; (8009b1c <LCD_IO_Init+0xe4>)
 8009ad2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009ad4:	f003 0304 	and.w	r3, r3, #4
 8009ad8:	603b      	str	r3, [r7, #0]
 8009ada:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8009adc:	2304      	movs	r3, #4
 8009ade:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 8009ae0:	2301      	movs	r3, #1
 8009ae2:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8009ae4:	2300      	movs	r3, #0
 8009ae6:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8009ae8:	2302      	movs	r3, #2
 8009aea:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8009aec:	f107 030c 	add.w	r3, r7, #12
 8009af0:	4619      	mov	r1, r3
 8009af2:	480c      	ldr	r0, [pc, #48]	; (8009b24 <LCD_IO_Init+0xec>)
 8009af4:	f002 fa1a 	bl	800bf2c <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8009af8:	2200      	movs	r2, #0
 8009afa:	2104      	movs	r1, #4
 8009afc:	4809      	ldr	r0, [pc, #36]	; (8009b24 <LCD_IO_Init+0xec>)
 8009afe:	f002 fccd 	bl	800c49c <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 8009b02:	2201      	movs	r2, #1
 8009b04:	2104      	movs	r1, #4
 8009b06:	4807      	ldr	r0, [pc, #28]	; (8009b24 <LCD_IO_Init+0xec>)
 8009b08:	f002 fcc8 	bl	800c49c <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8009b0c:	f7ff fed6 	bl	80098bc <SPIx_Init>
  }
}
 8009b10:	bf00      	nop
 8009b12:	3720      	adds	r7, #32
 8009b14:	46bd      	mov	sp, r7
 8009b16:	bd80      	pop	{r7, pc}
 8009b18:	20002a94 	.word	0x20002a94
 8009b1c:	40023800 	.word	0x40023800
 8009b20:	40020c00 	.word	0x40020c00
 8009b24:	40020800 	.word	0x40020800

08009b28 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8009b28:	b580      	push	{r7, lr}
 8009b2a:	b082      	sub	sp, #8
 8009b2c:	af00      	add	r7, sp, #0
 8009b2e:	4603      	mov	r3, r0
 8009b30:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8009b32:	2201      	movs	r2, #1
 8009b34:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8009b38:	480a      	ldr	r0, [pc, #40]	; (8009b64 <LCD_IO_WriteData+0x3c>)
 8009b3a:	f002 fcaf 	bl	800c49c <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 8009b3e:	2200      	movs	r2, #0
 8009b40:	2104      	movs	r1, #4
 8009b42:	4809      	ldr	r0, [pc, #36]	; (8009b68 <LCD_IO_WriteData+0x40>)
 8009b44:	f002 fcaa 	bl	800c49c <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8009b48:	88fb      	ldrh	r3, [r7, #6]
 8009b4a:	4618      	mov	r0, r3
 8009b4c:	f7ff ff10 	bl	8009970 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8009b50:	2201      	movs	r2, #1
 8009b52:	2104      	movs	r1, #4
 8009b54:	4804      	ldr	r0, [pc, #16]	; (8009b68 <LCD_IO_WriteData+0x40>)
 8009b56:	f002 fca1 	bl	800c49c <HAL_GPIO_WritePin>
}
 8009b5a:	bf00      	nop
 8009b5c:	3708      	adds	r7, #8
 8009b5e:	46bd      	mov	sp, r7
 8009b60:	bd80      	pop	{r7, pc}
 8009b62:	bf00      	nop
 8009b64:	40020c00 	.word	0x40020c00
 8009b68:	40020800 	.word	0x40020800

08009b6c <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8009b6c:	b580      	push	{r7, lr}
 8009b6e:	b082      	sub	sp, #8
 8009b70:	af00      	add	r7, sp, #0
 8009b72:	4603      	mov	r3, r0
 8009b74:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8009b76:	2200      	movs	r2, #0
 8009b78:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8009b7c:	480a      	ldr	r0, [pc, #40]	; (8009ba8 <LCD_IO_WriteReg+0x3c>)
 8009b7e:	f002 fc8d 	bl	800c49c <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 8009b82:	2200      	movs	r2, #0
 8009b84:	2104      	movs	r1, #4
 8009b86:	4809      	ldr	r0, [pc, #36]	; (8009bac <LCD_IO_WriteReg+0x40>)
 8009b88:	f002 fc88 	bl	800c49c <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 8009b8c:	79fb      	ldrb	r3, [r7, #7]
 8009b8e:	b29b      	uxth	r3, r3
 8009b90:	4618      	mov	r0, r3
 8009b92:	f7ff feed 	bl	8009970 <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8009b96:	2201      	movs	r2, #1
 8009b98:	2104      	movs	r1, #4
 8009b9a:	4804      	ldr	r0, [pc, #16]	; (8009bac <LCD_IO_WriteReg+0x40>)
 8009b9c:	f002 fc7e 	bl	800c49c <HAL_GPIO_WritePin>
}
 8009ba0:	bf00      	nop
 8009ba2:	3708      	adds	r7, #8
 8009ba4:	46bd      	mov	sp, r7
 8009ba6:	bd80      	pop	{r7, pc}
 8009ba8:	40020c00 	.word	0x40020c00
 8009bac:	40020800 	.word	0x40020800

08009bb0 <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 8009bb0:	b580      	push	{r7, lr}
 8009bb2:	b084      	sub	sp, #16
 8009bb4:	af00      	add	r7, sp, #0
 8009bb6:	4603      	mov	r3, r0
 8009bb8:	460a      	mov	r2, r1
 8009bba:	80fb      	strh	r3, [r7, #6]
 8009bbc:	4613      	mov	r3, r2
 8009bbe:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 8009bc0:	2300      	movs	r3, #0
 8009bc2:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 8009bc4:	2200      	movs	r2, #0
 8009bc6:	2104      	movs	r1, #4
 8009bc8:	4810      	ldr	r0, [pc, #64]	; (8009c0c <LCD_IO_ReadData+0x5c>)
 8009bca:	f002 fc67 	bl	800c49c <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 8009bce:	2200      	movs	r2, #0
 8009bd0:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8009bd4:	480e      	ldr	r0, [pc, #56]	; (8009c10 <LCD_IO_ReadData+0x60>)
 8009bd6:	f002 fc61 	bl	800c49c <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8009bda:	88fb      	ldrh	r3, [r7, #6]
 8009bdc:	4618      	mov	r0, r3
 8009bde:	f7ff fec7 	bl	8009970 <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 8009be2:	797b      	ldrb	r3, [r7, #5]
 8009be4:	4618      	mov	r0, r3
 8009be6:	f7ff fea3 	bl	8009930 <SPIx_Read>
 8009bea:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8009bec:	2201      	movs	r2, #1
 8009bee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8009bf2:	4807      	ldr	r0, [pc, #28]	; (8009c10 <LCD_IO_ReadData+0x60>)
 8009bf4:	f002 fc52 	bl	800c49c <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8009bf8:	2201      	movs	r2, #1
 8009bfa:	2104      	movs	r1, #4
 8009bfc:	4803      	ldr	r0, [pc, #12]	; (8009c0c <LCD_IO_ReadData+0x5c>)
 8009bfe:	f002 fc4d 	bl	800c49c <HAL_GPIO_WritePin>
  
  return readvalue;
 8009c02:	68fb      	ldr	r3, [r7, #12]
}
 8009c04:	4618      	mov	r0, r3
 8009c06:	3710      	adds	r7, #16
 8009c08:	46bd      	mov	sp, r7
 8009c0a:	bd80      	pop	{r7, pc}
 8009c0c:	40020800 	.word	0x40020800
 8009c10:	40020c00 	.word	0x40020c00

08009c14 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8009c14:	b580      	push	{r7, lr}
 8009c16:	b082      	sub	sp, #8
 8009c18:	af00      	add	r7, sp, #0
 8009c1a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8009c1c:	6878      	ldr	r0, [r7, #4]
 8009c1e:	f001 fb09 	bl	800b234 <HAL_Delay>
}
 8009c22:	bf00      	nop
 8009c24:	3708      	adds	r7, #8
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bd80      	pop	{r7, pc}

08009c2a <IOE_Init>:

/**
  * @brief  IOE Low Level Initialization.
  */
void IOE_Init(void) 
{
 8009c2a:	b580      	push	{r7, lr}
 8009c2c:	af00      	add	r7, sp, #0
  I2Cx_Init();
 8009c2e:	f7ff fd51 	bl	80096d4 <I2Cx_Init>
}
 8009c32:	bf00      	nop
 8009c34:	bd80      	pop	{r7, pc}

08009c36 <IOE_ITConfig>:

/**
  * @brief  IOE Low Level Interrupt configuration.
  */
void IOE_ITConfig(void)
{
 8009c36:	b580      	push	{r7, lr}
 8009c38:	af00      	add	r7, sp, #0
  I2Cx_ITConfig();
 8009c3a:	f7ff fd7d 	bl	8009738 <I2Cx_ITConfig>
}
 8009c3e:	bf00      	nop
 8009c40:	bd80      	pop	{r7, pc}

08009c42 <IOE_Write>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @param  Value: Data to be written
  */
void IOE_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 8009c42:	b580      	push	{r7, lr}
 8009c44:	b082      	sub	sp, #8
 8009c46:	af00      	add	r7, sp, #0
 8009c48:	4603      	mov	r3, r0
 8009c4a:	71fb      	strb	r3, [r7, #7]
 8009c4c:	460b      	mov	r3, r1
 8009c4e:	71bb      	strb	r3, [r7, #6]
 8009c50:	4613      	mov	r3, r2
 8009c52:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteData(Addr, Reg, Value);
 8009c54:	797a      	ldrb	r2, [r7, #5]
 8009c56:	79b9      	ldrb	r1, [r7, #6]
 8009c58:	79fb      	ldrb	r3, [r7, #7]
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	f7ff fd9e 	bl	800979c <I2Cx_WriteData>
}
 8009c60:	bf00      	nop
 8009c62:	3708      	adds	r7, #8
 8009c64:	46bd      	mov	sp, r7
 8009c66:	bd80      	pop	{r7, pc}

08009c68 <IOE_Read>:
  * @param  Addr: I2C Address
  * @param  Reg: Reg Address 
  * @retval The read data
  */
uint8_t IOE_Read(uint8_t Addr, uint8_t Reg)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b082      	sub	sp, #8
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	4603      	mov	r3, r0
 8009c70:	460a      	mov	r2, r1
 8009c72:	71fb      	strb	r3, [r7, #7]
 8009c74:	4613      	mov	r3, r2
 8009c76:	71bb      	strb	r3, [r7, #6]
  return I2Cx_ReadData(Addr, Reg);
 8009c78:	79ba      	ldrb	r2, [r7, #6]
 8009c7a:	79fb      	ldrb	r3, [r7, #7]
 8009c7c:	4611      	mov	r1, r2
 8009c7e:	4618      	mov	r0, r3
 8009c80:	f7ff fdb6 	bl	80097f0 <I2Cx_ReadData>
 8009c84:	4603      	mov	r3, r0
}
 8009c86:	4618      	mov	r0, r3
 8009c88:	3708      	adds	r7, #8
 8009c8a:	46bd      	mov	sp, r7
 8009c8c:	bd80      	pop	{r7, pc}

08009c8e <IOE_ReadMultiple>:
  * @param  pBuffer: pointer to data buffer
  * @param  Length: length of the data
  * @retval 0 if no problems to read multiple data
  */
uint16_t IOE_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *pBuffer, uint16_t Length)
{
 8009c8e:	b580      	push	{r7, lr}
 8009c90:	b082      	sub	sp, #8
 8009c92:	af00      	add	r7, sp, #0
 8009c94:	603a      	str	r2, [r7, #0]
 8009c96:	461a      	mov	r2, r3
 8009c98:	4603      	mov	r3, r0
 8009c9a:	71fb      	strb	r3, [r7, #7]
 8009c9c:	460b      	mov	r3, r1
 8009c9e:	71bb      	strb	r3, [r7, #6]
 8009ca0:	4613      	mov	r3, r2
 8009ca2:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadBuffer(Addr, Reg, pBuffer, Length);
 8009ca4:	88bb      	ldrh	r3, [r7, #4]
 8009ca6:	79b9      	ldrb	r1, [r7, #6]
 8009ca8:	79f8      	ldrb	r0, [r7, #7]
 8009caa:	683a      	ldr	r2, [r7, #0]
 8009cac:	f7ff fdcc 	bl	8009848 <I2Cx_ReadBuffer>
 8009cb0:	4603      	mov	r3, r0
 8009cb2:	b29b      	uxth	r3, r3
}
 8009cb4:	4618      	mov	r0, r3
 8009cb6:	3708      	adds	r7, #8
 8009cb8:	46bd      	mov	sp, r7
 8009cba:	bd80      	pop	{r7, pc}

08009cbc <IOE_Delay>:
/**
  * @brief  IOE Delay.
  * @param  Delay in ms
  */
void IOE_Delay(uint32_t Delay)
{
 8009cbc:	b580      	push	{r7, lr}
 8009cbe:	b082      	sub	sp, #8
 8009cc0:	af00      	add	r7, sp, #0
 8009cc2:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8009cc4:	6878      	ldr	r0, [r7, #4]
 8009cc6:	f001 fab5 	bl	800b234 <HAL_Delay>
}
 8009cca:	bf00      	nop
 8009ccc:	3708      	adds	r7, #8
 8009cce:	46bd      	mov	sp, r7
 8009cd0:	bd80      	pop	{r7, pc}
	...

08009cd4 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8009cd4:	b580      	push	{r7, lr}
 8009cd6:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 8009cd8:	4b2d      	ldr	r3, [pc, #180]	; (8009d90 <BSP_LCD_Init+0xbc>)
 8009cda:	4a2e      	ldr	r2, [pc, #184]	; (8009d94 <BSP_LCD_Init+0xc0>)
 8009cdc:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8009cde:	4b2c      	ldr	r3, [pc, #176]	; (8009d90 <BSP_LCD_Init+0xbc>)
 8009ce0:	2209      	movs	r2, #9
 8009ce2:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8009ce4:	4b2a      	ldr	r3, [pc, #168]	; (8009d90 <BSP_LCD_Init+0xbc>)
 8009ce6:	2201      	movs	r2, #1
 8009ce8:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 8009cea:	4b29      	ldr	r3, [pc, #164]	; (8009d90 <BSP_LCD_Init+0xbc>)
 8009cec:	221d      	movs	r2, #29
 8009cee:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8009cf0:	4b27      	ldr	r3, [pc, #156]	; (8009d90 <BSP_LCD_Init+0xbc>)
 8009cf2:	2203      	movs	r2, #3
 8009cf4:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 8009cf6:	4b26      	ldr	r3, [pc, #152]	; (8009d90 <BSP_LCD_Init+0xbc>)
 8009cf8:	f240 120d 	movw	r2, #269	; 0x10d
 8009cfc:	625a      	str	r2, [r3, #36]	; 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8009cfe:	4b24      	ldr	r3, [pc, #144]	; (8009d90 <BSP_LCD_Init+0xbc>)
 8009d00:	f240 1243 	movw	r2, #323	; 0x143
 8009d04:	629a      	str	r2, [r3, #40]	; 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 8009d06:	4b22      	ldr	r3, [pc, #136]	; (8009d90 <BSP_LCD_Init+0xbc>)
 8009d08:	f240 1217 	movw	r2, #279	; 0x117
 8009d0c:	62da      	str	r2, [r3, #44]	; 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 8009d0e:	4b20      	ldr	r3, [pc, #128]	; (8009d90 <BSP_LCD_Init+0xbc>)
 8009d10:	f240 1247 	movw	r2, #327	; 0x147
 8009d14:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 8009d16:	4b1e      	ldr	r3, [pc, #120]	; (8009d90 <BSP_LCD_Init+0xbc>)
 8009d18:	2200      	movs	r2, #0
 8009d1a:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 8009d1e:	4b1c      	ldr	r3, [pc, #112]	; (8009d90 <BSP_LCD_Init+0xbc>)
 8009d20:	2200      	movs	r2, #0
 8009d22:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 8009d26:	4b1a      	ldr	r3, [pc, #104]	; (8009d90 <BSP_LCD_Init+0xbc>)
 8009d28:	2200      	movs	r2, #0
 8009d2a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 8009d2e:	4b1a      	ldr	r3, [pc, #104]	; (8009d98 <BSP_LCD_Init+0xc4>)
 8009d30:	2208      	movs	r2, #8
 8009d32:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 8009d34:	4b18      	ldr	r3, [pc, #96]	; (8009d98 <BSP_LCD_Init+0xc4>)
 8009d36:	22c0      	movs	r2, #192	; 0xc0
 8009d38:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 8009d3a:	4b17      	ldr	r3, [pc, #92]	; (8009d98 <BSP_LCD_Init+0xc4>)
 8009d3c:	2204      	movs	r2, #4
 8009d3e:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 8009d40:	4b15      	ldr	r3, [pc, #84]	; (8009d98 <BSP_LCD_Init+0xc4>)
 8009d42:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8009d46:	625a      	str	r2, [r3, #36]	; 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 8009d48:	4813      	ldr	r0, [pc, #76]	; (8009d98 <BSP_LCD_Init+0xc4>)
 8009d4a:	f004 fbfb 	bl	800e544 <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 8009d4e:	4b10      	ldr	r3, [pc, #64]	; (8009d90 <BSP_LCD_Init+0xbc>)
 8009d50:	2200      	movs	r2, #0
 8009d52:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 8009d54:	4b0e      	ldr	r3, [pc, #56]	; (8009d90 <BSP_LCD_Init+0xbc>)
 8009d56:	2200      	movs	r2, #0
 8009d58:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 8009d5a:	4b0d      	ldr	r3, [pc, #52]	; (8009d90 <BSP_LCD_Init+0xbc>)
 8009d5c:	2200      	movs	r2, #0
 8009d5e:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 8009d60:	4b0b      	ldr	r3, [pc, #44]	; (8009d90 <BSP_LCD_Init+0xbc>)
 8009d62:	2200      	movs	r2, #0
 8009d64:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 8009d66:	f000 fd7f 	bl	800a868 <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 8009d6a:	4809      	ldr	r0, [pc, #36]	; (8009d90 <BSP_LCD_Init+0xbc>)
 8009d6c:	f003 fc24 	bl	800d5b8 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 8009d70:	4b0a      	ldr	r3, [pc, #40]	; (8009d9c <BSP_LCD_Init+0xc8>)
 8009d72:	4a0b      	ldr	r2, [pc, #44]	; (8009da0 <BSP_LCD_Init+0xcc>)
 8009d74:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 8009d76:	4b09      	ldr	r3, [pc, #36]	; (8009d9c <BSP_LCD_Init+0xc8>)
 8009d78:	681b      	ldr	r3, [r3, #0]
 8009d7a:	681b      	ldr	r3, [r3, #0]
 8009d7c:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 8009d7e:	f000 ff61 	bl	800ac44 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8009d82:	4808      	ldr	r0, [pc, #32]	; (8009da4 <BSP_LCD_Init+0xd0>)
 8009d84:	f000 f8e0 	bl	8009f48 <BSP_LCD_SetFont>

  return LCD_OK;
 8009d88:	2300      	movs	r3, #0
}  
 8009d8a:	4618      	mov	r0, r3
 8009d8c:	bd80      	pop	{r7, pc}
 8009d8e:	bf00      	nop
 8009d90:	20002a98 	.word	0x20002a98
 8009d94:	40016800 	.word	0x40016800
 8009d98:	20002b80 	.word	0x20002b80
 8009d9c:	20002bcc 	.word	0x20002bcc
 8009da0:	2000002c 	.word	0x2000002c
 8009da4:	200000c0 	.word	0x200000c0

08009da8 <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8009dac:	4b03      	ldr	r3, [pc, #12]	; (8009dbc <BSP_LCD_GetXSize+0x14>)
 8009dae:	681b      	ldr	r3, [r3, #0]
 8009db0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009db2:	4798      	blx	r3
 8009db4:	4603      	mov	r3, r0
}
 8009db6:	4618      	mov	r0, r3
 8009db8:	bd80      	pop	{r7, pc}
 8009dba:	bf00      	nop
 8009dbc:	20002bcc 	.word	0x20002bcc

08009dc0 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8009dc0:	b580      	push	{r7, lr}
 8009dc2:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8009dc4:	4b03      	ldr	r3, [pc, #12]	; (8009dd4 <BSP_LCD_GetYSize+0x14>)
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dca:	4798      	blx	r3
 8009dcc:	4603      	mov	r3, r0
}
 8009dce:	4618      	mov	r0, r3
 8009dd0:	bd80      	pop	{r7, pc}
 8009dd2:	bf00      	nop
 8009dd4:	20002bcc 	.word	0x20002bcc

08009dd8 <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b090      	sub	sp, #64	; 0x40
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	4603      	mov	r3, r0
 8009de0:	6039      	str	r1, [r7, #0]
 8009de2:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8009de4:	2300      	movs	r3, #0
 8009de6:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 8009de8:	f7ff ffde 	bl	8009da8 <BSP_LCD_GetXSize>
 8009dec:	4603      	mov	r3, r0
 8009dee:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8009df0:	2300      	movs	r3, #0
 8009df2:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8009df4:	f7ff ffe4 	bl	8009dc0 <BSP_LCD_GetYSize>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8009dfc:	2300      	movs	r3, #0
 8009dfe:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	633b      	str	r3, [r7, #48]	; 0x30
  Layercfg.Alpha = 255;
 8009e04:	23ff      	movs	r3, #255	; 0xff
 8009e06:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 8009e08:	2300      	movs	r3, #0
 8009e0a:	627b      	str	r3, [r7, #36]	; 0x24
  Layercfg.Backcolor.Blue = 0;
 8009e0c:	2300      	movs	r3, #0
 8009e0e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
  Layercfg.Backcolor.Green = 0;
 8009e12:	2300      	movs	r3, #0
 8009e14:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
  Layercfg.Backcolor.Red = 0;
 8009e18:	2300      	movs	r3, #0
 8009e1a:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 8009e1e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8009e22:	62bb      	str	r3, [r7, #40]	; 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 8009e24:	2307      	movs	r3, #7
 8009e26:	62fb      	str	r3, [r7, #44]	; 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 8009e28:	f7ff ffbe 	bl	8009da8 <BSP_LCD_GetXSize>
 8009e2c:	4603      	mov	r3, r0
 8009e2e:	637b      	str	r3, [r7, #52]	; 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 8009e30:	f7ff ffc6 	bl	8009dc0 <BSP_LCD_GetYSize>
 8009e34:	4603      	mov	r3, r0
 8009e36:	63bb      	str	r3, [r7, #56]	; 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 8009e38:	88fa      	ldrh	r2, [r7, #6]
 8009e3a:	f107 030c 	add.w	r3, r7, #12
 8009e3e:	4619      	mov	r1, r3
 8009e40:	4814      	ldr	r0, [pc, #80]	; (8009e94 <BSP_LCD_LayerDefaultInit+0xbc>)
 8009e42:	f003 fc89 	bl	800d758 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 8009e46:	88fa      	ldrh	r2, [r7, #6]
 8009e48:	4913      	ldr	r1, [pc, #76]	; (8009e98 <BSP_LCD_LayerDefaultInit+0xc0>)
 8009e4a:	4613      	mov	r3, r2
 8009e4c:	005b      	lsls	r3, r3, #1
 8009e4e:	4413      	add	r3, r2
 8009e50:	009b      	lsls	r3, r3, #2
 8009e52:	440b      	add	r3, r1
 8009e54:	3304      	adds	r3, #4
 8009e56:	f04f 32ff 	mov.w	r2, #4294967295
 8009e5a:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 8009e5c:	88fa      	ldrh	r2, [r7, #6]
 8009e5e:	490e      	ldr	r1, [pc, #56]	; (8009e98 <BSP_LCD_LayerDefaultInit+0xc0>)
 8009e60:	4613      	mov	r3, r2
 8009e62:	005b      	lsls	r3, r3, #1
 8009e64:	4413      	add	r3, r2
 8009e66:	009b      	lsls	r3, r3, #2
 8009e68:	440b      	add	r3, r1
 8009e6a:	3308      	adds	r3, #8
 8009e6c:	4a0b      	ldr	r2, [pc, #44]	; (8009e9c <BSP_LCD_LayerDefaultInit+0xc4>)
 8009e6e:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 8009e70:	88fa      	ldrh	r2, [r7, #6]
 8009e72:	4909      	ldr	r1, [pc, #36]	; (8009e98 <BSP_LCD_LayerDefaultInit+0xc0>)
 8009e74:	4613      	mov	r3, r2
 8009e76:	005b      	lsls	r3, r3, #1
 8009e78:	4413      	add	r3, r2
 8009e7a:	009b      	lsls	r3, r3, #2
 8009e7c:	440b      	add	r3, r1
 8009e7e:	f04f 427f 	mov.w	r2, #4278190080	; 0xff000000
 8009e82:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8009e84:	4803      	ldr	r0, [pc, #12]	; (8009e94 <BSP_LCD_LayerDefaultInit+0xbc>)
 8009e86:	f003 fca5 	bl	800d7d4 <HAL_LTDC_EnableDither>
}
 8009e8a:	bf00      	nop
 8009e8c:	3740      	adds	r7, #64	; 0x40
 8009e8e:	46bd      	mov	sp, r7
 8009e90:	bd80      	pop	{r7, pc}
 8009e92:	bf00      	nop
 8009e94:	20002a98 	.word	0x20002a98
 8009e98:	20002bb4 	.word	0x20002bb4
 8009e9c:	200000c0 	.word	0x200000c0

08009ea0 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8009ea0:	b480      	push	{r7}
 8009ea2:	b083      	sub	sp, #12
 8009ea4:	af00      	add	r7, sp, #0
 8009ea6:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 8009ea8:	4a04      	ldr	r2, [pc, #16]	; (8009ebc <BSP_LCD_SelectLayer+0x1c>)
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	6013      	str	r3, [r2, #0]
}
 8009eae:	bf00      	nop
 8009eb0:	370c      	adds	r7, #12
 8009eb2:	46bd      	mov	sp, r7
 8009eb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eb8:	4770      	bx	lr
 8009eba:	bf00      	nop
 8009ebc:	20002bb0 	.word	0x20002bb0

08009ec0 <BSP_LCD_SetTransparency>:
  * @param  LayerIndex: the Layer foreground or background.
  * @param  Transparency: the Transparency, 
  *    This parameter must range from 0x00 to 0xFF.
  */
void BSP_LCD_SetTransparency(uint32_t LayerIndex, uint8_t Transparency)
{     
 8009ec0:	b580      	push	{r7, lr}
 8009ec2:	b082      	sub	sp, #8
 8009ec4:	af00      	add	r7, sp, #0
 8009ec6:	6078      	str	r0, [r7, #4]
 8009ec8:	460b      	mov	r3, r1
 8009eca:	70fb      	strb	r3, [r7, #3]
  HAL_LTDC_SetAlpha(&LtdcHandler, Transparency, LayerIndex);
 8009ecc:	78fb      	ldrb	r3, [r7, #3]
 8009ece:	687a      	ldr	r2, [r7, #4]
 8009ed0:	4619      	mov	r1, r3
 8009ed2:	4803      	ldr	r0, [pc, #12]	; (8009ee0 <BSP_LCD_SetTransparency+0x20>)
 8009ed4:	f003 fca8 	bl	800d828 <HAL_LTDC_SetAlpha>
}
 8009ed8:	bf00      	nop
 8009eda:	3708      	adds	r7, #8
 8009edc:	46bd      	mov	sp, r7
 8009ede:	bd80      	pop	{r7, pc}
 8009ee0:	20002a98 	.word	0x20002a98

08009ee4 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 8009ee4:	b480      	push	{r7}
 8009ee6:	b083      	sub	sp, #12
 8009ee8:	af00      	add	r7, sp, #0
 8009eea:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 8009eec:	4b07      	ldr	r3, [pc, #28]	; (8009f0c <BSP_LCD_SetTextColor+0x28>)
 8009eee:	681a      	ldr	r2, [r3, #0]
 8009ef0:	4907      	ldr	r1, [pc, #28]	; (8009f10 <BSP_LCD_SetTextColor+0x2c>)
 8009ef2:	4613      	mov	r3, r2
 8009ef4:	005b      	lsls	r3, r3, #1
 8009ef6:	4413      	add	r3, r2
 8009ef8:	009b      	lsls	r3, r3, #2
 8009efa:	440b      	add	r3, r1
 8009efc:	687a      	ldr	r2, [r7, #4]
 8009efe:	601a      	str	r2, [r3, #0]
}
 8009f00:	bf00      	nop
 8009f02:	370c      	adds	r7, #12
 8009f04:	46bd      	mov	sp, r7
 8009f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0a:	4770      	bx	lr
 8009f0c:	20002bb0 	.word	0x20002bb0
 8009f10:	20002bb4 	.word	0x20002bb4

08009f14 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 8009f14:	b480      	push	{r7}
 8009f16:	b083      	sub	sp, #12
 8009f18:	af00      	add	r7, sp, #0
 8009f1a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 8009f1c:	4b08      	ldr	r3, [pc, #32]	; (8009f40 <BSP_LCD_SetBackColor+0x2c>)
 8009f1e:	681a      	ldr	r2, [r3, #0]
 8009f20:	4908      	ldr	r1, [pc, #32]	; (8009f44 <BSP_LCD_SetBackColor+0x30>)
 8009f22:	4613      	mov	r3, r2
 8009f24:	005b      	lsls	r3, r3, #1
 8009f26:	4413      	add	r3, r2
 8009f28:	009b      	lsls	r3, r3, #2
 8009f2a:	440b      	add	r3, r1
 8009f2c:	3304      	adds	r3, #4
 8009f2e:	687a      	ldr	r2, [r7, #4]
 8009f30:	601a      	str	r2, [r3, #0]
}
 8009f32:	bf00      	nop
 8009f34:	370c      	adds	r7, #12
 8009f36:	46bd      	mov	sp, r7
 8009f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f3c:	4770      	bx	lr
 8009f3e:	bf00      	nop
 8009f40:	20002bb0 	.word	0x20002bb0
 8009f44:	20002bb4 	.word	0x20002bb4

08009f48 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8009f48:	b480      	push	{r7}
 8009f4a:	b083      	sub	sp, #12
 8009f4c:	af00      	add	r7, sp, #0
 8009f4e:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 8009f50:	4b08      	ldr	r3, [pc, #32]	; (8009f74 <BSP_LCD_SetFont+0x2c>)
 8009f52:	681a      	ldr	r2, [r3, #0]
 8009f54:	4908      	ldr	r1, [pc, #32]	; (8009f78 <BSP_LCD_SetFont+0x30>)
 8009f56:	4613      	mov	r3, r2
 8009f58:	005b      	lsls	r3, r3, #1
 8009f5a:	4413      	add	r3, r2
 8009f5c:	009b      	lsls	r3, r3, #2
 8009f5e:	440b      	add	r3, r1
 8009f60:	3308      	adds	r3, #8
 8009f62:	687a      	ldr	r2, [r7, #4]
 8009f64:	601a      	str	r2, [r3, #0]
}
 8009f66:	bf00      	nop
 8009f68:	370c      	adds	r7, #12
 8009f6a:	46bd      	mov	sp, r7
 8009f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f70:	4770      	bx	lr
 8009f72:	bf00      	nop
 8009f74:	20002bb0 	.word	0x20002bb0
 8009f78:	20002bb4 	.word	0x20002bb4

08009f7c <BSP_LCD_ReadPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position 
  * @retval RGB pixel color
  */
uint32_t BSP_LCD_ReadPixel(uint16_t Xpos, uint16_t Ypos)
{
 8009f7c:	b5b0      	push	{r4, r5, r7, lr}
 8009f7e:	b084      	sub	sp, #16
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	4603      	mov	r3, r0
 8009f84:	460a      	mov	r2, r1
 8009f86:	80fb      	strh	r3, [r7, #6]
 8009f88:	4613      	mov	r3, r2
 8009f8a:	80bb      	strh	r3, [r7, #4]
  uint32_t ret = 0;
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	60fb      	str	r3, [r7, #12]
  
  if(LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8009f90:	4b4b      	ldr	r3, [pc, #300]	; (800a0c0 <BSP_LCD_ReadPixel+0x144>)
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	4a4b      	ldr	r2, [pc, #300]	; (800a0c4 <BSP_LCD_ReadPixel+0x148>)
 8009f96:	2134      	movs	r1, #52	; 0x34
 8009f98:	fb01 f303 	mul.w	r3, r1, r3
 8009f9c:	4413      	add	r3, r2
 8009f9e:	3348      	adds	r3, #72	; 0x48
 8009fa0:	681b      	ldr	r3, [r3, #0]
 8009fa2:	2b00      	cmp	r3, #0
 8009fa4:	d115      	bne.n	8009fd2 <BSP_LCD_ReadPixel+0x56>
  {
    /* Read data value from SDRAM memory */
    ret = *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos)));
 8009fa6:	4b46      	ldr	r3, [pc, #280]	; (800a0c0 <BSP_LCD_ReadPixel+0x144>)
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	4a46      	ldr	r2, [pc, #280]	; (800a0c4 <BSP_LCD_ReadPixel+0x148>)
 8009fac:	2134      	movs	r1, #52	; 0x34
 8009fae:	fb01 f303 	mul.w	r3, r1, r3
 8009fb2:	4413      	add	r3, r2
 8009fb4:	335c      	adds	r3, #92	; 0x5c
 8009fb6:	681c      	ldr	r4, [r3, #0]
 8009fb8:	88bd      	ldrh	r5, [r7, #4]
 8009fba:	f7ff fef5 	bl	8009da8 <BSP_LCD_GetXSize>
 8009fbe:	4603      	mov	r3, r0
 8009fc0:	fb03 f205 	mul.w	r2, r3, r5
 8009fc4:	88fb      	ldrh	r3, [r7, #6]
 8009fc6:	4413      	add	r3, r2
 8009fc8:	009b      	lsls	r3, r3, #2
 8009fca:	4423      	add	r3, r4
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	60fb      	str	r3, [r7, #12]
 8009fd0:	e070      	b.n	800a0b4 <BSP_LCD_ReadPixel+0x138>
  }
  else if(LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8009fd2:	4b3b      	ldr	r3, [pc, #236]	; (800a0c0 <BSP_LCD_ReadPixel+0x144>)
 8009fd4:	681b      	ldr	r3, [r3, #0]
 8009fd6:	4a3b      	ldr	r2, [pc, #236]	; (800a0c4 <BSP_LCD_ReadPixel+0x148>)
 8009fd8:	2134      	movs	r1, #52	; 0x34
 8009fda:	fb01 f303 	mul.w	r3, r1, r3
 8009fde:	4413      	add	r3, r2
 8009fe0:	3348      	adds	r3, #72	; 0x48
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	2b01      	cmp	r3, #1
 8009fe6:	d117      	bne.n	800a018 <BSP_LCD_ReadPixel+0x9c>
  {
    /* Read data value from SDRAM memory */
    ret = (*(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) & 0x00FFFFFF);
 8009fe8:	4b35      	ldr	r3, [pc, #212]	; (800a0c0 <BSP_LCD_ReadPixel+0x144>)
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	4a35      	ldr	r2, [pc, #212]	; (800a0c4 <BSP_LCD_ReadPixel+0x148>)
 8009fee:	2134      	movs	r1, #52	; 0x34
 8009ff0:	fb01 f303 	mul.w	r3, r1, r3
 8009ff4:	4413      	add	r3, r2
 8009ff6:	335c      	adds	r3, #92	; 0x5c
 8009ff8:	681c      	ldr	r4, [r3, #0]
 8009ffa:	88bd      	ldrh	r5, [r7, #4]
 8009ffc:	f7ff fed4 	bl	8009da8 <BSP_LCD_GetXSize>
 800a000:	4603      	mov	r3, r0
 800a002:	fb03 f205 	mul.w	r2, r3, r5
 800a006:	88fb      	ldrh	r3, [r7, #6]
 800a008:	4413      	add	r3, r2
 800a00a:	009b      	lsls	r3, r3, #2
 800a00c:	4423      	add	r3, r4
 800a00e:	681b      	ldr	r3, [r3, #0]
 800a010:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a014:	60fb      	str	r3, [r7, #12]
 800a016:	e04d      	b.n	800a0b4 <BSP_LCD_ReadPixel+0x138>
  }
  else if((LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565) || \
 800a018:	4b29      	ldr	r3, [pc, #164]	; (800a0c0 <BSP_LCD_ReadPixel+0x144>)
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	4a29      	ldr	r2, [pc, #164]	; (800a0c4 <BSP_LCD_ReadPixel+0x148>)
 800a01e:	2134      	movs	r1, #52	; 0x34
 800a020:	fb01 f303 	mul.w	r3, r1, r3
 800a024:	4413      	add	r3, r2
 800a026:	3348      	adds	r3, #72	; 0x48
 800a028:	681b      	ldr	r3, [r3, #0]
 800a02a:	2b02      	cmp	r3, #2
 800a02c:	d015      	beq.n	800a05a <BSP_LCD_ReadPixel+0xde>
          (LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800a02e:	4b24      	ldr	r3, [pc, #144]	; (800a0c0 <BSP_LCD_ReadPixel+0x144>)
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	4a24      	ldr	r2, [pc, #144]	; (800a0c4 <BSP_LCD_ReadPixel+0x148>)
 800a034:	2134      	movs	r1, #52	; 0x34
 800a036:	fb01 f303 	mul.w	r3, r1, r3
 800a03a:	4413      	add	r3, r2
 800a03c:	3348      	adds	r3, #72	; 0x48
 800a03e:	681b      	ldr	r3, [r3, #0]
  else if((LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_RGB565) || \
 800a040:	2b04      	cmp	r3, #4
 800a042:	d00a      	beq.n	800a05a <BSP_LCD_ReadPixel+0xde>
          (LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_AL88))  
 800a044:	4b1e      	ldr	r3, [pc, #120]	; (800a0c0 <BSP_LCD_ReadPixel+0x144>)
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	4a1e      	ldr	r2, [pc, #120]	; (800a0c4 <BSP_LCD_ReadPixel+0x148>)
 800a04a:	2134      	movs	r1, #52	; 0x34
 800a04c:	fb01 f303 	mul.w	r3, r1, r3
 800a050:	4413      	add	r3, r2
 800a052:	3348      	adds	r3, #72	; 0x48
 800a054:	681b      	ldr	r3, [r3, #0]
          (LtdcHandler.LayerCfg[ActiveLayer].PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800a056:	2b07      	cmp	r3, #7
 800a058:	d116      	bne.n	800a088 <BSP_LCD_ReadPixel+0x10c>
  {
    /* Read data value from SDRAM memory */
    ret = *(__IO uint16_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos)));    
 800a05a:	4b19      	ldr	r3, [pc, #100]	; (800a0c0 <BSP_LCD_ReadPixel+0x144>)
 800a05c:	681b      	ldr	r3, [r3, #0]
 800a05e:	4a19      	ldr	r2, [pc, #100]	; (800a0c4 <BSP_LCD_ReadPixel+0x148>)
 800a060:	2134      	movs	r1, #52	; 0x34
 800a062:	fb01 f303 	mul.w	r3, r1, r3
 800a066:	4413      	add	r3, r2
 800a068:	335c      	adds	r3, #92	; 0x5c
 800a06a:	681c      	ldr	r4, [r3, #0]
 800a06c:	88bd      	ldrh	r5, [r7, #4]
 800a06e:	f7ff fe9b 	bl	8009da8 <BSP_LCD_GetXSize>
 800a072:	4603      	mov	r3, r0
 800a074:	fb03 f205 	mul.w	r2, r3, r5
 800a078:	88fb      	ldrh	r3, [r7, #6]
 800a07a:	4413      	add	r3, r2
 800a07c:	005b      	lsls	r3, r3, #1
 800a07e:	4423      	add	r3, r4
 800a080:	881b      	ldrh	r3, [r3, #0]
 800a082:	b29b      	uxth	r3, r3
 800a084:	60fb      	str	r3, [r7, #12]
 800a086:	e015      	b.n	800a0b4 <BSP_LCD_ReadPixel+0x138>
  }
  else
  {
    /* Read data value from SDRAM memory */
    ret = *(__IO uint8_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (2*(Ypos*BSP_LCD_GetXSize() + Xpos)));    
 800a088:	4b0d      	ldr	r3, [pc, #52]	; (800a0c0 <BSP_LCD_ReadPixel+0x144>)
 800a08a:	681b      	ldr	r3, [r3, #0]
 800a08c:	4a0d      	ldr	r2, [pc, #52]	; (800a0c4 <BSP_LCD_ReadPixel+0x148>)
 800a08e:	2134      	movs	r1, #52	; 0x34
 800a090:	fb01 f303 	mul.w	r3, r1, r3
 800a094:	4413      	add	r3, r2
 800a096:	335c      	adds	r3, #92	; 0x5c
 800a098:	681c      	ldr	r4, [r3, #0]
 800a09a:	88bd      	ldrh	r5, [r7, #4]
 800a09c:	f7ff fe84 	bl	8009da8 <BSP_LCD_GetXSize>
 800a0a0:	4603      	mov	r3, r0
 800a0a2:	fb03 f205 	mul.w	r2, r3, r5
 800a0a6:	88fb      	ldrh	r3, [r7, #6]
 800a0a8:	4413      	add	r3, r2
 800a0aa:	005b      	lsls	r3, r3, #1
 800a0ac:	4423      	add	r3, r4
 800a0ae:	781b      	ldrb	r3, [r3, #0]
 800a0b0:	b2db      	uxtb	r3, r3
 800a0b2:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800a0b4:	68fb      	ldr	r3, [r7, #12]
}
 800a0b6:	4618      	mov	r0, r3
 800a0b8:	3710      	adds	r7, #16
 800a0ba:	46bd      	mov	sp, r7
 800a0bc:	bdb0      	pop	{r4, r5, r7, pc}
 800a0be:	bf00      	nop
 800a0c0:	20002bb0 	.word	0x20002bb0
 800a0c4:	20002a98 	.word	0x20002a98

0800a0c8 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 800a0c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a0ca:	b085      	sub	sp, #20
 800a0cc:	af02      	add	r7, sp, #8
 800a0ce:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 800a0d0:	4b0f      	ldr	r3, [pc, #60]	; (800a110 <BSP_LCD_Clear+0x48>)
 800a0d2:	681c      	ldr	r4, [r3, #0]
 800a0d4:	4b0e      	ldr	r3, [pc, #56]	; (800a110 <BSP_LCD_Clear+0x48>)
 800a0d6:	681b      	ldr	r3, [r3, #0]
 800a0d8:	4a0e      	ldr	r2, [pc, #56]	; (800a114 <BSP_LCD_Clear+0x4c>)
 800a0da:	2134      	movs	r1, #52	; 0x34
 800a0dc:	fb01 f303 	mul.w	r3, r1, r3
 800a0e0:	4413      	add	r3, r2
 800a0e2:	335c      	adds	r3, #92	; 0x5c
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	461e      	mov	r6, r3
 800a0e8:	f7ff fe5e 	bl	8009da8 <BSP_LCD_GetXSize>
 800a0ec:	4605      	mov	r5, r0
 800a0ee:	f7ff fe67 	bl	8009dc0 <BSP_LCD_GetYSize>
 800a0f2:	4602      	mov	r2, r0
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	9301      	str	r3, [sp, #4]
 800a0f8:	2300      	movs	r3, #0
 800a0fa:	9300      	str	r3, [sp, #0]
 800a0fc:	4613      	mov	r3, r2
 800a0fe:	462a      	mov	r2, r5
 800a100:	4631      	mov	r1, r6
 800a102:	4620      	mov	r0, r4
 800a104:	f000 fd66 	bl	800abd4 <FillBuffer>
}
 800a108:	bf00      	nop
 800a10a:	370c      	adds	r7, #12
 800a10c:	46bd      	mov	sp, r7
 800a10e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a110:	20002bb0 	.word	0x20002bb0
 800a114:	20002a98 	.word	0x20002a98

0800a118 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 800a118:	b590      	push	{r4, r7, lr}
 800a11a:	b083      	sub	sp, #12
 800a11c:	af00      	add	r7, sp, #0
 800a11e:	4603      	mov	r3, r0
 800a120:	80fb      	strh	r3, [r7, #6]
 800a122:	460b      	mov	r3, r1
 800a124:	80bb      	strh	r3, [r7, #4]
 800a126:	4613      	mov	r3, r2
 800a128:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800a12a:	4b1b      	ldr	r3, [pc, #108]	; (800a198 <BSP_LCD_DisplayChar+0x80>)
 800a12c:	681a      	ldr	r2, [r3, #0]
 800a12e:	491b      	ldr	r1, [pc, #108]	; (800a19c <BSP_LCD_DisplayChar+0x84>)
 800a130:	4613      	mov	r3, r2
 800a132:	005b      	lsls	r3, r3, #1
 800a134:	4413      	add	r3, r2
 800a136:	009b      	lsls	r3, r3, #2
 800a138:	440b      	add	r3, r1
 800a13a:	3308      	adds	r3, #8
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	6819      	ldr	r1, [r3, #0]
 800a140:	78fb      	ldrb	r3, [r7, #3]
 800a142:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800a146:	4b14      	ldr	r3, [pc, #80]	; (800a198 <BSP_LCD_DisplayChar+0x80>)
 800a148:	681a      	ldr	r2, [r3, #0]
 800a14a:	4c14      	ldr	r4, [pc, #80]	; (800a19c <BSP_LCD_DisplayChar+0x84>)
 800a14c:	4613      	mov	r3, r2
 800a14e:	005b      	lsls	r3, r3, #1
 800a150:	4413      	add	r3, r2
 800a152:	009b      	lsls	r3, r3, #2
 800a154:	4423      	add	r3, r4
 800a156:	3308      	adds	r3, #8
 800a158:	681b      	ldr	r3, [r3, #0]
 800a15a:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800a15c:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 800a160:	4b0d      	ldr	r3, [pc, #52]	; (800a198 <BSP_LCD_DisplayChar+0x80>)
 800a162:	681a      	ldr	r2, [r3, #0]
 800a164:	4c0d      	ldr	r4, [pc, #52]	; (800a19c <BSP_LCD_DisplayChar+0x84>)
 800a166:	4613      	mov	r3, r2
 800a168:	005b      	lsls	r3, r3, #1
 800a16a:	4413      	add	r3, r2
 800a16c:	009b      	lsls	r3, r3, #2
 800a16e:	4423      	add	r3, r4
 800a170:	3308      	adds	r3, #8
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	889b      	ldrh	r3, [r3, #4]
 800a176:	3307      	adds	r3, #7
 800a178:	2b00      	cmp	r3, #0
 800a17a:	da00      	bge.n	800a17e <BSP_LCD_DisplayChar+0x66>
 800a17c:	3307      	adds	r3, #7
 800a17e:	10db      	asrs	r3, r3, #3
 800a180:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 800a184:	18ca      	adds	r2, r1, r3
 800a186:	88b9      	ldrh	r1, [r7, #4]
 800a188:	88fb      	ldrh	r3, [r7, #6]
 800a18a:	4618      	mov	r0, r3
 800a18c:	f000 fc68 	bl	800aa60 <DrawChar>
}
 800a190:	bf00      	nop
 800a192:	370c      	adds	r7, #12
 800a194:	46bd      	mov	sp, r7
 800a196:	bd90      	pop	{r4, r7, pc}
 800a198:	20002bb0 	.word	0x20002bb0
 800a19c:	20002bb4 	.word	0x20002bb4

0800a1a0 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 800a1a0:	b5b0      	push	{r4, r5, r7, lr}
 800a1a2:	b088      	sub	sp, #32
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	60ba      	str	r2, [r7, #8]
 800a1a8:	461a      	mov	r2, r3
 800a1aa:	4603      	mov	r3, r0
 800a1ac:	81fb      	strh	r3, [r7, #14]
 800a1ae:	460b      	mov	r3, r1
 800a1b0:	81bb      	strh	r3, [r7, #12]
 800a1b2:	4613      	mov	r3, r2
 800a1b4:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 800a1b6:	2301      	movs	r3, #1
 800a1b8:	83fb      	strh	r3, [r7, #30]
 800a1ba:	2300      	movs	r3, #0
 800a1bc:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 800a1be:	2300      	movs	r3, #0
 800a1c0:	61bb      	str	r3, [r7, #24]
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 800a1c6:	68bb      	ldr	r3, [r7, #8]
 800a1c8:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800a1ca:	e002      	b.n	800a1d2 <BSP_LCD_DisplayStringAt+0x32>
 800a1cc:	69bb      	ldr	r3, [r7, #24]
 800a1ce:	3301      	adds	r3, #1
 800a1d0:	61bb      	str	r3, [r7, #24]
 800a1d2:	697b      	ldr	r3, [r7, #20]
 800a1d4:	1c5a      	adds	r2, r3, #1
 800a1d6:	617a      	str	r2, [r7, #20]
 800a1d8:	781b      	ldrb	r3, [r3, #0]
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d1f6      	bne.n	800a1cc <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800a1de:	f7ff fde3 	bl	8009da8 <BSP_LCD_GetXSize>
 800a1e2:	4601      	mov	r1, r0
 800a1e4:	4b4b      	ldr	r3, [pc, #300]	; (800a314 <BSP_LCD_DisplayStringAt+0x174>)
 800a1e6:	681a      	ldr	r2, [r3, #0]
 800a1e8:	484b      	ldr	r0, [pc, #300]	; (800a318 <BSP_LCD_DisplayStringAt+0x178>)
 800a1ea:	4613      	mov	r3, r2
 800a1ec:	005b      	lsls	r3, r3, #1
 800a1ee:	4413      	add	r3, r2
 800a1f0:	009b      	lsls	r3, r3, #2
 800a1f2:	4403      	add	r3, r0
 800a1f4:	3308      	adds	r3, #8
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	889b      	ldrh	r3, [r3, #4]
 800a1fa:	fbb1 f3f3 	udiv	r3, r1, r3
 800a1fe:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 800a200:	79fb      	ldrb	r3, [r7, #7]
 800a202:	2b03      	cmp	r3, #3
 800a204:	d01c      	beq.n	800a240 <BSP_LCD_DisplayStringAt+0xa0>
 800a206:	2b03      	cmp	r3, #3
 800a208:	dc33      	bgt.n	800a272 <BSP_LCD_DisplayStringAt+0xd2>
 800a20a:	2b01      	cmp	r3, #1
 800a20c:	d002      	beq.n	800a214 <BSP_LCD_DisplayStringAt+0x74>
 800a20e:	2b02      	cmp	r3, #2
 800a210:	d019      	beq.n	800a246 <BSP_LCD_DisplayStringAt+0xa6>
 800a212:	e02e      	b.n	800a272 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 800a214:	693a      	ldr	r2, [r7, #16]
 800a216:	69bb      	ldr	r3, [r7, #24]
 800a218:	1ad1      	subs	r1, r2, r3
 800a21a:	4b3e      	ldr	r3, [pc, #248]	; (800a314 <BSP_LCD_DisplayStringAt+0x174>)
 800a21c:	681a      	ldr	r2, [r3, #0]
 800a21e:	483e      	ldr	r0, [pc, #248]	; (800a318 <BSP_LCD_DisplayStringAt+0x178>)
 800a220:	4613      	mov	r3, r2
 800a222:	005b      	lsls	r3, r3, #1
 800a224:	4413      	add	r3, r2
 800a226:	009b      	lsls	r3, r3, #2
 800a228:	4403      	add	r3, r0
 800a22a:	3308      	adds	r3, #8
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	889b      	ldrh	r3, [r3, #4]
 800a230:	fb01 f303 	mul.w	r3, r1, r3
 800a234:	085b      	lsrs	r3, r3, #1
 800a236:	b29a      	uxth	r2, r3
 800a238:	89fb      	ldrh	r3, [r7, #14]
 800a23a:	4413      	add	r3, r2
 800a23c:	83fb      	strh	r3, [r7, #30]
      break;
 800a23e:	e01b      	b.n	800a278 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 800a240:	89fb      	ldrh	r3, [r7, #14]
 800a242:	83fb      	strh	r3, [r7, #30]
      break;
 800a244:	e018      	b.n	800a278 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 800a246:	693a      	ldr	r2, [r7, #16]
 800a248:	69bb      	ldr	r3, [r7, #24]
 800a24a:	1ad3      	subs	r3, r2, r3
 800a24c:	b299      	uxth	r1, r3
 800a24e:	4b31      	ldr	r3, [pc, #196]	; (800a314 <BSP_LCD_DisplayStringAt+0x174>)
 800a250:	681a      	ldr	r2, [r3, #0]
 800a252:	4831      	ldr	r0, [pc, #196]	; (800a318 <BSP_LCD_DisplayStringAt+0x178>)
 800a254:	4613      	mov	r3, r2
 800a256:	005b      	lsls	r3, r3, #1
 800a258:	4413      	add	r3, r2
 800a25a:	009b      	lsls	r3, r3, #2
 800a25c:	4403      	add	r3, r0
 800a25e:	3308      	adds	r3, #8
 800a260:	681b      	ldr	r3, [r3, #0]
 800a262:	889b      	ldrh	r3, [r3, #4]
 800a264:	fb11 f303 	smulbb	r3, r1, r3
 800a268:	b29a      	uxth	r2, r3
 800a26a:	89fb      	ldrh	r3, [r7, #14]
 800a26c:	4413      	add	r3, r2
 800a26e:	83fb      	strh	r3, [r7, #30]
      break;
 800a270:	e002      	b.n	800a278 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 800a272:	89fb      	ldrh	r3, [r7, #14]
 800a274:	83fb      	strh	r3, [r7, #30]
      break;
 800a276:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800a278:	e01a      	b.n	800a2b0 <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 800a27a:	68bb      	ldr	r3, [r7, #8]
 800a27c:	781a      	ldrb	r2, [r3, #0]
 800a27e:	89b9      	ldrh	r1, [r7, #12]
 800a280:	8bfb      	ldrh	r3, [r7, #30]
 800a282:	4618      	mov	r0, r3
 800a284:	f7ff ff48 	bl	800a118 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 800a288:	4b22      	ldr	r3, [pc, #136]	; (800a314 <BSP_LCD_DisplayStringAt+0x174>)
 800a28a:	681a      	ldr	r2, [r3, #0]
 800a28c:	4922      	ldr	r1, [pc, #136]	; (800a318 <BSP_LCD_DisplayStringAt+0x178>)
 800a28e:	4613      	mov	r3, r2
 800a290:	005b      	lsls	r3, r3, #1
 800a292:	4413      	add	r3, r2
 800a294:	009b      	lsls	r3, r3, #2
 800a296:	440b      	add	r3, r1
 800a298:	3308      	adds	r3, #8
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	889a      	ldrh	r2, [r3, #4]
 800a29e:	8bfb      	ldrh	r3, [r7, #30]
 800a2a0:	4413      	add	r3, r2
 800a2a2:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 800a2a4:	68bb      	ldr	r3, [r7, #8]
 800a2a6:	3301      	adds	r3, #1
 800a2a8:	60bb      	str	r3, [r7, #8]
    i++;
 800a2aa:	8bbb      	ldrh	r3, [r7, #28]
 800a2ac:	3301      	adds	r3, #1
 800a2ae:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 800a2b0:	68bb      	ldr	r3, [r7, #8]
 800a2b2:	781b      	ldrb	r3, [r3, #0]
 800a2b4:	2b00      	cmp	r3, #0
 800a2b6:	bf14      	ite	ne
 800a2b8:	2301      	movne	r3, #1
 800a2ba:	2300      	moveq	r3, #0
 800a2bc:	b2dc      	uxtb	r4, r3
 800a2be:	f7ff fd73 	bl	8009da8 <BSP_LCD_GetXSize>
 800a2c2:	8bb9      	ldrh	r1, [r7, #28]
 800a2c4:	4b13      	ldr	r3, [pc, #76]	; (800a314 <BSP_LCD_DisplayStringAt+0x174>)
 800a2c6:	681a      	ldr	r2, [r3, #0]
 800a2c8:	4d13      	ldr	r5, [pc, #76]	; (800a318 <BSP_LCD_DisplayStringAt+0x178>)
 800a2ca:	4613      	mov	r3, r2
 800a2cc:	005b      	lsls	r3, r3, #1
 800a2ce:	4413      	add	r3, r2
 800a2d0:	009b      	lsls	r3, r3, #2
 800a2d2:	442b      	add	r3, r5
 800a2d4:	3308      	adds	r3, #8
 800a2d6:	681b      	ldr	r3, [r3, #0]
 800a2d8:	889b      	ldrh	r3, [r3, #4]
 800a2da:	fb01 f303 	mul.w	r3, r1, r3
 800a2de:	1ac3      	subs	r3, r0, r3
 800a2e0:	b299      	uxth	r1, r3
 800a2e2:	4b0c      	ldr	r3, [pc, #48]	; (800a314 <BSP_LCD_DisplayStringAt+0x174>)
 800a2e4:	681a      	ldr	r2, [r3, #0]
 800a2e6:	480c      	ldr	r0, [pc, #48]	; (800a318 <BSP_LCD_DisplayStringAt+0x178>)
 800a2e8:	4613      	mov	r3, r2
 800a2ea:	005b      	lsls	r3, r3, #1
 800a2ec:	4413      	add	r3, r2
 800a2ee:	009b      	lsls	r3, r3, #2
 800a2f0:	4403      	add	r3, r0
 800a2f2:	3308      	adds	r3, #8
 800a2f4:	681b      	ldr	r3, [r3, #0]
 800a2f6:	889b      	ldrh	r3, [r3, #4]
 800a2f8:	4299      	cmp	r1, r3
 800a2fa:	bf2c      	ite	cs
 800a2fc:	2301      	movcs	r3, #1
 800a2fe:	2300      	movcc	r3, #0
 800a300:	b2db      	uxtb	r3, r3
 800a302:	4023      	ands	r3, r4
 800a304:	b2db      	uxtb	r3, r3
 800a306:	2b00      	cmp	r3, #0
 800a308:	d1b7      	bne.n	800a27a <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 800a30a:	bf00      	nop
 800a30c:	bf00      	nop
 800a30e:	3720      	adds	r7, #32
 800a310:	46bd      	mov	sp, r7
 800a312:	bdb0      	pop	{r4, r5, r7, pc}
 800a314:	20002bb0 	.word	0x20002bb0
 800a318:	20002bb4 	.word	0x20002bb4

0800a31c <BSP_LCD_DrawHLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 800a31c:	b5b0      	push	{r4, r5, r7, lr}
 800a31e:	b086      	sub	sp, #24
 800a320:	af02      	add	r7, sp, #8
 800a322:	4603      	mov	r3, r0
 800a324:	80fb      	strh	r3, [r7, #6]
 800a326:	460b      	mov	r3, r1
 800a328:	80bb      	strh	r3, [r7, #4]
 800a32a:	4613      	mov	r3, r2
 800a32c:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 800a32e:	2300      	movs	r3, #0
 800a330:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800a332:	4b16      	ldr	r3, [pc, #88]	; (800a38c <BSP_LCD_DrawHLine+0x70>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	4a16      	ldr	r2, [pc, #88]	; (800a390 <BSP_LCD_DrawHLine+0x74>)
 800a338:	2134      	movs	r1, #52	; 0x34
 800a33a:	fb01 f303 	mul.w	r3, r1, r3
 800a33e:	4413      	add	r3, r2
 800a340:	335c      	adds	r3, #92	; 0x5c
 800a342:	681c      	ldr	r4, [r3, #0]
 800a344:	f7ff fd30 	bl	8009da8 <BSP_LCD_GetXSize>
 800a348:	4602      	mov	r2, r0
 800a34a:	88bb      	ldrh	r3, [r7, #4]
 800a34c:	fb03 f202 	mul.w	r2, r3, r2
 800a350:	88fb      	ldrh	r3, [r7, #6]
 800a352:	4413      	add	r3, r2
 800a354:	009b      	lsls	r3, r3, #2
 800a356:	4423      	add	r3, r4
 800a358:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 800a35a:	4b0c      	ldr	r3, [pc, #48]	; (800a38c <BSP_LCD_DrawHLine+0x70>)
 800a35c:	6818      	ldr	r0, [r3, #0]
 800a35e:	68f9      	ldr	r1, [r7, #12]
 800a360:	887c      	ldrh	r4, [r7, #2]
 800a362:	4b0a      	ldr	r3, [pc, #40]	; (800a38c <BSP_LCD_DrawHLine+0x70>)
 800a364:	681a      	ldr	r2, [r3, #0]
 800a366:	4d0b      	ldr	r5, [pc, #44]	; (800a394 <BSP_LCD_DrawHLine+0x78>)
 800a368:	4613      	mov	r3, r2
 800a36a:	005b      	lsls	r3, r3, #1
 800a36c:	4413      	add	r3, r2
 800a36e:	009b      	lsls	r3, r3, #2
 800a370:	442b      	add	r3, r5
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	9301      	str	r3, [sp, #4]
 800a376:	2300      	movs	r3, #0
 800a378:	9300      	str	r3, [sp, #0]
 800a37a:	2301      	movs	r3, #1
 800a37c:	4622      	mov	r2, r4
 800a37e:	f000 fc29 	bl	800abd4 <FillBuffer>
}
 800a382:	bf00      	nop
 800a384:	3710      	adds	r7, #16
 800a386:	46bd      	mov	sp, r7
 800a388:	bdb0      	pop	{r4, r5, r7, pc}
 800a38a:	bf00      	nop
 800a38c:	20002bb0 	.word	0x20002bb0
 800a390:	20002a98 	.word	0x20002a98
 800a394:	20002bb4 	.word	0x20002bb4

0800a398 <BSP_LCD_DrawVLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 800a398:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a39a:	b087      	sub	sp, #28
 800a39c:	af02      	add	r7, sp, #8
 800a39e:	4603      	mov	r3, r0
 800a3a0:	80fb      	strh	r3, [r7, #6]
 800a3a2:	460b      	mov	r3, r1
 800a3a4:	80bb      	strh	r3, [r7, #4]
 800a3a6:	4613      	mov	r3, r2
 800a3a8:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 800a3aa:	2300      	movs	r3, #0
 800a3ac:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800a3ae:	4b18      	ldr	r3, [pc, #96]	; (800a410 <BSP_LCD_DrawVLine+0x78>)
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	4a18      	ldr	r2, [pc, #96]	; (800a414 <BSP_LCD_DrawVLine+0x7c>)
 800a3b4:	2134      	movs	r1, #52	; 0x34
 800a3b6:	fb01 f303 	mul.w	r3, r1, r3
 800a3ba:	4413      	add	r3, r2
 800a3bc:	335c      	adds	r3, #92	; 0x5c
 800a3be:	681c      	ldr	r4, [r3, #0]
 800a3c0:	f7ff fcf2 	bl	8009da8 <BSP_LCD_GetXSize>
 800a3c4:	4602      	mov	r2, r0
 800a3c6:	88bb      	ldrh	r3, [r7, #4]
 800a3c8:	fb03 f202 	mul.w	r2, r3, r2
 800a3cc:	88fb      	ldrh	r3, [r7, #6]
 800a3ce:	4413      	add	r3, r2
 800a3d0:	009b      	lsls	r3, r3, #2
 800a3d2:	4423      	add	r3, r4
 800a3d4:	60fb      	str	r3, [r7, #12]
  
  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 800a3d6:	4b0e      	ldr	r3, [pc, #56]	; (800a410 <BSP_LCD_DrawVLine+0x78>)
 800a3d8:	681c      	ldr	r4, [r3, #0]
 800a3da:	68fd      	ldr	r5, [r7, #12]
 800a3dc:	887e      	ldrh	r6, [r7, #2]
 800a3de:	f7ff fce3 	bl	8009da8 <BSP_LCD_GetXSize>
 800a3e2:	4603      	mov	r3, r0
 800a3e4:	1e59      	subs	r1, r3, #1
 800a3e6:	4b0a      	ldr	r3, [pc, #40]	; (800a410 <BSP_LCD_DrawVLine+0x78>)
 800a3e8:	681a      	ldr	r2, [r3, #0]
 800a3ea:	480b      	ldr	r0, [pc, #44]	; (800a418 <BSP_LCD_DrawVLine+0x80>)
 800a3ec:	4613      	mov	r3, r2
 800a3ee:	005b      	lsls	r3, r3, #1
 800a3f0:	4413      	add	r3, r2
 800a3f2:	009b      	lsls	r3, r3, #2
 800a3f4:	4403      	add	r3, r0
 800a3f6:	681b      	ldr	r3, [r3, #0]
 800a3f8:	9301      	str	r3, [sp, #4]
 800a3fa:	9100      	str	r1, [sp, #0]
 800a3fc:	4633      	mov	r3, r6
 800a3fe:	2201      	movs	r2, #1
 800a400:	4629      	mov	r1, r5
 800a402:	4620      	mov	r0, r4
 800a404:	f000 fbe6 	bl	800abd4 <FillBuffer>
}
 800a408:	bf00      	nop
 800a40a:	3714      	adds	r7, #20
 800a40c:	46bd      	mov	sp, r7
 800a40e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a410:	20002bb0 	.word	0x20002bb0
 800a414:	20002a98 	.word	0x20002a98
 800a418:	20002bb4 	.word	0x20002bb4

0800a41c <BSP_LCD_DrawRect>:
  * @param  Ypos: the Y position
  * @param  Height: display rectangle height
  * @param  Width: display rectangle width
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 800a41c:	b590      	push	{r4, r7, lr}
 800a41e:	b083      	sub	sp, #12
 800a420:	af00      	add	r7, sp, #0
 800a422:	4604      	mov	r4, r0
 800a424:	4608      	mov	r0, r1
 800a426:	4611      	mov	r1, r2
 800a428:	461a      	mov	r2, r3
 800a42a:	4623      	mov	r3, r4
 800a42c:	80fb      	strh	r3, [r7, #6]
 800a42e:	4603      	mov	r3, r0
 800a430:	80bb      	strh	r3, [r7, #4]
 800a432:	460b      	mov	r3, r1
 800a434:	807b      	strh	r3, [r7, #2]
 800a436:	4613      	mov	r3, r2
 800a438:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 800a43a:	887a      	ldrh	r2, [r7, #2]
 800a43c:	88b9      	ldrh	r1, [r7, #4]
 800a43e:	88fb      	ldrh	r3, [r7, #6]
 800a440:	4618      	mov	r0, r3
 800a442:	f7ff ff6b 	bl	800a31c <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos+ Height), Width);
 800a446:	88ba      	ldrh	r2, [r7, #4]
 800a448:	883b      	ldrh	r3, [r7, #0]
 800a44a:	4413      	add	r3, r2
 800a44c:	b299      	uxth	r1, r3
 800a44e:	887a      	ldrh	r2, [r7, #2]
 800a450:	88fb      	ldrh	r3, [r7, #6]
 800a452:	4618      	mov	r0, r3
 800a454:	f7ff ff62 	bl	800a31c <BSP_LCD_DrawHLine>
  
  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 800a458:	883a      	ldrh	r2, [r7, #0]
 800a45a:	88b9      	ldrh	r1, [r7, #4]
 800a45c:	88fb      	ldrh	r3, [r7, #6]
 800a45e:	4618      	mov	r0, r3
 800a460:	f7ff ff9a 	bl	800a398 <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width), Ypos, Height);
 800a464:	88fa      	ldrh	r2, [r7, #6]
 800a466:	887b      	ldrh	r3, [r7, #2]
 800a468:	4413      	add	r3, r2
 800a46a:	b29b      	uxth	r3, r3
 800a46c:	883a      	ldrh	r2, [r7, #0]
 800a46e:	88b9      	ldrh	r1, [r7, #4]
 800a470:	4618      	mov	r0, r3
 800a472:	f7ff ff91 	bl	800a398 <BSP_LCD_DrawVLine>
}
 800a476:	bf00      	nop
 800a478:	370c      	adds	r7, #12
 800a47a:	46bd      	mov	sp, r7
 800a47c:	bd90      	pop	{r4, r7, pc}
	...

0800a480 <BSP_LCD_DrawCircle>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 800a480:	b590      	push	{r4, r7, lr}
 800a482:	b087      	sub	sp, #28
 800a484:	af00      	add	r7, sp, #0
 800a486:	4603      	mov	r3, r0
 800a488:	80fb      	strh	r3, [r7, #6]
 800a48a:	460b      	mov	r3, r1
 800a48c:	80bb      	strh	r3, [r7, #4]
 800a48e:	4613      	mov	r3, r2
 800a490:	807b      	strh	r3, [r7, #2]
  int32_t  d;/* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 800a492:	887b      	ldrh	r3, [r7, #2]
 800a494:	005b      	lsls	r3, r3, #1
 800a496:	f1c3 0303 	rsb	r3, r3, #3
 800a49a:	617b      	str	r3, [r7, #20]
  curx = 0;
 800a49c:	2300      	movs	r3, #0
 800a49e:	613b      	str	r3, [r7, #16]
  cury = Radius;
 800a4a0:	887b      	ldrh	r3, [r7, #2]
 800a4a2:	60fb      	str	r3, [r7, #12]
  
  while (curx <= cury)
 800a4a4:	e0c7      	b.n	800a636 <BSP_LCD_DrawCircle+0x1b6>
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 800a4a6:	693b      	ldr	r3, [r7, #16]
 800a4a8:	b29a      	uxth	r2, r3
 800a4aa:	88fb      	ldrh	r3, [r7, #6]
 800a4ac:	4413      	add	r3, r2
 800a4ae:	b298      	uxth	r0, r3
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	b29b      	uxth	r3, r3
 800a4b4:	88ba      	ldrh	r2, [r7, #4]
 800a4b6:	1ad3      	subs	r3, r2, r3
 800a4b8:	b299      	uxth	r1, r3
 800a4ba:	4b64      	ldr	r3, [pc, #400]	; (800a64c <BSP_LCD_DrawCircle+0x1cc>)
 800a4bc:	681a      	ldr	r2, [r3, #0]
 800a4be:	4c64      	ldr	r4, [pc, #400]	; (800a650 <BSP_LCD_DrawCircle+0x1d0>)
 800a4c0:	4613      	mov	r3, r2
 800a4c2:	005b      	lsls	r3, r3, #1
 800a4c4:	4413      	add	r3, r2
 800a4c6:	009b      	lsls	r3, r3, #2
 800a4c8:	4423      	add	r3, r4
 800a4ca:	681b      	ldr	r3, [r3, #0]
 800a4cc:	461a      	mov	r2, r3
 800a4ce:	f000 faa1 	bl	800aa14 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 800a4d2:	693b      	ldr	r3, [r7, #16]
 800a4d4:	b29b      	uxth	r3, r3
 800a4d6:	88fa      	ldrh	r2, [r7, #6]
 800a4d8:	1ad3      	subs	r3, r2, r3
 800a4da:	b298      	uxth	r0, r3
 800a4dc:	68fb      	ldr	r3, [r7, #12]
 800a4de:	b29b      	uxth	r3, r3
 800a4e0:	88ba      	ldrh	r2, [r7, #4]
 800a4e2:	1ad3      	subs	r3, r2, r3
 800a4e4:	b299      	uxth	r1, r3
 800a4e6:	4b59      	ldr	r3, [pc, #356]	; (800a64c <BSP_LCD_DrawCircle+0x1cc>)
 800a4e8:	681a      	ldr	r2, [r3, #0]
 800a4ea:	4c59      	ldr	r4, [pc, #356]	; (800a650 <BSP_LCD_DrawCircle+0x1d0>)
 800a4ec:	4613      	mov	r3, r2
 800a4ee:	005b      	lsls	r3, r3, #1
 800a4f0:	4413      	add	r3, r2
 800a4f2:	009b      	lsls	r3, r3, #2
 800a4f4:	4423      	add	r3, r4
 800a4f6:	681b      	ldr	r3, [r3, #0]
 800a4f8:	461a      	mov	r2, r3
 800a4fa:	f000 fa8b 	bl	800aa14 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 800a4fe:	68fb      	ldr	r3, [r7, #12]
 800a500:	b29a      	uxth	r2, r3
 800a502:	88fb      	ldrh	r3, [r7, #6]
 800a504:	4413      	add	r3, r2
 800a506:	b298      	uxth	r0, r3
 800a508:	693b      	ldr	r3, [r7, #16]
 800a50a:	b29b      	uxth	r3, r3
 800a50c:	88ba      	ldrh	r2, [r7, #4]
 800a50e:	1ad3      	subs	r3, r2, r3
 800a510:	b299      	uxth	r1, r3
 800a512:	4b4e      	ldr	r3, [pc, #312]	; (800a64c <BSP_LCD_DrawCircle+0x1cc>)
 800a514:	681a      	ldr	r2, [r3, #0]
 800a516:	4c4e      	ldr	r4, [pc, #312]	; (800a650 <BSP_LCD_DrawCircle+0x1d0>)
 800a518:	4613      	mov	r3, r2
 800a51a:	005b      	lsls	r3, r3, #1
 800a51c:	4413      	add	r3, r2
 800a51e:	009b      	lsls	r3, r3, #2
 800a520:	4423      	add	r3, r4
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	461a      	mov	r2, r3
 800a526:	f000 fa75 	bl	800aa14 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 800a52a:	68fb      	ldr	r3, [r7, #12]
 800a52c:	b29b      	uxth	r3, r3
 800a52e:	88fa      	ldrh	r2, [r7, #6]
 800a530:	1ad3      	subs	r3, r2, r3
 800a532:	b298      	uxth	r0, r3
 800a534:	693b      	ldr	r3, [r7, #16]
 800a536:	b29b      	uxth	r3, r3
 800a538:	88ba      	ldrh	r2, [r7, #4]
 800a53a:	1ad3      	subs	r3, r2, r3
 800a53c:	b299      	uxth	r1, r3
 800a53e:	4b43      	ldr	r3, [pc, #268]	; (800a64c <BSP_LCD_DrawCircle+0x1cc>)
 800a540:	681a      	ldr	r2, [r3, #0]
 800a542:	4c43      	ldr	r4, [pc, #268]	; (800a650 <BSP_LCD_DrawCircle+0x1d0>)
 800a544:	4613      	mov	r3, r2
 800a546:	005b      	lsls	r3, r3, #1
 800a548:	4413      	add	r3, r2
 800a54a:	009b      	lsls	r3, r3, #2
 800a54c:	4423      	add	r3, r4
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	461a      	mov	r2, r3
 800a552:	f000 fa5f 	bl	800aa14 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 800a556:	693b      	ldr	r3, [r7, #16]
 800a558:	b29a      	uxth	r2, r3
 800a55a:	88fb      	ldrh	r3, [r7, #6]
 800a55c:	4413      	add	r3, r2
 800a55e:	b298      	uxth	r0, r3
 800a560:	68fb      	ldr	r3, [r7, #12]
 800a562:	b29a      	uxth	r2, r3
 800a564:	88bb      	ldrh	r3, [r7, #4]
 800a566:	4413      	add	r3, r2
 800a568:	b299      	uxth	r1, r3
 800a56a:	4b38      	ldr	r3, [pc, #224]	; (800a64c <BSP_LCD_DrawCircle+0x1cc>)
 800a56c:	681a      	ldr	r2, [r3, #0]
 800a56e:	4c38      	ldr	r4, [pc, #224]	; (800a650 <BSP_LCD_DrawCircle+0x1d0>)
 800a570:	4613      	mov	r3, r2
 800a572:	005b      	lsls	r3, r3, #1
 800a574:	4413      	add	r3, r2
 800a576:	009b      	lsls	r3, r3, #2
 800a578:	4423      	add	r3, r4
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	461a      	mov	r2, r3
 800a57e:	f000 fa49 	bl	800aa14 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 800a582:	693b      	ldr	r3, [r7, #16]
 800a584:	b29b      	uxth	r3, r3
 800a586:	88fa      	ldrh	r2, [r7, #6]
 800a588:	1ad3      	subs	r3, r2, r3
 800a58a:	b298      	uxth	r0, r3
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	b29a      	uxth	r2, r3
 800a590:	88bb      	ldrh	r3, [r7, #4]
 800a592:	4413      	add	r3, r2
 800a594:	b299      	uxth	r1, r3
 800a596:	4b2d      	ldr	r3, [pc, #180]	; (800a64c <BSP_LCD_DrawCircle+0x1cc>)
 800a598:	681a      	ldr	r2, [r3, #0]
 800a59a:	4c2d      	ldr	r4, [pc, #180]	; (800a650 <BSP_LCD_DrawCircle+0x1d0>)
 800a59c:	4613      	mov	r3, r2
 800a59e:	005b      	lsls	r3, r3, #1
 800a5a0:	4413      	add	r3, r2
 800a5a2:	009b      	lsls	r3, r3, #2
 800a5a4:	4423      	add	r3, r4
 800a5a6:	681b      	ldr	r3, [r3, #0]
 800a5a8:	461a      	mov	r2, r3
 800a5aa:	f000 fa33 	bl	800aa14 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	b29a      	uxth	r2, r3
 800a5b2:	88fb      	ldrh	r3, [r7, #6]
 800a5b4:	4413      	add	r3, r2
 800a5b6:	b298      	uxth	r0, r3
 800a5b8:	693b      	ldr	r3, [r7, #16]
 800a5ba:	b29a      	uxth	r2, r3
 800a5bc:	88bb      	ldrh	r3, [r7, #4]
 800a5be:	4413      	add	r3, r2
 800a5c0:	b299      	uxth	r1, r3
 800a5c2:	4b22      	ldr	r3, [pc, #136]	; (800a64c <BSP_LCD_DrawCircle+0x1cc>)
 800a5c4:	681a      	ldr	r2, [r3, #0]
 800a5c6:	4c22      	ldr	r4, [pc, #136]	; (800a650 <BSP_LCD_DrawCircle+0x1d0>)
 800a5c8:	4613      	mov	r3, r2
 800a5ca:	005b      	lsls	r3, r3, #1
 800a5cc:	4413      	add	r3, r2
 800a5ce:	009b      	lsls	r3, r3, #2
 800a5d0:	4423      	add	r3, r4
 800a5d2:	681b      	ldr	r3, [r3, #0]
 800a5d4:	461a      	mov	r2, r3
 800a5d6:	f000 fa1d 	bl	800aa14 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);   
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	b29b      	uxth	r3, r3
 800a5de:	88fa      	ldrh	r2, [r7, #6]
 800a5e0:	1ad3      	subs	r3, r2, r3
 800a5e2:	b298      	uxth	r0, r3
 800a5e4:	693b      	ldr	r3, [r7, #16]
 800a5e6:	b29a      	uxth	r2, r3
 800a5e8:	88bb      	ldrh	r3, [r7, #4]
 800a5ea:	4413      	add	r3, r2
 800a5ec:	b299      	uxth	r1, r3
 800a5ee:	4b17      	ldr	r3, [pc, #92]	; (800a64c <BSP_LCD_DrawCircle+0x1cc>)
 800a5f0:	681a      	ldr	r2, [r3, #0]
 800a5f2:	4c17      	ldr	r4, [pc, #92]	; (800a650 <BSP_LCD_DrawCircle+0x1d0>)
 800a5f4:	4613      	mov	r3, r2
 800a5f6:	005b      	lsls	r3, r3, #1
 800a5f8:	4413      	add	r3, r2
 800a5fa:	009b      	lsls	r3, r3, #2
 800a5fc:	4423      	add	r3, r4
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	461a      	mov	r2, r3
 800a602:	f000 fa07 	bl	800aa14 <BSP_LCD_DrawPixel>

    if (d < 0)
 800a606:	697b      	ldr	r3, [r7, #20]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	da06      	bge.n	800a61a <BSP_LCD_DrawCircle+0x19a>
    { 
      d += (curx << 2) + 6;
 800a60c:	693b      	ldr	r3, [r7, #16]
 800a60e:	009a      	lsls	r2, r3, #2
 800a610:	697b      	ldr	r3, [r7, #20]
 800a612:	4413      	add	r3, r2
 800a614:	3306      	adds	r3, #6
 800a616:	617b      	str	r3, [r7, #20]
 800a618:	e00a      	b.n	800a630 <BSP_LCD_DrawCircle+0x1b0>
    }
    else
    {
      d += ((curx - cury) << 2) + 10;
 800a61a:	693a      	ldr	r2, [r7, #16]
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	1ad3      	subs	r3, r2, r3
 800a620:	009a      	lsls	r2, r3, #2
 800a622:	697b      	ldr	r3, [r7, #20]
 800a624:	4413      	add	r3, r2
 800a626:	330a      	adds	r3, #10
 800a628:	617b      	str	r3, [r7, #20]
      cury--;
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	3b01      	subs	r3, #1
 800a62e:	60fb      	str	r3, [r7, #12]
    }
    curx++;
 800a630:	693b      	ldr	r3, [r7, #16]
 800a632:	3301      	adds	r3, #1
 800a634:	613b      	str	r3, [r7, #16]
  while (curx <= cury)
 800a636:	693a      	ldr	r2, [r7, #16]
 800a638:	68fb      	ldr	r3, [r7, #12]
 800a63a:	429a      	cmp	r2, r3
 800a63c:	f67f af33 	bls.w	800a4a6 <BSP_LCD_DrawCircle+0x26>
  } 
}
 800a640:	bf00      	nop
 800a642:	bf00      	nop
 800a644:	371c      	adds	r7, #28
 800a646:	46bd      	mov	sp, r7
 800a648:	bd90      	pop	{r4, r7, pc}
 800a64a:	bf00      	nop
 800a64c:	20002bb0 	.word	0x20002bb0
 800a650:	20002bb4 	.word	0x20002bb4

0800a654 <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 800a654:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a658:	b086      	sub	sp, #24
 800a65a:	af02      	add	r7, sp, #8
 800a65c:	4604      	mov	r4, r0
 800a65e:	4608      	mov	r0, r1
 800a660:	4611      	mov	r1, r2
 800a662:	461a      	mov	r2, r3
 800a664:	4623      	mov	r3, r4
 800a666:	80fb      	strh	r3, [r7, #6]
 800a668:	4603      	mov	r3, r0
 800a66a:	80bb      	strh	r3, [r7, #4]
 800a66c:	460b      	mov	r3, r1
 800a66e:	807b      	strh	r3, [r7, #2]
 800a670:	4613      	mov	r3, r2
 800a672:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 800a674:	2300      	movs	r3, #0
 800a676:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800a678:	4b20      	ldr	r3, [pc, #128]	; (800a6fc <BSP_LCD_FillRect+0xa8>)
 800a67a:	681a      	ldr	r2, [r3, #0]
 800a67c:	4920      	ldr	r1, [pc, #128]	; (800a700 <BSP_LCD_FillRect+0xac>)
 800a67e:	4613      	mov	r3, r2
 800a680:	005b      	lsls	r3, r3, #1
 800a682:	4413      	add	r3, r2
 800a684:	009b      	lsls	r3, r3, #2
 800a686:	440b      	add	r3, r1
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	4618      	mov	r0, r3
 800a68c:	f7ff fc2a 	bl	8009ee4 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800a690:	4b1a      	ldr	r3, [pc, #104]	; (800a6fc <BSP_LCD_FillRect+0xa8>)
 800a692:	681b      	ldr	r3, [r3, #0]
 800a694:	4a1b      	ldr	r2, [pc, #108]	; (800a704 <BSP_LCD_FillRect+0xb0>)
 800a696:	2134      	movs	r1, #52	; 0x34
 800a698:	fb01 f303 	mul.w	r3, r1, r3
 800a69c:	4413      	add	r3, r2
 800a69e:	335c      	adds	r3, #92	; 0x5c
 800a6a0:	681c      	ldr	r4, [r3, #0]
 800a6a2:	f7ff fb81 	bl	8009da8 <BSP_LCD_GetXSize>
 800a6a6:	4602      	mov	r2, r0
 800a6a8:	88bb      	ldrh	r3, [r7, #4]
 800a6aa:	fb03 f202 	mul.w	r2, r3, r2
 800a6ae:	88fb      	ldrh	r3, [r7, #6]
 800a6b0:	4413      	add	r3, r2
 800a6b2:	009b      	lsls	r3, r3, #2
 800a6b4:	4423      	add	r3, r4
 800a6b6:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 800a6b8:	4b10      	ldr	r3, [pc, #64]	; (800a6fc <BSP_LCD_FillRect+0xa8>)
 800a6ba:	681c      	ldr	r4, [r3, #0]
 800a6bc:	68fd      	ldr	r5, [r7, #12]
 800a6be:	887e      	ldrh	r6, [r7, #2]
 800a6c0:	f8b7 8000 	ldrh.w	r8, [r7]
 800a6c4:	f7ff fb70 	bl	8009da8 <BSP_LCD_GetXSize>
 800a6c8:	4602      	mov	r2, r0
 800a6ca:	887b      	ldrh	r3, [r7, #2]
 800a6cc:	1ad1      	subs	r1, r2, r3
 800a6ce:	4b0b      	ldr	r3, [pc, #44]	; (800a6fc <BSP_LCD_FillRect+0xa8>)
 800a6d0:	681a      	ldr	r2, [r3, #0]
 800a6d2:	480b      	ldr	r0, [pc, #44]	; (800a700 <BSP_LCD_FillRect+0xac>)
 800a6d4:	4613      	mov	r3, r2
 800a6d6:	005b      	lsls	r3, r3, #1
 800a6d8:	4413      	add	r3, r2
 800a6da:	009b      	lsls	r3, r3, #2
 800a6dc:	4403      	add	r3, r0
 800a6de:	681b      	ldr	r3, [r3, #0]
 800a6e0:	9301      	str	r3, [sp, #4]
 800a6e2:	9100      	str	r1, [sp, #0]
 800a6e4:	4643      	mov	r3, r8
 800a6e6:	4632      	mov	r2, r6
 800a6e8:	4629      	mov	r1, r5
 800a6ea:	4620      	mov	r0, r4
 800a6ec:	f000 fa72 	bl	800abd4 <FillBuffer>
}
 800a6f0:	bf00      	nop
 800a6f2:	3710      	adds	r7, #16
 800a6f4:	46bd      	mov	sp, r7
 800a6f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6fa:	bf00      	nop
 800a6fc:	20002bb0 	.word	0x20002bb0
 800a700:	20002bb4 	.word	0x20002bb4
 800a704:	20002a98 	.word	0x20002a98

0800a708 <BSP_LCD_FillCircle>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 800a708:	b580      	push	{r7, lr}
 800a70a:	b086      	sub	sp, #24
 800a70c:	af00      	add	r7, sp, #0
 800a70e:	4603      	mov	r3, r0
 800a710:	80fb      	strh	r3, [r7, #6]
 800a712:	460b      	mov	r3, r1
 800a714:	80bb      	strh	r3, [r7, #4]
 800a716:	4613      	mov	r3, r2
 800a718:	807b      	strh	r3, [r7, #2]
  int32_t  d;    /* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 800a71a:	887b      	ldrh	r3, [r7, #2]
 800a71c:	005b      	lsls	r3, r3, #1
 800a71e:	f1c3 0303 	rsb	r3, r3, #3
 800a722:	617b      	str	r3, [r7, #20]

  curx = 0;
 800a724:	2300      	movs	r3, #0
 800a726:	613b      	str	r3, [r7, #16]
  cury = Radius;
 800a728:	887b      	ldrh	r3, [r7, #2]
 800a72a:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800a72c:	4b44      	ldr	r3, [pc, #272]	; (800a840 <BSP_LCD_FillCircle+0x138>)
 800a72e:	681a      	ldr	r2, [r3, #0]
 800a730:	4944      	ldr	r1, [pc, #272]	; (800a844 <BSP_LCD_FillCircle+0x13c>)
 800a732:	4613      	mov	r3, r2
 800a734:	005b      	lsls	r3, r3, #1
 800a736:	4413      	add	r3, r2
 800a738:	009b      	lsls	r3, r3, #2
 800a73a:	440b      	add	r3, r1
 800a73c:	681b      	ldr	r3, [r3, #0]
 800a73e:	4618      	mov	r0, r3
 800a740:	f7ff fbd0 	bl	8009ee4 <BSP_LCD_SetTextColor>

  while (curx <= cury)
 800a744:	e061      	b.n	800a80a <BSP_LCD_FillCircle+0x102>
  {
    if(cury > 0) 
 800a746:	68fb      	ldr	r3, [r7, #12]
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d021      	beq.n	800a790 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - cury, Ypos + curx, 2*cury);
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	b29b      	uxth	r3, r3
 800a750:	88fa      	ldrh	r2, [r7, #6]
 800a752:	1ad3      	subs	r3, r2, r3
 800a754:	b298      	uxth	r0, r3
 800a756:	693b      	ldr	r3, [r7, #16]
 800a758:	b29a      	uxth	r2, r3
 800a75a:	88bb      	ldrh	r3, [r7, #4]
 800a75c:	4413      	add	r3, r2
 800a75e:	b299      	uxth	r1, r3
 800a760:	68fb      	ldr	r3, [r7, #12]
 800a762:	b29b      	uxth	r3, r3
 800a764:	005b      	lsls	r3, r3, #1
 800a766:	b29b      	uxth	r3, r3
 800a768:	461a      	mov	r2, r3
 800a76a:	f7ff fdd7 	bl	800a31c <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - cury, Ypos - curx, 2*cury);
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	b29b      	uxth	r3, r3
 800a772:	88fa      	ldrh	r2, [r7, #6]
 800a774:	1ad3      	subs	r3, r2, r3
 800a776:	b298      	uxth	r0, r3
 800a778:	693b      	ldr	r3, [r7, #16]
 800a77a:	b29b      	uxth	r3, r3
 800a77c:	88ba      	ldrh	r2, [r7, #4]
 800a77e:	1ad3      	subs	r3, r2, r3
 800a780:	b299      	uxth	r1, r3
 800a782:	68fb      	ldr	r3, [r7, #12]
 800a784:	b29b      	uxth	r3, r3
 800a786:	005b      	lsls	r3, r3, #1
 800a788:	b29b      	uxth	r3, r3
 800a78a:	461a      	mov	r2, r3
 800a78c:	f7ff fdc6 	bl	800a31c <BSP_LCD_DrawHLine>
    }

    if(curx > 0) 
 800a790:	693b      	ldr	r3, [r7, #16]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d021      	beq.n	800a7da <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - curx, Ypos - cury, 2*curx);
 800a796:	693b      	ldr	r3, [r7, #16]
 800a798:	b29b      	uxth	r3, r3
 800a79a:	88fa      	ldrh	r2, [r7, #6]
 800a79c:	1ad3      	subs	r3, r2, r3
 800a79e:	b298      	uxth	r0, r3
 800a7a0:	68fb      	ldr	r3, [r7, #12]
 800a7a2:	b29b      	uxth	r3, r3
 800a7a4:	88ba      	ldrh	r2, [r7, #4]
 800a7a6:	1ad3      	subs	r3, r2, r3
 800a7a8:	b299      	uxth	r1, r3
 800a7aa:	693b      	ldr	r3, [r7, #16]
 800a7ac:	b29b      	uxth	r3, r3
 800a7ae:	005b      	lsls	r3, r3, #1
 800a7b0:	b29b      	uxth	r3, r3
 800a7b2:	461a      	mov	r2, r3
 800a7b4:	f7ff fdb2 	bl	800a31c <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - curx, Ypos + cury, 2*curx);
 800a7b8:	693b      	ldr	r3, [r7, #16]
 800a7ba:	b29b      	uxth	r3, r3
 800a7bc:	88fa      	ldrh	r2, [r7, #6]
 800a7be:	1ad3      	subs	r3, r2, r3
 800a7c0:	b298      	uxth	r0, r3
 800a7c2:	68fb      	ldr	r3, [r7, #12]
 800a7c4:	b29a      	uxth	r2, r3
 800a7c6:	88bb      	ldrh	r3, [r7, #4]
 800a7c8:	4413      	add	r3, r2
 800a7ca:	b299      	uxth	r1, r3
 800a7cc:	693b      	ldr	r3, [r7, #16]
 800a7ce:	b29b      	uxth	r3, r3
 800a7d0:	005b      	lsls	r3, r3, #1
 800a7d2:	b29b      	uxth	r3, r3
 800a7d4:	461a      	mov	r2, r3
 800a7d6:	f7ff fda1 	bl	800a31c <BSP_LCD_DrawHLine>
    }
    if (d < 0)
 800a7da:	697b      	ldr	r3, [r7, #20]
 800a7dc:	2b00      	cmp	r3, #0
 800a7de:	da06      	bge.n	800a7ee <BSP_LCD_FillCircle+0xe6>
    { 
      d += (curx << 2) + 6;
 800a7e0:	693b      	ldr	r3, [r7, #16]
 800a7e2:	009a      	lsls	r2, r3, #2
 800a7e4:	697b      	ldr	r3, [r7, #20]
 800a7e6:	4413      	add	r3, r2
 800a7e8:	3306      	adds	r3, #6
 800a7ea:	617b      	str	r3, [r7, #20]
 800a7ec:	e00a      	b.n	800a804 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      d += ((curx - cury) << 2) + 10;
 800a7ee:	693a      	ldr	r2, [r7, #16]
 800a7f0:	68fb      	ldr	r3, [r7, #12]
 800a7f2:	1ad3      	subs	r3, r2, r3
 800a7f4:	009a      	lsls	r2, r3, #2
 800a7f6:	697b      	ldr	r3, [r7, #20]
 800a7f8:	4413      	add	r3, r2
 800a7fa:	330a      	adds	r3, #10
 800a7fc:	617b      	str	r3, [r7, #20]
      cury--;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	3b01      	subs	r3, #1
 800a802:	60fb      	str	r3, [r7, #12]
    }
    curx++;
 800a804:	693b      	ldr	r3, [r7, #16]
 800a806:	3301      	adds	r3, #1
 800a808:	613b      	str	r3, [r7, #16]
  while (curx <= cury)
 800a80a:	693a      	ldr	r2, [r7, #16]
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	429a      	cmp	r2, r3
 800a810:	d999      	bls.n	800a746 <BSP_LCD_FillCircle+0x3e>
  }

  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 800a812:	4b0b      	ldr	r3, [pc, #44]	; (800a840 <BSP_LCD_FillCircle+0x138>)
 800a814:	681a      	ldr	r2, [r3, #0]
 800a816:	490b      	ldr	r1, [pc, #44]	; (800a844 <BSP_LCD_FillCircle+0x13c>)
 800a818:	4613      	mov	r3, r2
 800a81a:	005b      	lsls	r3, r3, #1
 800a81c:	4413      	add	r3, r2
 800a81e:	009b      	lsls	r3, r3, #2
 800a820:	440b      	add	r3, r1
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	4618      	mov	r0, r3
 800a826:	f7ff fb5d 	bl	8009ee4 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 800a82a:	887a      	ldrh	r2, [r7, #2]
 800a82c:	88b9      	ldrh	r1, [r7, #4]
 800a82e:	88fb      	ldrh	r3, [r7, #6]
 800a830:	4618      	mov	r0, r3
 800a832:	f7ff fe25 	bl	800a480 <BSP_LCD_DrawCircle>
}
 800a836:	bf00      	nop
 800a838:	3718      	adds	r7, #24
 800a83a:	46bd      	mov	sp, r7
 800a83c:	bd80      	pop	{r7, pc}
 800a83e:	bf00      	nop
 800a840:	20002bb0 	.word	0x20002bb0
 800a844:	20002bb4 	.word	0x20002bb4

0800a848 <BSP_LCD_DisplayOn>:

/**
  * @brief  Enables the Display.
  */
void BSP_LCD_DisplayOn(void)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	af00      	add	r7, sp, #0
  if(LcdDrv->DisplayOn != NULL)
 800a84c:	4b05      	ldr	r3, [pc, #20]	; (800a864 <BSP_LCD_DisplayOn+0x1c>)
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	689b      	ldr	r3, [r3, #8]
 800a852:	2b00      	cmp	r3, #0
 800a854:	d003      	beq.n	800a85e <BSP_LCD_DisplayOn+0x16>
  {
    LcdDrv->DisplayOn();
 800a856:	4b03      	ldr	r3, [pc, #12]	; (800a864 <BSP_LCD_DisplayOn+0x1c>)
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	689b      	ldr	r3, [r3, #8]
 800a85c:	4798      	blx	r3
  }
}
 800a85e:	bf00      	nop
 800a860:	bd80      	pop	{r7, pc}
 800a862:	bf00      	nop
 800a864:	20002bcc 	.word	0x20002bcc

0800a868 <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 800a868:	b580      	push	{r7, lr}
 800a86a:	b08e      	sub	sp, #56	; 0x38
 800a86c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 800a86e:	2300      	movs	r3, #0
 800a870:	623b      	str	r3, [r7, #32]
 800a872:	4b61      	ldr	r3, [pc, #388]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a874:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a876:	4a60      	ldr	r2, [pc, #384]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a878:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800a87c:	6453      	str	r3, [r2, #68]	; 0x44
 800a87e:	4b5e      	ldr	r3, [pc, #376]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800a882:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800a886:	623b      	str	r3, [r7, #32]
 800a888:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 800a88a:	2300      	movs	r3, #0
 800a88c:	61fb      	str	r3, [r7, #28]
 800a88e:	4b5a      	ldr	r3, [pc, #360]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a890:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a892:	4a59      	ldr	r2, [pc, #356]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a894:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800a898:	6313      	str	r3, [r2, #48]	; 0x30
 800a89a:	4b57      	ldr	r3, [pc, #348]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a89c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a89e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800a8a2:	61fb      	str	r3, [r7, #28]
 800a8a4:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	61bb      	str	r3, [r7, #24]
 800a8aa:	4b53      	ldr	r3, [pc, #332]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a8ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8ae:	4a52      	ldr	r2, [pc, #328]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a8b0:	f043 0301 	orr.w	r3, r3, #1
 800a8b4:	6313      	str	r3, [r2, #48]	; 0x30
 800a8b6:	4b50      	ldr	r3, [pc, #320]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a8b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8ba:	f003 0301 	and.w	r3, r3, #1
 800a8be:	61bb      	str	r3, [r7, #24]
 800a8c0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a8c2:	2300      	movs	r3, #0
 800a8c4:	617b      	str	r3, [r7, #20]
 800a8c6:	4b4c      	ldr	r3, [pc, #304]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a8c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8ca:	4a4b      	ldr	r2, [pc, #300]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a8cc:	f043 0302 	orr.w	r3, r3, #2
 800a8d0:	6313      	str	r3, [r2, #48]	; 0x30
 800a8d2:	4b49      	ldr	r3, [pc, #292]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a8d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8d6:	f003 0302 	and.w	r3, r3, #2
 800a8da:	617b      	str	r3, [r7, #20]
 800a8dc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a8de:	2300      	movs	r3, #0
 800a8e0:	613b      	str	r3, [r7, #16]
 800a8e2:	4b45      	ldr	r3, [pc, #276]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a8e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8e6:	4a44      	ldr	r2, [pc, #272]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a8e8:	f043 0304 	orr.w	r3, r3, #4
 800a8ec:	6313      	str	r3, [r2, #48]	; 0x30
 800a8ee:	4b42      	ldr	r3, [pc, #264]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a8f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a8f2:	f003 0304 	and.w	r3, r3, #4
 800a8f6:	613b      	str	r3, [r7, #16]
 800a8f8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800a8fa:	2300      	movs	r3, #0
 800a8fc:	60fb      	str	r3, [r7, #12]
 800a8fe:	4b3e      	ldr	r3, [pc, #248]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a900:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a902:	4a3d      	ldr	r2, [pc, #244]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a904:	f043 0308 	orr.w	r3, r3, #8
 800a908:	6313      	str	r3, [r2, #48]	; 0x30
 800a90a:	4b3b      	ldr	r3, [pc, #236]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a90c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a90e:	f003 0308 	and.w	r3, r3, #8
 800a912:	60fb      	str	r3, [r7, #12]
 800a914:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800a916:	2300      	movs	r3, #0
 800a918:	60bb      	str	r3, [r7, #8]
 800a91a:	4b37      	ldr	r3, [pc, #220]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a91c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a91e:	4a36      	ldr	r2, [pc, #216]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a920:	f043 0320 	orr.w	r3, r3, #32
 800a924:	6313      	str	r3, [r2, #48]	; 0x30
 800a926:	4b34      	ldr	r3, [pc, #208]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a928:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a92a:	f003 0320 	and.w	r3, r3, #32
 800a92e:	60bb      	str	r3, [r7, #8]
 800a930:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800a932:	2300      	movs	r3, #0
 800a934:	607b      	str	r3, [r7, #4]
 800a936:	4b30      	ldr	r3, [pc, #192]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a93a:	4a2f      	ldr	r2, [pc, #188]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a93c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a940:	6313      	str	r3, [r2, #48]	; 0x30
 800a942:	4b2d      	ldr	r3, [pc, #180]	; (800a9f8 <BSP_LCD_MspInit+0x190>)
 800a944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a946:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a94a:	607b      	str	r3, [r7, #4]
 800a94c:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 800a94e:	f641 0358 	movw	r3, #6232	; 0x1858
 800a952:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 800a954:	2302      	movs	r3, #2
 800a956:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 800a958:	2300      	movs	r3, #0
 800a95a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800a95c:	2302      	movs	r3, #2
 800a95e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 800a960:	230e      	movs	r3, #14
 800a962:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 800a964:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a968:	4619      	mov	r1, r3
 800a96a:	4824      	ldr	r0, [pc, #144]	; (800a9fc <BSP_LCD_MspInit+0x194>)
 800a96c:	f001 fade 	bl	800bf2c <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 800a970:	f44f 6370 	mov.w	r3, #3840	; 0xf00
 800a974:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800a976:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a97a:	4619      	mov	r1, r3
 800a97c:	4820      	ldr	r0, [pc, #128]	; (800aa00 <BSP_LCD_MspInit+0x198>)
 800a97e:	f001 fad5 	bl	800bf2c <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 800a982:	f44f 6398 	mov.w	r3, #1216	; 0x4c0
 800a986:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 800a988:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a98c:	4619      	mov	r1, r3
 800a98e:	481d      	ldr	r0, [pc, #116]	; (800aa04 <BSP_LCD_MspInit+0x19c>)
 800a990:	f001 facc 	bl	800bf2c <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 800a994:	2348      	movs	r3, #72	; 0x48
 800a996:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 800a998:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a99c:	4619      	mov	r1, r3
 800a99e:	481a      	ldr	r0, [pc, #104]	; (800aa08 <BSP_LCD_MspInit+0x1a0>)
 800a9a0:	f001 fac4 	bl	800bf2c <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 800a9a4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a9a8:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 800a9aa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a9ae:	4619      	mov	r1, r3
 800a9b0:	4816      	ldr	r0, [pc, #88]	; (800aa0c <BSP_LCD_MspInit+0x1a4>)
 800a9b2:	f001 fabb 	bl	800bf2c <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 800a9b6:	f44f 630c 	mov.w	r3, #2240	; 0x8c0
 800a9ba:	627b      	str	r3, [r7, #36]	; 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800a9bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a9c0:	4619      	mov	r1, r3
 800a9c2:	4813      	ldr	r0, [pc, #76]	; (800aa10 <BSP_LCD_MspInit+0x1a8>)
 800a9c4:	f001 fab2 	bl	800bf2c <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800a9c8:	2303      	movs	r3, #3
 800a9ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 800a9cc:	2309      	movs	r3, #9
 800a9ce:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 800a9d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a9d4:	4619      	mov	r1, r3
 800a9d6:	480a      	ldr	r0, [pc, #40]	; (800aa00 <BSP_LCD_MspInit+0x198>)
 800a9d8:	f001 faa8 	bl	800bf2c <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 800a9dc:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800a9e0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800a9e2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800a9e6:	4619      	mov	r1, r3
 800a9e8:	4809      	ldr	r0, [pc, #36]	; (800aa10 <BSP_LCD_MspInit+0x1a8>)
 800a9ea:	f001 fa9f 	bl	800bf2c <HAL_GPIO_Init>
}
 800a9ee:	bf00      	nop
 800a9f0:	3738      	adds	r7, #56	; 0x38
 800a9f2:	46bd      	mov	sp, r7
 800a9f4:	bd80      	pop	{r7, pc}
 800a9f6:	bf00      	nop
 800a9f8:	40023800 	.word	0x40023800
 800a9fc:	40020000 	.word	0x40020000
 800aa00:	40020400 	.word	0x40020400
 800aa04:	40020800 	.word	0x40020800
 800aa08:	40020c00 	.word	0x40020c00
 800aa0c:	40021400 	.word	0x40021400
 800aa10:	40021800 	.word	0x40021800

0800aa14 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 800aa14:	b5b0      	push	{r4, r5, r7, lr}
 800aa16:	b082      	sub	sp, #8
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	603a      	str	r2, [r7, #0]
 800aa1e:	80fb      	strh	r3, [r7, #6]
 800aa20:	460b      	mov	r3, r1
 800aa22:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 800aa24:	4b0c      	ldr	r3, [pc, #48]	; (800aa58 <BSP_LCD_DrawPixel+0x44>)
 800aa26:	681b      	ldr	r3, [r3, #0]
 800aa28:	4a0c      	ldr	r2, [pc, #48]	; (800aa5c <BSP_LCD_DrawPixel+0x48>)
 800aa2a:	2134      	movs	r1, #52	; 0x34
 800aa2c:	fb01 f303 	mul.w	r3, r1, r3
 800aa30:	4413      	add	r3, r2
 800aa32:	335c      	adds	r3, #92	; 0x5c
 800aa34:	681c      	ldr	r4, [r3, #0]
 800aa36:	88bd      	ldrh	r5, [r7, #4]
 800aa38:	f7ff f9b6 	bl	8009da8 <BSP_LCD_GetXSize>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	fb03 f205 	mul.w	r2, r3, r5
 800aa42:	88fb      	ldrh	r3, [r7, #6]
 800aa44:	4413      	add	r3, r2
 800aa46:	009b      	lsls	r3, r3, #2
 800aa48:	4423      	add	r3, r4
 800aa4a:	461a      	mov	r2, r3
 800aa4c:	683b      	ldr	r3, [r7, #0]
 800aa4e:	6013      	str	r3, [r2, #0]
}
 800aa50:	bf00      	nop
 800aa52:	3708      	adds	r7, #8
 800aa54:	46bd      	mov	sp, r7
 800aa56:	bdb0      	pop	{r4, r5, r7, pc}
 800aa58:	20002bb0 	.word	0x20002bb0
 800aa5c:	20002a98 	.word	0x20002a98

0800aa60 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 800aa60:	b580      	push	{r7, lr}
 800aa62:	b088      	sub	sp, #32
 800aa64:	af00      	add	r7, sp, #0
 800aa66:	4603      	mov	r3, r0
 800aa68:	603a      	str	r2, [r7, #0]
 800aa6a:	80fb      	strh	r3, [r7, #6]
 800aa6c:	460b      	mov	r3, r1
 800aa6e:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 800aa70:	2300      	movs	r3, #0
 800aa72:	61fb      	str	r3, [r7, #28]
 800aa74:	2300      	movs	r3, #0
 800aa76:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 800aa78:	2300      	movs	r3, #0
 800aa7a:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 800aa7c:	4b53      	ldr	r3, [pc, #332]	; (800abcc <DrawChar+0x16c>)
 800aa7e:	681a      	ldr	r2, [r3, #0]
 800aa80:	4953      	ldr	r1, [pc, #332]	; (800abd0 <DrawChar+0x170>)
 800aa82:	4613      	mov	r3, r2
 800aa84:	005b      	lsls	r3, r3, #1
 800aa86:	4413      	add	r3, r2
 800aa88:	009b      	lsls	r3, r3, #2
 800aa8a:	440b      	add	r3, r1
 800aa8c:	3308      	adds	r3, #8
 800aa8e:	681b      	ldr	r3, [r3, #0]
 800aa90:	88db      	ldrh	r3, [r3, #6]
 800aa92:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 800aa94:	4b4d      	ldr	r3, [pc, #308]	; (800abcc <DrawChar+0x16c>)
 800aa96:	681a      	ldr	r2, [r3, #0]
 800aa98:	494d      	ldr	r1, [pc, #308]	; (800abd0 <DrawChar+0x170>)
 800aa9a:	4613      	mov	r3, r2
 800aa9c:	005b      	lsls	r3, r3, #1
 800aa9e:	4413      	add	r3, r2
 800aaa0:	009b      	lsls	r3, r3, #2
 800aaa2:	440b      	add	r3, r1
 800aaa4:	3308      	adds	r3, #8
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	889b      	ldrh	r3, [r3, #4]
 800aaaa:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 800aaac:	8a3b      	ldrh	r3, [r7, #16]
 800aaae:	3307      	adds	r3, #7
 800aab0:	2b00      	cmp	r3, #0
 800aab2:	da00      	bge.n	800aab6 <DrawChar+0x56>
 800aab4:	3307      	adds	r3, #7
 800aab6:	10db      	asrs	r3, r3, #3
 800aab8:	b2db      	uxtb	r3, r3
 800aaba:	00db      	lsls	r3, r3, #3
 800aabc:	b2da      	uxtb	r2, r3
 800aabe:	8a3b      	ldrh	r3, [r7, #16]
 800aac0:	b2db      	uxtb	r3, r3
 800aac2:	1ad3      	subs	r3, r2, r3
 800aac4:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 800aac6:	2300      	movs	r3, #0
 800aac8:	61fb      	str	r3, [r7, #28]
 800aaca:	e076      	b.n	800abba <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 800aacc:	8a3b      	ldrh	r3, [r7, #16]
 800aace:	3307      	adds	r3, #7
 800aad0:	2b00      	cmp	r3, #0
 800aad2:	da00      	bge.n	800aad6 <DrawChar+0x76>
 800aad4:	3307      	adds	r3, #7
 800aad6:	10db      	asrs	r3, r3, #3
 800aad8:	461a      	mov	r2, r3
 800aada:	69fb      	ldr	r3, [r7, #28]
 800aadc:	fb02 f303 	mul.w	r3, r2, r3
 800aae0:	683a      	ldr	r2, [r7, #0]
 800aae2:	4413      	add	r3, r2
 800aae4:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 800aae6:	8a3b      	ldrh	r3, [r7, #16]
 800aae8:	3307      	adds	r3, #7
 800aaea:	2b00      	cmp	r3, #0
 800aaec:	da00      	bge.n	800aaf0 <DrawChar+0x90>
 800aaee:	3307      	adds	r3, #7
 800aaf0:	10db      	asrs	r3, r3, #3
 800aaf2:	2b01      	cmp	r3, #1
 800aaf4:	d002      	beq.n	800aafc <DrawChar+0x9c>
 800aaf6:	2b02      	cmp	r3, #2
 800aaf8:	d004      	beq.n	800ab04 <DrawChar+0xa4>
 800aafa:	e00c      	b.n	800ab16 <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 800aafc:	68bb      	ldr	r3, [r7, #8]
 800aafe:	781b      	ldrb	r3, [r3, #0]
 800ab00:	617b      	str	r3, [r7, #20]
      break;
 800ab02:	e016      	b.n	800ab32 <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 800ab04:	68bb      	ldr	r3, [r7, #8]
 800ab06:	781b      	ldrb	r3, [r3, #0]
 800ab08:	021b      	lsls	r3, r3, #8
 800ab0a:	68ba      	ldr	r2, [r7, #8]
 800ab0c:	3201      	adds	r2, #1
 800ab0e:	7812      	ldrb	r2, [r2, #0]
 800ab10:	4313      	orrs	r3, r2
 800ab12:	617b      	str	r3, [r7, #20]
      break;
 800ab14:	e00d      	b.n	800ab32 <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 800ab16:	68bb      	ldr	r3, [r7, #8]
 800ab18:	781b      	ldrb	r3, [r3, #0]
 800ab1a:	041a      	lsls	r2, r3, #16
 800ab1c:	68bb      	ldr	r3, [r7, #8]
 800ab1e:	3301      	adds	r3, #1
 800ab20:	781b      	ldrb	r3, [r3, #0]
 800ab22:	021b      	lsls	r3, r3, #8
 800ab24:	4313      	orrs	r3, r2
 800ab26:	68ba      	ldr	r2, [r7, #8]
 800ab28:	3202      	adds	r2, #2
 800ab2a:	7812      	ldrb	r2, [r2, #0]
 800ab2c:	4313      	orrs	r3, r2
 800ab2e:	617b      	str	r3, [r7, #20]
      break;
 800ab30:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 800ab32:	2300      	movs	r3, #0
 800ab34:	61bb      	str	r3, [r7, #24]
 800ab36:	e036      	b.n	800aba6 <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 800ab38:	8a3a      	ldrh	r2, [r7, #16]
 800ab3a:	69bb      	ldr	r3, [r7, #24]
 800ab3c:	1ad2      	subs	r2, r2, r3
 800ab3e:	7bfb      	ldrb	r3, [r7, #15]
 800ab40:	4413      	add	r3, r2
 800ab42:	3b01      	subs	r3, #1
 800ab44:	2201      	movs	r2, #1
 800ab46:	fa02 f303 	lsl.w	r3, r2, r3
 800ab4a:	461a      	mov	r2, r3
 800ab4c:	697b      	ldr	r3, [r7, #20]
 800ab4e:	4013      	ands	r3, r2
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d012      	beq.n	800ab7a <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 800ab54:	69bb      	ldr	r3, [r7, #24]
 800ab56:	b29a      	uxth	r2, r3
 800ab58:	88fb      	ldrh	r3, [r7, #6]
 800ab5a:	4413      	add	r3, r2
 800ab5c:	b298      	uxth	r0, r3
 800ab5e:	4b1b      	ldr	r3, [pc, #108]	; (800abcc <DrawChar+0x16c>)
 800ab60:	681a      	ldr	r2, [r3, #0]
 800ab62:	491b      	ldr	r1, [pc, #108]	; (800abd0 <DrawChar+0x170>)
 800ab64:	4613      	mov	r3, r2
 800ab66:	005b      	lsls	r3, r3, #1
 800ab68:	4413      	add	r3, r2
 800ab6a:	009b      	lsls	r3, r3, #2
 800ab6c:	440b      	add	r3, r1
 800ab6e:	681a      	ldr	r2, [r3, #0]
 800ab70:	88bb      	ldrh	r3, [r7, #4]
 800ab72:	4619      	mov	r1, r3
 800ab74:	f7ff ff4e 	bl	800aa14 <BSP_LCD_DrawPixel>
 800ab78:	e012      	b.n	800aba0 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 800ab7a:	69bb      	ldr	r3, [r7, #24]
 800ab7c:	b29a      	uxth	r2, r3
 800ab7e:	88fb      	ldrh	r3, [r7, #6]
 800ab80:	4413      	add	r3, r2
 800ab82:	b298      	uxth	r0, r3
 800ab84:	4b11      	ldr	r3, [pc, #68]	; (800abcc <DrawChar+0x16c>)
 800ab86:	681a      	ldr	r2, [r3, #0]
 800ab88:	4911      	ldr	r1, [pc, #68]	; (800abd0 <DrawChar+0x170>)
 800ab8a:	4613      	mov	r3, r2
 800ab8c:	005b      	lsls	r3, r3, #1
 800ab8e:	4413      	add	r3, r2
 800ab90:	009b      	lsls	r3, r3, #2
 800ab92:	440b      	add	r3, r1
 800ab94:	3304      	adds	r3, #4
 800ab96:	681a      	ldr	r2, [r3, #0]
 800ab98:	88bb      	ldrh	r3, [r7, #4]
 800ab9a:	4619      	mov	r1, r3
 800ab9c:	f7ff ff3a 	bl	800aa14 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 800aba0:	69bb      	ldr	r3, [r7, #24]
 800aba2:	3301      	adds	r3, #1
 800aba4:	61bb      	str	r3, [r7, #24]
 800aba6:	8a3b      	ldrh	r3, [r7, #16]
 800aba8:	69ba      	ldr	r2, [r7, #24]
 800abaa:	429a      	cmp	r2, r3
 800abac:	d3c4      	bcc.n	800ab38 <DrawChar+0xd8>
      } 
    }
    Ypos++;
 800abae:	88bb      	ldrh	r3, [r7, #4]
 800abb0:	3301      	adds	r3, #1
 800abb2:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 800abb4:	69fb      	ldr	r3, [r7, #28]
 800abb6:	3301      	adds	r3, #1
 800abb8:	61fb      	str	r3, [r7, #28]
 800abba:	8a7b      	ldrh	r3, [r7, #18]
 800abbc:	69fa      	ldr	r2, [r7, #28]
 800abbe:	429a      	cmp	r2, r3
 800abc0:	d384      	bcc.n	800aacc <DrawChar+0x6c>
  }
}
 800abc2:	bf00      	nop
 800abc4:	bf00      	nop
 800abc6:	3720      	adds	r7, #32
 800abc8:	46bd      	mov	sp, r7
 800abca:	bd80      	pop	{r7, pc}
 800abcc:	20002bb0 	.word	0x20002bb0
 800abd0:	20002bb4 	.word	0x20002bb4

0800abd4 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 800abd4:	b580      	push	{r7, lr}
 800abd6:	b086      	sub	sp, #24
 800abd8:	af02      	add	r7, sp, #8
 800abda:	60f8      	str	r0, [r7, #12]
 800abdc:	60b9      	str	r1, [r7, #8]
 800abde:	607a      	str	r2, [r7, #4]
 800abe0:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 800abe2:	4b16      	ldr	r3, [pc, #88]	; (800ac3c <FillBuffer+0x68>)
 800abe4:	f44f 3240 	mov.w	r2, #196608	; 0x30000
 800abe8:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 800abea:	4b14      	ldr	r3, [pc, #80]	; (800ac3c <FillBuffer+0x68>)
 800abec:	2200      	movs	r2, #0
 800abee:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 800abf0:	4a12      	ldr	r2, [pc, #72]	; (800ac3c <FillBuffer+0x68>)
 800abf2:	69bb      	ldr	r3, [r7, #24]
 800abf4:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 800abf6:	4b11      	ldr	r3, [pc, #68]	; (800ac3c <FillBuffer+0x68>)
 800abf8:	4a11      	ldr	r2, [pc, #68]	; (800ac40 <FillBuffer+0x6c>)
 800abfa:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 800abfc:	480f      	ldr	r0, [pc, #60]	; (800ac3c <FillBuffer+0x68>)
 800abfe:	f000 fdf9 	bl	800b7f4 <HAL_DMA2D_Init>
 800ac02:	4603      	mov	r3, r0
 800ac04:	2b00      	cmp	r3, #0
 800ac06:	d115      	bne.n	800ac34 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 800ac08:	68f9      	ldr	r1, [r7, #12]
 800ac0a:	480c      	ldr	r0, [pc, #48]	; (800ac3c <FillBuffer+0x68>)
 800ac0c:	f001 f860 	bl	800bcd0 <HAL_DMA2D_ConfigLayer>
 800ac10:	4603      	mov	r3, r0
 800ac12:	2b00      	cmp	r3, #0
 800ac14:	d10e      	bne.n	800ac34 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800ac16:	68ba      	ldr	r2, [r7, #8]
 800ac18:	683b      	ldr	r3, [r7, #0]
 800ac1a:	9300      	str	r3, [sp, #0]
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	69f9      	ldr	r1, [r7, #28]
 800ac20:	4806      	ldr	r0, [pc, #24]	; (800ac3c <FillBuffer+0x68>)
 800ac22:	f000 fe30 	bl	800b886 <HAL_DMA2D_Start>
 800ac26:	4603      	mov	r3, r0
 800ac28:	2b00      	cmp	r3, #0
 800ac2a:	d103      	bne.n	800ac34 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 800ac2c:	210a      	movs	r1, #10
 800ac2e:	4803      	ldr	r0, [pc, #12]	; (800ac3c <FillBuffer+0x68>)
 800ac30:	f000 fe54 	bl	800b8dc <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 800ac34:	bf00      	nop
 800ac36:	3710      	adds	r7, #16
 800ac38:	46bd      	mov	sp, r7
 800ac3a:	bd80      	pop	{r7, pc}
 800ac3c:	20002b40 	.word	0x20002b40
 800ac40:	4002b000 	.word	0x4002b000

0800ac44 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 800ac44:	b580      	push	{r7, lr}
 800ac46:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 800ac48:	4b29      	ldr	r3, [pc, #164]	; (800acf0 <BSP_SDRAM_Init+0xac>)
 800ac4a:	4a2a      	ldr	r2, [pc, #168]	; (800acf4 <BSP_SDRAM_Init+0xb0>)
 800ac4c:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 800ac4e:	4b2a      	ldr	r3, [pc, #168]	; (800acf8 <BSP_SDRAM_Init+0xb4>)
 800ac50:	2202      	movs	r2, #2
 800ac52:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 800ac54:	4b28      	ldr	r3, [pc, #160]	; (800acf8 <BSP_SDRAM_Init+0xb4>)
 800ac56:	2207      	movs	r2, #7
 800ac58:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 800ac5a:	4b27      	ldr	r3, [pc, #156]	; (800acf8 <BSP_SDRAM_Init+0xb4>)
 800ac5c:	2204      	movs	r2, #4
 800ac5e:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 800ac60:	4b25      	ldr	r3, [pc, #148]	; (800acf8 <BSP_SDRAM_Init+0xb4>)
 800ac62:	2207      	movs	r2, #7
 800ac64:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 800ac66:	4b24      	ldr	r3, [pc, #144]	; (800acf8 <BSP_SDRAM_Init+0xb4>)
 800ac68:	2202      	movs	r2, #2
 800ac6a:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 800ac6c:	4b22      	ldr	r3, [pc, #136]	; (800acf8 <BSP_SDRAM_Init+0xb4>)
 800ac6e:	2202      	movs	r2, #2
 800ac70:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 800ac72:	4b21      	ldr	r3, [pc, #132]	; (800acf8 <BSP_SDRAM_Init+0xb4>)
 800ac74:	2202      	movs	r2, #2
 800ac76:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 800ac78:	4b1d      	ldr	r3, [pc, #116]	; (800acf0 <BSP_SDRAM_Init+0xac>)
 800ac7a:	2201      	movs	r2, #1
 800ac7c:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 800ac7e:	4b1c      	ldr	r3, [pc, #112]	; (800acf0 <BSP_SDRAM_Init+0xac>)
 800ac80:	2200      	movs	r2, #0
 800ac82:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 800ac84:	4b1a      	ldr	r3, [pc, #104]	; (800acf0 <BSP_SDRAM_Init+0xac>)
 800ac86:	2204      	movs	r2, #4
 800ac88:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 800ac8a:	4b19      	ldr	r3, [pc, #100]	; (800acf0 <BSP_SDRAM_Init+0xac>)
 800ac8c:	2210      	movs	r2, #16
 800ac8e:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 800ac90:	4b17      	ldr	r3, [pc, #92]	; (800acf0 <BSP_SDRAM_Init+0xac>)
 800ac92:	2240      	movs	r2, #64	; 0x40
 800ac94:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 800ac96:	4b16      	ldr	r3, [pc, #88]	; (800acf0 <BSP_SDRAM_Init+0xac>)
 800ac98:	f44f 72c0 	mov.w	r2, #384	; 0x180
 800ac9c:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 800ac9e:	4b14      	ldr	r3, [pc, #80]	; (800acf0 <BSP_SDRAM_Init+0xac>)
 800aca0:	2200      	movs	r2, #0
 800aca2:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 800aca4:	4b12      	ldr	r3, [pc, #72]	; (800acf0 <BSP_SDRAM_Init+0xac>)
 800aca6:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800acaa:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 800acac:	4b10      	ldr	r3, [pc, #64]	; (800acf0 <BSP_SDRAM_Init+0xac>)
 800acae:	2200      	movs	r2, #0
 800acb0:	625a      	str	r2, [r3, #36]	; 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 800acb2:	4b0f      	ldr	r3, [pc, #60]	; (800acf0 <BSP_SDRAM_Init+0xac>)
 800acb4:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800acb8:	629a      	str	r2, [r3, #40]	; 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 800acba:	2100      	movs	r1, #0
 800acbc:	480c      	ldr	r0, [pc, #48]	; (800acf0 <BSP_SDRAM_Init+0xac>)
 800acbe:	f000 f87f 	bl	800adc0 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 800acc2:	490d      	ldr	r1, [pc, #52]	; (800acf8 <BSP_SDRAM_Init+0xb4>)
 800acc4:	480a      	ldr	r0, [pc, #40]	; (800acf0 <BSP_SDRAM_Init+0xac>)
 800acc6:	f003 fdfd 	bl	800e8c4 <HAL_SDRAM_Init>
 800acca:	4603      	mov	r3, r0
 800accc:	2b00      	cmp	r3, #0
 800acce:	d003      	beq.n	800acd8 <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 800acd0:	4b0a      	ldr	r3, [pc, #40]	; (800acfc <BSP_SDRAM_Init+0xb8>)
 800acd2:	2201      	movs	r2, #1
 800acd4:	701a      	strb	r2, [r3, #0]
 800acd6:	e002      	b.n	800acde <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 800acd8:	4b08      	ldr	r3, [pc, #32]	; (800acfc <BSP_SDRAM_Init+0xb8>)
 800acda:	2200      	movs	r2, #0
 800acdc:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 800acde:	f240 506a 	movw	r0, #1386	; 0x56a
 800ace2:	f000 f80d 	bl	800ad00 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 800ace6:	4b05      	ldr	r3, [pc, #20]	; (800acfc <BSP_SDRAM_Init+0xb8>)
 800ace8:	781b      	ldrb	r3, [r3, #0]
}
 800acea:	4618      	mov	r0, r3
 800acec:	bd80      	pop	{r7, pc}
 800acee:	bf00      	nop
 800acf0:	20002bd0 	.word	0x20002bd0
 800acf4:	a0000140 	.word	0xa0000140
 800acf8:	20002c04 	.word	0x20002c04
 800acfc:	2000009c 	.word	0x2000009c

0800ad00 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 800ad00:	b580      	push	{r7, lr}
 800ad02:	b084      	sub	sp, #16
 800ad04:	af00      	add	r7, sp, #0
 800ad06:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 800ad08:	2300      	movs	r3, #0
 800ad0a:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 800ad0c:	4b2a      	ldr	r3, [pc, #168]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad0e:	2201      	movs	r2, #1
 800ad10:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800ad12:	4b29      	ldr	r3, [pc, #164]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad14:	2208      	movs	r2, #8
 800ad16:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 800ad18:	4b27      	ldr	r3, [pc, #156]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad1a:	2201      	movs	r2, #1
 800ad1c:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800ad1e:	4b26      	ldr	r3, [pc, #152]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad20:	2200      	movs	r2, #0
 800ad22:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800ad24:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ad28:	4923      	ldr	r1, [pc, #140]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad2a:	4824      	ldr	r0, [pc, #144]	; (800adbc <BSP_SDRAM_Initialization_sequence+0xbc>)
 800ad2c:	f003 fdfe 	bl	800e92c <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 800ad30:	2001      	movs	r0, #1
 800ad32:	f000 fa7f 	bl	800b234 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 800ad36:	4b20      	ldr	r3, [pc, #128]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad38:	2202      	movs	r2, #2
 800ad3a:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800ad3c:	4b1e      	ldr	r3, [pc, #120]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad3e:	2208      	movs	r2, #8
 800ad40:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 800ad42:	4b1d      	ldr	r3, [pc, #116]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad44:	2201      	movs	r2, #1
 800ad46:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800ad48:	4b1b      	ldr	r3, [pc, #108]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad4a:	2200      	movs	r2, #0
 800ad4c:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 800ad4e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ad52:	4919      	ldr	r1, [pc, #100]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad54:	4819      	ldr	r0, [pc, #100]	; (800adbc <BSP_SDRAM_Initialization_sequence+0xbc>)
 800ad56:	f003 fde9 	bl	800e92c <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800ad5a:	4b17      	ldr	r3, [pc, #92]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad5c:	2203      	movs	r2, #3
 800ad5e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800ad60:	4b15      	ldr	r3, [pc, #84]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad62:	2208      	movs	r2, #8
 800ad64:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 800ad66:	4b14      	ldr	r3, [pc, #80]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad68:	2204      	movs	r2, #4
 800ad6a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800ad6c:	4b12      	ldr	r3, [pc, #72]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad6e:	2200      	movs	r2, #0
 800ad70:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800ad72:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ad76:	4910      	ldr	r1, [pc, #64]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad78:	4810      	ldr	r0, [pc, #64]	; (800adbc <BSP_SDRAM_Initialization_sequence+0xbc>)
 800ad7a:	f003 fdd7 	bl	800e92c <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 800ad7e:	f44f 730c 	mov.w	r3, #560	; 0x230
 800ad82:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 800ad84:	4b0c      	ldr	r3, [pc, #48]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad86:	2204      	movs	r2, #4
 800ad88:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 800ad8a:	4b0b      	ldr	r3, [pc, #44]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad8c:	2208      	movs	r2, #8
 800ad8e:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 800ad90:	4b09      	ldr	r3, [pc, #36]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad92:	2201      	movs	r2, #1
 800ad94:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 800ad96:	68fb      	ldr	r3, [r7, #12]
 800ad98:	4a07      	ldr	r2, [pc, #28]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ad9a:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 800ad9c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800ada0:	4905      	ldr	r1, [pc, #20]	; (800adb8 <BSP_SDRAM_Initialization_sequence+0xb8>)
 800ada2:	4806      	ldr	r0, [pc, #24]	; (800adbc <BSP_SDRAM_Initialization_sequence+0xbc>)
 800ada4:	f003 fdc2 	bl	800e92c <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 800ada8:	6879      	ldr	r1, [r7, #4]
 800adaa:	4804      	ldr	r0, [pc, #16]	; (800adbc <BSP_SDRAM_Initialization_sequence+0xbc>)
 800adac:	f003 fde9 	bl	800e982 <HAL_SDRAM_ProgramRefreshRate>
}
 800adb0:	bf00      	nop
 800adb2:	3710      	adds	r7, #16
 800adb4:	46bd      	mov	sp, r7
 800adb6:	bd80      	pop	{r7, pc}
 800adb8:	20002c20 	.word	0x20002c20
 800adbc:	20002bd0 	.word	0x20002bd0

0800adc0 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 800adc0:	b580      	push	{r7, lr}
 800adc2:	b090      	sub	sp, #64	; 0x40
 800adc4:	af00      	add	r7, sp, #0
 800adc6:	6078      	str	r0, [r7, #4]
 800adc8:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	2b00      	cmp	r3, #0
 800adce:	f000 80ec 	beq.w	800afaa <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 800add2:	2300      	movs	r3, #0
 800add4:	62bb      	str	r3, [r7, #40]	; 0x28
 800add6:	4b77      	ldr	r3, [pc, #476]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800add8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800adda:	4a76      	ldr	r2, [pc, #472]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800addc:	f043 0301 	orr.w	r3, r3, #1
 800ade0:	6393      	str	r3, [r2, #56]	; 0x38
 800ade2:	4b74      	ldr	r3, [pc, #464]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800ade4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ade6:	f003 0301 	and.w	r3, r3, #1
 800adea:	62bb      	str	r3, [r7, #40]	; 0x28
 800adec:	6abb      	ldr	r3, [r7, #40]	; 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 800adee:	2300      	movs	r3, #0
 800adf0:	627b      	str	r3, [r7, #36]	; 0x24
 800adf2:	4b70      	ldr	r3, [pc, #448]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800adf4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800adf6:	4a6f      	ldr	r2, [pc, #444]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800adf8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800adfc:	6313      	str	r3, [r2, #48]	; 0x30
 800adfe:	4b6d      	ldr	r3, [pc, #436]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800ae00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800ae06:	627b      	str	r3, [r7, #36]	; 0x24
 800ae08:	6a7b      	ldr	r3, [r7, #36]	; 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800ae0a:	2300      	movs	r3, #0
 800ae0c:	623b      	str	r3, [r7, #32]
 800ae0e:	4b69      	ldr	r3, [pc, #420]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800ae10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae12:	4a68      	ldr	r2, [pc, #416]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800ae14:	f043 0302 	orr.w	r3, r3, #2
 800ae18:	6313      	str	r3, [r2, #48]	; 0x30
 800ae1a:	4b66      	ldr	r3, [pc, #408]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800ae1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae1e:	f003 0302 	and.w	r3, r3, #2
 800ae22:	623b      	str	r3, [r7, #32]
 800ae24:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800ae26:	2300      	movs	r3, #0
 800ae28:	61fb      	str	r3, [r7, #28]
 800ae2a:	4b62      	ldr	r3, [pc, #392]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800ae2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae2e:	4a61      	ldr	r2, [pc, #388]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800ae30:	f043 0304 	orr.w	r3, r3, #4
 800ae34:	6313      	str	r3, [r2, #48]	; 0x30
 800ae36:	4b5f      	ldr	r3, [pc, #380]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800ae38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae3a:	f003 0304 	and.w	r3, r3, #4
 800ae3e:	61fb      	str	r3, [r7, #28]
 800ae40:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800ae42:	2300      	movs	r3, #0
 800ae44:	61bb      	str	r3, [r7, #24]
 800ae46:	4b5b      	ldr	r3, [pc, #364]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800ae48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae4a:	4a5a      	ldr	r2, [pc, #360]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800ae4c:	f043 0308 	orr.w	r3, r3, #8
 800ae50:	6313      	str	r3, [r2, #48]	; 0x30
 800ae52:	4b58      	ldr	r3, [pc, #352]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800ae54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae56:	f003 0308 	and.w	r3, r3, #8
 800ae5a:	61bb      	str	r3, [r7, #24]
 800ae5c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800ae5e:	2300      	movs	r3, #0
 800ae60:	617b      	str	r3, [r7, #20]
 800ae62:	4b54      	ldr	r3, [pc, #336]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800ae64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae66:	4a53      	ldr	r2, [pc, #332]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800ae68:	f043 0310 	orr.w	r3, r3, #16
 800ae6c:	6313      	str	r3, [r2, #48]	; 0x30
 800ae6e:	4b51      	ldr	r3, [pc, #324]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800ae70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae72:	f003 0310 	and.w	r3, r3, #16
 800ae76:	617b      	str	r3, [r7, #20]
 800ae78:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800ae7a:	2300      	movs	r3, #0
 800ae7c:	613b      	str	r3, [r7, #16]
 800ae7e:	4b4d      	ldr	r3, [pc, #308]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800ae80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae82:	4a4c      	ldr	r2, [pc, #304]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800ae84:	f043 0320 	orr.w	r3, r3, #32
 800ae88:	6313      	str	r3, [r2, #48]	; 0x30
 800ae8a:	4b4a      	ldr	r3, [pc, #296]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800ae8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae8e:	f003 0320 	and.w	r3, r3, #32
 800ae92:	613b      	str	r3, [r7, #16]
 800ae94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800ae96:	2300      	movs	r3, #0
 800ae98:	60fb      	str	r3, [r7, #12]
 800ae9a:	4b46      	ldr	r3, [pc, #280]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800ae9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ae9e:	4a45      	ldr	r2, [pc, #276]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800aea0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aea4:	6313      	str	r3, [r2, #48]	; 0x30
 800aea6:	4b43      	ldr	r3, [pc, #268]	; (800afb4 <BSP_SDRAM_MspInit+0x1f4>)
 800aea8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800aeaa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800aeae:	60fb      	str	r3, [r7, #12]
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 800aeb2:	2302      	movs	r3, #2
 800aeb4:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 800aeb6:	2302      	movs	r3, #2
 800aeb8:	63bb      	str	r3, [r7, #56]	; 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 800aeba:	2300      	movs	r3, #0
 800aebc:	637b      	str	r3, [r7, #52]	; 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 800aebe:	230c      	movs	r3, #12
 800aec0:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 800aec2:	2360      	movs	r3, #96	; 0x60
 800aec4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 800aec6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800aeca:	4619      	mov	r1, r3
 800aecc:	483a      	ldr	r0, [pc, #232]	; (800afb8 <BSP_SDRAM_MspInit+0x1f8>)
 800aece:	f001 f82d 	bl	800bf2c <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 800aed2:	2301      	movs	r3, #1
 800aed4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 800aed6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800aeda:	4619      	mov	r1, r3
 800aedc:	4837      	ldr	r0, [pc, #220]	; (800afbc <BSP_SDRAM_MspInit+0x1fc>)
 800aede:	f001 f825 	bl	800bf2c <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 800aee2:	f24c 7303 	movw	r3, #50947	; 0xc703
 800aee6:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 800aee8:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800aeec:	4619      	mov	r1, r3
 800aeee:	4834      	ldr	r0, [pc, #208]	; (800afc0 <BSP_SDRAM_MspInit+0x200>)
 800aef0:	f001 f81c 	bl	800bf2c <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 800aef4:	f64f 7383 	movw	r3, #65411	; 0xff83
 800aef8:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 800aefa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800aefe:	4619      	mov	r1, r3
 800af00:	4830      	ldr	r0, [pc, #192]	; (800afc4 <BSP_SDRAM_MspInit+0x204>)
 800af02:	f001 f813 	bl	800bf2c <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 800af06:	f64f 033f 	movw	r3, #63551	; 0xf83f
 800af0a:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 800af0c:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800af10:	4619      	mov	r1, r3
 800af12:	482d      	ldr	r0, [pc, #180]	; (800afc8 <BSP_SDRAM_MspInit+0x208>)
 800af14:	f001 f80a 	bl	800bf2c <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 800af18:	f248 1333 	movw	r3, #33075	; 0x8133
 800af1c:	62fb      	str	r3, [r7, #44]	; 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 800af1e:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800af22:	4619      	mov	r1, r3
 800af24:	4829      	ldr	r0, [pc, #164]	; (800afcc <BSP_SDRAM_MspInit+0x20c>)
 800af26:	f001 f801 	bl	800bf2c <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 800af2a:	4b29      	ldr	r3, [pc, #164]	; (800afd0 <BSP_SDRAM_MspInit+0x210>)
 800af2c:	2200      	movs	r2, #0
 800af2e:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 800af30:	4b27      	ldr	r3, [pc, #156]	; (800afd0 <BSP_SDRAM_MspInit+0x210>)
 800af32:	2280      	movs	r2, #128	; 0x80
 800af34:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800af36:	4b26      	ldr	r3, [pc, #152]	; (800afd0 <BSP_SDRAM_MspInit+0x210>)
 800af38:	f44f 7200 	mov.w	r2, #512	; 0x200
 800af3c:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 800af3e:	4b24      	ldr	r3, [pc, #144]	; (800afd0 <BSP_SDRAM_MspInit+0x210>)
 800af40:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800af44:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800af46:	4b22      	ldr	r3, [pc, #136]	; (800afd0 <BSP_SDRAM_MspInit+0x210>)
 800af48:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800af4c:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 800af4e:	4b20      	ldr	r3, [pc, #128]	; (800afd0 <BSP_SDRAM_MspInit+0x210>)
 800af50:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800af54:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 800af56:	4b1e      	ldr	r3, [pc, #120]	; (800afd0 <BSP_SDRAM_MspInit+0x210>)
 800af58:	2200      	movs	r2, #0
 800af5a:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 800af5c:	4b1c      	ldr	r3, [pc, #112]	; (800afd0 <BSP_SDRAM_MspInit+0x210>)
 800af5e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800af62:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 800af64:	4b1a      	ldr	r3, [pc, #104]	; (800afd0 <BSP_SDRAM_MspInit+0x210>)
 800af66:	2200      	movs	r2, #0
 800af68:	625a      	str	r2, [r3, #36]	; 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 800af6a:	4b19      	ldr	r3, [pc, #100]	; (800afd0 <BSP_SDRAM_MspInit+0x210>)
 800af6c:	2203      	movs	r2, #3
 800af6e:	629a      	str	r2, [r3, #40]	; 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 800af70:	4b17      	ldr	r3, [pc, #92]	; (800afd0 <BSP_SDRAM_MspInit+0x210>)
 800af72:	2200      	movs	r2, #0
 800af74:	62da      	str	r2, [r3, #44]	; 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 800af76:	4b16      	ldr	r3, [pc, #88]	; (800afd0 <BSP_SDRAM_MspInit+0x210>)
 800af78:	2200      	movs	r2, #0
 800af7a:	631a      	str	r2, [r3, #48]	; 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 800af7c:	4b14      	ldr	r3, [pc, #80]	; (800afd0 <BSP_SDRAM_MspInit+0x210>)
 800af7e:	4a15      	ldr	r2, [pc, #84]	; (800afd4 <BSP_SDRAM_MspInit+0x214>)
 800af80:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 800af82:	687b      	ldr	r3, [r7, #4]
 800af84:	4a12      	ldr	r2, [pc, #72]	; (800afd0 <BSP_SDRAM_MspInit+0x210>)
 800af86:	631a      	str	r2, [r3, #48]	; 0x30
 800af88:	4a11      	ldr	r2, [pc, #68]	; (800afd0 <BSP_SDRAM_MspInit+0x210>)
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	6393      	str	r3, [r2, #56]	; 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 800af8e:	4810      	ldr	r0, [pc, #64]	; (800afd0 <BSP_SDRAM_MspInit+0x210>)
 800af90:	f000 fb20 	bl	800b5d4 <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 800af94:	480e      	ldr	r0, [pc, #56]	; (800afd0 <BSP_SDRAM_MspInit+0x210>)
 800af96:	f000 fa6f 	bl	800b478 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 800af9a:	2200      	movs	r2, #0
 800af9c:	210f      	movs	r1, #15
 800af9e:	2038      	movs	r0, #56	; 0x38
 800afa0:	f000 fa24 	bl	800b3ec <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 800afa4:	2038      	movs	r0, #56	; 0x38
 800afa6:	f000 fa3d 	bl	800b424 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 800afaa:	bf00      	nop
 800afac:	3740      	adds	r7, #64	; 0x40
 800afae:	46bd      	mov	sp, r7
 800afb0:	bd80      	pop	{r7, pc}
 800afb2:	bf00      	nop
 800afb4:	40023800 	.word	0x40023800
 800afb8:	40020400 	.word	0x40020400
 800afbc:	40020800 	.word	0x40020800
 800afc0:	40020c00 	.word	0x40020c00
 800afc4:	40021000 	.word	0x40021000
 800afc8:	40021400 	.word	0x40021400
 800afcc:	40021800 	.word	0x40021800
 800afd0:	20002c30 	.word	0x20002c30
 800afd4:	40026410 	.word	0x40026410

0800afd8 <BSP_TS_Init>:
  * @param  XSize: The maximum X size of the TS area on LCD
  * @param  YSize: The maximum Y size of the TS area on LCD  
  * @retval TS_OK: if all initializations are OK. Other value if error.
  */
uint8_t BSP_TS_Init(uint16_t XSize, uint16_t YSize)
{
 800afd8:	b580      	push	{r7, lr}
 800afda:	b084      	sub	sp, #16
 800afdc:	af00      	add	r7, sp, #0
 800afde:	4603      	mov	r3, r0
 800afe0:	460a      	mov	r2, r1
 800afe2:	80fb      	strh	r3, [r7, #6]
 800afe4:	4613      	mov	r3, r2
 800afe6:	80bb      	strh	r3, [r7, #4]
  uint8_t ret = TS_ERROR;
 800afe8:	2301      	movs	r3, #1
 800afea:	73fb      	strb	r3, [r7, #15]

  /* Initialize x and y positions boundaries */
  TsXBoundary = XSize;
 800afec:	4a13      	ldr	r2, [pc, #76]	; (800b03c <BSP_TS_Init+0x64>)
 800afee:	88fb      	ldrh	r3, [r7, #6]
 800aff0:	8013      	strh	r3, [r2, #0]
  TsYBoundary = YSize;
 800aff2:	4a13      	ldr	r2, [pc, #76]	; (800b040 <BSP_TS_Init+0x68>)
 800aff4:	88bb      	ldrh	r3, [r7, #4]
 800aff6:	8013      	strh	r3, [r2, #0]

  /* Read ID and verify if the IO expander is ready */
  if(stmpe811_ts_drv.ReadID(TS_I2C_ADDRESS) == STMPE811_ID)
 800aff8:	4b12      	ldr	r3, [pc, #72]	; (800b044 <BSP_TS_Init+0x6c>)
 800affa:	685b      	ldr	r3, [r3, #4]
 800affc:	2082      	movs	r0, #130	; 0x82
 800affe:	4798      	blx	r3
 800b000:	4603      	mov	r3, r0
 800b002:	461a      	mov	r2, r3
 800b004:	f640 0311 	movw	r3, #2065	; 0x811
 800b008:	429a      	cmp	r2, r3
 800b00a:	d104      	bne.n	800b016 <BSP_TS_Init+0x3e>
  {
    /* Initialize the TS driver structure */
    TsDrv = &stmpe811_ts_drv;
 800b00c:	4b0e      	ldr	r3, [pc, #56]	; (800b048 <BSP_TS_Init+0x70>)
 800b00e:	4a0d      	ldr	r2, [pc, #52]	; (800b044 <BSP_TS_Init+0x6c>)
 800b010:	601a      	str	r2, [r3, #0]

    ret = TS_OK;
 800b012:	2300      	movs	r3, #0
 800b014:	73fb      	strb	r3, [r7, #15]
  }

  if(ret == TS_OK)
 800b016:	7bfb      	ldrb	r3, [r7, #15]
 800b018:	2b00      	cmp	r3, #0
 800b01a:	d109      	bne.n	800b030 <BSP_TS_Init+0x58>
  {
    /* Initialize the LL TS Driver */
    TsDrv->Init(TS_I2C_ADDRESS);
 800b01c:	4b0a      	ldr	r3, [pc, #40]	; (800b048 <BSP_TS_Init+0x70>)
 800b01e:	681b      	ldr	r3, [r3, #0]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	2082      	movs	r0, #130	; 0x82
 800b024:	4798      	blx	r3
    TsDrv->Start(TS_I2C_ADDRESS);
 800b026:	4b08      	ldr	r3, [pc, #32]	; (800b048 <BSP_TS_Init+0x70>)
 800b028:	681b      	ldr	r3, [r3, #0]
 800b02a:	68db      	ldr	r3, [r3, #12]
 800b02c:	2082      	movs	r0, #130	; 0x82
 800b02e:	4798      	blx	r3
  }

  return ret;
 800b030:	7bfb      	ldrb	r3, [r7, #15]
}
 800b032:	4618      	mov	r0, r3
 800b034:	3710      	adds	r7, #16
 800b036:	46bd      	mov	sp, r7
 800b038:	bd80      	pop	{r7, pc}
 800b03a:	bf00      	nop
 800b03c:	20002c94 	.word	0x20002c94
 800b040:	20002c96 	.word	0x20002c96
 800b044:	20000064 	.word	0x20000064
 800b048:	20002c90 	.word	0x20002c90

0800b04c <BSP_TS_GetState>:
/**
  * @brief  Returns status and positions of the touch screen.
  * @param  TsState: Pointer to touch screen current state structure
  */
void BSP_TS_GetState(TS_StateTypeDef* TsState)
{
 800b04c:	b580      	push	{r7, lr}
 800b04e:	b086      	sub	sp, #24
 800b050:	af00      	add	r7, sp, #0
 800b052:	6078      	str	r0, [r7, #4]
  static uint32_t _x = 0, _y = 0;
  uint16_t xDiff, yDiff , x , y, xr, yr;
  
  TsState->TouchDetected = TsDrv->DetectTouch(TS_I2C_ADDRESS);
 800b054:	4b4f      	ldr	r3, [pc, #316]	; (800b194 <BSP_TS_GetState+0x148>)
 800b056:	681b      	ldr	r3, [r3, #0]
 800b058:	691b      	ldr	r3, [r3, #16]
 800b05a:	2082      	movs	r0, #130	; 0x82
 800b05c:	4798      	blx	r3
 800b05e:	4603      	mov	r3, r0
 800b060:	b29a      	uxth	r2, r3
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	801a      	strh	r2, [r3, #0]
  
  if(TsState->TouchDetected)
 800b066:	687b      	ldr	r3, [r7, #4]
 800b068:	881b      	ldrh	r3, [r3, #0]
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	f000 808d 	beq.w	800b18a <BSP_TS_GetState+0x13e>
  {
    TsDrv->GetXY(TS_I2C_ADDRESS, &x, &y);
 800b070:	4b48      	ldr	r3, [pc, #288]	; (800b194 <BSP_TS_GetState+0x148>)
 800b072:	681b      	ldr	r3, [r3, #0]
 800b074:	695b      	ldr	r3, [r3, #20]
 800b076:	f107 020c 	add.w	r2, r7, #12
 800b07a:	f107 010e 	add.w	r1, r7, #14
 800b07e:	2082      	movs	r0, #130	; 0x82
 800b080:	4798      	blx	r3
    
    /* Y value first correction */
    y -= 360;  
 800b082:	89bb      	ldrh	r3, [r7, #12]
 800b084:	f5a3 73b4 	sub.w	r3, r3, #360	; 0x168
 800b088:	b29b      	uxth	r3, r3
 800b08a:	81bb      	strh	r3, [r7, #12]
    
    /* Y value second correction */
    yr = y / 11;
 800b08c:	89bb      	ldrh	r3, [r7, #12]
 800b08e:	4a42      	ldr	r2, [pc, #264]	; (800b198 <BSP_TS_GetState+0x14c>)
 800b090:	fba2 2303 	umull	r2, r3, r2, r3
 800b094:	08db      	lsrs	r3, r3, #3
 800b096:	82bb      	strh	r3, [r7, #20]
    
    /* Return y position value */
    if(yr <= 0)
 800b098:	8abb      	ldrh	r3, [r7, #20]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d102      	bne.n	800b0a4 <BSP_TS_GetState+0x58>
    {
      yr = 0;
 800b09e:	2300      	movs	r3, #0
 800b0a0:	82bb      	strh	r3, [r7, #20]
 800b0a2:	e008      	b.n	800b0b6 <BSP_TS_GetState+0x6a>
    }
    else if (yr > TsYBoundary)
 800b0a4:	4b3d      	ldr	r3, [pc, #244]	; (800b19c <BSP_TS_GetState+0x150>)
 800b0a6:	881b      	ldrh	r3, [r3, #0]
 800b0a8:	8aba      	ldrh	r2, [r7, #20]
 800b0aa:	429a      	cmp	r2, r3
 800b0ac:	d903      	bls.n	800b0b6 <BSP_TS_GetState+0x6a>
    {
      yr = TsYBoundary - 1;
 800b0ae:	4b3b      	ldr	r3, [pc, #236]	; (800b19c <BSP_TS_GetState+0x150>)
 800b0b0:	881b      	ldrh	r3, [r3, #0]
 800b0b2:	3b01      	subs	r3, #1
 800b0b4:	82bb      	strh	r3, [r7, #20]
    }
    else
    {}
    y = yr;
 800b0b6:	8abb      	ldrh	r3, [r7, #20]
 800b0b8:	81bb      	strh	r3, [r7, #12]
    
    /* X value first correction */
    if(x <= 3000)
 800b0ba:	89fb      	ldrh	r3, [r7, #14]
 800b0bc:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800b0c0:	4293      	cmp	r3, r2
 800b0c2:	d806      	bhi.n	800b0d2 <BSP_TS_GetState+0x86>
    {
      x = 3870 - x;
 800b0c4:	89fb      	ldrh	r3, [r7, #14]
 800b0c6:	f5c3 6371 	rsb	r3, r3, #3856	; 0xf10
 800b0ca:	330e      	adds	r3, #14
 800b0cc:	b29b      	uxth	r3, r3
 800b0ce:	81fb      	strh	r3, [r7, #14]
 800b0d0:	e005      	b.n	800b0de <BSP_TS_GetState+0x92>
    }
    else
    {
      x = 3800 - x;
 800b0d2:	89fb      	ldrh	r3, [r7, #14]
 800b0d4:	f5c3 636d 	rsb	r3, r3, #3792	; 0xed0
 800b0d8:	3308      	adds	r3, #8
 800b0da:	b29b      	uxth	r3, r3
 800b0dc:	81fb      	strh	r3, [r7, #14]
    }
    
    /* X value second correction */  
    xr = x / 15;
 800b0de:	89fb      	ldrh	r3, [r7, #14]
 800b0e0:	4a2f      	ldr	r2, [pc, #188]	; (800b1a0 <BSP_TS_GetState+0x154>)
 800b0e2:	fba2 2303 	umull	r2, r3, r2, r3
 800b0e6:	08db      	lsrs	r3, r3, #3
 800b0e8:	82fb      	strh	r3, [r7, #22]
    
    /* Return X position value */
    if(xr <= 0)
 800b0ea:	8afb      	ldrh	r3, [r7, #22]
 800b0ec:	2b00      	cmp	r3, #0
 800b0ee:	d102      	bne.n	800b0f6 <BSP_TS_GetState+0xaa>
    {
      xr = 0;
 800b0f0:	2300      	movs	r3, #0
 800b0f2:	82fb      	strh	r3, [r7, #22]
 800b0f4:	e008      	b.n	800b108 <BSP_TS_GetState+0xbc>
    }
    else if (xr > TsXBoundary)
 800b0f6:	4b2b      	ldr	r3, [pc, #172]	; (800b1a4 <BSP_TS_GetState+0x158>)
 800b0f8:	881b      	ldrh	r3, [r3, #0]
 800b0fa:	8afa      	ldrh	r2, [r7, #22]
 800b0fc:	429a      	cmp	r2, r3
 800b0fe:	d903      	bls.n	800b108 <BSP_TS_GetState+0xbc>
    {
      xr = TsXBoundary - 1;
 800b100:	4b28      	ldr	r3, [pc, #160]	; (800b1a4 <BSP_TS_GetState+0x158>)
 800b102:	881b      	ldrh	r3, [r3, #0]
 800b104:	3b01      	subs	r3, #1
 800b106:	82fb      	strh	r3, [r7, #22]
    }
    else 
    {}
    
    x = xr;
 800b108:	8afb      	ldrh	r3, [r7, #22]
 800b10a:	81fb      	strh	r3, [r7, #14]
    xDiff = x > _x? (x - _x): (_x - x);
 800b10c:	89fb      	ldrh	r3, [r7, #14]
 800b10e:	461a      	mov	r2, r3
 800b110:	4b25      	ldr	r3, [pc, #148]	; (800b1a8 <BSP_TS_GetState+0x15c>)
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	429a      	cmp	r2, r3
 800b116:	d906      	bls.n	800b126 <BSP_TS_GetState+0xda>
 800b118:	89fa      	ldrh	r2, [r7, #14]
 800b11a:	4b23      	ldr	r3, [pc, #140]	; (800b1a8 <BSP_TS_GetState+0x15c>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	b29b      	uxth	r3, r3
 800b120:	1ad3      	subs	r3, r2, r3
 800b122:	b29b      	uxth	r3, r3
 800b124:	e005      	b.n	800b132 <BSP_TS_GetState+0xe6>
 800b126:	4b20      	ldr	r3, [pc, #128]	; (800b1a8 <BSP_TS_GetState+0x15c>)
 800b128:	681b      	ldr	r3, [r3, #0]
 800b12a:	b29a      	uxth	r2, r3
 800b12c:	89fb      	ldrh	r3, [r7, #14]
 800b12e:	1ad3      	subs	r3, r2, r3
 800b130:	b29b      	uxth	r3, r3
 800b132:	827b      	strh	r3, [r7, #18]
    yDiff = y > _y? (y - _y): (_y - y); 
 800b134:	89bb      	ldrh	r3, [r7, #12]
 800b136:	461a      	mov	r2, r3
 800b138:	4b1c      	ldr	r3, [pc, #112]	; (800b1ac <BSP_TS_GetState+0x160>)
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	429a      	cmp	r2, r3
 800b13e:	d906      	bls.n	800b14e <BSP_TS_GetState+0x102>
 800b140:	89ba      	ldrh	r2, [r7, #12]
 800b142:	4b1a      	ldr	r3, [pc, #104]	; (800b1ac <BSP_TS_GetState+0x160>)
 800b144:	681b      	ldr	r3, [r3, #0]
 800b146:	b29b      	uxth	r3, r3
 800b148:	1ad3      	subs	r3, r2, r3
 800b14a:	b29b      	uxth	r3, r3
 800b14c:	e005      	b.n	800b15a <BSP_TS_GetState+0x10e>
 800b14e:	4b17      	ldr	r3, [pc, #92]	; (800b1ac <BSP_TS_GetState+0x160>)
 800b150:	681b      	ldr	r3, [r3, #0]
 800b152:	b29a      	uxth	r2, r3
 800b154:	89bb      	ldrh	r3, [r7, #12]
 800b156:	1ad3      	subs	r3, r2, r3
 800b158:	b29b      	uxth	r3, r3
 800b15a:	823b      	strh	r3, [r7, #16]
    
    if (xDiff + yDiff > 5)
 800b15c:	8a7a      	ldrh	r2, [r7, #18]
 800b15e:	8a3b      	ldrh	r3, [r7, #16]
 800b160:	4413      	add	r3, r2
 800b162:	2b05      	cmp	r3, #5
 800b164:	dd07      	ble.n	800b176 <BSP_TS_GetState+0x12a>
    {
      _x = x;
 800b166:	89fb      	ldrh	r3, [r7, #14]
 800b168:	461a      	mov	r2, r3
 800b16a:	4b0f      	ldr	r3, [pc, #60]	; (800b1a8 <BSP_TS_GetState+0x15c>)
 800b16c:	601a      	str	r2, [r3, #0]
      _y = y; 
 800b16e:	89bb      	ldrh	r3, [r7, #12]
 800b170:	461a      	mov	r2, r3
 800b172:	4b0e      	ldr	r3, [pc, #56]	; (800b1ac <BSP_TS_GetState+0x160>)
 800b174:	601a      	str	r2, [r3, #0]
    }
    
    /* Update the X position */
    TsState->X = _x;
 800b176:	4b0c      	ldr	r3, [pc, #48]	; (800b1a8 <BSP_TS_GetState+0x15c>)
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	b29a      	uxth	r2, r3
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	805a      	strh	r2, [r3, #2]
    
    /* Update the Y position */  
    TsState->Y = _y;
 800b180:	4b0a      	ldr	r3, [pc, #40]	; (800b1ac <BSP_TS_GetState+0x160>)
 800b182:	681b      	ldr	r3, [r3, #0]
 800b184:	b29a      	uxth	r2, r3
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	809a      	strh	r2, [r3, #4]
  }
}
 800b18a:	bf00      	nop
 800b18c:	3718      	adds	r7, #24
 800b18e:	46bd      	mov	sp, r7
 800b190:	bd80      	pop	{r7, pc}
 800b192:	bf00      	nop
 800b194:	20002c90 	.word	0x20002c90
 800b198:	ba2e8ba3 	.word	0xba2e8ba3
 800b19c:	20002c96 	.word	0x20002c96
 800b1a0:	88888889 	.word	0x88888889
 800b1a4:	20002c94 	.word	0x20002c94
 800b1a8:	20002c98 	.word	0x20002c98
 800b1ac:	20002c9c 	.word	0x20002c9c

0800b1b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800b1b0:	b580      	push	{r7, lr}
 800b1b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800b1b4:	4b0e      	ldr	r3, [pc, #56]	; (800b1f0 <HAL_Init+0x40>)
 800b1b6:	681b      	ldr	r3, [r3, #0]
 800b1b8:	4a0d      	ldr	r2, [pc, #52]	; (800b1f0 <HAL_Init+0x40>)
 800b1ba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800b1be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800b1c0:	4b0b      	ldr	r3, [pc, #44]	; (800b1f0 <HAL_Init+0x40>)
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	4a0a      	ldr	r2, [pc, #40]	; (800b1f0 <HAL_Init+0x40>)
 800b1c6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800b1ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800b1cc:	4b08      	ldr	r3, [pc, #32]	; (800b1f0 <HAL_Init+0x40>)
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	4a07      	ldr	r2, [pc, #28]	; (800b1f0 <HAL_Init+0x40>)
 800b1d2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b1d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800b1d8:	2003      	movs	r0, #3
 800b1da:	f000 f8fc 	bl	800b3d6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800b1de:	2000      	movs	r0, #0
 800b1e0:	f7fc fda8 	bl	8007d34 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800b1e4:	f7fc fd7e 	bl	8007ce4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800b1e8:	2300      	movs	r3, #0
}
 800b1ea:	4618      	mov	r0, r3
 800b1ec:	bd80      	pop	{r7, pc}
 800b1ee:	bf00      	nop
 800b1f0:	40023c00 	.word	0x40023c00

0800b1f4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800b1f4:	b480      	push	{r7}
 800b1f6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800b1f8:	4b06      	ldr	r3, [pc, #24]	; (800b214 <HAL_IncTick+0x20>)
 800b1fa:	781b      	ldrb	r3, [r3, #0]
 800b1fc:	461a      	mov	r2, r3
 800b1fe:	4b06      	ldr	r3, [pc, #24]	; (800b218 <HAL_IncTick+0x24>)
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	4413      	add	r3, r2
 800b204:	4a04      	ldr	r2, [pc, #16]	; (800b218 <HAL_IncTick+0x24>)
 800b206:	6013      	str	r3, [r2, #0]
}
 800b208:	bf00      	nop
 800b20a:	46bd      	mov	sp, r7
 800b20c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b210:	4770      	bx	lr
 800b212:	bf00      	nop
 800b214:	200000a4 	.word	0x200000a4
 800b218:	20002ca0 	.word	0x20002ca0

0800b21c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800b21c:	b480      	push	{r7}
 800b21e:	af00      	add	r7, sp, #0
  return uwTick;
 800b220:	4b03      	ldr	r3, [pc, #12]	; (800b230 <HAL_GetTick+0x14>)
 800b222:	681b      	ldr	r3, [r3, #0]
}
 800b224:	4618      	mov	r0, r3
 800b226:	46bd      	mov	sp, r7
 800b228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b22c:	4770      	bx	lr
 800b22e:	bf00      	nop
 800b230:	20002ca0 	.word	0x20002ca0

0800b234 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800b234:	b580      	push	{r7, lr}
 800b236:	b084      	sub	sp, #16
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800b23c:	f7ff ffee 	bl	800b21c <HAL_GetTick>
 800b240:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800b242:	687b      	ldr	r3, [r7, #4]
 800b244:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800b246:	68fb      	ldr	r3, [r7, #12]
 800b248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b24c:	d005      	beq.n	800b25a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800b24e:	4b0a      	ldr	r3, [pc, #40]	; (800b278 <HAL_Delay+0x44>)
 800b250:	781b      	ldrb	r3, [r3, #0]
 800b252:	461a      	mov	r2, r3
 800b254:	68fb      	ldr	r3, [r7, #12]
 800b256:	4413      	add	r3, r2
 800b258:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800b25a:	bf00      	nop
 800b25c:	f7ff ffde 	bl	800b21c <HAL_GetTick>
 800b260:	4602      	mov	r2, r0
 800b262:	68bb      	ldr	r3, [r7, #8]
 800b264:	1ad3      	subs	r3, r2, r3
 800b266:	68fa      	ldr	r2, [r7, #12]
 800b268:	429a      	cmp	r2, r3
 800b26a:	d8f7      	bhi.n	800b25c <HAL_Delay+0x28>
  {
  }
}
 800b26c:	bf00      	nop
 800b26e:	bf00      	nop
 800b270:	3710      	adds	r7, #16
 800b272:	46bd      	mov	sp, r7
 800b274:	bd80      	pop	{r7, pc}
 800b276:	bf00      	nop
 800b278:	200000a4 	.word	0x200000a4

0800b27c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b27c:	b480      	push	{r7}
 800b27e:	b085      	sub	sp, #20
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800b284:	687b      	ldr	r3, [r7, #4]
 800b286:	f003 0307 	and.w	r3, r3, #7
 800b28a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800b28c:	4b0c      	ldr	r3, [pc, #48]	; (800b2c0 <__NVIC_SetPriorityGrouping+0x44>)
 800b28e:	68db      	ldr	r3, [r3, #12]
 800b290:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800b292:	68ba      	ldr	r2, [r7, #8]
 800b294:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800b298:	4013      	ands	r3, r2
 800b29a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800b2a0:	68bb      	ldr	r3, [r7, #8]
 800b2a2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800b2a4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800b2a8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800b2ac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800b2ae:	4a04      	ldr	r2, [pc, #16]	; (800b2c0 <__NVIC_SetPriorityGrouping+0x44>)
 800b2b0:	68bb      	ldr	r3, [r7, #8]
 800b2b2:	60d3      	str	r3, [r2, #12]
}
 800b2b4:	bf00      	nop
 800b2b6:	3714      	adds	r7, #20
 800b2b8:	46bd      	mov	sp, r7
 800b2ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2be:	4770      	bx	lr
 800b2c0:	e000ed00 	.word	0xe000ed00

0800b2c4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800b2c4:	b480      	push	{r7}
 800b2c6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800b2c8:	4b04      	ldr	r3, [pc, #16]	; (800b2dc <__NVIC_GetPriorityGrouping+0x18>)
 800b2ca:	68db      	ldr	r3, [r3, #12]
 800b2cc:	0a1b      	lsrs	r3, r3, #8
 800b2ce:	f003 0307 	and.w	r3, r3, #7
}
 800b2d2:	4618      	mov	r0, r3
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2da:	4770      	bx	lr
 800b2dc:	e000ed00 	.word	0xe000ed00

0800b2e0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b2e0:	b480      	push	{r7}
 800b2e2:	b083      	sub	sp, #12
 800b2e4:	af00      	add	r7, sp, #0
 800b2e6:	4603      	mov	r3, r0
 800b2e8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b2ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b2ee:	2b00      	cmp	r3, #0
 800b2f0:	db0b      	blt.n	800b30a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800b2f2:	79fb      	ldrb	r3, [r7, #7]
 800b2f4:	f003 021f 	and.w	r2, r3, #31
 800b2f8:	4907      	ldr	r1, [pc, #28]	; (800b318 <__NVIC_EnableIRQ+0x38>)
 800b2fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b2fe:	095b      	lsrs	r3, r3, #5
 800b300:	2001      	movs	r0, #1
 800b302:	fa00 f202 	lsl.w	r2, r0, r2
 800b306:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800b30a:	bf00      	nop
 800b30c:	370c      	adds	r7, #12
 800b30e:	46bd      	mov	sp, r7
 800b310:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b314:	4770      	bx	lr
 800b316:	bf00      	nop
 800b318:	e000e100 	.word	0xe000e100

0800b31c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800b31c:	b480      	push	{r7}
 800b31e:	b083      	sub	sp, #12
 800b320:	af00      	add	r7, sp, #0
 800b322:	4603      	mov	r3, r0
 800b324:	6039      	str	r1, [r7, #0]
 800b326:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800b328:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	db0a      	blt.n	800b346 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b330:	683b      	ldr	r3, [r7, #0]
 800b332:	b2da      	uxtb	r2, r3
 800b334:	490c      	ldr	r1, [pc, #48]	; (800b368 <__NVIC_SetPriority+0x4c>)
 800b336:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b33a:	0112      	lsls	r2, r2, #4
 800b33c:	b2d2      	uxtb	r2, r2
 800b33e:	440b      	add	r3, r1
 800b340:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800b344:	e00a      	b.n	800b35c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800b346:	683b      	ldr	r3, [r7, #0]
 800b348:	b2da      	uxtb	r2, r3
 800b34a:	4908      	ldr	r1, [pc, #32]	; (800b36c <__NVIC_SetPriority+0x50>)
 800b34c:	79fb      	ldrb	r3, [r7, #7]
 800b34e:	f003 030f 	and.w	r3, r3, #15
 800b352:	3b04      	subs	r3, #4
 800b354:	0112      	lsls	r2, r2, #4
 800b356:	b2d2      	uxtb	r2, r2
 800b358:	440b      	add	r3, r1
 800b35a:	761a      	strb	r2, [r3, #24]
}
 800b35c:	bf00      	nop
 800b35e:	370c      	adds	r7, #12
 800b360:	46bd      	mov	sp, r7
 800b362:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b366:	4770      	bx	lr
 800b368:	e000e100 	.word	0xe000e100
 800b36c:	e000ed00 	.word	0xe000ed00

0800b370 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800b370:	b480      	push	{r7}
 800b372:	b089      	sub	sp, #36	; 0x24
 800b374:	af00      	add	r7, sp, #0
 800b376:	60f8      	str	r0, [r7, #12]
 800b378:	60b9      	str	r1, [r7, #8]
 800b37a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	f003 0307 	and.w	r3, r3, #7
 800b382:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800b384:	69fb      	ldr	r3, [r7, #28]
 800b386:	f1c3 0307 	rsb	r3, r3, #7
 800b38a:	2b04      	cmp	r3, #4
 800b38c:	bf28      	it	cs
 800b38e:	2304      	movcs	r3, #4
 800b390:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800b392:	69fb      	ldr	r3, [r7, #28]
 800b394:	3304      	adds	r3, #4
 800b396:	2b06      	cmp	r3, #6
 800b398:	d902      	bls.n	800b3a0 <NVIC_EncodePriority+0x30>
 800b39a:	69fb      	ldr	r3, [r7, #28]
 800b39c:	3b03      	subs	r3, #3
 800b39e:	e000      	b.n	800b3a2 <NVIC_EncodePriority+0x32>
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b3a4:	f04f 32ff 	mov.w	r2, #4294967295
 800b3a8:	69bb      	ldr	r3, [r7, #24]
 800b3aa:	fa02 f303 	lsl.w	r3, r2, r3
 800b3ae:	43da      	mvns	r2, r3
 800b3b0:	68bb      	ldr	r3, [r7, #8]
 800b3b2:	401a      	ands	r2, r3
 800b3b4:	697b      	ldr	r3, [r7, #20]
 800b3b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800b3b8:	f04f 31ff 	mov.w	r1, #4294967295
 800b3bc:	697b      	ldr	r3, [r7, #20]
 800b3be:	fa01 f303 	lsl.w	r3, r1, r3
 800b3c2:	43d9      	mvns	r1, r3
 800b3c4:	687b      	ldr	r3, [r7, #4]
 800b3c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800b3c8:	4313      	orrs	r3, r2
         );
}
 800b3ca:	4618      	mov	r0, r3
 800b3cc:	3724      	adds	r7, #36	; 0x24
 800b3ce:	46bd      	mov	sp, r7
 800b3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d4:	4770      	bx	lr

0800b3d6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800b3d6:	b580      	push	{r7, lr}
 800b3d8:	b082      	sub	sp, #8
 800b3da:	af00      	add	r7, sp, #0
 800b3dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800b3de:	6878      	ldr	r0, [r7, #4]
 800b3e0:	f7ff ff4c 	bl	800b27c <__NVIC_SetPriorityGrouping>
}
 800b3e4:	bf00      	nop
 800b3e6:	3708      	adds	r7, #8
 800b3e8:	46bd      	mov	sp, r7
 800b3ea:	bd80      	pop	{r7, pc}

0800b3ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800b3ec:	b580      	push	{r7, lr}
 800b3ee:	b086      	sub	sp, #24
 800b3f0:	af00      	add	r7, sp, #0
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	60b9      	str	r1, [r7, #8]
 800b3f6:	607a      	str	r2, [r7, #4]
 800b3f8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800b3fa:	2300      	movs	r3, #0
 800b3fc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800b3fe:	f7ff ff61 	bl	800b2c4 <__NVIC_GetPriorityGrouping>
 800b402:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800b404:	687a      	ldr	r2, [r7, #4]
 800b406:	68b9      	ldr	r1, [r7, #8]
 800b408:	6978      	ldr	r0, [r7, #20]
 800b40a:	f7ff ffb1 	bl	800b370 <NVIC_EncodePriority>
 800b40e:	4602      	mov	r2, r0
 800b410:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800b414:	4611      	mov	r1, r2
 800b416:	4618      	mov	r0, r3
 800b418:	f7ff ff80 	bl	800b31c <__NVIC_SetPriority>
}
 800b41c:	bf00      	nop
 800b41e:	3718      	adds	r7, #24
 800b420:	46bd      	mov	sp, r7
 800b422:	bd80      	pop	{r7, pc}

0800b424 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800b424:	b580      	push	{r7, lr}
 800b426:	b082      	sub	sp, #8
 800b428:	af00      	add	r7, sp, #0
 800b42a:	4603      	mov	r3, r0
 800b42c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800b42e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b432:	4618      	mov	r0, r3
 800b434:	f7ff ff54 	bl	800b2e0 <__NVIC_EnableIRQ>
}
 800b438:	bf00      	nop
 800b43a:	3708      	adds	r7, #8
 800b43c:	46bd      	mov	sp, r7
 800b43e:	bd80      	pop	{r7, pc}

0800b440 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800b440:	b580      	push	{r7, lr}
 800b442:	b082      	sub	sp, #8
 800b444:	af00      	add	r7, sp, #0
 800b446:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d101      	bne.n	800b452 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 800b44e:	2301      	movs	r3, #1
 800b450:	e00e      	b.n	800b470 <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	795b      	ldrb	r3, [r3, #5]
 800b456:	b2db      	uxtb	r3, r3
 800b458:	2b00      	cmp	r3, #0
 800b45a:	d105      	bne.n	800b468 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	2200      	movs	r2, #0
 800b460:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800b462:	6878      	ldr	r0, [r7, #4]
 800b464:	f7fb fdae 	bl	8006fc4 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	2201      	movs	r2, #1
 800b46c:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 800b46e:	2300      	movs	r3, #0
}
 800b470:	4618      	mov	r0, r3
 800b472:	3708      	adds	r7, #8
 800b474:	46bd      	mov	sp, r7
 800b476:	bd80      	pop	{r7, pc}

0800b478 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800b478:	b580      	push	{r7, lr}
 800b47a:	b086      	sub	sp, #24
 800b47c:	af00      	add	r7, sp, #0
 800b47e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800b480:	2300      	movs	r3, #0
 800b482:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800b484:	f7ff feca 	bl	800b21c <HAL_GetTick>
 800b488:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	2b00      	cmp	r3, #0
 800b48e:	d101      	bne.n	800b494 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800b490:	2301      	movs	r3, #1
 800b492:	e099      	b.n	800b5c8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800b494:	687b      	ldr	r3, [r7, #4]
 800b496:	2200      	movs	r2, #0
 800b498:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800b49c:	687b      	ldr	r3, [r7, #4]
 800b49e:	2202      	movs	r2, #2
 800b4a0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800b4a4:	687b      	ldr	r3, [r7, #4]
 800b4a6:	681b      	ldr	r3, [r3, #0]
 800b4a8:	681a      	ldr	r2, [r3, #0]
 800b4aa:	687b      	ldr	r3, [r7, #4]
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	f022 0201 	bic.w	r2, r2, #1
 800b4b2:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b4b4:	e00f      	b.n	800b4d6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800b4b6:	f7ff feb1 	bl	800b21c <HAL_GetTick>
 800b4ba:	4602      	mov	r2, r0
 800b4bc:	693b      	ldr	r3, [r7, #16]
 800b4be:	1ad3      	subs	r3, r2, r3
 800b4c0:	2b05      	cmp	r3, #5
 800b4c2:	d908      	bls.n	800b4d6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800b4c4:	687b      	ldr	r3, [r7, #4]
 800b4c6:	2220      	movs	r2, #32
 800b4c8:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	2203      	movs	r2, #3
 800b4ce:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800b4d2:	2303      	movs	r3, #3
 800b4d4:	e078      	b.n	800b5c8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	f003 0301 	and.w	r3, r3, #1
 800b4e0:	2b00      	cmp	r3, #0
 800b4e2:	d1e8      	bne.n	800b4b6 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	681b      	ldr	r3, [r3, #0]
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800b4ec:	697a      	ldr	r2, [r7, #20]
 800b4ee:	4b38      	ldr	r3, [pc, #224]	; (800b5d0 <HAL_DMA_Init+0x158>)
 800b4f0:	4013      	ands	r3, r2
 800b4f2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	685a      	ldr	r2, [r3, #4]
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	689b      	ldr	r3, [r3, #8]
 800b4fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b502:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	691b      	ldr	r3, [r3, #16]
 800b508:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800b50e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	699b      	ldr	r3, [r3, #24]
 800b514:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b516:	687b      	ldr	r3, [r7, #4]
 800b518:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800b51a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800b51c:	687b      	ldr	r3, [r7, #4]
 800b51e:	6a1b      	ldr	r3, [r3, #32]
 800b520:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800b522:	697a      	ldr	r2, [r7, #20]
 800b524:	4313      	orrs	r3, r2
 800b526:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b52c:	2b04      	cmp	r3, #4
 800b52e:	d107      	bne.n	800b540 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b538:	4313      	orrs	r3, r2
 800b53a:	697a      	ldr	r2, [r7, #20]
 800b53c:	4313      	orrs	r3, r2
 800b53e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	697a      	ldr	r2, [r7, #20]
 800b546:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	695b      	ldr	r3, [r3, #20]
 800b54e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800b550:	697b      	ldr	r3, [r7, #20]
 800b552:	f023 0307 	bic.w	r3, r3, #7
 800b556:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b55c:	697a      	ldr	r2, [r7, #20]
 800b55e:	4313      	orrs	r3, r2
 800b560:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800b562:	687b      	ldr	r3, [r7, #4]
 800b564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b566:	2b04      	cmp	r3, #4
 800b568:	d117      	bne.n	800b59a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b56e:	697a      	ldr	r2, [r7, #20]
 800b570:	4313      	orrs	r3, r2
 800b572:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d00e      	beq.n	800b59a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 800b57c:	6878      	ldr	r0, [r7, #4]
 800b57e:	f000 f8bd 	bl	800b6fc <DMA_CheckFifoParam>
 800b582:	4603      	mov	r3, r0
 800b584:	2b00      	cmp	r3, #0
 800b586:	d008      	beq.n	800b59a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	2240      	movs	r2, #64	; 0x40
 800b58c:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	2201      	movs	r2, #1
 800b592:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800b596:	2301      	movs	r3, #1
 800b598:	e016      	b.n	800b5c8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	681b      	ldr	r3, [r3, #0]
 800b59e:	697a      	ldr	r2, [r7, #20]
 800b5a0:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800b5a2:	6878      	ldr	r0, [r7, #4]
 800b5a4:	f000 f874 	bl	800b690 <DMA_CalcBaseAndBitshift>
 800b5a8:	4603      	mov	r3, r0
 800b5aa:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b5b0:	223f      	movs	r2, #63	; 0x3f
 800b5b2:	409a      	lsls	r2, r3
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	2200      	movs	r2, #0
 800b5bc:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800b5be:	687b      	ldr	r3, [r7, #4]
 800b5c0:	2201      	movs	r2, #1
 800b5c2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800b5c6:	2300      	movs	r3, #0
}
 800b5c8:	4618      	mov	r0, r3
 800b5ca:	3718      	adds	r7, #24
 800b5cc:	46bd      	mov	sp, r7
 800b5ce:	bd80      	pop	{r7, pc}
 800b5d0:	f010803f 	.word	0xf010803f

0800b5d4 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800b5d4:	b580      	push	{r7, lr}
 800b5d6:	b084      	sub	sp, #16
 800b5d8:	af00      	add	r7, sp, #0
 800b5da:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2b00      	cmp	r3, #0
 800b5e0:	d101      	bne.n	800b5e6 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800b5e2:	2301      	movs	r3, #1
 800b5e4:	e050      	b.n	800b688 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800b5ec:	b2db      	uxtb	r3, r3
 800b5ee:	2b02      	cmp	r3, #2
 800b5f0:	d101      	bne.n	800b5f6 <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800b5f2:	2302      	movs	r3, #2
 800b5f4:	e048      	b.n	800b688 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800b5f6:	687b      	ldr	r3, [r7, #4]
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	681a      	ldr	r2, [r3, #0]
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	681b      	ldr	r3, [r3, #0]
 800b600:	f022 0201 	bic.w	r2, r2, #1
 800b604:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	681b      	ldr	r3, [r3, #0]
 800b60a:	2200      	movs	r2, #0
 800b60c:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	2200      	movs	r2, #0
 800b614:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	2200      	movs	r2, #0
 800b61c:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	681b      	ldr	r3, [r3, #0]
 800b622:	2200      	movs	r2, #0
 800b624:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800b626:	687b      	ldr	r3, [r7, #4]
 800b628:	681b      	ldr	r3, [r3, #0]
 800b62a:	2200      	movs	r2, #0
 800b62c:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 800b62e:	687b      	ldr	r3, [r7, #4]
 800b630:	681b      	ldr	r3, [r3, #0]
 800b632:	2221      	movs	r2, #33	; 0x21
 800b634:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800b636:	6878      	ldr	r0, [r7, #4]
 800b638:	f000 f82a 	bl	800b690 <DMA_CalcBaseAndBitshift>
 800b63c:	4603      	mov	r3, r0
 800b63e:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	2200      	movs	r2, #0
 800b644:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800b646:	687b      	ldr	r3, [r7, #4]
 800b648:	2200      	movs	r2, #0
 800b64a:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 800b64c:	687b      	ldr	r3, [r7, #4]
 800b64e:	2200      	movs	r2, #0
 800b650:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800b652:	687b      	ldr	r3, [r7, #4]
 800b654:	2200      	movs	r2, #0
 800b656:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	2200      	movs	r2, #0
 800b65c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	2200      	movs	r2, #0
 800b662:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800b664:	687b      	ldr	r3, [r7, #4]
 800b666:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800b668:	223f      	movs	r2, #63	; 0x3f
 800b66a:	409a      	lsls	r2, r3
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	2200      	movs	r2, #0
 800b674:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800b676:	687b      	ldr	r3, [r7, #4]
 800b678:	2200      	movs	r2, #0
 800b67a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	2200      	movs	r2, #0
 800b682:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800b686:	2300      	movs	r3, #0
}
 800b688:	4618      	mov	r0, r3
 800b68a:	3710      	adds	r7, #16
 800b68c:	46bd      	mov	sp, r7
 800b68e:	bd80      	pop	{r7, pc}

0800b690 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800b690:	b480      	push	{r7}
 800b692:	b085      	sub	sp, #20
 800b694:	af00      	add	r7, sp, #0
 800b696:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 800b698:	687b      	ldr	r3, [r7, #4]
 800b69a:	681b      	ldr	r3, [r3, #0]
 800b69c:	b2db      	uxtb	r3, r3
 800b69e:	3b10      	subs	r3, #16
 800b6a0:	4a14      	ldr	r2, [pc, #80]	; (800b6f4 <DMA_CalcBaseAndBitshift+0x64>)
 800b6a2:	fba2 2303 	umull	r2, r3, r2, r3
 800b6a6:	091b      	lsrs	r3, r3, #4
 800b6a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800b6aa:	4a13      	ldr	r2, [pc, #76]	; (800b6f8 <DMA_CalcBaseAndBitshift+0x68>)
 800b6ac:	68fb      	ldr	r3, [r7, #12]
 800b6ae:	4413      	add	r3, r2
 800b6b0:	781b      	ldrb	r3, [r3, #0]
 800b6b2:	461a      	mov	r2, r3
 800b6b4:	687b      	ldr	r3, [r7, #4]
 800b6b6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	2b03      	cmp	r3, #3
 800b6bc:	d909      	bls.n	800b6d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800b6be:	687b      	ldr	r3, [r7, #4]
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800b6c6:	f023 0303 	bic.w	r3, r3, #3
 800b6ca:	1d1a      	adds	r2, r3, #4
 800b6cc:	687b      	ldr	r3, [r7, #4]
 800b6ce:	659a      	str	r2, [r3, #88]	; 0x58
 800b6d0:	e007      	b.n	800b6e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800b6da:	f023 0303 	bic.w	r3, r3, #3
 800b6de:	687a      	ldr	r2, [r7, #4]
 800b6e0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800b6e2:	687b      	ldr	r3, [r7, #4]
 800b6e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 800b6e6:	4618      	mov	r0, r3
 800b6e8:	3714      	adds	r7, #20
 800b6ea:	46bd      	mov	sp, r7
 800b6ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f0:	4770      	bx	lr
 800b6f2:	bf00      	nop
 800b6f4:	aaaaaaab 	.word	0xaaaaaaab
 800b6f8:	08016dc0 	.word	0x08016dc0

0800b6fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800b6fc:	b480      	push	{r7}
 800b6fe:	b085      	sub	sp, #20
 800b700:	af00      	add	r7, sp, #0
 800b702:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800b704:	2300      	movs	r3, #0
 800b706:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b70c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800b70e:	687b      	ldr	r3, [r7, #4]
 800b710:	699b      	ldr	r3, [r3, #24]
 800b712:	2b00      	cmp	r3, #0
 800b714:	d11f      	bne.n	800b756 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800b716:	68bb      	ldr	r3, [r7, #8]
 800b718:	2b03      	cmp	r3, #3
 800b71a:	d856      	bhi.n	800b7ca <DMA_CheckFifoParam+0xce>
 800b71c:	a201      	add	r2, pc, #4	; (adr r2, 800b724 <DMA_CheckFifoParam+0x28>)
 800b71e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b722:	bf00      	nop
 800b724:	0800b735 	.word	0x0800b735
 800b728:	0800b747 	.word	0x0800b747
 800b72c:	0800b735 	.word	0x0800b735
 800b730:	0800b7cb 	.word	0x0800b7cb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b734:	687b      	ldr	r3, [r7, #4]
 800b736:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b738:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b73c:	2b00      	cmp	r3, #0
 800b73e:	d046      	beq.n	800b7ce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800b740:	2301      	movs	r3, #1
 800b742:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b744:	e043      	b.n	800b7ce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b746:	687b      	ldr	r3, [r7, #4]
 800b748:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b74a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800b74e:	d140      	bne.n	800b7d2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800b750:	2301      	movs	r3, #1
 800b752:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b754:	e03d      	b.n	800b7d2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800b756:	687b      	ldr	r3, [r7, #4]
 800b758:	699b      	ldr	r3, [r3, #24]
 800b75a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800b75e:	d121      	bne.n	800b7a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800b760:	68bb      	ldr	r3, [r7, #8]
 800b762:	2b03      	cmp	r3, #3
 800b764:	d837      	bhi.n	800b7d6 <DMA_CheckFifoParam+0xda>
 800b766:	a201      	add	r2, pc, #4	; (adr r2, 800b76c <DMA_CheckFifoParam+0x70>)
 800b768:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b76c:	0800b77d 	.word	0x0800b77d
 800b770:	0800b783 	.word	0x0800b783
 800b774:	0800b77d 	.word	0x0800b77d
 800b778:	0800b795 	.word	0x0800b795
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800b77c:	2301      	movs	r3, #1
 800b77e:	73fb      	strb	r3, [r7, #15]
      break;
 800b780:	e030      	b.n	800b7e4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b782:	687b      	ldr	r3, [r7, #4]
 800b784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b786:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d025      	beq.n	800b7da <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800b78e:	2301      	movs	r3, #1
 800b790:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800b792:	e022      	b.n	800b7da <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800b794:	687b      	ldr	r3, [r7, #4]
 800b796:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b798:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800b79c:	d11f      	bne.n	800b7de <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800b79e:	2301      	movs	r3, #1
 800b7a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800b7a2:	e01c      	b.n	800b7de <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800b7a4:	68bb      	ldr	r3, [r7, #8]
 800b7a6:	2b02      	cmp	r3, #2
 800b7a8:	d903      	bls.n	800b7b2 <DMA_CheckFifoParam+0xb6>
 800b7aa:	68bb      	ldr	r3, [r7, #8]
 800b7ac:	2b03      	cmp	r3, #3
 800b7ae:	d003      	beq.n	800b7b8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800b7b0:	e018      	b.n	800b7e4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800b7b2:	2301      	movs	r3, #1
 800b7b4:	73fb      	strb	r3, [r7, #15]
      break;
 800b7b6:	e015      	b.n	800b7e4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b7bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d00e      	beq.n	800b7e2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800b7c4:	2301      	movs	r3, #1
 800b7c6:	73fb      	strb	r3, [r7, #15]
      break;
 800b7c8:	e00b      	b.n	800b7e2 <DMA_CheckFifoParam+0xe6>
      break;
 800b7ca:	bf00      	nop
 800b7cc:	e00a      	b.n	800b7e4 <DMA_CheckFifoParam+0xe8>
      break;
 800b7ce:	bf00      	nop
 800b7d0:	e008      	b.n	800b7e4 <DMA_CheckFifoParam+0xe8>
      break;
 800b7d2:	bf00      	nop
 800b7d4:	e006      	b.n	800b7e4 <DMA_CheckFifoParam+0xe8>
      break;
 800b7d6:	bf00      	nop
 800b7d8:	e004      	b.n	800b7e4 <DMA_CheckFifoParam+0xe8>
      break;
 800b7da:	bf00      	nop
 800b7dc:	e002      	b.n	800b7e4 <DMA_CheckFifoParam+0xe8>
      break;   
 800b7de:	bf00      	nop
 800b7e0:	e000      	b.n	800b7e4 <DMA_CheckFifoParam+0xe8>
      break;
 800b7e2:	bf00      	nop
    }
  } 
  
  return status; 
 800b7e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7e6:	4618      	mov	r0, r3
 800b7e8:	3714      	adds	r7, #20
 800b7ea:	46bd      	mov	sp, r7
 800b7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7f0:	4770      	bx	lr
 800b7f2:	bf00      	nop

0800b7f4 <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 800b7f4:	b580      	push	{r7, lr}
 800b7f6:	b082      	sub	sp, #8
 800b7f8:	af00      	add	r7, sp, #0
 800b7fa:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if(hdma2d == NULL)
 800b7fc:	687b      	ldr	r3, [r7, #4]
 800b7fe:	2b00      	cmp	r3, #0
 800b800:	d101      	bne.n	800b806 <HAL_DMA2D_Init+0x12>
  {
     return HAL_ERROR;
 800b802:	2301      	movs	r3, #1
 800b804:	e03b      	b.n	800b87e <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if(hdma2d->State == HAL_DMA2D_STATE_RESET)
 800b806:	687b      	ldr	r3, [r7, #4]
 800b808:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800b80c:	b2db      	uxtb	r3, r3
 800b80e:	2b00      	cmp	r3, #0
 800b810:	d106      	bne.n	800b820 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	2200      	movs	r2, #0
 800b816:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 800b81a:	6878      	ldr	r0, [r7, #4]
 800b81c:	f7fb fc26 	bl	800706c <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800b820:	687b      	ldr	r3, [r7, #4]
 800b822:	2202      	movs	r2, #2
 800b824:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	681b      	ldr	r3, [r3, #0]
 800b82c:	681b      	ldr	r3, [r3, #0]
 800b82e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	685a      	ldr	r2, [r3, #4]
 800b836:	687b      	ldr	r3, [r7, #4]
 800b838:	681b      	ldr	r3, [r3, #0]
 800b83a:	430a      	orrs	r2, r1
 800b83c:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 800b83e:	687b      	ldr	r3, [r7, #4]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b844:	f023 0107 	bic.w	r1, r3, #7
 800b848:	687b      	ldr	r3, [r7, #4]
 800b84a:	689a      	ldr	r2, [r3, #8]
 800b84c:	687b      	ldr	r3, [r7, #4]
 800b84e:	681b      	ldr	r3, [r3, #0]
 800b850:	430a      	orrs	r2, r1
 800b852:	635a      	str	r2, [r3, #52]	; 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 800b854:	687b      	ldr	r3, [r7, #4]
 800b856:	681b      	ldr	r3, [r3, #0]
 800b858:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b85a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 800b85e:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800b862:	687a      	ldr	r2, [r7, #4]
 800b864:	68d1      	ldr	r1, [r2, #12]
 800b866:	687a      	ldr	r2, [r7, #4]
 800b868:	6812      	ldr	r2, [r2, #0]
 800b86a:	430b      	orrs	r3, r1
 800b86c:	6413      	str	r3, [r2, #64]	; 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 800b86e:	687b      	ldr	r3, [r7, #4]
 800b870:	2200      	movs	r2, #0
 800b872:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	2201      	movs	r2, #1
 800b878:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800b87c:	2300      	movs	r3, #0
}
 800b87e:	4618      	mov	r0, r3
 800b880:	3708      	adds	r7, #8
 800b882:	46bd      	mov	sp, r7
 800b884:	bd80      	pop	{r7, pc}

0800b886 <HAL_DMA2D_Start>:
  * @param  Width      The width of data to be transferred from source to destination (expressed in number of pixels per line).
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,  uint32_t Height)
{
 800b886:	b580      	push	{r7, lr}
 800b888:	b086      	sub	sp, #24
 800b88a:	af02      	add	r7, sp, #8
 800b88c:	60f8      	str	r0, [r7, #12]
 800b88e:	60b9      	str	r1, [r7, #8]
 800b890:	607a      	str	r2, [r7, #4]
 800b892:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800b894:	68fb      	ldr	r3, [r7, #12]
 800b896:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800b89a:	2b01      	cmp	r3, #1
 800b89c:	d101      	bne.n	800b8a2 <HAL_DMA2D_Start+0x1c>
 800b89e:	2302      	movs	r3, #2
 800b8a0:	e018      	b.n	800b8d4 <HAL_DMA2D_Start+0x4e>
 800b8a2:	68fb      	ldr	r3, [r7, #12]
 800b8a4:	2201      	movs	r2, #1
 800b8a6:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	2202      	movs	r2, #2
 800b8ae:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 800b8b2:	69bb      	ldr	r3, [r7, #24]
 800b8b4:	9300      	str	r3, [sp, #0]
 800b8b6:	683b      	ldr	r3, [r7, #0]
 800b8b8:	687a      	ldr	r2, [r7, #4]
 800b8ba:	68b9      	ldr	r1, [r7, #8]
 800b8bc:	68f8      	ldr	r0, [r7, #12]
 800b8be:	f000 fa99 	bl	800bdf4 <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 800b8c2:	68fb      	ldr	r3, [r7, #12]
 800b8c4:	681b      	ldr	r3, [r3, #0]
 800b8c6:	681a      	ldr	r2, [r3, #0]
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	f042 0201 	orr.w	r2, r2, #1
 800b8d0:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800b8d2:	2300      	movs	r3, #0
}
 800b8d4:	4618      	mov	r0, r3
 800b8d6:	3710      	adds	r7, #16
 800b8d8:	46bd      	mov	sp, r7
 800b8da:	bd80      	pop	{r7, pc}

0800b8dc <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 800b8dc:	b580      	push	{r7, lr}
 800b8de:	b086      	sub	sp, #24
 800b8e0:	af00      	add	r7, sp, #0
 800b8e2:	6078      	str	r0, [r7, #4]
 800b8e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 800b8e6:	2300      	movs	r3, #0
 800b8e8:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 800b8ea:	687b      	ldr	r3, [r7, #4]
 800b8ec:	681b      	ldr	r3, [r3, #0]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	f003 0301 	and.w	r3, r3, #1
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d056      	beq.n	800b9a6 <HAL_DMA2D_PollForTransfer+0xca>
  {
   /* Get tick */
   tickstart = HAL_GetTick();
 800b8f8:	f7ff fc90 	bl	800b21c <HAL_GetTick>
 800b8fc:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800b8fe:	e04b      	b.n	800b998 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800b900:	687b      	ldr	r3, [r7, #4]
 800b902:	681b      	ldr	r3, [r3, #0]
 800b904:	685b      	ldr	r3, [r3, #4]
 800b906:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 800b908:	68fb      	ldr	r3, [r7, #12]
 800b90a:	f003 0321 	and.w	r3, r3, #33	; 0x21
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d023      	beq.n	800b95a <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	f003 0320 	and.w	r3, r3, #32
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d005      	beq.n	800b928 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800b91c:	687b      	ldr	r3, [r7, #4]
 800b91e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b920:	f043 0202 	orr.w	r2, r3, #2
 800b924:	687b      	ldr	r3, [r7, #4]
 800b926:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800b928:	68fb      	ldr	r3, [r7, #12]
 800b92a:	f003 0301 	and.w	r3, r3, #1
 800b92e:	2b00      	cmp	r3, #0
 800b930:	d005      	beq.n	800b93e <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800b932:	687b      	ldr	r3, [r7, #4]
 800b934:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b936:	f043 0201 	orr.w	r2, r3, #1
 800b93a:	687b      	ldr	r3, [r7, #4]
 800b93c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800b93e:	687b      	ldr	r3, [r7, #4]
 800b940:	681b      	ldr	r3, [r3, #0]
 800b942:	2221      	movs	r2, #33	; 0x21
 800b944:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800b946:	687b      	ldr	r3, [r7, #4]
 800b948:	2204      	movs	r2, #4
 800b94a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800b94e:	687b      	ldr	r3, [r7, #4]
 800b950:	2200      	movs	r2, #0
 800b952:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 800b956:	2301      	movs	r3, #1
 800b958:	e0a5      	b.n	800baa6 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800b95a:	683b      	ldr	r3, [r7, #0]
 800b95c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b960:	d01a      	beq.n	800b998 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 800b962:	f7ff fc5b 	bl	800b21c <HAL_GetTick>
 800b966:	4602      	mov	r2, r0
 800b968:	697b      	ldr	r3, [r7, #20]
 800b96a:	1ad3      	subs	r3, r2, r3
 800b96c:	683a      	ldr	r2, [r7, #0]
 800b96e:	429a      	cmp	r2, r3
 800b970:	d302      	bcc.n	800b978 <HAL_DMA2D_PollForTransfer+0x9c>
 800b972:	683b      	ldr	r3, [r7, #0]
 800b974:	2b00      	cmp	r3, #0
 800b976:	d10f      	bne.n	800b998 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800b978:	687b      	ldr	r3, [r7, #4]
 800b97a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b97c:	f043 0220 	orr.w	r2, r3, #32
 800b980:	687b      	ldr	r3, [r7, #4]
 800b982:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 800b984:	687b      	ldr	r3, [r7, #4]
 800b986:	2203      	movs	r2, #3
 800b988:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	2200      	movs	r2, #0
 800b990:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800b994:	2303      	movs	r3, #3
 800b996:	e086      	b.n	800baa6 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 800b998:	687b      	ldr	r3, [r7, #4]
 800b99a:	681b      	ldr	r3, [r3, #0]
 800b99c:	685b      	ldr	r3, [r3, #4]
 800b99e:	f003 0302 	and.w	r3, r3, #2
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d0ac      	beq.n	800b900 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 800b9a6:	687b      	ldr	r3, [r7, #4]
 800b9a8:	681b      	ldr	r3, [r3, #0]
 800b9aa:	69db      	ldr	r3, [r3, #28]
 800b9ac:	f003 0320 	and.w	r3, r3, #32
 800b9b0:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 800b9b2:	687b      	ldr	r3, [r7, #4]
 800b9b4:	681b      	ldr	r3, [r3, #0]
 800b9b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b9b8:	f003 0320 	and.w	r3, r3, #32
 800b9bc:	693a      	ldr	r2, [r7, #16]
 800b9be:	4313      	orrs	r3, r2
 800b9c0:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 800b9c2:	693b      	ldr	r3, [r7, #16]
 800b9c4:	2b00      	cmp	r3, #0
 800b9c6:	d061      	beq.n	800ba8c <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 800b9c8:	f7ff fc28 	bl	800b21c <HAL_GetTick>
 800b9cc:	6178      	str	r0, [r7, #20]

    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800b9ce:	e056      	b.n	800ba7e <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 800b9d0:	687b      	ldr	r3, [r7, #4]
 800b9d2:	681b      	ldr	r3, [r3, #0]
 800b9d4:	685b      	ldr	r3, [r3, #4]
 800b9d6:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE|DMA2D_FLAG_CE|DMA2D_FLAG_TE)) != 0U)
 800b9d8:	68fb      	ldr	r3, [r7, #12]
 800b9da:	f003 0329 	and.w	r3, r3, #41	; 0x29
 800b9de:	2b00      	cmp	r3, #0
 800b9e0:	d02e      	beq.n	800ba40 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	f003 0308 	and.w	r3, r3, #8
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d005      	beq.n	800b9f8 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800b9f0:	f043 0204 	orr.w	r2, r3, #4
 800b9f4:	687b      	ldr	r3, [r7, #4]
 800b9f6:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	f003 0320 	and.w	r3, r3, #32
 800b9fe:	2b00      	cmp	r3, #0
 800ba00:	d005      	beq.n	800ba0e <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800ba02:	687b      	ldr	r3, [r7, #4]
 800ba04:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba06:	f043 0202 	orr.w	r2, r3, #2
 800ba0a:	687b      	ldr	r3, [r7, #4]
 800ba0c:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800ba0e:	68fb      	ldr	r3, [r7, #12]
 800ba10:	f003 0301 	and.w	r3, r3, #1
 800ba14:	2b00      	cmp	r3, #0
 800ba16:	d005      	beq.n	800ba24 <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800ba18:	687b      	ldr	r3, [r7, #4]
 800ba1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba1c:	f043 0201 	orr.w	r2, r3, #1
 800ba20:	687b      	ldr	r3, [r7, #4]
 800ba22:	63da      	str	r2, [r3, #60]	; 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 800ba24:	687b      	ldr	r3, [r7, #4]
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	2229      	movs	r2, #41	; 0x29
 800ba2a:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State= HAL_DMA2D_STATE_ERROR;
 800ba2c:	687b      	ldr	r3, [r7, #4]
 800ba2e:	2204      	movs	r2, #4
 800ba30:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 800ba34:	687b      	ldr	r3, [r7, #4]
 800ba36:	2200      	movs	r2, #0
 800ba38:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_ERROR;
 800ba3c:	2301      	movs	r3, #1
 800ba3e:	e032      	b.n	800baa6 <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800ba40:	683b      	ldr	r3, [r7, #0]
 800ba42:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba46:	d01a      	beq.n	800ba7e <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if(((HAL_GetTick() - tickstart ) > Timeout)||(Timeout == 0U))
 800ba48:	f7ff fbe8 	bl	800b21c <HAL_GetTick>
 800ba4c:	4602      	mov	r2, r0
 800ba4e:	697b      	ldr	r3, [r7, #20]
 800ba50:	1ad3      	subs	r3, r2, r3
 800ba52:	683a      	ldr	r2, [r7, #0]
 800ba54:	429a      	cmp	r2, r3
 800ba56:	d302      	bcc.n	800ba5e <HAL_DMA2D_PollForTransfer+0x182>
 800ba58:	683b      	ldr	r3, [r7, #0]
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d10f      	bne.n	800ba7e <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800ba62:	f043 0220 	orr.w	r2, r3, #32
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	63da      	str	r2, [r3, #60]	; 0x3c

          /* Change the DMA2D state */
          hdma2d->State= HAL_DMA2D_STATE_TIMEOUT;
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	2203      	movs	r2, #3
 800ba6e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	2200      	movs	r2, #0
 800ba76:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

          return HAL_TIMEOUT;
 800ba7a:	2303      	movs	r3, #3
 800ba7c:	e013      	b.n	800baa6 <HAL_DMA2D_PollForTransfer+0x1ca>
    while(__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	681b      	ldr	r3, [r3, #0]
 800ba82:	685b      	ldr	r3, [r3, #4]
 800ba84:	f003 0310 	and.w	r3, r3, #16
 800ba88:	2b00      	cmp	r3, #0
 800ba8a:	d0a1      	beq.n	800b9d0 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC|DMA2D_FLAG_CTC);
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	681b      	ldr	r3, [r3, #0]
 800ba90:	2212      	movs	r2, #18
 800ba92:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800ba94:	687b      	ldr	r3, [r7, #4]
 800ba96:	2201      	movs	r2, #1
 800ba98:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	2200      	movs	r2, #0
 800baa0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800baa4:	2300      	movs	r3, #0
}
 800baa6:	4618      	mov	r0, r3
 800baa8:	3718      	adds	r7, #24
 800baaa:	46bd      	mov	sp, r7
 800baac:	bd80      	pop	{r7, pc}

0800baae <HAL_DMA2D_IRQHandler>:
  * @param  hdma2d Pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
void HAL_DMA2D_IRQHandler(DMA2D_HandleTypeDef *hdma2d)
{
 800baae:	b580      	push	{r7, lr}
 800bab0:	b084      	sub	sp, #16
 800bab2:	af00      	add	r7, sp, #0
 800bab4:	6078      	str	r0, [r7, #4]
  uint32_t isrflags = READ_REG(hdma2d->Instance->ISR);
 800bab6:	687b      	ldr	r3, [r7, #4]
 800bab8:	681b      	ldr	r3, [r3, #0]
 800baba:	685b      	ldr	r3, [r3, #4]
 800babc:	60fb      	str	r3, [r7, #12]
  uint32_t crflags = READ_REG(hdma2d->Instance->CR);
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if ((isrflags & DMA2D_FLAG_TE) != 0U)
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	f003 0301 	and.w	r3, r3, #1
 800bacc:	2b00      	cmp	r3, #0
 800bace:	d026      	beq.n	800bb1e <HAL_DMA2D_IRQHandler+0x70>
  {
    if ((crflags & DMA2D_IT_TE) != 0U)
 800bad0:	68bb      	ldr	r3, [r7, #8]
 800bad2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800bad6:	2b00      	cmp	r3, #0
 800bad8:	d021      	beq.n	800bb1e <HAL_DMA2D_IRQHandler+0x70>
    {
      /* Disable the transfer Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TE);
 800bada:	687b      	ldr	r3, [r7, #4]
 800badc:	681b      	ldr	r3, [r3, #0]
 800bade:	681a      	ldr	r2, [r3, #0]
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	681b      	ldr	r3, [r3, #0]
 800bae4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800bae8:	601a      	str	r2, [r3, #0]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 800baea:	687b      	ldr	r3, [r7, #4]
 800baec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800baee:	f043 0201 	orr.w	r2, r3, #1
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Clear the transfer error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TE);
 800baf6:	687b      	ldr	r3, [r7, #4]
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	2201      	movs	r2, #1
 800bafc:	609a      	str	r2, [r3, #8]

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800bafe:	687b      	ldr	r3, [r7, #4]
 800bb00:	2204      	movs	r2, #4
 800bb02:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800bb06:	687b      	ldr	r3, [r7, #4]
 800bb08:	2200      	movs	r2, #0
 800bb0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 800bb0e:	687b      	ldr	r3, [r7, #4]
 800bb10:	695b      	ldr	r3, [r3, #20]
 800bb12:	2b00      	cmp	r3, #0
 800bb14:	d003      	beq.n	800bb1e <HAL_DMA2D_IRQHandler+0x70>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800bb16:	687b      	ldr	r3, [r7, #4]
 800bb18:	695b      	ldr	r3, [r3, #20]
 800bb1a:	6878      	ldr	r0, [r7, #4]
 800bb1c:	4798      	blx	r3
      }
    }
  }
  /* Configuration Error Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_CE) != 0U)
 800bb1e:	68fb      	ldr	r3, [r7, #12]
 800bb20:	f003 0320 	and.w	r3, r3, #32
 800bb24:	2b00      	cmp	r3, #0
 800bb26:	d026      	beq.n	800bb76 <HAL_DMA2D_IRQHandler+0xc8>
  {
    if ((crflags & DMA2D_IT_CE) != 0U)
 800bb28:	68bb      	ldr	r3, [r7, #8]
 800bb2a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800bb2e:	2b00      	cmp	r3, #0
 800bb30:	d021      	beq.n	800bb76 <HAL_DMA2D_IRQHandler+0xc8>
    {
      /* Disable the Configuration Error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CE);
 800bb32:	687b      	ldr	r3, [r7, #4]
 800bb34:	681b      	ldr	r3, [r3, #0]
 800bb36:	681a      	ldr	r2, [r3, #0]
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	681b      	ldr	r3, [r3, #0]
 800bb3c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bb40:	601a      	str	r2, [r3, #0]

      /* Clear the Configuration error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE);
 800bb42:	687b      	ldr	r3, [r7, #4]
 800bb44:	681b      	ldr	r3, [r3, #0]
 800bb46:	2220      	movs	r2, #32
 800bb48:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 800bb4a:	687b      	ldr	r3, [r7, #4]
 800bb4c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bb4e:	f043 0202 	orr.w	r2, r3, #2
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800bb56:	687b      	ldr	r3, [r7, #4]
 800bb58:	2204      	movs	r2, #4
 800bb5a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800bb5e:	687b      	ldr	r3, [r7, #4]
 800bb60:	2200      	movs	r2, #0
 800bb62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 800bb66:	687b      	ldr	r3, [r7, #4]
 800bb68:	695b      	ldr	r3, [r3, #20]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d003      	beq.n	800bb76 <HAL_DMA2D_IRQHandler+0xc8>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	695b      	ldr	r3, [r3, #20]
 800bb72:	6878      	ldr	r0, [r7, #4]
 800bb74:	4798      	blx	r3
      }
    }
  }
  /* CLUT access Error Interrupt management ***********************************/
  if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 800bb76:	68fb      	ldr	r3, [r7, #12]
 800bb78:	f003 0308 	and.w	r3, r3, #8
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d026      	beq.n	800bbce <HAL_DMA2D_IRQHandler+0x120>
  {
    if ((crflags & DMA2D_IT_CAE) != 0U)
 800bb80:	68bb      	ldr	r3, [r7, #8]
 800bb82:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800bb86:	2b00      	cmp	r3, #0
 800bb88:	d021      	beq.n	800bbce <HAL_DMA2D_IRQHandler+0x120>
    {
      /* Disable the CLUT access error interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CAE);
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	681b      	ldr	r3, [r3, #0]
 800bb8e:	681a      	ldr	r2, [r3, #0]
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	681b      	ldr	r3, [r3, #0]
 800bb94:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800bb98:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT access error flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE);
 800bb9a:	687b      	ldr	r3, [r7, #4]
 800bb9c:	681b      	ldr	r3, [r3, #0]
 800bb9e:	2208      	movs	r2, #8
 800bba0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800bba6:	f043 0204 	orr.w	r2, r3, #4
 800bbaa:	687b      	ldr	r3, [r7, #4]
 800bbac:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_ERROR;
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	2204      	movs	r2, #4
 800bbb2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	2200      	movs	r2, #0
 800bbba:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferErrorCallback != NULL)
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	695b      	ldr	r3, [r3, #20]
 800bbc2:	2b00      	cmp	r3, #0
 800bbc4:	d003      	beq.n	800bbce <HAL_DMA2D_IRQHandler+0x120>
      {
        /* Transfer error Callback */
        hdma2d->XferErrorCallback(hdma2d);
 800bbc6:	687b      	ldr	r3, [r7, #4]
 800bbc8:	695b      	ldr	r3, [r3, #20]
 800bbca:	6878      	ldr	r0, [r7, #4]
 800bbcc:	4798      	blx	r3
      }
    }
  }
  /* Transfer watermark Interrupt management **********************************/
  if ((isrflags & DMA2D_FLAG_TW) != 0U)
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	f003 0304 	and.w	r3, r3, #4
 800bbd4:	2b00      	cmp	r3, #0
 800bbd6:	d013      	beq.n	800bc00 <HAL_DMA2D_IRQHandler+0x152>
  {
    if ((crflags & DMA2D_IT_TW) != 0U)
 800bbd8:	68bb      	ldr	r3, [r7, #8]
 800bbda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d00e      	beq.n	800bc00 <HAL_DMA2D_IRQHandler+0x152>
    {
      /* Disable the transfer watermark interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TW);
 800bbe2:	687b      	ldr	r3, [r7, #4]
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	681a      	ldr	r2, [r3, #0]
 800bbe8:	687b      	ldr	r3, [r7, #4]
 800bbea:	681b      	ldr	r3, [r3, #0]
 800bbec:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800bbf0:	601a      	str	r2, [r3, #0]

      /* Clear the transfer watermark flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TW);
 800bbf2:	687b      	ldr	r3, [r7, #4]
 800bbf4:	681b      	ldr	r3, [r3, #0]
 800bbf6:	2204      	movs	r2, #4
 800bbf8:	609a      	str	r2, [r3, #8]

      /* Transfer watermark Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->LineEventCallback(hdma2d);
#else
      HAL_DMA2D_LineEventCallback(hdma2d);
 800bbfa:	6878      	ldr	r0, [r7, #4]
 800bbfc:	f000 f853 	bl	800bca6 <HAL_DMA2D_LineEventCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */

    }
  }
  /* Transfer Complete Interrupt management ************************************/
  if ((isrflags & DMA2D_FLAG_TC) != 0U)
 800bc00:	68fb      	ldr	r3, [r7, #12]
 800bc02:	f003 0302 	and.w	r3, r3, #2
 800bc06:	2b00      	cmp	r3, #0
 800bc08:	d024      	beq.n	800bc54 <HAL_DMA2D_IRQHandler+0x1a6>
  {
    if ((crflags & DMA2D_IT_TC) != 0U)
 800bc0a:	68bb      	ldr	r3, [r7, #8]
 800bc0c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d01f      	beq.n	800bc54 <HAL_DMA2D_IRQHandler+0x1a6>
    {
      /* Disable the transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_TC);
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	681b      	ldr	r3, [r3, #0]
 800bc18:	681a      	ldr	r2, [r3, #0]
 800bc1a:	687b      	ldr	r3, [r7, #4]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800bc22:	601a      	str	r2, [r3, #0]

      /* Clear the transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC);
 800bc24:	687b      	ldr	r3, [r7, #4]
 800bc26:	681b      	ldr	r3, [r3, #0]
 800bc28:	2202      	movs	r2, #2
 800bc2a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bc30:	687b      	ldr	r3, [r7, #4]
 800bc32:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	2201      	movs	r2, #1
 800bc38:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	2200      	movs	r2, #0
 800bc40:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      if(hdma2d->XferCpltCallback != NULL)
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	691b      	ldr	r3, [r3, #16]
 800bc48:	2b00      	cmp	r3, #0
 800bc4a:	d003      	beq.n	800bc54 <HAL_DMA2D_IRQHandler+0x1a6>
      {
        /* Transfer complete Callback */
        hdma2d->XferCpltCallback(hdma2d);
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	691b      	ldr	r3, [r3, #16]
 800bc50:	6878      	ldr	r0, [r7, #4]
 800bc52:	4798      	blx	r3
      }
    }
  }
  /* CLUT Transfer Complete Interrupt management ******************************/
  if ((isrflags & DMA2D_FLAG_CTC) != 0U)
 800bc54:	68fb      	ldr	r3, [r7, #12]
 800bc56:	f003 0310 	and.w	r3, r3, #16
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d01f      	beq.n	800bc9e <HAL_DMA2D_IRQHandler+0x1f0>
  {
    if ((crflags & DMA2D_IT_CTC) != 0U)
 800bc5e:	68bb      	ldr	r3, [r7, #8]
 800bc60:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d01a      	beq.n	800bc9e <HAL_DMA2D_IRQHandler+0x1f0>
    {
      /* Disable the CLUT transfer complete interrupt */
      __HAL_DMA2D_DISABLE_IT(hdma2d, DMA2D_IT_CTC);
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	681b      	ldr	r3, [r3, #0]
 800bc6c:	681a      	ldr	r2, [r3, #0]
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	681b      	ldr	r3, [r3, #0]
 800bc72:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800bc76:	601a      	str	r2, [r3, #0]

      /* Clear the CLUT transfer complete flag */
      __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CTC);
 800bc78:	687b      	ldr	r3, [r7, #4]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	2210      	movs	r2, #16
 800bc7e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma2d->ErrorCode |= HAL_DMA2D_ERROR_NONE;
 800bc80:	687b      	ldr	r3, [r7, #4]
 800bc82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800bc84:	687b      	ldr	r3, [r7, #4]
 800bc86:	63da      	str	r2, [r3, #60]	; 0x3c

      /* Change DMA2D state */
      hdma2d->State = HAL_DMA2D_STATE_READY;
 800bc88:	687b      	ldr	r3, [r7, #4]
 800bc8a:	2201      	movs	r2, #1
 800bc8c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

      /* Process Unlocked */
      __HAL_UNLOCK(hdma2d);
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	2200      	movs	r2, #0
 800bc94:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

      /* CLUT Transfer complete Callback */
#if (USE_HAL_DMA2D_REGISTER_CALLBACKS == 1)
      hdma2d->CLUTLoadingCpltCallback(hdma2d);
#else
      HAL_DMA2D_CLUTLoadingCpltCallback(hdma2d);
 800bc98:	6878      	ldr	r0, [r7, #4]
 800bc9a:	f000 f80e 	bl	800bcba <HAL_DMA2D_CLUTLoadingCpltCallback>
#endif /* USE_HAL_DMA2D_REGISTER_CALLBACKS */
    }
  }

}
 800bc9e:	bf00      	nop
 800bca0:	3710      	adds	r7, #16
 800bca2:	46bd      	mov	sp, r7
 800bca4:	bd80      	pop	{r7, pc}

0800bca6 <HAL_DMA2D_LineEventCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_LineEventCallback(DMA2D_HandleTypeDef *hdma2d)
{
 800bca6:	b480      	push	{r7}
 800bca8:	b083      	sub	sp, #12
 800bcaa:	af00      	add	r7, sp, #0
 800bcac:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_LineEventCallback can be implemented in the user file.
   */
}
 800bcae:	bf00      	nop
 800bcb0:	370c      	adds	r7, #12
 800bcb2:	46bd      	mov	sp, r7
 800bcb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcb8:	4770      	bx	lr

0800bcba <HAL_DMA2D_CLUTLoadingCpltCallback>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval None
  */
__weak void HAL_DMA2D_CLUTLoadingCpltCallback(DMA2D_HandleTypeDef *hdma2d)
{
 800bcba:	b480      	push	{r7}
 800bcbc:	b083      	sub	sp, #12
 800bcbe:	af00      	add	r7, sp, #0
 800bcc0:	6078      	str	r0, [r7, #4]
  UNUSED(hdma2d);

  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_DMA2D_CLUTLoadingCpltCallback can be implemented in the user file.
   */
}
 800bcc2:	bf00      	nop
 800bcc4:	370c      	adds	r7, #12
 800bcc6:	46bd      	mov	sp, r7
 800bcc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bccc:	4770      	bx	lr
	...

0800bcd0 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 800bcd0:	b480      	push	{r7}
 800bcd2:	b087      	sub	sp, #28
 800bcd4:	af00      	add	r7, sp, #0
 800bcd6:	6078      	str	r0, [r7, #4]
 800bcd8:	6039      	str	r1, [r7, #0]
  uint32_t regMask, regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if(hdma2d->Init.Mode != DMA2D_R2M)
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	685b      	ldr	r3, [r3, #4]
 800bcde:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 800bce2:	687b      	ldr	r3, [r7, #4]
 800bce4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800bce8:	2b01      	cmp	r3, #1
 800bcea:	d101      	bne.n	800bcf0 <HAL_DMA2D_ConfigLayer+0x20>
 800bcec:	2302      	movs	r3, #2
 800bcee:	e079      	b.n	800bde4 <HAL_DMA2D_ConfigLayer+0x114>
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	2201      	movs	r2, #1
 800bcf4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	2202      	movs	r2, #2
 800bcfc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 800bd00:	683b      	ldr	r3, [r7, #0]
 800bd02:	011b      	lsls	r3, r3, #4
 800bd04:	3318      	adds	r3, #24
 800bd06:	687a      	ldr	r2, [r7, #4]
 800bd08:	4413      	add	r3, r2
 800bd0a:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 800bd0c:	693b      	ldr	r3, [r7, #16]
 800bd0e:	685a      	ldr	r2, [r3, #4]
 800bd10:	693b      	ldr	r3, [r7, #16]
 800bd12:	689b      	ldr	r3, [r3, #8]
 800bd14:	041b      	lsls	r3, r3, #16
 800bd16:	4313      	orrs	r3, r2
 800bd18:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 800bd1a:	4b35      	ldr	r3, [pc, #212]	; (800bdf0 <HAL_DMA2D_ConfigLayer+0x120>)
 800bd1c:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800bd1e:	693b      	ldr	r3, [r7, #16]
 800bd20:	685b      	ldr	r3, [r3, #4]
 800bd22:	2b0a      	cmp	r3, #10
 800bd24:	d003      	beq.n	800bd2e <HAL_DMA2D_ConfigLayer+0x5e>
 800bd26:	693b      	ldr	r3, [r7, #16]
 800bd28:	685b      	ldr	r3, [r3, #4]
 800bd2a:	2b09      	cmp	r3, #9
 800bd2c:	d107      	bne.n	800bd3e <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 800bd2e:	693b      	ldr	r3, [r7, #16]
 800bd30:	68db      	ldr	r3, [r3, #12]
 800bd32:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800bd36:	697a      	ldr	r2, [r7, #20]
 800bd38:	4313      	orrs	r3, r2
 800bd3a:	617b      	str	r3, [r7, #20]
 800bd3c:	e005      	b.n	800bd4a <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |=  (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 800bd3e:	693b      	ldr	r3, [r7, #16]
 800bd40:	68db      	ldr	r3, [r3, #12]
 800bd42:	061b      	lsls	r3, r3, #24
 800bd44:	697a      	ldr	r2, [r7, #20]
 800bd46:	4313      	orrs	r3, r2
 800bd48:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if(LayerIdx == DMA2D_BACKGROUND_LAYER)
 800bd4a:	683b      	ldr	r3, [r7, #0]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d120      	bne.n	800bd92 <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800bd56:	68fb      	ldr	r3, [r7, #12]
 800bd58:	43db      	mvns	r3, r3
 800bd5a:	ea02 0103 	and.w	r1, r2, r3
 800bd5e:	687b      	ldr	r3, [r7, #4]
 800bd60:	681b      	ldr	r3, [r3, #0]
 800bd62:	697a      	ldr	r2, [r7, #20]
 800bd64:	430a      	orrs	r2, r1
 800bd66:	625a      	str	r2, [r3, #36]	; 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	681b      	ldr	r3, [r3, #0]
 800bd6c:	693a      	ldr	r2, [r7, #16]
 800bd6e:	6812      	ldr	r2, [r2, #0]
 800bd70:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800bd72:	693b      	ldr	r3, [r7, #16]
 800bd74:	685b      	ldr	r3, [r3, #4]
 800bd76:	2b0a      	cmp	r3, #10
 800bd78:	d003      	beq.n	800bd82 <HAL_DMA2D_ConfigLayer+0xb2>
 800bd7a:	693b      	ldr	r3, [r7, #16]
 800bd7c:	685b      	ldr	r3, [r3, #4]
 800bd7e:	2b09      	cmp	r3, #9
 800bd80:	d127      	bne.n	800bdd2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE|DMA2D_BGCOLR_GREEN|DMA2D_BGCOLR_RED));
 800bd82:	693b      	ldr	r3, [r7, #16]
 800bd84:	68da      	ldr	r2, [r3, #12]
 800bd86:	687b      	ldr	r3, [r7, #4]
 800bd88:	681b      	ldr	r3, [r3, #0]
 800bd8a:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800bd8e:	629a      	str	r2, [r3, #40]	; 0x28
 800bd90:	e01f      	b.n	800bdd2 <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


     /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 800bd92:	687b      	ldr	r3, [r7, #4]
 800bd94:	681b      	ldr	r3, [r3, #0]
 800bd96:	69da      	ldr	r2, [r3, #28]
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	43db      	mvns	r3, r3
 800bd9c:	ea02 0103 	and.w	r1, r2, r3
 800bda0:	687b      	ldr	r3, [r7, #4]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	697a      	ldr	r2, [r7, #20]
 800bda6:	430a      	orrs	r2, r1
 800bda8:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	681b      	ldr	r3, [r3, #0]
 800bdae:	693a      	ldr	r2, [r7, #16]
 800bdb0:	6812      	ldr	r2, [r2, #0]
 800bdb2:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 800bdb4:	693b      	ldr	r3, [r7, #16]
 800bdb6:	685b      	ldr	r3, [r3, #4]
 800bdb8:	2b0a      	cmp	r3, #10
 800bdba:	d003      	beq.n	800bdc4 <HAL_DMA2D_ConfigLayer+0xf4>
 800bdbc:	693b      	ldr	r3, [r7, #16]
 800bdbe:	685b      	ldr	r3, [r3, #4]
 800bdc0:	2b09      	cmp	r3, #9
 800bdc2:	d106      	bne.n	800bdd2 <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE|DMA2D_FGCOLR_GREEN|DMA2D_FGCOLR_RED));
 800bdc4:	693b      	ldr	r3, [r7, #16]
 800bdc6:	68da      	ldr	r2, [r3, #12]
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	681b      	ldr	r3, [r3, #0]
 800bdcc:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
 800bdd0:	621a      	str	r2, [r3, #32]
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	2201      	movs	r2, #1
 800bdd6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	2200      	movs	r2, #0
 800bdde:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800bde2:	2300      	movs	r3, #0
}
 800bde4:	4618      	mov	r0, r3
 800bde6:	371c      	adds	r7, #28
 800bde8:	46bd      	mov	sp, r7
 800bdea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdee:	4770      	bx	lr
 800bdf0:	ff03000f 	.word	0xff03000f

0800bdf4 <DMA2D_SetConfig>:
  * @param  Width      The width of data to be transferred from source to destination.
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width, uint32_t Height)
{
 800bdf4:	b480      	push	{r7}
 800bdf6:	b08b      	sub	sp, #44	; 0x2c
 800bdf8:	af00      	add	r7, sp, #0
 800bdfa:	60f8      	str	r0, [r7, #12]
 800bdfc:	60b9      	str	r1, [r7, #8]
 800bdfe:	607a      	str	r2, [r7, #4]
 800be00:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL|DMA2D_NLR_PL), (Height| (Width << DMA2D_NLR_PL_Pos)));
 800be02:	68fb      	ldr	r3, [r7, #12]
 800be04:	681b      	ldr	r3, [r3, #0]
 800be06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800be08:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 800be0c:	683b      	ldr	r3, [r7, #0]
 800be0e:	041a      	lsls	r2, r3, #16
 800be10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800be12:	431a      	orrs	r2, r3
 800be14:	68fb      	ldr	r3, [r7, #12]
 800be16:	681b      	ldr	r3, [r3, #0]
 800be18:	430a      	orrs	r2, r1
 800be1a:	645a      	str	r2, [r3, #68]	; 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 800be1c:	68fb      	ldr	r3, [r7, #12]
 800be1e:	681b      	ldr	r3, [r3, #0]
 800be20:	687a      	ldr	r2, [r7, #4]
 800be22:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 800be24:	68fb      	ldr	r3, [r7, #12]
 800be26:	685b      	ldr	r3, [r3, #4]
 800be28:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800be2c:	d174      	bne.n	800bf18 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 800be2e:	68bb      	ldr	r3, [r7, #8]
 800be30:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 800be34:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 800be36:	68bb      	ldr	r3, [r7, #8]
 800be38:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800be3c:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 800be3e:	68bb      	ldr	r3, [r7, #8]
 800be40:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800be44:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 800be46:	68bb      	ldr	r3, [r7, #8]
 800be48:	b2db      	uxtb	r3, r3
 800be4a:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	689b      	ldr	r3, [r3, #8]
 800be50:	2b00      	cmp	r3, #0
 800be52:	d108      	bne.n	800be66 <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1| tmp4);
 800be54:	69ba      	ldr	r2, [r7, #24]
 800be56:	69fb      	ldr	r3, [r7, #28]
 800be58:	431a      	orrs	r2, r3
 800be5a:	6a3b      	ldr	r3, [r7, #32]
 800be5c:	4313      	orrs	r3, r2
 800be5e:	697a      	ldr	r2, [r7, #20]
 800be60:	4313      	orrs	r3, r2
 800be62:	627b      	str	r3, [r7, #36]	; 0x24
 800be64:	e053      	b.n	800bf0e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 800be66:	68fb      	ldr	r3, [r7, #12]
 800be68:	689b      	ldr	r3, [r3, #8]
 800be6a:	2b01      	cmp	r3, #1
 800be6c:	d106      	bne.n	800be7c <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 800be6e:	69ba      	ldr	r2, [r7, #24]
 800be70:	69fb      	ldr	r3, [r7, #28]
 800be72:	4313      	orrs	r3, r2
 800be74:	697a      	ldr	r2, [r7, #20]
 800be76:	4313      	orrs	r3, r2
 800be78:	627b      	str	r3, [r7, #36]	; 0x24
 800be7a:	e048      	b.n	800bf0e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 800be7c:	68fb      	ldr	r3, [r7, #12]
 800be7e:	689b      	ldr	r3, [r3, #8]
 800be80:	2b02      	cmp	r3, #2
 800be82:	d111      	bne.n	800bea8 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 800be84:	69fb      	ldr	r3, [r7, #28]
 800be86:	0cdb      	lsrs	r3, r3, #19
 800be88:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 800be8a:	69bb      	ldr	r3, [r7, #24]
 800be8c:	0a9b      	lsrs	r3, r3, #10
 800be8e:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 800be90:	697b      	ldr	r3, [r7, #20]
 800be92:	08db      	lsrs	r3, r3, #3
 800be94:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 800be96:	69bb      	ldr	r3, [r7, #24]
 800be98:	015a      	lsls	r2, r3, #5
 800be9a:	69fb      	ldr	r3, [r7, #28]
 800be9c:	02db      	lsls	r3, r3, #11
 800be9e:	4313      	orrs	r3, r2
 800bea0:	697a      	ldr	r2, [r7, #20]
 800bea2:	4313      	orrs	r3, r2
 800bea4:	627b      	str	r3, [r7, #36]	; 0x24
 800bea6:	e032      	b.n	800bf0e <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 800bea8:	68fb      	ldr	r3, [r7, #12]
 800beaa:	689b      	ldr	r3, [r3, #8]
 800beac:	2b03      	cmp	r3, #3
 800beae:	d117      	bne.n	800bee0 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 800beb0:	6a3b      	ldr	r3, [r7, #32]
 800beb2:	0fdb      	lsrs	r3, r3, #31
 800beb4:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 800beb6:	69fb      	ldr	r3, [r7, #28]
 800beb8:	0cdb      	lsrs	r3, r3, #19
 800beba:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 800bebc:	69bb      	ldr	r3, [r7, #24]
 800bebe:	0adb      	lsrs	r3, r3, #11
 800bec0:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U );
 800bec2:	697b      	ldr	r3, [r7, #20]
 800bec4:	08db      	lsrs	r3, r3, #3
 800bec6:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 800bec8:	69bb      	ldr	r3, [r7, #24]
 800beca:	015a      	lsls	r2, r3, #5
 800becc:	69fb      	ldr	r3, [r7, #28]
 800bece:	029b      	lsls	r3, r3, #10
 800bed0:	431a      	orrs	r2, r3
 800bed2:	6a3b      	ldr	r3, [r7, #32]
 800bed4:	03db      	lsls	r3, r3, #15
 800bed6:	4313      	orrs	r3, r2
 800bed8:	697a      	ldr	r2, [r7, #20]
 800beda:	4313      	orrs	r3, r2
 800bedc:	627b      	str	r3, [r7, #36]	; 0x24
 800bede:	e016      	b.n	800bf0e <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 800bee0:	6a3b      	ldr	r3, [r7, #32]
 800bee2:	0f1b      	lsrs	r3, r3, #28
 800bee4:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 800bee6:	69fb      	ldr	r3, [r7, #28]
 800bee8:	0d1b      	lsrs	r3, r3, #20
 800beea:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 800beec:	69bb      	ldr	r3, [r7, #24]
 800beee:	0b1b      	lsrs	r3, r3, #12
 800bef0:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U );
 800bef2:	697b      	ldr	r3, [r7, #20]
 800bef4:	091b      	lsrs	r3, r3, #4
 800bef6:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 800bef8:	69bb      	ldr	r3, [r7, #24]
 800befa:	011a      	lsls	r2, r3, #4
 800befc:	69fb      	ldr	r3, [r7, #28]
 800befe:	021b      	lsls	r3, r3, #8
 800bf00:	431a      	orrs	r2, r3
 800bf02:	6a3b      	ldr	r3, [r7, #32]
 800bf04:	031b      	lsls	r3, r3, #12
 800bf06:	4313      	orrs	r3, r2
 800bf08:	697a      	ldr	r2, [r7, #20]
 800bf0a:	4313      	orrs	r3, r2
 800bf0c:	627b      	str	r3, [r7, #36]	; 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 800bf0e:	68fb      	ldr	r3, [r7, #12]
 800bf10:	681b      	ldr	r3, [r3, #0]
 800bf12:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800bf14:	639a      	str	r2, [r3, #56]	; 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 800bf16:	e003      	b.n	800bf20 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	681b      	ldr	r3, [r3, #0]
 800bf1c:	68ba      	ldr	r2, [r7, #8]
 800bf1e:	60da      	str	r2, [r3, #12]
}
 800bf20:	bf00      	nop
 800bf22:	372c      	adds	r7, #44	; 0x2c
 800bf24:	46bd      	mov	sp, r7
 800bf26:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2a:	4770      	bx	lr

0800bf2c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800bf2c:	b480      	push	{r7}
 800bf2e:	b089      	sub	sp, #36	; 0x24
 800bf30:	af00      	add	r7, sp, #0
 800bf32:	6078      	str	r0, [r7, #4]
 800bf34:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800bf36:	2300      	movs	r3, #0
 800bf38:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800bf3e:	2300      	movs	r3, #0
 800bf40:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800bf42:	2300      	movs	r3, #0
 800bf44:	61fb      	str	r3, [r7, #28]
 800bf46:	e177      	b.n	800c238 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800bf48:	2201      	movs	r2, #1
 800bf4a:	69fb      	ldr	r3, [r7, #28]
 800bf4c:	fa02 f303 	lsl.w	r3, r2, r3
 800bf50:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800bf52:	683b      	ldr	r3, [r7, #0]
 800bf54:	681b      	ldr	r3, [r3, #0]
 800bf56:	697a      	ldr	r2, [r7, #20]
 800bf58:	4013      	ands	r3, r2
 800bf5a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800bf5c:	693a      	ldr	r2, [r7, #16]
 800bf5e:	697b      	ldr	r3, [r7, #20]
 800bf60:	429a      	cmp	r2, r3
 800bf62:	f040 8166 	bne.w	800c232 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800bf66:	683b      	ldr	r3, [r7, #0]
 800bf68:	685b      	ldr	r3, [r3, #4]
 800bf6a:	2b01      	cmp	r3, #1
 800bf6c:	d00b      	beq.n	800bf86 <HAL_GPIO_Init+0x5a>
 800bf6e:	683b      	ldr	r3, [r7, #0]
 800bf70:	685b      	ldr	r3, [r3, #4]
 800bf72:	2b02      	cmp	r3, #2
 800bf74:	d007      	beq.n	800bf86 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800bf76:	683b      	ldr	r3, [r7, #0]
 800bf78:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800bf7a:	2b11      	cmp	r3, #17
 800bf7c:	d003      	beq.n	800bf86 <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800bf7e:	683b      	ldr	r3, [r7, #0]
 800bf80:	685b      	ldr	r3, [r3, #4]
 800bf82:	2b12      	cmp	r3, #18
 800bf84:	d130      	bne.n	800bfe8 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	689b      	ldr	r3, [r3, #8]
 800bf8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800bf8c:	69fb      	ldr	r3, [r7, #28]
 800bf8e:	005b      	lsls	r3, r3, #1
 800bf90:	2203      	movs	r2, #3
 800bf92:	fa02 f303 	lsl.w	r3, r2, r3
 800bf96:	43db      	mvns	r3, r3
 800bf98:	69ba      	ldr	r2, [r7, #24]
 800bf9a:	4013      	ands	r3, r2
 800bf9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800bf9e:	683b      	ldr	r3, [r7, #0]
 800bfa0:	68da      	ldr	r2, [r3, #12]
 800bfa2:	69fb      	ldr	r3, [r7, #28]
 800bfa4:	005b      	lsls	r3, r3, #1
 800bfa6:	fa02 f303 	lsl.w	r3, r2, r3
 800bfaa:	69ba      	ldr	r2, [r7, #24]
 800bfac:	4313      	orrs	r3, r2
 800bfae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	69ba      	ldr	r2, [r7, #24]
 800bfb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800bfb6:	687b      	ldr	r3, [r7, #4]
 800bfb8:	685b      	ldr	r3, [r3, #4]
 800bfba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800bfbc:	2201      	movs	r2, #1
 800bfbe:	69fb      	ldr	r3, [r7, #28]
 800bfc0:	fa02 f303 	lsl.w	r3, r2, r3
 800bfc4:	43db      	mvns	r3, r3
 800bfc6:	69ba      	ldr	r2, [r7, #24]
 800bfc8:	4013      	ands	r3, r2
 800bfca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800bfcc:	683b      	ldr	r3, [r7, #0]
 800bfce:	685b      	ldr	r3, [r3, #4]
 800bfd0:	091b      	lsrs	r3, r3, #4
 800bfd2:	f003 0201 	and.w	r2, r3, #1
 800bfd6:	69fb      	ldr	r3, [r7, #28]
 800bfd8:	fa02 f303 	lsl.w	r3, r2, r3
 800bfdc:	69ba      	ldr	r2, [r7, #24]
 800bfde:	4313      	orrs	r3, r2
 800bfe0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800bfe2:	687b      	ldr	r3, [r7, #4]
 800bfe4:	69ba      	ldr	r2, [r7, #24]
 800bfe6:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	68db      	ldr	r3, [r3, #12]
 800bfec:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800bfee:	69fb      	ldr	r3, [r7, #28]
 800bff0:	005b      	lsls	r3, r3, #1
 800bff2:	2203      	movs	r2, #3
 800bff4:	fa02 f303 	lsl.w	r3, r2, r3
 800bff8:	43db      	mvns	r3, r3
 800bffa:	69ba      	ldr	r2, [r7, #24]
 800bffc:	4013      	ands	r3, r2
 800bffe:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 800c000:	683b      	ldr	r3, [r7, #0]
 800c002:	689a      	ldr	r2, [r3, #8]
 800c004:	69fb      	ldr	r3, [r7, #28]
 800c006:	005b      	lsls	r3, r3, #1
 800c008:	fa02 f303 	lsl.w	r3, r2, r3
 800c00c:	69ba      	ldr	r2, [r7, #24]
 800c00e:	4313      	orrs	r3, r2
 800c010:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	69ba      	ldr	r2, [r7, #24]
 800c016:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800c018:	683b      	ldr	r3, [r7, #0]
 800c01a:	685b      	ldr	r3, [r3, #4]
 800c01c:	2b02      	cmp	r3, #2
 800c01e:	d003      	beq.n	800c028 <HAL_GPIO_Init+0xfc>
 800c020:	683b      	ldr	r3, [r7, #0]
 800c022:	685b      	ldr	r3, [r3, #4]
 800c024:	2b12      	cmp	r3, #18
 800c026:	d123      	bne.n	800c070 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800c028:	69fb      	ldr	r3, [r7, #28]
 800c02a:	08da      	lsrs	r2, r3, #3
 800c02c:	687b      	ldr	r3, [r7, #4]
 800c02e:	3208      	adds	r2, #8
 800c030:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c034:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800c036:	69fb      	ldr	r3, [r7, #28]
 800c038:	f003 0307 	and.w	r3, r3, #7
 800c03c:	009b      	lsls	r3, r3, #2
 800c03e:	220f      	movs	r2, #15
 800c040:	fa02 f303 	lsl.w	r3, r2, r3
 800c044:	43db      	mvns	r3, r3
 800c046:	69ba      	ldr	r2, [r7, #24]
 800c048:	4013      	ands	r3, r2
 800c04a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800c04c:	683b      	ldr	r3, [r7, #0]
 800c04e:	691a      	ldr	r2, [r3, #16]
 800c050:	69fb      	ldr	r3, [r7, #28]
 800c052:	f003 0307 	and.w	r3, r3, #7
 800c056:	009b      	lsls	r3, r3, #2
 800c058:	fa02 f303 	lsl.w	r3, r2, r3
 800c05c:	69ba      	ldr	r2, [r7, #24]
 800c05e:	4313      	orrs	r3, r2
 800c060:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800c062:	69fb      	ldr	r3, [r7, #28]
 800c064:	08da      	lsrs	r2, r3, #3
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	3208      	adds	r2, #8
 800c06a:	69b9      	ldr	r1, [r7, #24]
 800c06c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800c070:	687b      	ldr	r3, [r7, #4]
 800c072:	681b      	ldr	r3, [r3, #0]
 800c074:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800c076:	69fb      	ldr	r3, [r7, #28]
 800c078:	005b      	lsls	r3, r3, #1
 800c07a:	2203      	movs	r2, #3
 800c07c:	fa02 f303 	lsl.w	r3, r2, r3
 800c080:	43db      	mvns	r3, r3
 800c082:	69ba      	ldr	r2, [r7, #24]
 800c084:	4013      	ands	r3, r2
 800c086:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800c088:	683b      	ldr	r3, [r7, #0]
 800c08a:	685b      	ldr	r3, [r3, #4]
 800c08c:	f003 0203 	and.w	r2, r3, #3
 800c090:	69fb      	ldr	r3, [r7, #28]
 800c092:	005b      	lsls	r3, r3, #1
 800c094:	fa02 f303 	lsl.w	r3, r2, r3
 800c098:	69ba      	ldr	r2, [r7, #24]
 800c09a:	4313      	orrs	r3, r2
 800c09c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800c09e:	687b      	ldr	r3, [r7, #4]
 800c0a0:	69ba      	ldr	r2, [r7, #24]
 800c0a2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800c0a4:	683b      	ldr	r3, [r7, #0]
 800c0a6:	685b      	ldr	r3, [r3, #4]
 800c0a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	f000 80c0 	beq.w	800c232 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800c0b2:	2300      	movs	r3, #0
 800c0b4:	60fb      	str	r3, [r7, #12]
 800c0b6:	4b66      	ldr	r3, [pc, #408]	; (800c250 <HAL_GPIO_Init+0x324>)
 800c0b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c0ba:	4a65      	ldr	r2, [pc, #404]	; (800c250 <HAL_GPIO_Init+0x324>)
 800c0bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800c0c0:	6453      	str	r3, [r2, #68]	; 0x44
 800c0c2:	4b63      	ldr	r3, [pc, #396]	; (800c250 <HAL_GPIO_Init+0x324>)
 800c0c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800c0c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800c0ca:	60fb      	str	r3, [r7, #12]
 800c0cc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800c0ce:	4a61      	ldr	r2, [pc, #388]	; (800c254 <HAL_GPIO_Init+0x328>)
 800c0d0:	69fb      	ldr	r3, [r7, #28]
 800c0d2:	089b      	lsrs	r3, r3, #2
 800c0d4:	3302      	adds	r3, #2
 800c0d6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c0da:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800c0dc:	69fb      	ldr	r3, [r7, #28]
 800c0de:	f003 0303 	and.w	r3, r3, #3
 800c0e2:	009b      	lsls	r3, r3, #2
 800c0e4:	220f      	movs	r2, #15
 800c0e6:	fa02 f303 	lsl.w	r3, r2, r3
 800c0ea:	43db      	mvns	r3, r3
 800c0ec:	69ba      	ldr	r2, [r7, #24]
 800c0ee:	4013      	ands	r3, r2
 800c0f0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800c0f2:	687b      	ldr	r3, [r7, #4]
 800c0f4:	4a58      	ldr	r2, [pc, #352]	; (800c258 <HAL_GPIO_Init+0x32c>)
 800c0f6:	4293      	cmp	r3, r2
 800c0f8:	d037      	beq.n	800c16a <HAL_GPIO_Init+0x23e>
 800c0fa:	687b      	ldr	r3, [r7, #4]
 800c0fc:	4a57      	ldr	r2, [pc, #348]	; (800c25c <HAL_GPIO_Init+0x330>)
 800c0fe:	4293      	cmp	r3, r2
 800c100:	d031      	beq.n	800c166 <HAL_GPIO_Init+0x23a>
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	4a56      	ldr	r2, [pc, #344]	; (800c260 <HAL_GPIO_Init+0x334>)
 800c106:	4293      	cmp	r3, r2
 800c108:	d02b      	beq.n	800c162 <HAL_GPIO_Init+0x236>
 800c10a:	687b      	ldr	r3, [r7, #4]
 800c10c:	4a55      	ldr	r2, [pc, #340]	; (800c264 <HAL_GPIO_Init+0x338>)
 800c10e:	4293      	cmp	r3, r2
 800c110:	d025      	beq.n	800c15e <HAL_GPIO_Init+0x232>
 800c112:	687b      	ldr	r3, [r7, #4]
 800c114:	4a54      	ldr	r2, [pc, #336]	; (800c268 <HAL_GPIO_Init+0x33c>)
 800c116:	4293      	cmp	r3, r2
 800c118:	d01f      	beq.n	800c15a <HAL_GPIO_Init+0x22e>
 800c11a:	687b      	ldr	r3, [r7, #4]
 800c11c:	4a53      	ldr	r2, [pc, #332]	; (800c26c <HAL_GPIO_Init+0x340>)
 800c11e:	4293      	cmp	r3, r2
 800c120:	d019      	beq.n	800c156 <HAL_GPIO_Init+0x22a>
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	4a52      	ldr	r2, [pc, #328]	; (800c270 <HAL_GPIO_Init+0x344>)
 800c126:	4293      	cmp	r3, r2
 800c128:	d013      	beq.n	800c152 <HAL_GPIO_Init+0x226>
 800c12a:	687b      	ldr	r3, [r7, #4]
 800c12c:	4a51      	ldr	r2, [pc, #324]	; (800c274 <HAL_GPIO_Init+0x348>)
 800c12e:	4293      	cmp	r3, r2
 800c130:	d00d      	beq.n	800c14e <HAL_GPIO_Init+0x222>
 800c132:	687b      	ldr	r3, [r7, #4]
 800c134:	4a50      	ldr	r2, [pc, #320]	; (800c278 <HAL_GPIO_Init+0x34c>)
 800c136:	4293      	cmp	r3, r2
 800c138:	d007      	beq.n	800c14a <HAL_GPIO_Init+0x21e>
 800c13a:	687b      	ldr	r3, [r7, #4]
 800c13c:	4a4f      	ldr	r2, [pc, #316]	; (800c27c <HAL_GPIO_Init+0x350>)
 800c13e:	4293      	cmp	r3, r2
 800c140:	d101      	bne.n	800c146 <HAL_GPIO_Init+0x21a>
 800c142:	2309      	movs	r3, #9
 800c144:	e012      	b.n	800c16c <HAL_GPIO_Init+0x240>
 800c146:	230a      	movs	r3, #10
 800c148:	e010      	b.n	800c16c <HAL_GPIO_Init+0x240>
 800c14a:	2308      	movs	r3, #8
 800c14c:	e00e      	b.n	800c16c <HAL_GPIO_Init+0x240>
 800c14e:	2307      	movs	r3, #7
 800c150:	e00c      	b.n	800c16c <HAL_GPIO_Init+0x240>
 800c152:	2306      	movs	r3, #6
 800c154:	e00a      	b.n	800c16c <HAL_GPIO_Init+0x240>
 800c156:	2305      	movs	r3, #5
 800c158:	e008      	b.n	800c16c <HAL_GPIO_Init+0x240>
 800c15a:	2304      	movs	r3, #4
 800c15c:	e006      	b.n	800c16c <HAL_GPIO_Init+0x240>
 800c15e:	2303      	movs	r3, #3
 800c160:	e004      	b.n	800c16c <HAL_GPIO_Init+0x240>
 800c162:	2302      	movs	r3, #2
 800c164:	e002      	b.n	800c16c <HAL_GPIO_Init+0x240>
 800c166:	2301      	movs	r3, #1
 800c168:	e000      	b.n	800c16c <HAL_GPIO_Init+0x240>
 800c16a:	2300      	movs	r3, #0
 800c16c:	69fa      	ldr	r2, [r7, #28]
 800c16e:	f002 0203 	and.w	r2, r2, #3
 800c172:	0092      	lsls	r2, r2, #2
 800c174:	4093      	lsls	r3, r2
 800c176:	69ba      	ldr	r2, [r7, #24]
 800c178:	4313      	orrs	r3, r2
 800c17a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800c17c:	4935      	ldr	r1, [pc, #212]	; (800c254 <HAL_GPIO_Init+0x328>)
 800c17e:	69fb      	ldr	r3, [r7, #28]
 800c180:	089b      	lsrs	r3, r3, #2
 800c182:	3302      	adds	r3, #2
 800c184:	69ba      	ldr	r2, [r7, #24]
 800c186:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800c18a:	4b3d      	ldr	r3, [pc, #244]	; (800c280 <HAL_GPIO_Init+0x354>)
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c190:	693b      	ldr	r3, [r7, #16]
 800c192:	43db      	mvns	r3, r3
 800c194:	69ba      	ldr	r2, [r7, #24]
 800c196:	4013      	ands	r3, r2
 800c198:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800c19a:	683b      	ldr	r3, [r7, #0]
 800c19c:	685b      	ldr	r3, [r3, #4]
 800c19e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d003      	beq.n	800c1ae <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800c1a6:	69ba      	ldr	r2, [r7, #24]
 800c1a8:	693b      	ldr	r3, [r7, #16]
 800c1aa:	4313      	orrs	r3, r2
 800c1ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800c1ae:	4a34      	ldr	r2, [pc, #208]	; (800c280 <HAL_GPIO_Init+0x354>)
 800c1b0:	69bb      	ldr	r3, [r7, #24]
 800c1b2:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800c1b4:	4b32      	ldr	r3, [pc, #200]	; (800c280 <HAL_GPIO_Init+0x354>)
 800c1b6:	685b      	ldr	r3, [r3, #4]
 800c1b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c1ba:	693b      	ldr	r3, [r7, #16]
 800c1bc:	43db      	mvns	r3, r3
 800c1be:	69ba      	ldr	r2, [r7, #24]
 800c1c0:	4013      	ands	r3, r2
 800c1c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800c1c4:	683b      	ldr	r3, [r7, #0]
 800c1c6:	685b      	ldr	r3, [r3, #4]
 800c1c8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800c1cc:	2b00      	cmp	r3, #0
 800c1ce:	d003      	beq.n	800c1d8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 800c1d0:	69ba      	ldr	r2, [r7, #24]
 800c1d2:	693b      	ldr	r3, [r7, #16]
 800c1d4:	4313      	orrs	r3, r2
 800c1d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800c1d8:	4a29      	ldr	r2, [pc, #164]	; (800c280 <HAL_GPIO_Init+0x354>)
 800c1da:	69bb      	ldr	r3, [r7, #24]
 800c1dc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800c1de:	4b28      	ldr	r3, [pc, #160]	; (800c280 <HAL_GPIO_Init+0x354>)
 800c1e0:	689b      	ldr	r3, [r3, #8]
 800c1e2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c1e4:	693b      	ldr	r3, [r7, #16]
 800c1e6:	43db      	mvns	r3, r3
 800c1e8:	69ba      	ldr	r2, [r7, #24]
 800c1ea:	4013      	ands	r3, r2
 800c1ec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800c1ee:	683b      	ldr	r3, [r7, #0]
 800c1f0:	685b      	ldr	r3, [r3, #4]
 800c1f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d003      	beq.n	800c202 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800c1fa:	69ba      	ldr	r2, [r7, #24]
 800c1fc:	693b      	ldr	r3, [r7, #16]
 800c1fe:	4313      	orrs	r3, r2
 800c200:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800c202:	4a1f      	ldr	r2, [pc, #124]	; (800c280 <HAL_GPIO_Init+0x354>)
 800c204:	69bb      	ldr	r3, [r7, #24]
 800c206:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800c208:	4b1d      	ldr	r3, [pc, #116]	; (800c280 <HAL_GPIO_Init+0x354>)
 800c20a:	68db      	ldr	r3, [r3, #12]
 800c20c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800c20e:	693b      	ldr	r3, [r7, #16]
 800c210:	43db      	mvns	r3, r3
 800c212:	69ba      	ldr	r2, [r7, #24]
 800c214:	4013      	ands	r3, r2
 800c216:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800c218:	683b      	ldr	r3, [r7, #0]
 800c21a:	685b      	ldr	r3, [r3, #4]
 800c21c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800c220:	2b00      	cmp	r3, #0
 800c222:	d003      	beq.n	800c22c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 800c224:	69ba      	ldr	r2, [r7, #24]
 800c226:	693b      	ldr	r3, [r7, #16]
 800c228:	4313      	orrs	r3, r2
 800c22a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800c22c:	4a14      	ldr	r2, [pc, #80]	; (800c280 <HAL_GPIO_Init+0x354>)
 800c22e:	69bb      	ldr	r3, [r7, #24]
 800c230:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800c232:	69fb      	ldr	r3, [r7, #28]
 800c234:	3301      	adds	r3, #1
 800c236:	61fb      	str	r3, [r7, #28]
 800c238:	69fb      	ldr	r3, [r7, #28]
 800c23a:	2b0f      	cmp	r3, #15
 800c23c:	f67f ae84 	bls.w	800bf48 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800c240:	bf00      	nop
 800c242:	bf00      	nop
 800c244:	3724      	adds	r7, #36	; 0x24
 800c246:	46bd      	mov	sp, r7
 800c248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c24c:	4770      	bx	lr
 800c24e:	bf00      	nop
 800c250:	40023800 	.word	0x40023800
 800c254:	40013800 	.word	0x40013800
 800c258:	40020000 	.word	0x40020000
 800c25c:	40020400 	.word	0x40020400
 800c260:	40020800 	.word	0x40020800
 800c264:	40020c00 	.word	0x40020c00
 800c268:	40021000 	.word	0x40021000
 800c26c:	40021400 	.word	0x40021400
 800c270:	40021800 	.word	0x40021800
 800c274:	40021c00 	.word	0x40021c00
 800c278:	40022000 	.word	0x40022000
 800c27c:	40022400 	.word	0x40022400
 800c280:	40013c00 	.word	0x40013c00

0800c284 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800c284:	b480      	push	{r7}
 800c286:	b087      	sub	sp, #28
 800c288:	af00      	add	r7, sp, #0
 800c28a:	6078      	str	r0, [r7, #4]
 800c28c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800c28e:	2300      	movs	r3, #0
 800c290:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800c292:	2300      	movs	r3, #0
 800c294:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800c296:	2300      	movs	r3, #0
 800c298:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800c29a:	2300      	movs	r3, #0
 800c29c:	617b      	str	r3, [r7, #20]
 800c29e:	e0d9      	b.n	800c454 <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800c2a0:	2201      	movs	r2, #1
 800c2a2:	697b      	ldr	r3, [r7, #20]
 800c2a4:	fa02 f303 	lsl.w	r3, r2, r3
 800c2a8:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800c2aa:	683a      	ldr	r2, [r7, #0]
 800c2ac:	693b      	ldr	r3, [r7, #16]
 800c2ae:	4013      	ands	r3, r2
 800c2b0:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800c2b2:	68fa      	ldr	r2, [r7, #12]
 800c2b4:	693b      	ldr	r3, [r7, #16]
 800c2b6:	429a      	cmp	r2, r3
 800c2b8:	f040 80c9 	bne.w	800c44e <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 800c2bc:	4a6b      	ldr	r2, [pc, #428]	; (800c46c <HAL_GPIO_DeInit+0x1e8>)
 800c2be:	697b      	ldr	r3, [r7, #20]
 800c2c0:	089b      	lsrs	r3, r3, #2
 800c2c2:	3302      	adds	r3, #2
 800c2c4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c2c8:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800c2ca:	697b      	ldr	r3, [r7, #20]
 800c2cc:	f003 0303 	and.w	r3, r3, #3
 800c2d0:	009b      	lsls	r3, r3, #2
 800c2d2:	220f      	movs	r2, #15
 800c2d4:	fa02 f303 	lsl.w	r3, r2, r3
 800c2d8:	68ba      	ldr	r2, [r7, #8]
 800c2da:	4013      	ands	r3, r2
 800c2dc:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	4a63      	ldr	r2, [pc, #396]	; (800c470 <HAL_GPIO_DeInit+0x1ec>)
 800c2e2:	4293      	cmp	r3, r2
 800c2e4:	d037      	beq.n	800c356 <HAL_GPIO_DeInit+0xd2>
 800c2e6:	687b      	ldr	r3, [r7, #4]
 800c2e8:	4a62      	ldr	r2, [pc, #392]	; (800c474 <HAL_GPIO_DeInit+0x1f0>)
 800c2ea:	4293      	cmp	r3, r2
 800c2ec:	d031      	beq.n	800c352 <HAL_GPIO_DeInit+0xce>
 800c2ee:	687b      	ldr	r3, [r7, #4]
 800c2f0:	4a61      	ldr	r2, [pc, #388]	; (800c478 <HAL_GPIO_DeInit+0x1f4>)
 800c2f2:	4293      	cmp	r3, r2
 800c2f4:	d02b      	beq.n	800c34e <HAL_GPIO_DeInit+0xca>
 800c2f6:	687b      	ldr	r3, [r7, #4]
 800c2f8:	4a60      	ldr	r2, [pc, #384]	; (800c47c <HAL_GPIO_DeInit+0x1f8>)
 800c2fa:	4293      	cmp	r3, r2
 800c2fc:	d025      	beq.n	800c34a <HAL_GPIO_DeInit+0xc6>
 800c2fe:	687b      	ldr	r3, [r7, #4]
 800c300:	4a5f      	ldr	r2, [pc, #380]	; (800c480 <HAL_GPIO_DeInit+0x1fc>)
 800c302:	4293      	cmp	r3, r2
 800c304:	d01f      	beq.n	800c346 <HAL_GPIO_DeInit+0xc2>
 800c306:	687b      	ldr	r3, [r7, #4]
 800c308:	4a5e      	ldr	r2, [pc, #376]	; (800c484 <HAL_GPIO_DeInit+0x200>)
 800c30a:	4293      	cmp	r3, r2
 800c30c:	d019      	beq.n	800c342 <HAL_GPIO_DeInit+0xbe>
 800c30e:	687b      	ldr	r3, [r7, #4]
 800c310:	4a5d      	ldr	r2, [pc, #372]	; (800c488 <HAL_GPIO_DeInit+0x204>)
 800c312:	4293      	cmp	r3, r2
 800c314:	d013      	beq.n	800c33e <HAL_GPIO_DeInit+0xba>
 800c316:	687b      	ldr	r3, [r7, #4]
 800c318:	4a5c      	ldr	r2, [pc, #368]	; (800c48c <HAL_GPIO_DeInit+0x208>)
 800c31a:	4293      	cmp	r3, r2
 800c31c:	d00d      	beq.n	800c33a <HAL_GPIO_DeInit+0xb6>
 800c31e:	687b      	ldr	r3, [r7, #4]
 800c320:	4a5b      	ldr	r2, [pc, #364]	; (800c490 <HAL_GPIO_DeInit+0x20c>)
 800c322:	4293      	cmp	r3, r2
 800c324:	d007      	beq.n	800c336 <HAL_GPIO_DeInit+0xb2>
 800c326:	687b      	ldr	r3, [r7, #4]
 800c328:	4a5a      	ldr	r2, [pc, #360]	; (800c494 <HAL_GPIO_DeInit+0x210>)
 800c32a:	4293      	cmp	r3, r2
 800c32c:	d101      	bne.n	800c332 <HAL_GPIO_DeInit+0xae>
 800c32e:	2309      	movs	r3, #9
 800c330:	e012      	b.n	800c358 <HAL_GPIO_DeInit+0xd4>
 800c332:	230a      	movs	r3, #10
 800c334:	e010      	b.n	800c358 <HAL_GPIO_DeInit+0xd4>
 800c336:	2308      	movs	r3, #8
 800c338:	e00e      	b.n	800c358 <HAL_GPIO_DeInit+0xd4>
 800c33a:	2307      	movs	r3, #7
 800c33c:	e00c      	b.n	800c358 <HAL_GPIO_DeInit+0xd4>
 800c33e:	2306      	movs	r3, #6
 800c340:	e00a      	b.n	800c358 <HAL_GPIO_DeInit+0xd4>
 800c342:	2305      	movs	r3, #5
 800c344:	e008      	b.n	800c358 <HAL_GPIO_DeInit+0xd4>
 800c346:	2304      	movs	r3, #4
 800c348:	e006      	b.n	800c358 <HAL_GPIO_DeInit+0xd4>
 800c34a:	2303      	movs	r3, #3
 800c34c:	e004      	b.n	800c358 <HAL_GPIO_DeInit+0xd4>
 800c34e:	2302      	movs	r3, #2
 800c350:	e002      	b.n	800c358 <HAL_GPIO_DeInit+0xd4>
 800c352:	2301      	movs	r3, #1
 800c354:	e000      	b.n	800c358 <HAL_GPIO_DeInit+0xd4>
 800c356:	2300      	movs	r3, #0
 800c358:	697a      	ldr	r2, [r7, #20]
 800c35a:	f002 0203 	and.w	r2, r2, #3
 800c35e:	0092      	lsls	r2, r2, #2
 800c360:	4093      	lsls	r3, r2
 800c362:	68ba      	ldr	r2, [r7, #8]
 800c364:	429a      	cmp	r2, r3
 800c366:	d132      	bne.n	800c3ce <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 800c368:	4b4b      	ldr	r3, [pc, #300]	; (800c498 <HAL_GPIO_DeInit+0x214>)
 800c36a:	681a      	ldr	r2, [r3, #0]
 800c36c:	68fb      	ldr	r3, [r7, #12]
 800c36e:	43db      	mvns	r3, r3
 800c370:	4949      	ldr	r1, [pc, #292]	; (800c498 <HAL_GPIO_DeInit+0x214>)
 800c372:	4013      	ands	r3, r2
 800c374:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 800c376:	4b48      	ldr	r3, [pc, #288]	; (800c498 <HAL_GPIO_DeInit+0x214>)
 800c378:	685a      	ldr	r2, [r3, #4]
 800c37a:	68fb      	ldr	r3, [r7, #12]
 800c37c:	43db      	mvns	r3, r3
 800c37e:	4946      	ldr	r1, [pc, #280]	; (800c498 <HAL_GPIO_DeInit+0x214>)
 800c380:	4013      	ands	r3, r2
 800c382:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800c384:	4b44      	ldr	r3, [pc, #272]	; (800c498 <HAL_GPIO_DeInit+0x214>)
 800c386:	689a      	ldr	r2, [r3, #8]
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	43db      	mvns	r3, r3
 800c38c:	4942      	ldr	r1, [pc, #264]	; (800c498 <HAL_GPIO_DeInit+0x214>)
 800c38e:	4013      	ands	r3, r2
 800c390:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800c392:	4b41      	ldr	r3, [pc, #260]	; (800c498 <HAL_GPIO_DeInit+0x214>)
 800c394:	68da      	ldr	r2, [r3, #12]
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	43db      	mvns	r3, r3
 800c39a:	493f      	ldr	r1, [pc, #252]	; (800c498 <HAL_GPIO_DeInit+0x214>)
 800c39c:	4013      	ands	r3, r2
 800c39e:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 800c3a0:	697b      	ldr	r3, [r7, #20]
 800c3a2:	f003 0303 	and.w	r3, r3, #3
 800c3a6:	009b      	lsls	r3, r3, #2
 800c3a8:	220f      	movs	r2, #15
 800c3aa:	fa02 f303 	lsl.w	r3, r2, r3
 800c3ae:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 800c3b0:	4a2e      	ldr	r2, [pc, #184]	; (800c46c <HAL_GPIO_DeInit+0x1e8>)
 800c3b2:	697b      	ldr	r3, [r7, #20]
 800c3b4:	089b      	lsrs	r3, r3, #2
 800c3b6:	3302      	adds	r3, #2
 800c3b8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800c3bc:	68bb      	ldr	r3, [r7, #8]
 800c3be:	43da      	mvns	r2, r3
 800c3c0:	482a      	ldr	r0, [pc, #168]	; (800c46c <HAL_GPIO_DeInit+0x1e8>)
 800c3c2:	697b      	ldr	r3, [r7, #20]
 800c3c4:	089b      	lsrs	r3, r3, #2
 800c3c6:	400a      	ands	r2, r1
 800c3c8:	3302      	adds	r3, #2
 800c3ca:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800c3ce:	687b      	ldr	r3, [r7, #4]
 800c3d0:	681a      	ldr	r2, [r3, #0]
 800c3d2:	697b      	ldr	r3, [r7, #20]
 800c3d4:	005b      	lsls	r3, r3, #1
 800c3d6:	2103      	movs	r1, #3
 800c3d8:	fa01 f303 	lsl.w	r3, r1, r3
 800c3dc:	43db      	mvns	r3, r3
 800c3de:	401a      	ands	r2, r3
 800c3e0:	687b      	ldr	r3, [r7, #4]
 800c3e2:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800c3e4:	697b      	ldr	r3, [r7, #20]
 800c3e6:	08da      	lsrs	r2, r3, #3
 800c3e8:	687b      	ldr	r3, [r7, #4]
 800c3ea:	3208      	adds	r2, #8
 800c3ec:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c3f0:	697b      	ldr	r3, [r7, #20]
 800c3f2:	f003 0307 	and.w	r3, r3, #7
 800c3f6:	009b      	lsls	r3, r3, #2
 800c3f8:	220f      	movs	r2, #15
 800c3fa:	fa02 f303 	lsl.w	r3, r2, r3
 800c3fe:	43db      	mvns	r3, r3
 800c400:	697a      	ldr	r2, [r7, #20]
 800c402:	08d2      	lsrs	r2, r2, #3
 800c404:	4019      	ands	r1, r3
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	3208      	adds	r2, #8
 800c40a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	68da      	ldr	r2, [r3, #12]
 800c412:	697b      	ldr	r3, [r7, #20]
 800c414:	005b      	lsls	r3, r3, #1
 800c416:	2103      	movs	r1, #3
 800c418:	fa01 f303 	lsl.w	r3, r1, r3
 800c41c:	43db      	mvns	r3, r3
 800c41e:	401a      	ands	r2, r3
 800c420:	687b      	ldr	r3, [r7, #4]
 800c422:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800c424:	687b      	ldr	r3, [r7, #4]
 800c426:	685a      	ldr	r2, [r3, #4]
 800c428:	2101      	movs	r1, #1
 800c42a:	697b      	ldr	r3, [r7, #20]
 800c42c:	fa01 f303 	lsl.w	r3, r1, r3
 800c430:	43db      	mvns	r3, r3
 800c432:	401a      	ands	r2, r3
 800c434:	687b      	ldr	r3, [r7, #4]
 800c436:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800c438:	687b      	ldr	r3, [r7, #4]
 800c43a:	689a      	ldr	r2, [r3, #8]
 800c43c:	697b      	ldr	r3, [r7, #20]
 800c43e:	005b      	lsls	r3, r3, #1
 800c440:	2103      	movs	r1, #3
 800c442:	fa01 f303 	lsl.w	r3, r1, r3
 800c446:	43db      	mvns	r3, r3
 800c448:	401a      	ands	r2, r3
 800c44a:	687b      	ldr	r3, [r7, #4]
 800c44c:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800c44e:	697b      	ldr	r3, [r7, #20]
 800c450:	3301      	adds	r3, #1
 800c452:	617b      	str	r3, [r7, #20]
 800c454:	697b      	ldr	r3, [r7, #20]
 800c456:	2b0f      	cmp	r3, #15
 800c458:	f67f af22 	bls.w	800c2a0 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 800c45c:	bf00      	nop
 800c45e:	bf00      	nop
 800c460:	371c      	adds	r7, #28
 800c462:	46bd      	mov	sp, r7
 800c464:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c468:	4770      	bx	lr
 800c46a:	bf00      	nop
 800c46c:	40013800 	.word	0x40013800
 800c470:	40020000 	.word	0x40020000
 800c474:	40020400 	.word	0x40020400
 800c478:	40020800 	.word	0x40020800
 800c47c:	40020c00 	.word	0x40020c00
 800c480:	40021000 	.word	0x40021000
 800c484:	40021400 	.word	0x40021400
 800c488:	40021800 	.word	0x40021800
 800c48c:	40021c00 	.word	0x40021c00
 800c490:	40022000 	.word	0x40022000
 800c494:	40022400 	.word	0x40022400
 800c498:	40013c00 	.word	0x40013c00

0800c49c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800c49c:	b480      	push	{r7}
 800c49e:	b083      	sub	sp, #12
 800c4a0:	af00      	add	r7, sp, #0
 800c4a2:	6078      	str	r0, [r7, #4]
 800c4a4:	460b      	mov	r3, r1
 800c4a6:	807b      	strh	r3, [r7, #2]
 800c4a8:	4613      	mov	r3, r2
 800c4aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800c4ac:	787b      	ldrb	r3, [r7, #1]
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d003      	beq.n	800c4ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800c4b2:	887a      	ldrh	r2, [r7, #2]
 800c4b4:	687b      	ldr	r3, [r7, #4]
 800c4b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800c4b8:	e003      	b.n	800c4c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800c4ba:	887b      	ldrh	r3, [r7, #2]
 800c4bc:	041a      	lsls	r2, r3, #16
 800c4be:	687b      	ldr	r3, [r7, #4]
 800c4c0:	619a      	str	r2, [r3, #24]
}
 800c4c2:	bf00      	nop
 800c4c4:	370c      	adds	r7, #12
 800c4c6:	46bd      	mov	sp, r7
 800c4c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4cc:	4770      	bx	lr
	...

0800c4d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 800c4d0:	b580      	push	{r7, lr}
 800c4d2:	b084      	sub	sp, #16
 800c4d4:	af00      	add	r7, sp, #0
 800c4d6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c4d8:	687b      	ldr	r3, [r7, #4]
 800c4da:	2b00      	cmp	r3, #0
 800c4dc:	d101      	bne.n	800c4e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800c4de:	2301      	movs	r3, #1
 800c4e0:	e12b      	b.n	800c73a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800c4e2:	687b      	ldr	r3, [r7, #4]
 800c4e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c4e8:	b2db      	uxtb	r3, r3
 800c4ea:	2b00      	cmp	r3, #0
 800c4ec:	d106      	bne.n	800c4fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800c4ee:	687b      	ldr	r3, [r7, #4]
 800c4f0:	2200      	movs	r2, #0
 800c4f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800c4f6:	6878      	ldr	r0, [r7, #4]
 800c4f8:	f7fb f838 	bl	800756c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	2224      	movs	r2, #36	; 0x24
 800c500:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800c504:	687b      	ldr	r3, [r7, #4]
 800c506:	681b      	ldr	r3, [r3, #0]
 800c508:	681a      	ldr	r2, [r3, #0]
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	681b      	ldr	r3, [r3, #0]
 800c50e:	f022 0201 	bic.w	r2, r2, #1
 800c512:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800c514:	687b      	ldr	r3, [r7, #4]
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	681a      	ldr	r2, [r3, #0]
 800c51a:	687b      	ldr	r3, [r7, #4]
 800c51c:	681b      	ldr	r3, [r3, #0]
 800c51e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800c522:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	681b      	ldr	r3, [r3, #0]
 800c528:	681a      	ldr	r2, [r3, #0]
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	681b      	ldr	r3, [r3, #0]
 800c52e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c532:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800c534:	f001 ffac 	bl	800e490 <HAL_RCC_GetPCLK1Freq>
 800c538:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800c53a:	687b      	ldr	r3, [r7, #4]
 800c53c:	685b      	ldr	r3, [r3, #4]
 800c53e:	4a81      	ldr	r2, [pc, #516]	; (800c744 <HAL_I2C_Init+0x274>)
 800c540:	4293      	cmp	r3, r2
 800c542:	d807      	bhi.n	800c554 <HAL_I2C_Init+0x84>
 800c544:	68fb      	ldr	r3, [r7, #12]
 800c546:	4a80      	ldr	r2, [pc, #512]	; (800c748 <HAL_I2C_Init+0x278>)
 800c548:	4293      	cmp	r3, r2
 800c54a:	bf94      	ite	ls
 800c54c:	2301      	movls	r3, #1
 800c54e:	2300      	movhi	r3, #0
 800c550:	b2db      	uxtb	r3, r3
 800c552:	e006      	b.n	800c562 <HAL_I2C_Init+0x92>
 800c554:	68fb      	ldr	r3, [r7, #12]
 800c556:	4a7d      	ldr	r2, [pc, #500]	; (800c74c <HAL_I2C_Init+0x27c>)
 800c558:	4293      	cmp	r3, r2
 800c55a:	bf94      	ite	ls
 800c55c:	2301      	movls	r3, #1
 800c55e:	2300      	movhi	r3, #0
 800c560:	b2db      	uxtb	r3, r3
 800c562:	2b00      	cmp	r3, #0
 800c564:	d001      	beq.n	800c56a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800c566:	2301      	movs	r3, #1
 800c568:	e0e7      	b.n	800c73a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	4a78      	ldr	r2, [pc, #480]	; (800c750 <HAL_I2C_Init+0x280>)
 800c56e:	fba2 2303 	umull	r2, r3, r2, r3
 800c572:	0c9b      	lsrs	r3, r3, #18
 800c574:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	681b      	ldr	r3, [r3, #0]
 800c57a:	685b      	ldr	r3, [r3, #4]
 800c57c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800c580:	687b      	ldr	r3, [r7, #4]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	68ba      	ldr	r2, [r7, #8]
 800c586:	430a      	orrs	r2, r1
 800c588:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800c58a:	687b      	ldr	r3, [r7, #4]
 800c58c:	681b      	ldr	r3, [r3, #0]
 800c58e:	6a1b      	ldr	r3, [r3, #32]
 800c590:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800c594:	687b      	ldr	r3, [r7, #4]
 800c596:	685b      	ldr	r3, [r3, #4]
 800c598:	4a6a      	ldr	r2, [pc, #424]	; (800c744 <HAL_I2C_Init+0x274>)
 800c59a:	4293      	cmp	r3, r2
 800c59c:	d802      	bhi.n	800c5a4 <HAL_I2C_Init+0xd4>
 800c59e:	68bb      	ldr	r3, [r7, #8]
 800c5a0:	3301      	adds	r3, #1
 800c5a2:	e009      	b.n	800c5b8 <HAL_I2C_Init+0xe8>
 800c5a4:	68bb      	ldr	r3, [r7, #8]
 800c5a6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800c5aa:	fb02 f303 	mul.w	r3, r2, r3
 800c5ae:	4a69      	ldr	r2, [pc, #420]	; (800c754 <HAL_I2C_Init+0x284>)
 800c5b0:	fba2 2303 	umull	r2, r3, r2, r3
 800c5b4:	099b      	lsrs	r3, r3, #6
 800c5b6:	3301      	adds	r3, #1
 800c5b8:	687a      	ldr	r2, [r7, #4]
 800c5ba:	6812      	ldr	r2, [r2, #0]
 800c5bc:	430b      	orrs	r3, r1
 800c5be:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	681b      	ldr	r3, [r3, #0]
 800c5c4:	69db      	ldr	r3, [r3, #28]
 800c5c6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800c5ca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 800c5ce:	687b      	ldr	r3, [r7, #4]
 800c5d0:	685b      	ldr	r3, [r3, #4]
 800c5d2:	495c      	ldr	r1, [pc, #368]	; (800c744 <HAL_I2C_Init+0x274>)
 800c5d4:	428b      	cmp	r3, r1
 800c5d6:	d819      	bhi.n	800c60c <HAL_I2C_Init+0x13c>
 800c5d8:	68fb      	ldr	r3, [r7, #12]
 800c5da:	1e59      	subs	r1, r3, #1
 800c5dc:	687b      	ldr	r3, [r7, #4]
 800c5de:	685b      	ldr	r3, [r3, #4]
 800c5e0:	005b      	lsls	r3, r3, #1
 800c5e2:	fbb1 f3f3 	udiv	r3, r1, r3
 800c5e6:	1c59      	adds	r1, r3, #1
 800c5e8:	f640 73fc 	movw	r3, #4092	; 0xffc
 800c5ec:	400b      	ands	r3, r1
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	d00a      	beq.n	800c608 <HAL_I2C_Init+0x138>
 800c5f2:	68fb      	ldr	r3, [r7, #12]
 800c5f4:	1e59      	subs	r1, r3, #1
 800c5f6:	687b      	ldr	r3, [r7, #4]
 800c5f8:	685b      	ldr	r3, [r3, #4]
 800c5fa:	005b      	lsls	r3, r3, #1
 800c5fc:	fbb1 f3f3 	udiv	r3, r1, r3
 800c600:	3301      	adds	r3, #1
 800c602:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c606:	e051      	b.n	800c6ac <HAL_I2C_Init+0x1dc>
 800c608:	2304      	movs	r3, #4
 800c60a:	e04f      	b.n	800c6ac <HAL_I2C_Init+0x1dc>
 800c60c:	687b      	ldr	r3, [r7, #4]
 800c60e:	689b      	ldr	r3, [r3, #8]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d111      	bne.n	800c638 <HAL_I2C_Init+0x168>
 800c614:	68fb      	ldr	r3, [r7, #12]
 800c616:	1e58      	subs	r0, r3, #1
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	6859      	ldr	r1, [r3, #4]
 800c61c:	460b      	mov	r3, r1
 800c61e:	005b      	lsls	r3, r3, #1
 800c620:	440b      	add	r3, r1
 800c622:	fbb0 f3f3 	udiv	r3, r0, r3
 800c626:	3301      	adds	r3, #1
 800c628:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c62c:	2b00      	cmp	r3, #0
 800c62e:	bf0c      	ite	eq
 800c630:	2301      	moveq	r3, #1
 800c632:	2300      	movne	r3, #0
 800c634:	b2db      	uxtb	r3, r3
 800c636:	e012      	b.n	800c65e <HAL_I2C_Init+0x18e>
 800c638:	68fb      	ldr	r3, [r7, #12]
 800c63a:	1e58      	subs	r0, r3, #1
 800c63c:	687b      	ldr	r3, [r7, #4]
 800c63e:	6859      	ldr	r1, [r3, #4]
 800c640:	460b      	mov	r3, r1
 800c642:	009b      	lsls	r3, r3, #2
 800c644:	440b      	add	r3, r1
 800c646:	0099      	lsls	r1, r3, #2
 800c648:	440b      	add	r3, r1
 800c64a:	fbb0 f3f3 	udiv	r3, r0, r3
 800c64e:	3301      	adds	r3, #1
 800c650:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c654:	2b00      	cmp	r3, #0
 800c656:	bf0c      	ite	eq
 800c658:	2301      	moveq	r3, #1
 800c65a:	2300      	movne	r3, #0
 800c65c:	b2db      	uxtb	r3, r3
 800c65e:	2b00      	cmp	r3, #0
 800c660:	d001      	beq.n	800c666 <HAL_I2C_Init+0x196>
 800c662:	2301      	movs	r3, #1
 800c664:	e022      	b.n	800c6ac <HAL_I2C_Init+0x1dc>
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	689b      	ldr	r3, [r3, #8]
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	d10e      	bne.n	800c68c <HAL_I2C_Init+0x1bc>
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	1e58      	subs	r0, r3, #1
 800c672:	687b      	ldr	r3, [r7, #4]
 800c674:	6859      	ldr	r1, [r3, #4]
 800c676:	460b      	mov	r3, r1
 800c678:	005b      	lsls	r3, r3, #1
 800c67a:	440b      	add	r3, r1
 800c67c:	fbb0 f3f3 	udiv	r3, r0, r3
 800c680:	3301      	adds	r3, #1
 800c682:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c686:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800c68a:	e00f      	b.n	800c6ac <HAL_I2C_Init+0x1dc>
 800c68c:	68fb      	ldr	r3, [r7, #12]
 800c68e:	1e58      	subs	r0, r3, #1
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	6859      	ldr	r1, [r3, #4]
 800c694:	460b      	mov	r3, r1
 800c696:	009b      	lsls	r3, r3, #2
 800c698:	440b      	add	r3, r1
 800c69a:	0099      	lsls	r1, r3, #2
 800c69c:	440b      	add	r3, r1
 800c69e:	fbb0 f3f3 	udiv	r3, r0, r3
 800c6a2:	3301      	adds	r3, #1
 800c6a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800c6a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800c6ac:	6879      	ldr	r1, [r7, #4]
 800c6ae:	6809      	ldr	r1, [r1, #0]
 800c6b0:	4313      	orrs	r3, r2
 800c6b2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	681b      	ldr	r3, [r3, #0]
 800c6b8:	681b      	ldr	r3, [r3, #0]
 800c6ba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	69da      	ldr	r2, [r3, #28]
 800c6c2:	687b      	ldr	r3, [r7, #4]
 800c6c4:	6a1b      	ldr	r3, [r3, #32]
 800c6c6:	431a      	orrs	r2, r3
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	430a      	orrs	r2, r1
 800c6ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	681b      	ldr	r3, [r3, #0]
 800c6d4:	689b      	ldr	r3, [r3, #8]
 800c6d6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800c6da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800c6de:	687a      	ldr	r2, [r7, #4]
 800c6e0:	6911      	ldr	r1, [r2, #16]
 800c6e2:	687a      	ldr	r2, [r7, #4]
 800c6e4:	68d2      	ldr	r2, [r2, #12]
 800c6e6:	4311      	orrs	r1, r2
 800c6e8:	687a      	ldr	r2, [r7, #4]
 800c6ea:	6812      	ldr	r2, [r2, #0]
 800c6ec:	430b      	orrs	r3, r1
 800c6ee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 800c6f0:	687b      	ldr	r3, [r7, #4]
 800c6f2:	681b      	ldr	r3, [r3, #0]
 800c6f4:	68db      	ldr	r3, [r3, #12]
 800c6f6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800c6fa:	687b      	ldr	r3, [r7, #4]
 800c6fc:	695a      	ldr	r2, [r3, #20]
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	699b      	ldr	r3, [r3, #24]
 800c702:	431a      	orrs	r2, r3
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	681b      	ldr	r3, [r3, #0]
 800c708:	430a      	orrs	r2, r1
 800c70a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800c70c:	687b      	ldr	r3, [r7, #4]
 800c70e:	681b      	ldr	r3, [r3, #0]
 800c710:	681a      	ldr	r2, [r3, #0]
 800c712:	687b      	ldr	r3, [r7, #4]
 800c714:	681b      	ldr	r3, [r3, #0]
 800c716:	f042 0201 	orr.w	r2, r2, #1
 800c71a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c71c:	687b      	ldr	r3, [r7, #4]
 800c71e:	2200      	movs	r2, #0
 800c720:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800c722:	687b      	ldr	r3, [r7, #4]
 800c724:	2220      	movs	r2, #32
 800c726:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800c72a:	687b      	ldr	r3, [r7, #4]
 800c72c:	2200      	movs	r2, #0
 800c72e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800c730:	687b      	ldr	r3, [r7, #4]
 800c732:	2200      	movs	r2, #0
 800c734:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800c738:	2300      	movs	r3, #0
}
 800c73a:	4618      	mov	r0, r3
 800c73c:	3710      	adds	r7, #16
 800c73e:	46bd      	mov	sp, r7
 800c740:	bd80      	pop	{r7, pc}
 800c742:	bf00      	nop
 800c744:	000186a0 	.word	0x000186a0
 800c748:	001e847f 	.word	0x001e847f
 800c74c:	003d08ff 	.word	0x003d08ff
 800c750:	431bde83 	.word	0x431bde83
 800c754:	10624dd3 	.word	0x10624dd3

0800c758 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800c758:	b580      	push	{r7, lr}
 800c75a:	b082      	sub	sp, #8
 800c75c:	af00      	add	r7, sp, #0
 800c75e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	2b00      	cmp	r3, #0
 800c764:	d101      	bne.n	800c76a <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 800c766:	2301      	movs	r3, #1
 800c768:	e021      	b.n	800c7ae <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800c76a:	687b      	ldr	r3, [r7, #4]
 800c76c:	2224      	movs	r2, #36	; 0x24
 800c76e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	681a      	ldr	r2, [r3, #0]
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	f022 0201 	bic.w	r2, r2, #1
 800c780:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 800c782:	6878      	ldr	r0, [r7, #4]
 800c784:	f7fa ff5c 	bl	8007640 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 800c788:	687b      	ldr	r3, [r7, #4]
 800c78a:	2200      	movs	r2, #0
 800c78c:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State         = HAL_I2C_STATE_RESET;
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	2200      	movs	r2, #0
 800c792:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800c796:	687b      	ldr	r3, [r7, #4]
 800c798:	2200      	movs	r2, #0
 800c79a:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	2200      	movs	r2, #0
 800c7a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 800c7a4:	687b      	ldr	r3, [r7, #4]
 800c7a6:	2200      	movs	r2, #0
 800c7a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800c7ac:	2300      	movs	r3, #0
}
 800c7ae:	4618      	mov	r0, r3
 800c7b0:	3708      	adds	r7, #8
 800c7b2:	46bd      	mov	sp, r7
 800c7b4:	bd80      	pop	{r7, pc}
	...

0800c7b8 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c7b8:	b580      	push	{r7, lr}
 800c7ba:	b088      	sub	sp, #32
 800c7bc:	af02      	add	r7, sp, #8
 800c7be:	60f8      	str	r0, [r7, #12]
 800c7c0:	4608      	mov	r0, r1
 800c7c2:	4611      	mov	r1, r2
 800c7c4:	461a      	mov	r2, r3
 800c7c6:	4603      	mov	r3, r0
 800c7c8:	817b      	strh	r3, [r7, #10]
 800c7ca:	460b      	mov	r3, r1
 800c7cc:	813b      	strh	r3, [r7, #8]
 800c7ce:	4613      	mov	r3, r2
 800c7d0:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800c7d2:	f7fe fd23 	bl	800b21c <HAL_GetTick>
 800c7d6:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c7d8:	68fb      	ldr	r3, [r7, #12]
 800c7da:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c7de:	b2db      	uxtb	r3, r3
 800c7e0:	2b20      	cmp	r3, #32
 800c7e2:	f040 80d9 	bne.w	800c998 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800c7e6:	697b      	ldr	r3, [r7, #20]
 800c7e8:	9300      	str	r3, [sp, #0]
 800c7ea:	2319      	movs	r3, #25
 800c7ec:	2201      	movs	r2, #1
 800c7ee:	496d      	ldr	r1, [pc, #436]	; (800c9a4 <HAL_I2C_Mem_Write+0x1ec>)
 800c7f0:	68f8      	ldr	r0, [r7, #12]
 800c7f2:	f000 fc89 	bl	800d108 <I2C_WaitOnFlagUntilTimeout>
 800c7f6:	4603      	mov	r3, r0
 800c7f8:	2b00      	cmp	r3, #0
 800c7fa:	d001      	beq.n	800c800 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800c7fc:	2302      	movs	r3, #2
 800c7fe:	e0cc      	b.n	800c99a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c800:	68fb      	ldr	r3, [r7, #12]
 800c802:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c806:	2b01      	cmp	r3, #1
 800c808:	d101      	bne.n	800c80e <HAL_I2C_Mem_Write+0x56>
 800c80a:	2302      	movs	r3, #2
 800c80c:	e0c5      	b.n	800c99a <HAL_I2C_Mem_Write+0x1e2>
 800c80e:	68fb      	ldr	r3, [r7, #12]
 800c810:	2201      	movs	r2, #1
 800c812:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800c816:	68fb      	ldr	r3, [r7, #12]
 800c818:	681b      	ldr	r3, [r3, #0]
 800c81a:	681b      	ldr	r3, [r3, #0]
 800c81c:	f003 0301 	and.w	r3, r3, #1
 800c820:	2b01      	cmp	r3, #1
 800c822:	d007      	beq.n	800c834 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800c824:	68fb      	ldr	r3, [r7, #12]
 800c826:	681b      	ldr	r3, [r3, #0]
 800c828:	681a      	ldr	r2, [r3, #0]
 800c82a:	68fb      	ldr	r3, [r7, #12]
 800c82c:	681b      	ldr	r3, [r3, #0]
 800c82e:	f042 0201 	orr.w	r2, r2, #1
 800c832:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800c834:	68fb      	ldr	r3, [r7, #12]
 800c836:	681b      	ldr	r3, [r3, #0]
 800c838:	681a      	ldr	r2, [r3, #0]
 800c83a:	68fb      	ldr	r3, [r7, #12]
 800c83c:	681b      	ldr	r3, [r3, #0]
 800c83e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800c842:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	2221      	movs	r2, #33	; 0x21
 800c848:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800c84c:	68fb      	ldr	r3, [r7, #12]
 800c84e:	2240      	movs	r2, #64	; 0x40
 800c850:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	2200      	movs	r2, #0
 800c858:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800c85a:	68fb      	ldr	r3, [r7, #12]
 800c85c:	6a3a      	ldr	r2, [r7, #32]
 800c85e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800c860:	68fb      	ldr	r3, [r7, #12]
 800c862:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800c864:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800c866:	68fb      	ldr	r3, [r7, #12]
 800c868:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c86a:	b29a      	uxth	r2, r3
 800c86c:	68fb      	ldr	r3, [r7, #12]
 800c86e:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800c870:	68fb      	ldr	r3, [r7, #12]
 800c872:	4a4d      	ldr	r2, [pc, #308]	; (800c9a8 <HAL_I2C_Mem_Write+0x1f0>)
 800c874:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800c876:	88f8      	ldrh	r0, [r7, #6]
 800c878:	893a      	ldrh	r2, [r7, #8]
 800c87a:	8979      	ldrh	r1, [r7, #10]
 800c87c:	697b      	ldr	r3, [r7, #20]
 800c87e:	9301      	str	r3, [sp, #4]
 800c880:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800c882:	9300      	str	r3, [sp, #0]
 800c884:	4603      	mov	r3, r0
 800c886:	68f8      	ldr	r0, [r7, #12]
 800c888:	f000 fac4 	bl	800ce14 <I2C_RequestMemoryWrite>
 800c88c:	4603      	mov	r3, r0
 800c88e:	2b00      	cmp	r3, #0
 800c890:	d052      	beq.n	800c938 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 800c892:	2301      	movs	r3, #1
 800c894:	e081      	b.n	800c99a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c896:	697a      	ldr	r2, [r7, #20]
 800c898:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c89a:	68f8      	ldr	r0, [r7, #12]
 800c89c:	f000 fd0a 	bl	800d2b4 <I2C_WaitOnTXEFlagUntilTimeout>
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	d00d      	beq.n	800c8c2 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800c8a6:	68fb      	ldr	r3, [r7, #12]
 800c8a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c8aa:	2b04      	cmp	r3, #4
 800c8ac:	d107      	bne.n	800c8be <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c8ae:	68fb      	ldr	r3, [r7, #12]
 800c8b0:	681b      	ldr	r3, [r3, #0]
 800c8b2:	681a      	ldr	r2, [r3, #0]
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	681b      	ldr	r3, [r3, #0]
 800c8b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c8bc:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800c8be:	2301      	movs	r3, #1
 800c8c0:	e06b      	b.n	800c99a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800c8c2:	68fb      	ldr	r3, [r7, #12]
 800c8c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8c6:	781a      	ldrb	r2, [r3, #0]
 800c8c8:	68fb      	ldr	r3, [r7, #12]
 800c8ca:	681b      	ldr	r3, [r3, #0]
 800c8cc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800c8ce:	68fb      	ldr	r3, [r7, #12]
 800c8d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c8d2:	1c5a      	adds	r2, r3, #1
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 800c8d8:	68fb      	ldr	r3, [r7, #12]
 800c8da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c8dc:	3b01      	subs	r3, #1
 800c8de:	b29a      	uxth	r2, r3
 800c8e0:	68fb      	ldr	r3, [r7, #12]
 800c8e2:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800c8e4:	68fb      	ldr	r3, [r7, #12]
 800c8e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c8e8:	b29b      	uxth	r3, r3
 800c8ea:	3b01      	subs	r3, #1
 800c8ec:	b29a      	uxth	r2, r3
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800c8f2:	68fb      	ldr	r3, [r7, #12]
 800c8f4:	681b      	ldr	r3, [r3, #0]
 800c8f6:	695b      	ldr	r3, [r3, #20]
 800c8f8:	f003 0304 	and.w	r3, r3, #4
 800c8fc:	2b04      	cmp	r3, #4
 800c8fe:	d11b      	bne.n	800c938 <HAL_I2C_Mem_Write+0x180>
 800c900:	68fb      	ldr	r3, [r7, #12]
 800c902:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c904:	2b00      	cmp	r3, #0
 800c906:	d017      	beq.n	800c938 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800c908:	68fb      	ldr	r3, [r7, #12]
 800c90a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c90c:	781a      	ldrb	r2, [r3, #0]
 800c90e:	68fb      	ldr	r3, [r7, #12]
 800c910:	681b      	ldr	r3, [r3, #0]
 800c912:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800c914:	68fb      	ldr	r3, [r7, #12]
 800c916:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800c918:	1c5a      	adds	r2, r3, #1
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800c91e:	68fb      	ldr	r3, [r7, #12]
 800c920:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c922:	3b01      	subs	r3, #1
 800c924:	b29a      	uxth	r2, r3
 800c926:	68fb      	ldr	r3, [r7, #12]
 800c928:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800c92a:	68fb      	ldr	r3, [r7, #12]
 800c92c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800c92e:	b29b      	uxth	r3, r3
 800c930:	3b01      	subs	r3, #1
 800c932:	b29a      	uxth	r2, r3
 800c934:	68fb      	ldr	r3, [r7, #12]
 800c936:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800c938:	68fb      	ldr	r3, [r7, #12]
 800c93a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d1aa      	bne.n	800c896 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800c940:	697a      	ldr	r2, [r7, #20]
 800c942:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800c944:	68f8      	ldr	r0, [r7, #12]
 800c946:	f000 fcf6 	bl	800d336 <I2C_WaitOnBTFFlagUntilTimeout>
 800c94a:	4603      	mov	r3, r0
 800c94c:	2b00      	cmp	r3, #0
 800c94e:	d00d      	beq.n	800c96c <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800c954:	2b04      	cmp	r3, #4
 800c956:	d107      	bne.n	800c968 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c958:	68fb      	ldr	r3, [r7, #12]
 800c95a:	681b      	ldr	r3, [r3, #0]
 800c95c:	681a      	ldr	r2, [r3, #0]
 800c95e:	68fb      	ldr	r3, [r7, #12]
 800c960:	681b      	ldr	r3, [r3, #0]
 800c962:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c966:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800c968:	2301      	movs	r3, #1
 800c96a:	e016      	b.n	800c99a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800c96c:	68fb      	ldr	r3, [r7, #12]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	681a      	ldr	r2, [r3, #0]
 800c972:	68fb      	ldr	r3, [r7, #12]
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800c97a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800c97c:	68fb      	ldr	r3, [r7, #12]
 800c97e:	2220      	movs	r2, #32
 800c980:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800c984:	68fb      	ldr	r3, [r7, #12]
 800c986:	2200      	movs	r2, #0
 800c988:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800c98c:	68fb      	ldr	r3, [r7, #12]
 800c98e:	2200      	movs	r2, #0
 800c990:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800c994:	2300      	movs	r3, #0
 800c996:	e000      	b.n	800c99a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 800c998:	2302      	movs	r3, #2
  }
}
 800c99a:	4618      	mov	r0, r3
 800c99c:	3718      	adds	r7, #24
 800c99e:	46bd      	mov	sp, r7
 800c9a0:	bd80      	pop	{r7, pc}
 800c9a2:	bf00      	nop
 800c9a4:	00100002 	.word	0x00100002
 800c9a8:	ffff0000 	.word	0xffff0000

0800c9ac <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c9ac:	b580      	push	{r7, lr}
 800c9ae:	b08c      	sub	sp, #48	; 0x30
 800c9b0:	af02      	add	r7, sp, #8
 800c9b2:	60f8      	str	r0, [r7, #12]
 800c9b4:	4608      	mov	r0, r1
 800c9b6:	4611      	mov	r1, r2
 800c9b8:	461a      	mov	r2, r3
 800c9ba:	4603      	mov	r3, r0
 800c9bc:	817b      	strh	r3, [r7, #10]
 800c9be:	460b      	mov	r3, r1
 800c9c0:	813b      	strh	r3, [r7, #8]
 800c9c2:	4613      	mov	r3, r2
 800c9c4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800c9c6:	f7fe fc29 	bl	800b21c <HAL_GetTick>
 800c9ca:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800c9d2:	b2db      	uxtb	r3, r3
 800c9d4:	2b20      	cmp	r3, #32
 800c9d6:	f040 8208 	bne.w	800cdea <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800c9da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c9dc:	9300      	str	r3, [sp, #0]
 800c9de:	2319      	movs	r3, #25
 800c9e0:	2201      	movs	r2, #1
 800c9e2:	497b      	ldr	r1, [pc, #492]	; (800cbd0 <HAL_I2C_Mem_Read+0x224>)
 800c9e4:	68f8      	ldr	r0, [r7, #12]
 800c9e6:	f000 fb8f 	bl	800d108 <I2C_WaitOnFlagUntilTimeout>
 800c9ea:	4603      	mov	r3, r0
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d001      	beq.n	800c9f4 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 800c9f0:	2302      	movs	r3, #2
 800c9f2:	e1fb      	b.n	800cdec <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800c9f4:	68fb      	ldr	r3, [r7, #12]
 800c9f6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c9fa:	2b01      	cmp	r3, #1
 800c9fc:	d101      	bne.n	800ca02 <HAL_I2C_Mem_Read+0x56>
 800c9fe:	2302      	movs	r3, #2
 800ca00:	e1f4      	b.n	800cdec <HAL_I2C_Mem_Read+0x440>
 800ca02:	68fb      	ldr	r3, [r7, #12]
 800ca04:	2201      	movs	r2, #1
 800ca06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 800ca0a:	68fb      	ldr	r3, [r7, #12]
 800ca0c:	681b      	ldr	r3, [r3, #0]
 800ca0e:	681b      	ldr	r3, [r3, #0]
 800ca10:	f003 0301 	and.w	r3, r3, #1
 800ca14:	2b01      	cmp	r3, #1
 800ca16:	d007      	beq.n	800ca28 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 800ca18:	68fb      	ldr	r3, [r7, #12]
 800ca1a:	681b      	ldr	r3, [r3, #0]
 800ca1c:	681a      	ldr	r2, [r3, #0]
 800ca1e:	68fb      	ldr	r3, [r7, #12]
 800ca20:	681b      	ldr	r3, [r3, #0]
 800ca22:	f042 0201 	orr.w	r2, r2, #1
 800ca26:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800ca28:	68fb      	ldr	r3, [r7, #12]
 800ca2a:	681b      	ldr	r3, [r3, #0]
 800ca2c:	681a      	ldr	r2, [r3, #0]
 800ca2e:	68fb      	ldr	r3, [r7, #12]
 800ca30:	681b      	ldr	r3, [r3, #0]
 800ca32:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ca36:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800ca38:	68fb      	ldr	r3, [r7, #12]
 800ca3a:	2222      	movs	r2, #34	; 0x22
 800ca3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800ca40:	68fb      	ldr	r3, [r7, #12]
 800ca42:	2240      	movs	r2, #64	; 0x40
 800ca44:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800ca48:	68fb      	ldr	r3, [r7, #12]
 800ca4a:	2200      	movs	r2, #0
 800ca4c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800ca4e:	68fb      	ldr	r3, [r7, #12]
 800ca50:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800ca52:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800ca54:	68fb      	ldr	r3, [r7, #12]
 800ca56:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 800ca58:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800ca5a:	68fb      	ldr	r3, [r7, #12]
 800ca5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800ca5e:	b29a      	uxth	r2, r3
 800ca60:	68fb      	ldr	r3, [r7, #12]
 800ca62:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	4a5b      	ldr	r2, [pc, #364]	; (800cbd4 <HAL_I2C_Mem_Read+0x228>)
 800ca68:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800ca6a:	88f8      	ldrh	r0, [r7, #6]
 800ca6c:	893a      	ldrh	r2, [r7, #8]
 800ca6e:	8979      	ldrh	r1, [r7, #10]
 800ca70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ca72:	9301      	str	r3, [sp, #4]
 800ca74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ca76:	9300      	str	r3, [sp, #0]
 800ca78:	4603      	mov	r3, r0
 800ca7a:	68f8      	ldr	r0, [r7, #12]
 800ca7c:	f000 fa5e 	bl	800cf3c <I2C_RequestMemoryRead>
 800ca80:	4603      	mov	r3, r0
 800ca82:	2b00      	cmp	r3, #0
 800ca84:	d001      	beq.n	800ca8a <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800ca86:	2301      	movs	r3, #1
 800ca88:	e1b0      	b.n	800cdec <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 800ca8a:	68fb      	ldr	r3, [r7, #12]
 800ca8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ca8e:	2b00      	cmp	r3, #0
 800ca90:	d113      	bne.n	800caba <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ca92:	2300      	movs	r3, #0
 800ca94:	623b      	str	r3, [r7, #32]
 800ca96:	68fb      	ldr	r3, [r7, #12]
 800ca98:	681b      	ldr	r3, [r3, #0]
 800ca9a:	695b      	ldr	r3, [r3, #20]
 800ca9c:	623b      	str	r3, [r7, #32]
 800ca9e:	68fb      	ldr	r3, [r7, #12]
 800caa0:	681b      	ldr	r3, [r3, #0]
 800caa2:	699b      	ldr	r3, [r3, #24]
 800caa4:	623b      	str	r3, [r7, #32]
 800caa6:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	681b      	ldr	r3, [r3, #0]
 800caac:	681a      	ldr	r2, [r3, #0]
 800caae:	68fb      	ldr	r3, [r7, #12]
 800cab0:	681b      	ldr	r3, [r3, #0]
 800cab2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cab6:	601a      	str	r2, [r3, #0]
 800cab8:	e184      	b.n	800cdc4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 800caba:	68fb      	ldr	r3, [r7, #12]
 800cabc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cabe:	2b01      	cmp	r3, #1
 800cac0:	d11b      	bne.n	800cafa <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cac2:	68fb      	ldr	r3, [r7, #12]
 800cac4:	681b      	ldr	r3, [r3, #0]
 800cac6:	681a      	ldr	r2, [r3, #0]
 800cac8:	68fb      	ldr	r3, [r7, #12]
 800caca:	681b      	ldr	r3, [r3, #0]
 800cacc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cad0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800cad2:	2300      	movs	r3, #0
 800cad4:	61fb      	str	r3, [r7, #28]
 800cad6:	68fb      	ldr	r3, [r7, #12]
 800cad8:	681b      	ldr	r3, [r3, #0]
 800cada:	695b      	ldr	r3, [r3, #20]
 800cadc:	61fb      	str	r3, [r7, #28]
 800cade:	68fb      	ldr	r3, [r7, #12]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	699b      	ldr	r3, [r3, #24]
 800cae4:	61fb      	str	r3, [r7, #28]
 800cae6:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cae8:	68fb      	ldr	r3, [r7, #12]
 800caea:	681b      	ldr	r3, [r3, #0]
 800caec:	681a      	ldr	r2, [r3, #0]
 800caee:	68fb      	ldr	r3, [r7, #12]
 800caf0:	681b      	ldr	r3, [r3, #0]
 800caf2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800caf6:	601a      	str	r2, [r3, #0]
 800caf8:	e164      	b.n	800cdc4 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 800cafa:	68fb      	ldr	r3, [r7, #12]
 800cafc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cafe:	2b02      	cmp	r3, #2
 800cb00:	d11b      	bne.n	800cb3a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cb02:	68fb      	ldr	r3, [r7, #12]
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	681a      	ldr	r2, [r3, #0]
 800cb08:	68fb      	ldr	r3, [r7, #12]
 800cb0a:	681b      	ldr	r3, [r3, #0]
 800cb0c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cb10:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800cb12:	68fb      	ldr	r3, [r7, #12]
 800cb14:	681b      	ldr	r3, [r3, #0]
 800cb16:	681a      	ldr	r2, [r3, #0]
 800cb18:	68fb      	ldr	r3, [r7, #12]
 800cb1a:	681b      	ldr	r3, [r3, #0]
 800cb1c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800cb20:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800cb22:	2300      	movs	r3, #0
 800cb24:	61bb      	str	r3, [r7, #24]
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	681b      	ldr	r3, [r3, #0]
 800cb2a:	695b      	ldr	r3, [r3, #20]
 800cb2c:	61bb      	str	r3, [r7, #24]
 800cb2e:	68fb      	ldr	r3, [r7, #12]
 800cb30:	681b      	ldr	r3, [r3, #0]
 800cb32:	699b      	ldr	r3, [r3, #24]
 800cb34:	61bb      	str	r3, [r7, #24]
 800cb36:	69bb      	ldr	r3, [r7, #24]
 800cb38:	e144      	b.n	800cdc4 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800cb3a:	2300      	movs	r3, #0
 800cb3c:	617b      	str	r3, [r7, #20]
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	681b      	ldr	r3, [r3, #0]
 800cb42:	695b      	ldr	r3, [r3, #20]
 800cb44:	617b      	str	r3, [r7, #20]
 800cb46:	68fb      	ldr	r3, [r7, #12]
 800cb48:	681b      	ldr	r3, [r3, #0]
 800cb4a:	699b      	ldr	r3, [r3, #24]
 800cb4c:	617b      	str	r3, [r7, #20]
 800cb4e:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800cb50:	e138      	b.n	800cdc4 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800cb52:	68fb      	ldr	r3, [r7, #12]
 800cb54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cb56:	2b03      	cmp	r3, #3
 800cb58:	f200 80f1 	bhi.w	800cd3e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 800cb5c:	68fb      	ldr	r3, [r7, #12]
 800cb5e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cb60:	2b01      	cmp	r3, #1
 800cb62:	d123      	bne.n	800cbac <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800cb64:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cb66:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cb68:	68f8      	ldr	r0, [r7, #12]
 800cb6a:	f000 fc25 	bl	800d3b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800cb6e:	4603      	mov	r3, r0
 800cb70:	2b00      	cmp	r3, #0
 800cb72:	d001      	beq.n	800cb78 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800cb74:	2301      	movs	r3, #1
 800cb76:	e139      	b.n	800cdec <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	681b      	ldr	r3, [r3, #0]
 800cb7c:	691a      	ldr	r2, [r3, #16]
 800cb7e:	68fb      	ldr	r3, [r7, #12]
 800cb80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb82:	b2d2      	uxtb	r2, r2
 800cb84:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cb86:	68fb      	ldr	r3, [r7, #12]
 800cb88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cb8a:	1c5a      	adds	r2, r3, #1
 800cb8c:	68fb      	ldr	r3, [r7, #12]
 800cb8e:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cb90:	68fb      	ldr	r3, [r7, #12]
 800cb92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cb94:	3b01      	subs	r3, #1
 800cb96:	b29a      	uxth	r2, r3
 800cb98:	68fb      	ldr	r3, [r7, #12]
 800cb9a:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cb9c:	68fb      	ldr	r3, [r7, #12]
 800cb9e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cba0:	b29b      	uxth	r3, r3
 800cba2:	3b01      	subs	r3, #1
 800cba4:	b29a      	uxth	r2, r3
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	855a      	strh	r2, [r3, #42]	; 0x2a
 800cbaa:	e10b      	b.n	800cdc4 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 800cbac:	68fb      	ldr	r3, [r7, #12]
 800cbae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cbb0:	2b02      	cmp	r3, #2
 800cbb2:	d14e      	bne.n	800cc52 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800cbb4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cbb6:	9300      	str	r3, [sp, #0]
 800cbb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cbba:	2200      	movs	r2, #0
 800cbbc:	4906      	ldr	r1, [pc, #24]	; (800cbd8 <HAL_I2C_Mem_Read+0x22c>)
 800cbbe:	68f8      	ldr	r0, [r7, #12]
 800cbc0:	f000 faa2 	bl	800d108 <I2C_WaitOnFlagUntilTimeout>
 800cbc4:	4603      	mov	r3, r0
 800cbc6:	2b00      	cmp	r3, #0
 800cbc8:	d008      	beq.n	800cbdc <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 800cbca:	2301      	movs	r3, #1
 800cbcc:	e10e      	b.n	800cdec <HAL_I2C_Mem_Read+0x440>
 800cbce:	bf00      	nop
 800cbd0:	00100002 	.word	0x00100002
 800cbd4:	ffff0000 	.word	0xffff0000
 800cbd8:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cbdc:	68fb      	ldr	r3, [r7, #12]
 800cbde:	681b      	ldr	r3, [r3, #0]
 800cbe0:	681a      	ldr	r2, [r3, #0]
 800cbe2:	68fb      	ldr	r3, [r7, #12]
 800cbe4:	681b      	ldr	r3, [r3, #0]
 800cbe6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cbea:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cbec:	68fb      	ldr	r3, [r7, #12]
 800cbee:	681b      	ldr	r3, [r3, #0]
 800cbf0:	691a      	ldr	r2, [r3, #16]
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbf6:	b2d2      	uxtb	r2, r2
 800cbf8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cbfa:	68fb      	ldr	r3, [r7, #12]
 800cbfc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cbfe:	1c5a      	adds	r2, r3, #1
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cc04:	68fb      	ldr	r3, [r7, #12]
 800cc06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cc08:	3b01      	subs	r3, #1
 800cc0a:	b29a      	uxth	r2, r3
 800cc0c:	68fb      	ldr	r3, [r7, #12]
 800cc0e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cc10:	68fb      	ldr	r3, [r7, #12]
 800cc12:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cc14:	b29b      	uxth	r3, r3
 800cc16:	3b01      	subs	r3, #1
 800cc18:	b29a      	uxth	r2, r3
 800cc1a:	68fb      	ldr	r3, [r7, #12]
 800cc1c:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cc1e:	68fb      	ldr	r3, [r7, #12]
 800cc20:	681b      	ldr	r3, [r3, #0]
 800cc22:	691a      	ldr	r2, [r3, #16]
 800cc24:	68fb      	ldr	r3, [r7, #12]
 800cc26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc28:	b2d2      	uxtb	r2, r2
 800cc2a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cc2c:	68fb      	ldr	r3, [r7, #12]
 800cc2e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc30:	1c5a      	adds	r2, r3, #1
 800cc32:	68fb      	ldr	r3, [r7, #12]
 800cc34:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cc36:	68fb      	ldr	r3, [r7, #12]
 800cc38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cc3a:	3b01      	subs	r3, #1
 800cc3c:	b29a      	uxth	r2, r3
 800cc3e:	68fb      	ldr	r3, [r7, #12]
 800cc40:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cc46:	b29b      	uxth	r3, r3
 800cc48:	3b01      	subs	r3, #1
 800cc4a:	b29a      	uxth	r2, r3
 800cc4c:	68fb      	ldr	r3, [r7, #12]
 800cc4e:	855a      	strh	r2, [r3, #42]	; 0x2a
 800cc50:	e0b8      	b.n	800cdc4 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800cc52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cc54:	9300      	str	r3, [sp, #0]
 800cc56:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cc58:	2200      	movs	r2, #0
 800cc5a:	4966      	ldr	r1, [pc, #408]	; (800cdf4 <HAL_I2C_Mem_Read+0x448>)
 800cc5c:	68f8      	ldr	r0, [r7, #12]
 800cc5e:	f000 fa53 	bl	800d108 <I2C_WaitOnFlagUntilTimeout>
 800cc62:	4603      	mov	r3, r0
 800cc64:	2b00      	cmp	r3, #0
 800cc66:	d001      	beq.n	800cc6c <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 800cc68:	2301      	movs	r3, #1
 800cc6a:	e0bf      	b.n	800cdec <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cc6c:	68fb      	ldr	r3, [r7, #12]
 800cc6e:	681b      	ldr	r3, [r3, #0]
 800cc70:	681a      	ldr	r2, [r3, #0]
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	681b      	ldr	r3, [r3, #0]
 800cc76:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800cc7a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	681b      	ldr	r3, [r3, #0]
 800cc80:	691a      	ldr	r2, [r3, #16]
 800cc82:	68fb      	ldr	r3, [r7, #12]
 800cc84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc86:	b2d2      	uxtb	r2, r2
 800cc88:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cc8a:	68fb      	ldr	r3, [r7, #12]
 800cc8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cc8e:	1c5a      	adds	r2, r3, #1
 800cc90:	68fb      	ldr	r3, [r7, #12]
 800cc92:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cc94:	68fb      	ldr	r3, [r7, #12]
 800cc96:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cc98:	3b01      	subs	r3, #1
 800cc9a:	b29a      	uxth	r2, r3
 800cc9c:	68fb      	ldr	r3, [r7, #12]
 800cc9e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cca0:	68fb      	ldr	r3, [r7, #12]
 800cca2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cca4:	b29b      	uxth	r3, r3
 800cca6:	3b01      	subs	r3, #1
 800cca8:	b29a      	uxth	r2, r3
 800ccaa:	68fb      	ldr	r3, [r7, #12]
 800ccac:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800ccae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ccb0:	9300      	str	r3, [sp, #0]
 800ccb2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ccb4:	2200      	movs	r2, #0
 800ccb6:	494f      	ldr	r1, [pc, #316]	; (800cdf4 <HAL_I2C_Mem_Read+0x448>)
 800ccb8:	68f8      	ldr	r0, [r7, #12]
 800ccba:	f000 fa25 	bl	800d108 <I2C_WaitOnFlagUntilTimeout>
 800ccbe:	4603      	mov	r3, r0
 800ccc0:	2b00      	cmp	r3, #0
 800ccc2:	d001      	beq.n	800ccc8 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800ccc4:	2301      	movs	r3, #1
 800ccc6:	e091      	b.n	800cdec <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800ccc8:	68fb      	ldr	r3, [r7, #12]
 800ccca:	681b      	ldr	r3, [r3, #0]
 800cccc:	681a      	ldr	r2, [r3, #0]
 800ccce:	68fb      	ldr	r3, [r7, #12]
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ccd6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	681b      	ldr	r3, [r3, #0]
 800ccdc:	691a      	ldr	r2, [r3, #16]
 800ccde:	68fb      	ldr	r3, [r7, #12]
 800cce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cce2:	b2d2      	uxtb	r2, r2
 800cce4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cce6:	68fb      	ldr	r3, [r7, #12]
 800cce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800ccea:	1c5a      	adds	r2, r3, #1
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800ccf0:	68fb      	ldr	r3, [r7, #12]
 800ccf2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800ccf4:	3b01      	subs	r3, #1
 800ccf6:	b29a      	uxth	r2, r3
 800ccf8:	68fb      	ldr	r3, [r7, #12]
 800ccfa:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800ccfc:	68fb      	ldr	r3, [r7, #12]
 800ccfe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cd00:	b29b      	uxth	r3, r3
 800cd02:	3b01      	subs	r3, #1
 800cd04:	b29a      	uxth	r2, r3
 800cd06:	68fb      	ldr	r3, [r7, #12]
 800cd08:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cd0a:	68fb      	ldr	r3, [r7, #12]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	691a      	ldr	r2, [r3, #16]
 800cd10:	68fb      	ldr	r3, [r7, #12]
 800cd12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd14:	b2d2      	uxtb	r2, r2
 800cd16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd1c:	1c5a      	adds	r2, r3, #1
 800cd1e:	68fb      	ldr	r3, [r7, #12]
 800cd20:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cd22:	68fb      	ldr	r3, [r7, #12]
 800cd24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cd26:	3b01      	subs	r3, #1
 800cd28:	b29a      	uxth	r2, r3
 800cd2a:	68fb      	ldr	r3, [r7, #12]
 800cd2c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cd2e:	68fb      	ldr	r3, [r7, #12]
 800cd30:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cd32:	b29b      	uxth	r3, r3
 800cd34:	3b01      	subs	r3, #1
 800cd36:	b29a      	uxth	r2, r3
 800cd38:	68fb      	ldr	r3, [r7, #12]
 800cd3a:	855a      	strh	r2, [r3, #42]	; 0x2a
 800cd3c:	e042      	b.n	800cdc4 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800cd3e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cd40:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800cd42:	68f8      	ldr	r0, [r7, #12]
 800cd44:	f000 fb38 	bl	800d3b8 <I2C_WaitOnRXNEFlagUntilTimeout>
 800cd48:	4603      	mov	r3, r0
 800cd4a:	2b00      	cmp	r3, #0
 800cd4c:	d001      	beq.n	800cd52 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800cd4e:	2301      	movs	r3, #1
 800cd50:	e04c      	b.n	800cdec <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cd52:	68fb      	ldr	r3, [r7, #12]
 800cd54:	681b      	ldr	r3, [r3, #0]
 800cd56:	691a      	ldr	r2, [r3, #16]
 800cd58:	68fb      	ldr	r3, [r7, #12]
 800cd5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd5c:	b2d2      	uxtb	r2, r2
 800cd5e:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800cd60:	68fb      	ldr	r3, [r7, #12]
 800cd62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd64:	1c5a      	adds	r2, r3, #1
 800cd66:	68fb      	ldr	r3, [r7, #12]
 800cd68:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 800cd6a:	68fb      	ldr	r3, [r7, #12]
 800cd6c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cd6e:	3b01      	subs	r3, #1
 800cd70:	b29a      	uxth	r2, r3
 800cd72:	68fb      	ldr	r3, [r7, #12]
 800cd74:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800cd76:	68fb      	ldr	r3, [r7, #12]
 800cd78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cd7a:	b29b      	uxth	r3, r3
 800cd7c:	3b01      	subs	r3, #1
 800cd7e:	b29a      	uxth	r2, r3
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800cd84:	68fb      	ldr	r3, [r7, #12]
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	695b      	ldr	r3, [r3, #20]
 800cd8a:	f003 0304 	and.w	r3, r3, #4
 800cd8e:	2b04      	cmp	r3, #4
 800cd90:	d118      	bne.n	800cdc4 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800cd92:	68fb      	ldr	r3, [r7, #12]
 800cd94:	681b      	ldr	r3, [r3, #0]
 800cd96:	691a      	ldr	r2, [r3, #16]
 800cd98:	68fb      	ldr	r3, [r7, #12]
 800cd9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cd9c:	b2d2      	uxtb	r2, r2
 800cd9e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800cda0:	68fb      	ldr	r3, [r7, #12]
 800cda2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800cda4:	1c5a      	adds	r2, r3, #1
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800cdaa:	68fb      	ldr	r3, [r7, #12]
 800cdac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cdae:	3b01      	subs	r3, #1
 800cdb0:	b29a      	uxth	r2, r3
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800cdb6:	68fb      	ldr	r3, [r7, #12]
 800cdb8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800cdba:	b29b      	uxth	r3, r3
 800cdbc:	3b01      	subs	r3, #1
 800cdbe:	b29a      	uxth	r2, r3
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 800cdc4:	68fb      	ldr	r3, [r7, #12]
 800cdc6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800cdc8:	2b00      	cmp	r3, #0
 800cdca:	f47f aec2 	bne.w	800cb52 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800cdce:	68fb      	ldr	r3, [r7, #12]
 800cdd0:	2220      	movs	r2, #32
 800cdd2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	2200      	movs	r2, #0
 800cdda:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800cdde:	68fb      	ldr	r3, [r7, #12]
 800cde0:	2200      	movs	r2, #0
 800cde2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800cde6:	2300      	movs	r3, #0
 800cde8:	e000      	b.n	800cdec <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 800cdea:	2302      	movs	r3, #2
  }
}
 800cdec:	4618      	mov	r0, r3
 800cdee:	3728      	adds	r7, #40	; 0x28
 800cdf0:	46bd      	mov	sp, r7
 800cdf2:	bd80      	pop	{r7, pc}
 800cdf4:	00010004 	.word	0x00010004

0800cdf8 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(I2C_HandleTypeDef *hi2c)
{
 800cdf8:	b480      	push	{r7}
 800cdfa:	b083      	sub	sp, #12
 800cdfc:	af00      	add	r7, sp, #0
 800cdfe:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800ce00:	687b      	ldr	r3, [r7, #4]
 800ce02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ce06:	b2db      	uxtb	r3, r3
}
 800ce08:	4618      	mov	r0, r3
 800ce0a:	370c      	adds	r7, #12
 800ce0c:	46bd      	mov	sp, r7
 800ce0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce12:	4770      	bx	lr

0800ce14 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800ce14:	b580      	push	{r7, lr}
 800ce16:	b088      	sub	sp, #32
 800ce18:	af02      	add	r7, sp, #8
 800ce1a:	60f8      	str	r0, [r7, #12]
 800ce1c:	4608      	mov	r0, r1
 800ce1e:	4611      	mov	r1, r2
 800ce20:	461a      	mov	r2, r3
 800ce22:	4603      	mov	r3, r0
 800ce24:	817b      	strh	r3, [r7, #10]
 800ce26:	460b      	mov	r3, r1
 800ce28:	813b      	strh	r3, [r7, #8]
 800ce2a:	4613      	mov	r3, r2
 800ce2c:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800ce2e:	68fb      	ldr	r3, [r7, #12]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	681a      	ldr	r2, [r3, #0]
 800ce34:	68fb      	ldr	r3, [r7, #12]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ce3c:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800ce3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce40:	9300      	str	r3, [sp, #0]
 800ce42:	6a3b      	ldr	r3, [r7, #32]
 800ce44:	2200      	movs	r2, #0
 800ce46:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800ce4a:	68f8      	ldr	r0, [r7, #12]
 800ce4c:	f000 f95c 	bl	800d108 <I2C_WaitOnFlagUntilTimeout>
 800ce50:	4603      	mov	r3, r0
 800ce52:	2b00      	cmp	r3, #0
 800ce54:	d00c      	beq.n	800ce70 <I2C_RequestMemoryWrite+0x5c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	681b      	ldr	r3, [r3, #0]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d003      	beq.n	800ce6c <I2C_RequestMemoryWrite+0x58>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800ce64:	68fb      	ldr	r3, [r7, #12]
 800ce66:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ce6a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800ce6c:	2303      	movs	r3, #3
 800ce6e:	e05f      	b.n	800cf30 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800ce70:	897b      	ldrh	r3, [r7, #10]
 800ce72:	b2db      	uxtb	r3, r3
 800ce74:	461a      	mov	r2, r3
 800ce76:	68fb      	ldr	r3, [r7, #12]
 800ce78:	681b      	ldr	r3, [r3, #0]
 800ce7a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800ce7e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800ce80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800ce82:	6a3a      	ldr	r2, [r7, #32]
 800ce84:	492c      	ldr	r1, [pc, #176]	; (800cf38 <I2C_RequestMemoryWrite+0x124>)
 800ce86:	68f8      	ldr	r0, [r7, #12]
 800ce88:	f000 f995 	bl	800d1b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800ce8c:	4603      	mov	r3, r0
 800ce8e:	2b00      	cmp	r3, #0
 800ce90:	d001      	beq.n	800ce96 <I2C_RequestMemoryWrite+0x82>
  {
    return HAL_ERROR;
 800ce92:	2301      	movs	r3, #1
 800ce94:	e04c      	b.n	800cf30 <I2C_RequestMemoryWrite+0x11c>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800ce96:	2300      	movs	r3, #0
 800ce98:	617b      	str	r3, [r7, #20]
 800ce9a:	68fb      	ldr	r3, [r7, #12]
 800ce9c:	681b      	ldr	r3, [r3, #0]
 800ce9e:	695b      	ldr	r3, [r3, #20]
 800cea0:	617b      	str	r3, [r7, #20]
 800cea2:	68fb      	ldr	r3, [r7, #12]
 800cea4:	681b      	ldr	r3, [r3, #0]
 800cea6:	699b      	ldr	r3, [r3, #24]
 800cea8:	617b      	str	r3, [r7, #20]
 800ceaa:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800ceac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800ceae:	6a39      	ldr	r1, [r7, #32]
 800ceb0:	68f8      	ldr	r0, [r7, #12]
 800ceb2:	f000 f9ff 	bl	800d2b4 <I2C_WaitOnTXEFlagUntilTimeout>
 800ceb6:	4603      	mov	r3, r0
 800ceb8:	2b00      	cmp	r3, #0
 800ceba:	d00d      	beq.n	800ced8 <I2C_RequestMemoryWrite+0xc4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800cebc:	68fb      	ldr	r3, [r7, #12]
 800cebe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cec0:	2b04      	cmp	r3, #4
 800cec2:	d107      	bne.n	800ced4 <I2C_RequestMemoryWrite+0xc0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	681a      	ldr	r2, [r3, #0]
 800ceca:	68fb      	ldr	r3, [r7, #12]
 800cecc:	681b      	ldr	r3, [r3, #0]
 800cece:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800ced2:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800ced4:	2301      	movs	r3, #1
 800ced6:	e02b      	b.n	800cf30 <I2C_RequestMemoryWrite+0x11c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800ced8:	88fb      	ldrh	r3, [r7, #6]
 800ceda:	2b01      	cmp	r3, #1
 800cedc:	d105      	bne.n	800ceea <I2C_RequestMemoryWrite+0xd6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800cede:	893b      	ldrh	r3, [r7, #8]
 800cee0:	b2da      	uxtb	r2, r3
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	681b      	ldr	r3, [r3, #0]
 800cee6:	611a      	str	r2, [r3, #16]
 800cee8:	e021      	b.n	800cf2e <I2C_RequestMemoryWrite+0x11a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800ceea:	893b      	ldrh	r3, [r7, #8]
 800ceec:	0a1b      	lsrs	r3, r3, #8
 800ceee:	b29b      	uxth	r3, r3
 800cef0:	b2da      	uxtb	r2, r3
 800cef2:	68fb      	ldr	r3, [r7, #12]
 800cef4:	681b      	ldr	r3, [r3, #0]
 800cef6:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800cef8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cefa:	6a39      	ldr	r1, [r7, #32]
 800cefc:	68f8      	ldr	r0, [r7, #12]
 800cefe:	f000 f9d9 	bl	800d2b4 <I2C_WaitOnTXEFlagUntilTimeout>
 800cf02:	4603      	mov	r3, r0
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d00d      	beq.n	800cf24 <I2C_RequestMemoryWrite+0x110>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800cf08:	68fb      	ldr	r3, [r7, #12]
 800cf0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cf0c:	2b04      	cmp	r3, #4
 800cf0e:	d107      	bne.n	800cf20 <I2C_RequestMemoryWrite+0x10c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cf10:	68fb      	ldr	r3, [r7, #12]
 800cf12:	681b      	ldr	r3, [r3, #0]
 800cf14:	681a      	ldr	r2, [r3, #0]
 800cf16:	68fb      	ldr	r3, [r7, #12]
 800cf18:	681b      	ldr	r3, [r3, #0]
 800cf1a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800cf1e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800cf20:	2301      	movs	r3, #1
 800cf22:	e005      	b.n	800cf30 <I2C_RequestMemoryWrite+0x11c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800cf24:	893b      	ldrh	r3, [r7, #8]
 800cf26:	b2da      	uxtb	r2, r3
 800cf28:	68fb      	ldr	r3, [r7, #12]
 800cf2a:	681b      	ldr	r3, [r3, #0]
 800cf2c:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800cf2e:	2300      	movs	r3, #0
}
 800cf30:	4618      	mov	r0, r3
 800cf32:	3718      	adds	r7, #24
 800cf34:	46bd      	mov	sp, r7
 800cf36:	bd80      	pop	{r7, pc}
 800cf38:	00010002 	.word	0x00010002

0800cf3c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800cf3c:	b580      	push	{r7, lr}
 800cf3e:	b088      	sub	sp, #32
 800cf40:	af02      	add	r7, sp, #8
 800cf42:	60f8      	str	r0, [r7, #12]
 800cf44:	4608      	mov	r0, r1
 800cf46:	4611      	mov	r1, r2
 800cf48:	461a      	mov	r2, r3
 800cf4a:	4603      	mov	r3, r0
 800cf4c:	817b      	strh	r3, [r7, #10]
 800cf4e:	460b      	mov	r3, r1
 800cf50:	813b      	strh	r3, [r7, #8]
 800cf52:	4613      	mov	r3, r2
 800cf54:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	681b      	ldr	r3, [r3, #0]
 800cf5a:	681a      	ldr	r2, [r3, #0]
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	681b      	ldr	r3, [r3, #0]
 800cf60:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800cf64:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	681a      	ldr	r2, [r3, #0]
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	681b      	ldr	r3, [r3, #0]
 800cf70:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800cf74:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800cf76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cf78:	9300      	str	r3, [sp, #0]
 800cf7a:	6a3b      	ldr	r3, [r7, #32]
 800cf7c:	2200      	movs	r2, #0
 800cf7e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800cf82:	68f8      	ldr	r0, [r7, #12]
 800cf84:	f000 f8c0 	bl	800d108 <I2C_WaitOnFlagUntilTimeout>
 800cf88:	4603      	mov	r3, r0
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	d00c      	beq.n	800cfa8 <I2C_RequestMemoryRead+0x6c>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	681b      	ldr	r3, [r3, #0]
 800cf92:	681b      	ldr	r3, [r3, #0]
 800cf94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d003      	beq.n	800cfa4 <I2C_RequestMemoryRead+0x68>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800cf9c:	68fb      	ldr	r3, [r7, #12]
 800cf9e:	f44f 7200 	mov.w	r2, #512	; 0x200
 800cfa2:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800cfa4:	2303      	movs	r3, #3
 800cfa6:	e0a9      	b.n	800d0fc <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800cfa8:	897b      	ldrh	r3, [r7, #10]
 800cfaa:	b2db      	uxtb	r3, r3
 800cfac:	461a      	mov	r2, r3
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	681b      	ldr	r3, [r3, #0]
 800cfb2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800cfb6:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800cfb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800cfba:	6a3a      	ldr	r2, [r7, #32]
 800cfbc:	4951      	ldr	r1, [pc, #324]	; (800d104 <I2C_RequestMemoryRead+0x1c8>)
 800cfbe:	68f8      	ldr	r0, [r7, #12]
 800cfc0:	f000 f8f9 	bl	800d1b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800cfc4:	4603      	mov	r3, r0
 800cfc6:	2b00      	cmp	r3, #0
 800cfc8:	d001      	beq.n	800cfce <I2C_RequestMemoryRead+0x92>
  {
    return HAL_ERROR;
 800cfca:	2301      	movs	r3, #1
 800cfcc:	e096      	b.n	800d0fc <I2C_RequestMemoryRead+0x1c0>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800cfce:	2300      	movs	r3, #0
 800cfd0:	617b      	str	r3, [r7, #20]
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	681b      	ldr	r3, [r3, #0]
 800cfd6:	695b      	ldr	r3, [r3, #20]
 800cfd8:	617b      	str	r3, [r7, #20]
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	681b      	ldr	r3, [r3, #0]
 800cfde:	699b      	ldr	r3, [r3, #24]
 800cfe0:	617b      	str	r3, [r7, #20]
 800cfe2:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800cfe4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800cfe6:	6a39      	ldr	r1, [r7, #32]
 800cfe8:	68f8      	ldr	r0, [r7, #12]
 800cfea:	f000 f963 	bl	800d2b4 <I2C_WaitOnTXEFlagUntilTimeout>
 800cfee:	4603      	mov	r3, r0
 800cff0:	2b00      	cmp	r3, #0
 800cff2:	d00d      	beq.n	800d010 <I2C_RequestMemoryRead+0xd4>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800cff4:	68fb      	ldr	r3, [r7, #12]
 800cff6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800cff8:	2b04      	cmp	r3, #4
 800cffa:	d107      	bne.n	800d00c <I2C_RequestMemoryRead+0xd0>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800cffc:	68fb      	ldr	r3, [r7, #12]
 800cffe:	681b      	ldr	r3, [r3, #0]
 800d000:	681a      	ldr	r2, [r3, #0]
 800d002:	68fb      	ldr	r3, [r7, #12]
 800d004:	681b      	ldr	r3, [r3, #0]
 800d006:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d00a:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800d00c:	2301      	movs	r3, #1
 800d00e:	e075      	b.n	800d0fc <I2C_RequestMemoryRead+0x1c0>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800d010:	88fb      	ldrh	r3, [r7, #6]
 800d012:	2b01      	cmp	r3, #1
 800d014:	d105      	bne.n	800d022 <I2C_RequestMemoryRead+0xe6>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800d016:	893b      	ldrh	r3, [r7, #8]
 800d018:	b2da      	uxtb	r2, r3
 800d01a:	68fb      	ldr	r3, [r7, #12]
 800d01c:	681b      	ldr	r3, [r3, #0]
 800d01e:	611a      	str	r2, [r3, #16]
 800d020:	e021      	b.n	800d066 <I2C_RequestMemoryRead+0x12a>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800d022:	893b      	ldrh	r3, [r7, #8]
 800d024:	0a1b      	lsrs	r3, r3, #8
 800d026:	b29b      	uxth	r3, r3
 800d028:	b2da      	uxtb	r2, r3
 800d02a:	68fb      	ldr	r3, [r7, #12]
 800d02c:	681b      	ldr	r3, [r3, #0]
 800d02e:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d030:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d032:	6a39      	ldr	r1, [r7, #32]
 800d034:	68f8      	ldr	r0, [r7, #12]
 800d036:	f000 f93d 	bl	800d2b4 <I2C_WaitOnTXEFlagUntilTimeout>
 800d03a:	4603      	mov	r3, r0
 800d03c:	2b00      	cmp	r3, #0
 800d03e:	d00d      	beq.n	800d05c <I2C_RequestMemoryRead+0x120>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800d040:	68fb      	ldr	r3, [r7, #12]
 800d042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d044:	2b04      	cmp	r3, #4
 800d046:	d107      	bne.n	800d058 <I2C_RequestMemoryRead+0x11c>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d048:	68fb      	ldr	r3, [r7, #12]
 800d04a:	681b      	ldr	r3, [r3, #0]
 800d04c:	681a      	ldr	r2, [r3, #0]
 800d04e:	68fb      	ldr	r3, [r7, #12]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d056:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800d058:	2301      	movs	r3, #1
 800d05a:	e04f      	b.n	800d0fc <I2C_RequestMemoryRead+0x1c0>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800d05c:	893b      	ldrh	r3, [r7, #8]
 800d05e:	b2da      	uxtb	r2, r3
 800d060:	68fb      	ldr	r3, [r7, #12]
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800d066:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800d068:	6a39      	ldr	r1, [r7, #32]
 800d06a:	68f8      	ldr	r0, [r7, #12]
 800d06c:	f000 f922 	bl	800d2b4 <I2C_WaitOnTXEFlagUntilTimeout>
 800d070:	4603      	mov	r3, r0
 800d072:	2b00      	cmp	r3, #0
 800d074:	d00d      	beq.n	800d092 <I2C_RequestMemoryRead+0x156>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800d076:	68fb      	ldr	r3, [r7, #12]
 800d078:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d07a:	2b04      	cmp	r3, #4
 800d07c:	d107      	bne.n	800d08e <I2C_RequestMemoryRead+0x152>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d07e:	68fb      	ldr	r3, [r7, #12]
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	681a      	ldr	r2, [r3, #0]
 800d084:	68fb      	ldr	r3, [r7, #12]
 800d086:	681b      	ldr	r3, [r3, #0]
 800d088:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d08c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800d08e:	2301      	movs	r3, #1
 800d090:	e034      	b.n	800d0fc <I2C_RequestMemoryRead+0x1c0>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800d092:	68fb      	ldr	r3, [r7, #12]
 800d094:	681b      	ldr	r3, [r3, #0]
 800d096:	681a      	ldr	r2, [r3, #0]
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	681b      	ldr	r3, [r3, #0]
 800d09c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800d0a0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800d0a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0a4:	9300      	str	r3, [sp, #0]
 800d0a6:	6a3b      	ldr	r3, [r7, #32]
 800d0a8:	2200      	movs	r2, #0
 800d0aa:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800d0ae:	68f8      	ldr	r0, [r7, #12]
 800d0b0:	f000 f82a 	bl	800d108 <I2C_WaitOnFlagUntilTimeout>
 800d0b4:	4603      	mov	r3, r0
 800d0b6:	2b00      	cmp	r3, #0
 800d0b8:	d00c      	beq.n	800d0d4 <I2C_RequestMemoryRead+0x198>
  {
    if (hi2c->Instance->CR1 & I2C_CR1_START)
 800d0ba:	68fb      	ldr	r3, [r7, #12]
 800d0bc:	681b      	ldr	r3, [r3, #0]
 800d0be:	681b      	ldr	r3, [r3, #0]
 800d0c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800d0c4:	2b00      	cmp	r3, #0
 800d0c6:	d003      	beq.n	800d0d0 <I2C_RequestMemoryRead+0x194>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	f44f 7200 	mov.w	r2, #512	; 0x200
 800d0ce:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800d0d0:	2303      	movs	r3, #3
 800d0d2:	e013      	b.n	800d0fc <I2C_RequestMemoryRead+0x1c0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 800d0d4:	897b      	ldrh	r3, [r7, #10]
 800d0d6:	b2db      	uxtb	r3, r3
 800d0d8:	f043 0301 	orr.w	r3, r3, #1
 800d0dc:	b2da      	uxtb	r2, r3
 800d0de:	68fb      	ldr	r3, [r7, #12]
 800d0e0:	681b      	ldr	r3, [r3, #0]
 800d0e2:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800d0e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d0e6:	6a3a      	ldr	r2, [r7, #32]
 800d0e8:	4906      	ldr	r1, [pc, #24]	; (800d104 <I2C_RequestMemoryRead+0x1c8>)
 800d0ea:	68f8      	ldr	r0, [r7, #12]
 800d0ec:	f000 f863 	bl	800d1b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800d0f0:	4603      	mov	r3, r0
 800d0f2:	2b00      	cmp	r3, #0
 800d0f4:	d001      	beq.n	800d0fa <I2C_RequestMemoryRead+0x1be>
  {
    return HAL_ERROR;
 800d0f6:	2301      	movs	r3, #1
 800d0f8:	e000      	b.n	800d0fc <I2C_RequestMemoryRead+0x1c0>
  }

  return HAL_OK;
 800d0fa:	2300      	movs	r3, #0
}
 800d0fc:	4618      	mov	r0, r3
 800d0fe:	3718      	adds	r7, #24
 800d100:	46bd      	mov	sp, r7
 800d102:	bd80      	pop	{r7, pc}
 800d104:	00010002 	.word	0x00010002

0800d108 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 800d108:	b580      	push	{r7, lr}
 800d10a:	b084      	sub	sp, #16
 800d10c:	af00      	add	r7, sp, #0
 800d10e:	60f8      	str	r0, [r7, #12]
 800d110:	60b9      	str	r1, [r7, #8]
 800d112:	603b      	str	r3, [r7, #0]
 800d114:	4613      	mov	r3, r2
 800d116:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d118:	e025      	b.n	800d166 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d11a:	683b      	ldr	r3, [r7, #0]
 800d11c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d120:	d021      	beq.n	800d166 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d122:	f7fe f87b 	bl	800b21c <HAL_GetTick>
 800d126:	4602      	mov	r2, r0
 800d128:	69bb      	ldr	r3, [r7, #24]
 800d12a:	1ad3      	subs	r3, r2, r3
 800d12c:	683a      	ldr	r2, [r7, #0]
 800d12e:	429a      	cmp	r2, r3
 800d130:	d302      	bcc.n	800d138 <I2C_WaitOnFlagUntilTimeout+0x30>
 800d132:	683b      	ldr	r3, [r7, #0]
 800d134:	2b00      	cmp	r3, #0
 800d136:	d116      	bne.n	800d166 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 800d138:	68fb      	ldr	r3, [r7, #12]
 800d13a:	2200      	movs	r2, #0
 800d13c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800d13e:	68fb      	ldr	r3, [r7, #12]
 800d140:	2220      	movs	r2, #32
 800d142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 800d146:	68fb      	ldr	r3, [r7, #12]
 800d148:	2200      	movs	r2, #0
 800d14a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800d14e:	68fb      	ldr	r3, [r7, #12]
 800d150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d152:	f043 0220 	orr.w	r2, r3, #32
 800d156:	68fb      	ldr	r3, [r7, #12]
 800d158:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d15a:	68fb      	ldr	r3, [r7, #12]
 800d15c:	2200      	movs	r2, #0
 800d15e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d162:	2301      	movs	r3, #1
 800d164:	e023      	b.n	800d1ae <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800d166:	68bb      	ldr	r3, [r7, #8]
 800d168:	0c1b      	lsrs	r3, r3, #16
 800d16a:	b2db      	uxtb	r3, r3
 800d16c:	2b01      	cmp	r3, #1
 800d16e:	d10d      	bne.n	800d18c <I2C_WaitOnFlagUntilTimeout+0x84>
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	681b      	ldr	r3, [r3, #0]
 800d174:	695b      	ldr	r3, [r3, #20]
 800d176:	43da      	mvns	r2, r3
 800d178:	68bb      	ldr	r3, [r7, #8]
 800d17a:	4013      	ands	r3, r2
 800d17c:	b29b      	uxth	r3, r3
 800d17e:	2b00      	cmp	r3, #0
 800d180:	bf0c      	ite	eq
 800d182:	2301      	moveq	r3, #1
 800d184:	2300      	movne	r3, #0
 800d186:	b2db      	uxtb	r3, r3
 800d188:	461a      	mov	r2, r3
 800d18a:	e00c      	b.n	800d1a6 <I2C_WaitOnFlagUntilTimeout+0x9e>
 800d18c:	68fb      	ldr	r3, [r7, #12]
 800d18e:	681b      	ldr	r3, [r3, #0]
 800d190:	699b      	ldr	r3, [r3, #24]
 800d192:	43da      	mvns	r2, r3
 800d194:	68bb      	ldr	r3, [r7, #8]
 800d196:	4013      	ands	r3, r2
 800d198:	b29b      	uxth	r3, r3
 800d19a:	2b00      	cmp	r3, #0
 800d19c:	bf0c      	ite	eq
 800d19e:	2301      	moveq	r3, #1
 800d1a0:	2300      	movne	r3, #0
 800d1a2:	b2db      	uxtb	r3, r3
 800d1a4:	461a      	mov	r2, r3
 800d1a6:	79fb      	ldrb	r3, [r7, #7]
 800d1a8:	429a      	cmp	r2, r3
 800d1aa:	d0b6      	beq.n	800d11a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800d1ac:	2300      	movs	r3, #0
}
 800d1ae:	4618      	mov	r0, r3
 800d1b0:	3710      	adds	r7, #16
 800d1b2:	46bd      	mov	sp, r7
 800d1b4:	bd80      	pop	{r7, pc}

0800d1b6 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800d1b6:	b580      	push	{r7, lr}
 800d1b8:	b084      	sub	sp, #16
 800d1ba:	af00      	add	r7, sp, #0
 800d1bc:	60f8      	str	r0, [r7, #12]
 800d1be:	60b9      	str	r1, [r7, #8]
 800d1c0:	607a      	str	r2, [r7, #4]
 800d1c2:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800d1c4:	e051      	b.n	800d26a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800d1c6:	68fb      	ldr	r3, [r7, #12]
 800d1c8:	681b      	ldr	r3, [r3, #0]
 800d1ca:	695b      	ldr	r3, [r3, #20]
 800d1cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d1d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d1d4:	d123      	bne.n	800d21e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800d1d6:	68fb      	ldr	r3, [r7, #12]
 800d1d8:	681b      	ldr	r3, [r3, #0]
 800d1da:	681a      	ldr	r2, [r3, #0]
 800d1dc:	68fb      	ldr	r3, [r7, #12]
 800d1de:	681b      	ldr	r3, [r3, #0]
 800d1e0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800d1e4:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	681b      	ldr	r3, [r3, #0]
 800d1ea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800d1ee:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800d1f0:	68fb      	ldr	r3, [r7, #12]
 800d1f2:	2200      	movs	r2, #0
 800d1f4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800d1f6:	68fb      	ldr	r3, [r7, #12]
 800d1f8:	2220      	movs	r2, #32
 800d1fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d1fe:	68fb      	ldr	r3, [r7, #12]
 800d200:	2200      	movs	r2, #0
 800d202:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800d206:	68fb      	ldr	r3, [r7, #12]
 800d208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d20a:	f043 0204 	orr.w	r2, r3, #4
 800d20e:	68fb      	ldr	r3, [r7, #12]
 800d210:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d212:	68fb      	ldr	r3, [r7, #12]
 800d214:	2200      	movs	r2, #0
 800d216:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800d21a:	2301      	movs	r3, #1
 800d21c:	e046      	b.n	800d2ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d21e:	687b      	ldr	r3, [r7, #4]
 800d220:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d224:	d021      	beq.n	800d26a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d226:	f7fd fff9 	bl	800b21c <HAL_GetTick>
 800d22a:	4602      	mov	r2, r0
 800d22c:	683b      	ldr	r3, [r7, #0]
 800d22e:	1ad3      	subs	r3, r2, r3
 800d230:	687a      	ldr	r2, [r7, #4]
 800d232:	429a      	cmp	r2, r3
 800d234:	d302      	bcc.n	800d23c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800d236:	687b      	ldr	r3, [r7, #4]
 800d238:	2b00      	cmp	r3, #0
 800d23a:	d116      	bne.n	800d26a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800d23c:	68fb      	ldr	r3, [r7, #12]
 800d23e:	2200      	movs	r2, #0
 800d240:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800d242:	68fb      	ldr	r3, [r7, #12]
 800d244:	2220      	movs	r2, #32
 800d246:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d24a:	68fb      	ldr	r3, [r7, #12]
 800d24c:	2200      	movs	r2, #0
 800d24e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d252:	68fb      	ldr	r3, [r7, #12]
 800d254:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d256:	f043 0220 	orr.w	r2, r3, #32
 800d25a:	68fb      	ldr	r3, [r7, #12]
 800d25c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d25e:	68fb      	ldr	r3, [r7, #12]
 800d260:	2200      	movs	r2, #0
 800d262:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d266:	2301      	movs	r3, #1
 800d268:	e020      	b.n	800d2ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800d26a:	68bb      	ldr	r3, [r7, #8]
 800d26c:	0c1b      	lsrs	r3, r3, #16
 800d26e:	b2db      	uxtb	r3, r3
 800d270:	2b01      	cmp	r3, #1
 800d272:	d10c      	bne.n	800d28e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	681b      	ldr	r3, [r3, #0]
 800d278:	695b      	ldr	r3, [r3, #20]
 800d27a:	43da      	mvns	r2, r3
 800d27c:	68bb      	ldr	r3, [r7, #8]
 800d27e:	4013      	ands	r3, r2
 800d280:	b29b      	uxth	r3, r3
 800d282:	2b00      	cmp	r3, #0
 800d284:	bf14      	ite	ne
 800d286:	2301      	movne	r3, #1
 800d288:	2300      	moveq	r3, #0
 800d28a:	b2db      	uxtb	r3, r3
 800d28c:	e00b      	b.n	800d2a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	681b      	ldr	r3, [r3, #0]
 800d292:	699b      	ldr	r3, [r3, #24]
 800d294:	43da      	mvns	r2, r3
 800d296:	68bb      	ldr	r3, [r7, #8]
 800d298:	4013      	ands	r3, r2
 800d29a:	b29b      	uxth	r3, r3
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	bf14      	ite	ne
 800d2a0:	2301      	movne	r3, #1
 800d2a2:	2300      	moveq	r3, #0
 800d2a4:	b2db      	uxtb	r3, r3
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d18d      	bne.n	800d1c6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800d2aa:	2300      	movs	r3, #0
}
 800d2ac:	4618      	mov	r0, r3
 800d2ae:	3710      	adds	r7, #16
 800d2b0:	46bd      	mov	sp, r7
 800d2b2:	bd80      	pop	{r7, pc}

0800d2b4 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800d2b4:	b580      	push	{r7, lr}
 800d2b6:	b084      	sub	sp, #16
 800d2b8:	af00      	add	r7, sp, #0
 800d2ba:	60f8      	str	r0, [r7, #12]
 800d2bc:	60b9      	str	r1, [r7, #8]
 800d2be:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800d2c0:	e02d      	b.n	800d31e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800d2c2:	68f8      	ldr	r0, [r7, #12]
 800d2c4:	f000 f8ce 	bl	800d464 <I2C_IsAcknowledgeFailed>
 800d2c8:	4603      	mov	r3, r0
 800d2ca:	2b00      	cmp	r3, #0
 800d2cc:	d001      	beq.n	800d2d2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800d2ce:	2301      	movs	r3, #1
 800d2d0:	e02d      	b.n	800d32e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d2d2:	68bb      	ldr	r3, [r7, #8]
 800d2d4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d2d8:	d021      	beq.n	800d31e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d2da:	f7fd ff9f 	bl	800b21c <HAL_GetTick>
 800d2de:	4602      	mov	r2, r0
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	1ad3      	subs	r3, r2, r3
 800d2e4:	68ba      	ldr	r2, [r7, #8]
 800d2e6:	429a      	cmp	r2, r3
 800d2e8:	d302      	bcc.n	800d2f0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800d2ea:	68bb      	ldr	r3, [r7, #8]
 800d2ec:	2b00      	cmp	r3, #0
 800d2ee:	d116      	bne.n	800d31e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800d2f0:	68fb      	ldr	r3, [r7, #12]
 800d2f2:	2200      	movs	r2, #0
 800d2f4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800d2f6:	68fb      	ldr	r3, [r7, #12]
 800d2f8:	2220      	movs	r2, #32
 800d2fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d2fe:	68fb      	ldr	r3, [r7, #12]
 800d300:	2200      	movs	r2, #0
 800d302:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d306:	68fb      	ldr	r3, [r7, #12]
 800d308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d30a:	f043 0220 	orr.w	r2, r3, #32
 800d30e:	68fb      	ldr	r3, [r7, #12]
 800d310:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d312:	68fb      	ldr	r3, [r7, #12]
 800d314:	2200      	movs	r2, #0
 800d316:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d31a:	2301      	movs	r3, #1
 800d31c:	e007      	b.n	800d32e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800d31e:	68fb      	ldr	r3, [r7, #12]
 800d320:	681b      	ldr	r3, [r3, #0]
 800d322:	695b      	ldr	r3, [r3, #20]
 800d324:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d328:	2b80      	cmp	r3, #128	; 0x80
 800d32a:	d1ca      	bne.n	800d2c2 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800d32c:	2300      	movs	r3, #0
}
 800d32e:	4618      	mov	r0, r3
 800d330:	3710      	adds	r7, #16
 800d332:	46bd      	mov	sp, r7
 800d334:	bd80      	pop	{r7, pc}

0800d336 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800d336:	b580      	push	{r7, lr}
 800d338:	b084      	sub	sp, #16
 800d33a:	af00      	add	r7, sp, #0
 800d33c:	60f8      	str	r0, [r7, #12]
 800d33e:	60b9      	str	r1, [r7, #8]
 800d340:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800d342:	e02d      	b.n	800d3a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800d344:	68f8      	ldr	r0, [r7, #12]
 800d346:	f000 f88d 	bl	800d464 <I2C_IsAcknowledgeFailed>
 800d34a:	4603      	mov	r3, r0
 800d34c:	2b00      	cmp	r3, #0
 800d34e:	d001      	beq.n	800d354 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800d350:	2301      	movs	r3, #1
 800d352:	e02d      	b.n	800d3b0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d354:	68bb      	ldr	r3, [r7, #8]
 800d356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d35a:	d021      	beq.n	800d3a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d35c:	f7fd ff5e 	bl	800b21c <HAL_GetTick>
 800d360:	4602      	mov	r2, r0
 800d362:	687b      	ldr	r3, [r7, #4]
 800d364:	1ad3      	subs	r3, r2, r3
 800d366:	68ba      	ldr	r2, [r7, #8]
 800d368:	429a      	cmp	r2, r3
 800d36a:	d302      	bcc.n	800d372 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800d36c:	68bb      	ldr	r3, [r7, #8]
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d116      	bne.n	800d3a0 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800d372:	68fb      	ldr	r3, [r7, #12]
 800d374:	2200      	movs	r2, #0
 800d376:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800d378:	68fb      	ldr	r3, [r7, #12]
 800d37a:	2220      	movs	r2, #32
 800d37c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d380:	68fb      	ldr	r3, [r7, #12]
 800d382:	2200      	movs	r2, #0
 800d384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d388:	68fb      	ldr	r3, [r7, #12]
 800d38a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d38c:	f043 0220 	orr.w	r2, r3, #32
 800d390:	68fb      	ldr	r3, [r7, #12]
 800d392:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800d394:	68fb      	ldr	r3, [r7, #12]
 800d396:	2200      	movs	r2, #0
 800d398:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800d39c:	2301      	movs	r3, #1
 800d39e:	e007      	b.n	800d3b0 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800d3a0:	68fb      	ldr	r3, [r7, #12]
 800d3a2:	681b      	ldr	r3, [r3, #0]
 800d3a4:	695b      	ldr	r3, [r3, #20]
 800d3a6:	f003 0304 	and.w	r3, r3, #4
 800d3aa:	2b04      	cmp	r3, #4
 800d3ac:	d1ca      	bne.n	800d344 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800d3ae:	2300      	movs	r3, #0
}
 800d3b0:	4618      	mov	r0, r3
 800d3b2:	3710      	adds	r7, #16
 800d3b4:	46bd      	mov	sp, r7
 800d3b6:	bd80      	pop	{r7, pc}

0800d3b8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800d3b8:	b580      	push	{r7, lr}
 800d3ba:	b084      	sub	sp, #16
 800d3bc:	af00      	add	r7, sp, #0
 800d3be:	60f8      	str	r0, [r7, #12]
 800d3c0:	60b9      	str	r1, [r7, #8]
 800d3c2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800d3c4:	e042      	b.n	800d44c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800d3c6:	68fb      	ldr	r3, [r7, #12]
 800d3c8:	681b      	ldr	r3, [r3, #0]
 800d3ca:	695b      	ldr	r3, [r3, #20]
 800d3cc:	f003 0310 	and.w	r3, r3, #16
 800d3d0:	2b10      	cmp	r3, #16
 800d3d2:	d119      	bne.n	800d408 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800d3d4:	68fb      	ldr	r3, [r7, #12]
 800d3d6:	681b      	ldr	r3, [r3, #0]
 800d3d8:	f06f 0210 	mvn.w	r2, #16
 800d3dc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800d3de:	68fb      	ldr	r3, [r7, #12]
 800d3e0:	2200      	movs	r2, #0
 800d3e2:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800d3e4:	68fb      	ldr	r3, [r7, #12]
 800d3e6:	2220      	movs	r2, #32
 800d3e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d3ec:	68fb      	ldr	r3, [r7, #12]
 800d3ee:	2200      	movs	r2, #0
 800d3f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 800d3f4:	68fb      	ldr	r3, [r7, #12]
 800d3f6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800d3f8:	68fb      	ldr	r3, [r7, #12]
 800d3fa:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d3fc:	68fb      	ldr	r3, [r7, #12]
 800d3fe:	2200      	movs	r2, #0
 800d400:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800d404:	2301      	movs	r3, #1
 800d406:	e029      	b.n	800d45c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800d408:	f7fd ff08 	bl	800b21c <HAL_GetTick>
 800d40c:	4602      	mov	r2, r0
 800d40e:	687b      	ldr	r3, [r7, #4]
 800d410:	1ad3      	subs	r3, r2, r3
 800d412:	68ba      	ldr	r2, [r7, #8]
 800d414:	429a      	cmp	r2, r3
 800d416:	d302      	bcc.n	800d41e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800d418:	68bb      	ldr	r3, [r7, #8]
 800d41a:	2b00      	cmp	r3, #0
 800d41c:	d116      	bne.n	800d44c <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800d41e:	68fb      	ldr	r3, [r7, #12]
 800d420:	2200      	movs	r2, #0
 800d422:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800d424:	68fb      	ldr	r3, [r7, #12]
 800d426:	2220      	movs	r2, #32
 800d428:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d42c:	68fb      	ldr	r3, [r7, #12]
 800d42e:	2200      	movs	r2, #0
 800d430:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800d434:	68fb      	ldr	r3, [r7, #12]
 800d436:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d438:	f043 0220 	orr.w	r2, r3, #32
 800d43c:	68fb      	ldr	r3, [r7, #12]
 800d43e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800d440:	68fb      	ldr	r3, [r7, #12]
 800d442:	2200      	movs	r2, #0
 800d444:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800d448:	2301      	movs	r3, #1
 800d44a:	e007      	b.n	800d45c <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800d44c:	68fb      	ldr	r3, [r7, #12]
 800d44e:	681b      	ldr	r3, [r3, #0]
 800d450:	695b      	ldr	r3, [r3, #20]
 800d452:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800d456:	2b40      	cmp	r3, #64	; 0x40
 800d458:	d1b5      	bne.n	800d3c6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 800d45a:	2300      	movs	r3, #0
}
 800d45c:	4618      	mov	r0, r3
 800d45e:	3710      	adds	r7, #16
 800d460:	46bd      	mov	sp, r7
 800d462:	bd80      	pop	{r7, pc}

0800d464 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800d464:	b480      	push	{r7}
 800d466:	b083      	sub	sp, #12
 800d468:	af00      	add	r7, sp, #0
 800d46a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800d46c:	687b      	ldr	r3, [r7, #4]
 800d46e:	681b      	ldr	r3, [r3, #0]
 800d470:	695b      	ldr	r3, [r3, #20]
 800d472:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800d476:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800d47a:	d11b      	bne.n	800d4b4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800d47c:	687b      	ldr	r3, [r7, #4]
 800d47e:	681b      	ldr	r3, [r3, #0]
 800d480:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800d484:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800d486:	687b      	ldr	r3, [r7, #4]
 800d488:	2200      	movs	r2, #0
 800d48a:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800d48c:	687b      	ldr	r3, [r7, #4]
 800d48e:	2220      	movs	r2, #32
 800d490:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800d494:	687b      	ldr	r3, [r7, #4]
 800d496:	2200      	movs	r2, #0
 800d498:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800d49c:	687b      	ldr	r3, [r7, #4]
 800d49e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800d4a0:	f043 0204 	orr.w	r2, r3, #4
 800d4a4:	687b      	ldr	r3, [r7, #4]
 800d4a6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	2200      	movs	r2, #0
 800d4ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800d4b0:	2301      	movs	r3, #1
 800d4b2:	e000      	b.n	800d4b6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 800d4b4:	2300      	movs	r3, #0
}
 800d4b6:	4618      	mov	r0, r3
 800d4b8:	370c      	adds	r7, #12
 800d4ba:	46bd      	mov	sp, r7
 800d4bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4c0:	4770      	bx	lr

0800d4c2 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800d4c2:	b480      	push	{r7}
 800d4c4:	b083      	sub	sp, #12
 800d4c6:	af00      	add	r7, sp, #0
 800d4c8:	6078      	str	r0, [r7, #4]
 800d4ca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d4cc:	687b      	ldr	r3, [r7, #4]
 800d4ce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d4d2:	b2db      	uxtb	r3, r3
 800d4d4:	2b20      	cmp	r3, #32
 800d4d6:	d129      	bne.n	800d52c <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800d4d8:	687b      	ldr	r3, [r7, #4]
 800d4da:	2224      	movs	r2, #36	; 0x24
 800d4dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	681b      	ldr	r3, [r3, #0]
 800d4e4:	681a      	ldr	r2, [r3, #0]
 800d4e6:	687b      	ldr	r3, [r7, #4]
 800d4e8:	681b      	ldr	r3, [r3, #0]
 800d4ea:	f022 0201 	bic.w	r2, r2, #1
 800d4ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	681b      	ldr	r3, [r3, #0]
 800d4f4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800d4f6:	687b      	ldr	r3, [r7, #4]
 800d4f8:	681b      	ldr	r3, [r3, #0]
 800d4fa:	f022 0210 	bic.w	r2, r2, #16
 800d4fe:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800d500:	687b      	ldr	r3, [r7, #4]
 800d502:	681b      	ldr	r3, [r3, #0]
 800d504:	6a59      	ldr	r1, [r3, #36]	; 0x24
 800d506:	687b      	ldr	r3, [r7, #4]
 800d508:	681b      	ldr	r3, [r3, #0]
 800d50a:	683a      	ldr	r2, [r7, #0]
 800d50c:	430a      	orrs	r2, r1
 800d50e:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800d510:	687b      	ldr	r3, [r7, #4]
 800d512:	681b      	ldr	r3, [r3, #0]
 800d514:	681a      	ldr	r2, [r3, #0]
 800d516:	687b      	ldr	r3, [r7, #4]
 800d518:	681b      	ldr	r3, [r3, #0]
 800d51a:	f042 0201 	orr.w	r2, r2, #1
 800d51e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d520:	687b      	ldr	r3, [r7, #4]
 800d522:	2220      	movs	r2, #32
 800d524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800d528:	2300      	movs	r3, #0
 800d52a:	e000      	b.n	800d52e <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 800d52c:	2302      	movs	r3, #2
  }
}
 800d52e:	4618      	mov	r0, r3
 800d530:	370c      	adds	r7, #12
 800d532:	46bd      	mov	sp, r7
 800d534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d538:	4770      	bx	lr

0800d53a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800d53a:	b480      	push	{r7}
 800d53c:	b085      	sub	sp, #20
 800d53e:	af00      	add	r7, sp, #0
 800d540:	6078      	str	r0, [r7, #4]
 800d542:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 800d544:	2300      	movs	r3, #0
 800d546:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800d54e:	b2db      	uxtb	r3, r3
 800d550:	2b20      	cmp	r3, #32
 800d552:	d12a      	bne.n	800d5aa <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 800d554:	687b      	ldr	r3, [r7, #4]
 800d556:	2224      	movs	r2, #36	; 0x24
 800d558:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800d55c:	687b      	ldr	r3, [r7, #4]
 800d55e:	681b      	ldr	r3, [r3, #0]
 800d560:	681a      	ldr	r2, [r3, #0]
 800d562:	687b      	ldr	r3, [r7, #4]
 800d564:	681b      	ldr	r3, [r3, #0]
 800d566:	f022 0201 	bic.w	r2, r2, #1
 800d56a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 800d56c:	687b      	ldr	r3, [r7, #4]
 800d56e:	681b      	ldr	r3, [r3, #0]
 800d570:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d572:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 800d574:	89fb      	ldrh	r3, [r7, #14]
 800d576:	f023 030f 	bic.w	r3, r3, #15
 800d57a:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 800d57c:	683b      	ldr	r3, [r7, #0]
 800d57e:	b29a      	uxth	r2, r3
 800d580:	89fb      	ldrh	r3, [r7, #14]
 800d582:	4313      	orrs	r3, r2
 800d584:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 800d586:	687b      	ldr	r3, [r7, #4]
 800d588:	681b      	ldr	r3, [r3, #0]
 800d58a:	89fa      	ldrh	r2, [r7, #14]
 800d58c:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800d58e:	687b      	ldr	r3, [r7, #4]
 800d590:	681b      	ldr	r3, [r3, #0]
 800d592:	681a      	ldr	r2, [r3, #0]
 800d594:	687b      	ldr	r3, [r7, #4]
 800d596:	681b      	ldr	r3, [r3, #0]
 800d598:	f042 0201 	orr.w	r2, r2, #1
 800d59c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800d59e:	687b      	ldr	r3, [r7, #4]
 800d5a0:	2220      	movs	r2, #32
 800d5a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800d5a6:	2300      	movs	r3, #0
 800d5a8:	e000      	b.n	800d5ac <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 800d5aa:	2302      	movs	r3, #2
  }
}
 800d5ac:	4618      	mov	r0, r3
 800d5ae:	3714      	adds	r7, #20
 800d5b0:	46bd      	mov	sp, r7
 800d5b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d5b6:	4770      	bx	lr

0800d5b8 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 800d5b8:	b580      	push	{r7, lr}
 800d5ba:	b084      	sub	sp, #16
 800d5bc:	af00      	add	r7, sp, #0
 800d5be:	6078      	str	r0, [r7, #4]
  uint32_t tmp, tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800d5c0:	687b      	ldr	r3, [r7, #4]
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d101      	bne.n	800d5ca <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 800d5c6:	2301      	movs	r3, #1
 800d5c8:	e0bf      	b.n	800d74a <HAL_LTDC_Init+0x192>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	f893 30a1 	ldrb.w	r3, [r3, #161]	; 0xa1
 800d5d0:	b2db      	uxtb	r3, r3
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d106      	bne.n	800d5e4 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 800d5d6:	687b      	ldr	r3, [r7, #4]
 800d5d8:	2200      	movs	r2, #0
 800d5da:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800d5de:	6878      	ldr	r0, [r7, #4]
 800d5e0:	f7fa f906 	bl	80077f0 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800d5e4:	687b      	ldr	r3, [r7, #4]
 800d5e6:	2202      	movs	r2, #2
 800d5e8:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800d5ec:	687b      	ldr	r3, [r7, #4]
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	699a      	ldr	r2, [r3, #24]
 800d5f2:	687b      	ldr	r3, [r7, #4]
 800d5f4:	681b      	ldr	r3, [r3, #0]
 800d5f6:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
 800d5fa:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800d5fc:	687b      	ldr	r3, [r7, #4]
 800d5fe:	681b      	ldr	r3, [r3, #0]
 800d600:	6999      	ldr	r1, [r3, #24]
 800d602:	687b      	ldr	r3, [r7, #4]
 800d604:	685a      	ldr	r2, [r3, #4]
 800d606:	687b      	ldr	r3, [r7, #4]
 800d608:	689b      	ldr	r3, [r3, #8]
 800d60a:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800d60c:	687b      	ldr	r3, [r7, #4]
 800d60e:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800d610:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800d612:	687b      	ldr	r3, [r7, #4]
 800d614:	691b      	ldr	r3, [r3, #16]
 800d616:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800d618:	687b      	ldr	r3, [r7, #4]
 800d61a:	681b      	ldr	r3, [r3, #0]
 800d61c:	430a      	orrs	r2, r1
 800d61e:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  hltdc->Instance->SSCR &= ~(LTDC_SSCR_VSH | LTDC_SSCR_HSW);
 800d620:	687b      	ldr	r3, [r7, #4]
 800d622:	681b      	ldr	r3, [r3, #0]
 800d624:	6899      	ldr	r1, [r3, #8]
 800d626:	687b      	ldr	r3, [r7, #4]
 800d628:	681a      	ldr	r2, [r3, #0]
 800d62a:	4b4a      	ldr	r3, [pc, #296]	; (800d754 <HAL_LTDC_Init+0x19c>)
 800d62c:	400b      	ands	r3, r1
 800d62e:	6093      	str	r3, [r2, #8]
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800d630:	687b      	ldr	r3, [r7, #4]
 800d632:	695b      	ldr	r3, [r3, #20]
 800d634:	041b      	lsls	r3, r3, #16
 800d636:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->SSCR |= (tmp | hltdc->Init.VerticalSync);
 800d638:	687b      	ldr	r3, [r7, #4]
 800d63a:	681b      	ldr	r3, [r3, #0]
 800d63c:	6899      	ldr	r1, [r3, #8]
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	699a      	ldr	r2, [r3, #24]
 800d642:	68fb      	ldr	r3, [r7, #12]
 800d644:	431a      	orrs	r2, r3
 800d646:	687b      	ldr	r3, [r7, #4]
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	430a      	orrs	r2, r1
 800d64c:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  hltdc->Instance->BPCR &= ~(LTDC_BPCR_AVBP | LTDC_BPCR_AHBP);
 800d64e:	687b      	ldr	r3, [r7, #4]
 800d650:	681b      	ldr	r3, [r3, #0]
 800d652:	68d9      	ldr	r1, [r3, #12]
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	681a      	ldr	r2, [r3, #0]
 800d658:	4b3e      	ldr	r3, [pc, #248]	; (800d754 <HAL_LTDC_Init+0x19c>)
 800d65a:	400b      	ands	r3, r1
 800d65c:	60d3      	str	r3, [r2, #12]
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 800d65e:	687b      	ldr	r3, [r7, #4]
 800d660:	69db      	ldr	r3, [r3, #28]
 800d662:	041b      	lsls	r3, r3, #16
 800d664:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->BPCR |= (tmp | hltdc->Init.AccumulatedVBP);
 800d666:	687b      	ldr	r3, [r7, #4]
 800d668:	681b      	ldr	r3, [r3, #0]
 800d66a:	68d9      	ldr	r1, [r3, #12]
 800d66c:	687b      	ldr	r3, [r7, #4]
 800d66e:	6a1a      	ldr	r2, [r3, #32]
 800d670:	68fb      	ldr	r3, [r7, #12]
 800d672:	431a      	orrs	r2, r3
 800d674:	687b      	ldr	r3, [r7, #4]
 800d676:	681b      	ldr	r3, [r3, #0]
 800d678:	430a      	orrs	r2, r1
 800d67a:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  hltdc->Instance->AWCR &= ~(LTDC_AWCR_AAH | LTDC_AWCR_AAW);
 800d67c:	687b      	ldr	r3, [r7, #4]
 800d67e:	681b      	ldr	r3, [r3, #0]
 800d680:	6919      	ldr	r1, [r3, #16]
 800d682:	687b      	ldr	r3, [r7, #4]
 800d684:	681a      	ldr	r2, [r3, #0]
 800d686:	4b33      	ldr	r3, [pc, #204]	; (800d754 <HAL_LTDC_Init+0x19c>)
 800d688:	400b      	ands	r3, r1
 800d68a:	6113      	str	r3, [r2, #16]
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 800d68c:	687b      	ldr	r3, [r7, #4]
 800d68e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800d690:	041b      	lsls	r3, r3, #16
 800d692:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->AWCR |= (tmp | hltdc->Init.AccumulatedActiveH);
 800d694:	687b      	ldr	r3, [r7, #4]
 800d696:	681b      	ldr	r3, [r3, #0]
 800d698:	6919      	ldr	r1, [r3, #16]
 800d69a:	687b      	ldr	r3, [r7, #4]
 800d69c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	431a      	orrs	r2, r3
 800d6a2:	687b      	ldr	r3, [r7, #4]
 800d6a4:	681b      	ldr	r3, [r3, #0]
 800d6a6:	430a      	orrs	r2, r1
 800d6a8:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  hltdc->Instance->TWCR &= ~(LTDC_TWCR_TOTALH | LTDC_TWCR_TOTALW);
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	681b      	ldr	r3, [r3, #0]
 800d6ae:	6959      	ldr	r1, [r3, #20]
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	681a      	ldr	r2, [r3, #0]
 800d6b4:	4b27      	ldr	r3, [pc, #156]	; (800d754 <HAL_LTDC_Init+0x19c>)
 800d6b6:	400b      	ands	r3, r1
 800d6b8:	6153      	str	r3, [r2, #20]
  tmp = (hltdc->Init.TotalWidth << 16U);
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d6be:	041b      	lsls	r3, r3, #16
 800d6c0:	60fb      	str	r3, [r7, #12]
  hltdc->Instance->TWCR |= (tmp | hltdc->Init.TotalHeigh);
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	6959      	ldr	r1, [r3, #20]
 800d6c8:	687b      	ldr	r3, [r7, #4]
 800d6ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800d6cc:	68fb      	ldr	r3, [r7, #12]
 800d6ce:	431a      	orrs	r2, r3
 800d6d0:	687b      	ldr	r3, [r7, #4]
 800d6d2:	681b      	ldr	r3, [r3, #0]
 800d6d4:	430a      	orrs	r2, r1
 800d6d6:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 800d6d8:	687b      	ldr	r3, [r7, #4]
 800d6da:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800d6de:	021b      	lsls	r3, r3, #8
 800d6e0:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800d6e8:	041b      	lsls	r3, r3, #16
 800d6ea:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	681b      	ldr	r3, [r3, #0]
 800d6f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800d6f2:	687b      	ldr	r3, [r7, #4]
 800d6f4:	681b      	ldr	r3, [r3, #0]
 800d6f6:	f002 427f 	and.w	r2, r2, #4278190080	; 0xff000000
 800d6fa:	62da      	str	r2, [r3, #44]	; 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800d702:	68ba      	ldr	r2, [r7, #8]
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	4313      	orrs	r3, r2
 800d708:	687a      	ldr	r2, [r7, #4]
 800d70a:	f892 2034 	ldrb.w	r2, [r2, #52]	; 0x34
 800d70e:	431a      	orrs	r2, r3
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	681b      	ldr	r3, [r3, #0]
 800d714:	430a      	orrs	r2, r1
 800d716:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 800d718:	687b      	ldr	r3, [r7, #4]
 800d71a:	681b      	ldr	r3, [r3, #0]
 800d71c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800d71e:	687b      	ldr	r3, [r7, #4]
 800d720:	681b      	ldr	r3, [r3, #0]
 800d722:	f042 0206 	orr.w	r2, r2, #6
 800d726:	635a      	str	r2, [r3, #52]	; 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 800d728:	687b      	ldr	r3, [r7, #4]
 800d72a:	681b      	ldr	r3, [r3, #0]
 800d72c:	699a      	ldr	r2, [r3, #24]
 800d72e:	687b      	ldr	r3, [r7, #4]
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	f042 0201 	orr.w	r2, r2, #1
 800d736:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 800d738:	687b      	ldr	r3, [r7, #4]
 800d73a:	2200      	movs	r2, #0
 800d73c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800d740:	687b      	ldr	r3, [r7, #4]
 800d742:	2201      	movs	r2, #1
 800d744:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  return HAL_OK;
 800d748:	2300      	movs	r3, #0
}
 800d74a:	4618      	mov	r0, r3
 800d74c:	3710      	adds	r7, #16
 800d74e:	46bd      	mov	sp, r7
 800d750:	bd80      	pop	{r7, pc}
 800d752:	bf00      	nop
 800d754:	f000f800 	.word	0xf000f800

0800d758 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800d758:	b5b0      	push	{r4, r5, r7, lr}
 800d75a:	b084      	sub	sp, #16
 800d75c:	af00      	add	r7, sp, #0
 800d75e:	60f8      	str	r0, [r7, #12]
 800d760:	60b9      	str	r1, [r7, #8]
 800d762:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800d764:	68fb      	ldr	r3, [r7, #12]
 800d766:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800d76a:	2b01      	cmp	r3, #1
 800d76c:	d101      	bne.n	800d772 <HAL_LTDC_ConfigLayer+0x1a>
 800d76e:	2302      	movs	r3, #2
 800d770:	e02c      	b.n	800d7cc <HAL_LTDC_ConfigLayer+0x74>
 800d772:	68fb      	ldr	r3, [r7, #12]
 800d774:	2201      	movs	r2, #1
 800d776:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800d77a:	68fb      	ldr	r3, [r7, #12]
 800d77c:	2202      	movs	r2, #2
 800d77e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 800d782:	68fa      	ldr	r2, [r7, #12]
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	2134      	movs	r1, #52	; 0x34
 800d788:	fb01 f303 	mul.w	r3, r1, r3
 800d78c:	4413      	add	r3, r2
 800d78e:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800d792:	68bb      	ldr	r3, [r7, #8]
 800d794:	4614      	mov	r4, r2
 800d796:	461d      	mov	r5, r3
 800d798:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d79a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d79c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d79e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d7a0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800d7a2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800d7a4:	682b      	ldr	r3, [r5, #0]
 800d7a6:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800d7a8:	687a      	ldr	r2, [r7, #4]
 800d7aa:	68b9      	ldr	r1, [r7, #8]
 800d7ac:	68f8      	ldr	r0, [r7, #12]
 800d7ae:	f000 f871 	bl	800d894 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800d7b2:	68fb      	ldr	r3, [r7, #12]
 800d7b4:	681b      	ldr	r3, [r3, #0]
 800d7b6:	2201      	movs	r2, #1
 800d7b8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 800d7ba:	68fb      	ldr	r3, [r7, #12]
 800d7bc:	2201      	movs	r2, #1
 800d7be:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	2200      	movs	r2, #0
 800d7c6:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800d7ca:	2300      	movs	r3, #0
}
 800d7cc:	4618      	mov	r0, r3
 800d7ce:	3710      	adds	r7, #16
 800d7d0:	46bd      	mov	sp, r7
 800d7d2:	bdb0      	pop	{r4, r5, r7, pc}

0800d7d4 <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 800d7d4:	b480      	push	{r7}
 800d7d6:	b083      	sub	sp, #12
 800d7d8:	af00      	add	r7, sp, #0
 800d7da:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 800d7dc:	687b      	ldr	r3, [r7, #4]
 800d7de:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800d7e2:	2b01      	cmp	r3, #1
 800d7e4:	d101      	bne.n	800d7ea <HAL_LTDC_EnableDither+0x16>
 800d7e6:	2302      	movs	r3, #2
 800d7e8:	e016      	b.n	800d818 <HAL_LTDC_EnableDither+0x44>
 800d7ea:	687b      	ldr	r3, [r7, #4]
 800d7ec:	2201      	movs	r2, #1
 800d7ee:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800d7f2:	687b      	ldr	r3, [r7, #4]
 800d7f4:	2202      	movs	r2, #2
 800d7f6:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 800d7fa:	4b0a      	ldr	r3, [pc, #40]	; (800d824 <HAL_LTDC_EnableDither+0x50>)
 800d7fc:	699b      	ldr	r3, [r3, #24]
 800d7fe:	4a09      	ldr	r2, [pc, #36]	; (800d824 <HAL_LTDC_EnableDither+0x50>)
 800d800:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800d804:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800d806:	687b      	ldr	r3, [r7, #4]
 800d808:	2201      	movs	r2, #1
 800d80a:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800d80e:	687b      	ldr	r3, [r7, #4]
 800d810:	2200      	movs	r2, #0
 800d812:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800d816:	2300      	movs	r3, #0
}
 800d818:	4618      	mov	r0, r3
 800d81a:	370c      	adds	r7, #12
 800d81c:	46bd      	mov	sp, r7
 800d81e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d822:	4770      	bx	lr
 800d824:	40016800 	.word	0x40016800

0800d828 <HAL_LTDC_SetAlpha>:
  *                   This parameter can be one of the following values:
  *                   LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_SetAlpha(LTDC_HandleTypeDef *hltdc, uint32_t Alpha, uint32_t LayerIdx)
{
 800d828:	b580      	push	{r7, lr}
 800d82a:	b086      	sub	sp, #24
 800d82c:	af00      	add	r7, sp, #0
 800d82e:	60f8      	str	r0, [r7, #12]
 800d830:	60b9      	str	r1, [r7, #8]
 800d832:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_LTDC_ALPHA(Alpha));
  assert_param(IS_LTDC_LAYER(LayerIdx));

  /* Process locked */
  __HAL_LOCK(hltdc);
 800d834:	68fb      	ldr	r3, [r7, #12]
 800d836:	f893 30a0 	ldrb.w	r3, [r3, #160]	; 0xa0
 800d83a:	2b01      	cmp	r3, #1
 800d83c:	d101      	bne.n	800d842 <HAL_LTDC_SetAlpha+0x1a>
 800d83e:	2302      	movs	r3, #2
 800d840:	e024      	b.n	800d88c <HAL_LTDC_SetAlpha+0x64>
 800d842:	68fb      	ldr	r3, [r7, #12]
 800d844:	2201      	movs	r2, #1
 800d846:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 800d84a:	68fb      	ldr	r3, [r7, #12]
 800d84c:	2202      	movs	r2, #2
 800d84e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Get layer configuration from handle structure */
  pLayerCfg = &hltdc->LayerCfg[LayerIdx];
 800d852:	687b      	ldr	r3, [r7, #4]
 800d854:	2234      	movs	r2, #52	; 0x34
 800d856:	fb02 f303 	mul.w	r3, r2, r3
 800d85a:	3338      	adds	r3, #56	; 0x38
 800d85c:	68fa      	ldr	r2, [r7, #12]
 800d85e:	4413      	add	r3, r2
 800d860:	617b      	str	r3, [r7, #20]

  /* Reconfigure the Alpha value */
  pLayerCfg->Alpha = Alpha;
 800d862:	697b      	ldr	r3, [r7, #20]
 800d864:	68ba      	ldr	r2, [r7, #8]
 800d866:	615a      	str	r2, [r3, #20]

  /* Set LTDC parameters */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 800d868:	687a      	ldr	r2, [r7, #4]
 800d86a:	6979      	ldr	r1, [r7, #20]
 800d86c:	68f8      	ldr	r0, [r7, #12]
 800d86e:	f000 f811 	bl	800d894 <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 800d872:	68fb      	ldr	r3, [r7, #12]
 800d874:	681b      	ldr	r3, [r3, #0]
 800d876:	2201      	movs	r2, #1
 800d878:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800d87a:	68fb      	ldr	r3, [r7, #12]
 800d87c:	2201      	movs	r2, #1
 800d87e:	f883 20a1 	strb.w	r2, [r3, #161]	; 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 800d882:	68fb      	ldr	r3, [r7, #12]
 800d884:	2200      	movs	r2, #0
 800d886:	f883 20a0 	strb.w	r2, [r3, #160]	; 0xa0

  return HAL_OK;
 800d88a:	2300      	movs	r3, #0
}
 800d88c:	4618      	mov	r0, r3
 800d88e:	3718      	adds	r7, #24
 800d890:	46bd      	mov	sp, r7
 800d892:	bd80      	pop	{r7, pc}

0800d894 <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 800d894:	b480      	push	{r7}
 800d896:	b089      	sub	sp, #36	; 0x24
 800d898:	af00      	add	r7, sp, #0
 800d89a:	60f8      	str	r0, [r7, #12]
 800d89c:	60b9      	str	r1, [r7, #8]
 800d89e:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 800d8a0:	68bb      	ldr	r3, [r7, #8]
 800d8a2:	685a      	ldr	r2, [r3, #4]
 800d8a4:	68fb      	ldr	r3, [r7, #12]
 800d8a6:	681b      	ldr	r3, [r3, #0]
 800d8a8:	68db      	ldr	r3, [r3, #12]
 800d8aa:	0c1b      	lsrs	r3, r3, #16
 800d8ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d8b0:	4413      	add	r3, r2
 800d8b2:	041b      	lsls	r3, r3, #16
 800d8b4:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 800d8b6:	68fb      	ldr	r3, [r7, #12]
 800d8b8:	681b      	ldr	r3, [r3, #0]
 800d8ba:	461a      	mov	r2, r3
 800d8bc:	687b      	ldr	r3, [r7, #4]
 800d8be:	01db      	lsls	r3, r3, #7
 800d8c0:	4413      	add	r3, r2
 800d8c2:	3384      	adds	r3, #132	; 0x84
 800d8c4:	685b      	ldr	r3, [r3, #4]
 800d8c6:	68fa      	ldr	r2, [r7, #12]
 800d8c8:	6812      	ldr	r2, [r2, #0]
 800d8ca:	4611      	mov	r1, r2
 800d8cc:	687a      	ldr	r2, [r7, #4]
 800d8ce:	01d2      	lsls	r2, r2, #7
 800d8d0:	440a      	add	r2, r1
 800d8d2:	3284      	adds	r2, #132	; 0x84
 800d8d4:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800d8d8:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 800d8da:	68bb      	ldr	r3, [r7, #8]
 800d8dc:	681a      	ldr	r2, [r3, #0]
 800d8de:	68fb      	ldr	r3, [r7, #12]
 800d8e0:	681b      	ldr	r3, [r3, #0]
 800d8e2:	68db      	ldr	r3, [r3, #12]
 800d8e4:	0c1b      	lsrs	r3, r3, #16
 800d8e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d8ea:	4413      	add	r3, r2
 800d8ec:	1c5a      	adds	r2, r3, #1
 800d8ee:	68fb      	ldr	r3, [r7, #12]
 800d8f0:	681b      	ldr	r3, [r3, #0]
 800d8f2:	4619      	mov	r1, r3
 800d8f4:	687b      	ldr	r3, [r7, #4]
 800d8f6:	01db      	lsls	r3, r3, #7
 800d8f8:	440b      	add	r3, r1
 800d8fa:	3384      	adds	r3, #132	; 0x84
 800d8fc:	4619      	mov	r1, r3
 800d8fe:	69fb      	ldr	r3, [r7, #28]
 800d900:	4313      	orrs	r3, r2
 800d902:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 800d904:	68bb      	ldr	r3, [r7, #8]
 800d906:	68da      	ldr	r2, [r3, #12]
 800d908:	68fb      	ldr	r3, [r7, #12]
 800d90a:	681b      	ldr	r3, [r3, #0]
 800d90c:	68db      	ldr	r3, [r3, #12]
 800d90e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d912:	4413      	add	r3, r2
 800d914:	041b      	lsls	r3, r3, #16
 800d916:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 800d918:	68fb      	ldr	r3, [r7, #12]
 800d91a:	681b      	ldr	r3, [r3, #0]
 800d91c:	461a      	mov	r2, r3
 800d91e:	687b      	ldr	r3, [r7, #4]
 800d920:	01db      	lsls	r3, r3, #7
 800d922:	4413      	add	r3, r2
 800d924:	3384      	adds	r3, #132	; 0x84
 800d926:	689b      	ldr	r3, [r3, #8]
 800d928:	68fa      	ldr	r2, [r7, #12]
 800d92a:	6812      	ldr	r2, [r2, #0]
 800d92c:	4611      	mov	r1, r2
 800d92e:	687a      	ldr	r2, [r7, #4]
 800d930:	01d2      	lsls	r2, r2, #7
 800d932:	440a      	add	r2, r1
 800d934:	3284      	adds	r2, #132	; 0x84
 800d936:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
 800d93a:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 800d93c:	68bb      	ldr	r3, [r7, #8]
 800d93e:	689a      	ldr	r2, [r3, #8]
 800d940:	68fb      	ldr	r3, [r7, #12]
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	68db      	ldr	r3, [r3, #12]
 800d946:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800d94a:	4413      	add	r3, r2
 800d94c:	1c5a      	adds	r2, r3, #1
 800d94e:	68fb      	ldr	r3, [r7, #12]
 800d950:	681b      	ldr	r3, [r3, #0]
 800d952:	4619      	mov	r1, r3
 800d954:	687b      	ldr	r3, [r7, #4]
 800d956:	01db      	lsls	r3, r3, #7
 800d958:	440b      	add	r3, r1
 800d95a:	3384      	adds	r3, #132	; 0x84
 800d95c:	4619      	mov	r1, r3
 800d95e:	69fb      	ldr	r3, [r7, #28]
 800d960:	4313      	orrs	r3, r2
 800d962:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 800d964:	68fb      	ldr	r3, [r7, #12]
 800d966:	681b      	ldr	r3, [r3, #0]
 800d968:	461a      	mov	r2, r3
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	01db      	lsls	r3, r3, #7
 800d96e:	4413      	add	r3, r2
 800d970:	3384      	adds	r3, #132	; 0x84
 800d972:	691b      	ldr	r3, [r3, #16]
 800d974:	68fa      	ldr	r2, [r7, #12]
 800d976:	6812      	ldr	r2, [r2, #0]
 800d978:	4611      	mov	r1, r2
 800d97a:	687a      	ldr	r2, [r7, #4]
 800d97c:	01d2      	lsls	r2, r2, #7
 800d97e:	440a      	add	r2, r1
 800d980:	3284      	adds	r2, #132	; 0x84
 800d982:	f023 0307 	bic.w	r3, r3, #7
 800d986:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 800d988:	68fb      	ldr	r3, [r7, #12]
 800d98a:	681b      	ldr	r3, [r3, #0]
 800d98c:	461a      	mov	r2, r3
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	01db      	lsls	r3, r3, #7
 800d992:	4413      	add	r3, r2
 800d994:	3384      	adds	r3, #132	; 0x84
 800d996:	461a      	mov	r2, r3
 800d998:	68bb      	ldr	r3, [r7, #8]
 800d99a:	691b      	ldr	r3, [r3, #16]
 800d99c:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 800d99e:	68bb      	ldr	r3, [r7, #8]
 800d9a0:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 800d9a4:	021b      	lsls	r3, r3, #8
 800d9a6:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 800d9a8:	68bb      	ldr	r3, [r7, #8]
 800d9aa:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 800d9ae:	041b      	lsls	r3, r3, #16
 800d9b0:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 800d9b2:	68bb      	ldr	r3, [r7, #8]
 800d9b4:	699b      	ldr	r3, [r3, #24]
 800d9b6:	061b      	lsls	r3, r3, #24
 800d9b8:	617b      	str	r3, [r7, #20]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR &= ~(LTDC_LxDCCR_DCBLUE | LTDC_LxDCCR_DCGREEN | LTDC_LxDCCR_DCRED | LTDC_LxDCCR_DCALPHA);
 800d9ba:	68fb      	ldr	r3, [r7, #12]
 800d9bc:	681b      	ldr	r3, [r3, #0]
 800d9be:	461a      	mov	r2, r3
 800d9c0:	687b      	ldr	r3, [r7, #4]
 800d9c2:	01db      	lsls	r3, r3, #7
 800d9c4:	4413      	add	r3, r2
 800d9c6:	3384      	adds	r3, #132	; 0x84
 800d9c8:	699b      	ldr	r3, [r3, #24]
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	681b      	ldr	r3, [r3, #0]
 800d9ce:	461a      	mov	r2, r3
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	01db      	lsls	r3, r3, #7
 800d9d4:	4413      	add	r3, r2
 800d9d6:	3384      	adds	r3, #132	; 0x84
 800d9d8:	461a      	mov	r2, r3
 800d9da:	2300      	movs	r3, #0
 800d9dc:	6193      	str	r3, [r2, #24]
  LTDC_LAYER(hltdc, LayerIdx)->DCCR = (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2);
 800d9de:	68bb      	ldr	r3, [r7, #8]
 800d9e0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800d9e4:	461a      	mov	r2, r3
 800d9e6:	69fb      	ldr	r3, [r7, #28]
 800d9e8:	431a      	orrs	r2, r3
 800d9ea:	69bb      	ldr	r3, [r7, #24]
 800d9ec:	431a      	orrs	r2, r3
 800d9ee:	68fb      	ldr	r3, [r7, #12]
 800d9f0:	681b      	ldr	r3, [r3, #0]
 800d9f2:	4619      	mov	r1, r3
 800d9f4:	687b      	ldr	r3, [r7, #4]
 800d9f6:	01db      	lsls	r3, r3, #7
 800d9f8:	440b      	add	r3, r1
 800d9fa:	3384      	adds	r3, #132	; 0x84
 800d9fc:	4619      	mov	r1, r3
 800d9fe:	697b      	ldr	r3, [r7, #20]
 800da00:	4313      	orrs	r3, r2
 800da02:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 800da04:	68fb      	ldr	r3, [r7, #12]
 800da06:	681b      	ldr	r3, [r3, #0]
 800da08:	461a      	mov	r2, r3
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	01db      	lsls	r3, r3, #7
 800da0e:	4413      	add	r3, r2
 800da10:	3384      	adds	r3, #132	; 0x84
 800da12:	695b      	ldr	r3, [r3, #20]
 800da14:	68fa      	ldr	r2, [r7, #12]
 800da16:	6812      	ldr	r2, [r2, #0]
 800da18:	4611      	mov	r1, r2
 800da1a:	687a      	ldr	r2, [r7, #4]
 800da1c:	01d2      	lsls	r2, r2, #7
 800da1e:	440a      	add	r2, r1
 800da20:	3284      	adds	r2, #132	; 0x84
 800da22:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 800da26:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 800da28:	68fb      	ldr	r3, [r7, #12]
 800da2a:	681b      	ldr	r3, [r3, #0]
 800da2c:	461a      	mov	r2, r3
 800da2e:	687b      	ldr	r3, [r7, #4]
 800da30:	01db      	lsls	r3, r3, #7
 800da32:	4413      	add	r3, r2
 800da34:	3384      	adds	r3, #132	; 0x84
 800da36:	461a      	mov	r2, r3
 800da38:	68bb      	ldr	r3, [r7, #8]
 800da3a:	695b      	ldr	r3, [r3, #20]
 800da3c:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 800da3e:	68fb      	ldr	r3, [r7, #12]
 800da40:	681b      	ldr	r3, [r3, #0]
 800da42:	461a      	mov	r2, r3
 800da44:	687b      	ldr	r3, [r7, #4]
 800da46:	01db      	lsls	r3, r3, #7
 800da48:	4413      	add	r3, r2
 800da4a:	3384      	adds	r3, #132	; 0x84
 800da4c:	69db      	ldr	r3, [r3, #28]
 800da4e:	68fa      	ldr	r2, [r7, #12]
 800da50:	6812      	ldr	r2, [r2, #0]
 800da52:	4611      	mov	r1, r2
 800da54:	687a      	ldr	r2, [r7, #4]
 800da56:	01d2      	lsls	r2, r2, #7
 800da58:	440a      	add	r2, r1
 800da5a:	3284      	adds	r2, #132	; 0x84
 800da5c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 800da60:	f023 0307 	bic.w	r3, r3, #7
 800da64:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 800da66:	68bb      	ldr	r3, [r7, #8]
 800da68:	69da      	ldr	r2, [r3, #28]
 800da6a:	68bb      	ldr	r3, [r7, #8]
 800da6c:	6a1b      	ldr	r3, [r3, #32]
 800da6e:	68f9      	ldr	r1, [r7, #12]
 800da70:	6809      	ldr	r1, [r1, #0]
 800da72:	4608      	mov	r0, r1
 800da74:	6879      	ldr	r1, [r7, #4]
 800da76:	01c9      	lsls	r1, r1, #7
 800da78:	4401      	add	r1, r0
 800da7a:	3184      	adds	r1, #132	; 0x84
 800da7c:	4313      	orrs	r3, r2
 800da7e:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR &= ~(LTDC_LxCFBAR_CFBADD);
 800da80:	68fb      	ldr	r3, [r7, #12]
 800da82:	681b      	ldr	r3, [r3, #0]
 800da84:	461a      	mov	r2, r3
 800da86:	687b      	ldr	r3, [r7, #4]
 800da88:	01db      	lsls	r3, r3, #7
 800da8a:	4413      	add	r3, r2
 800da8c:	3384      	adds	r3, #132	; 0x84
 800da8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800da90:	68fb      	ldr	r3, [r7, #12]
 800da92:	681b      	ldr	r3, [r3, #0]
 800da94:	461a      	mov	r2, r3
 800da96:	687b      	ldr	r3, [r7, #4]
 800da98:	01db      	lsls	r3, r3, #7
 800da9a:	4413      	add	r3, r2
 800da9c:	3384      	adds	r3, #132	; 0x84
 800da9e:	461a      	mov	r2, r3
 800daa0:	2300      	movs	r3, #0
 800daa2:	6293      	str	r3, [r2, #40]	; 0x28
  LTDC_LAYER(hltdc, LayerIdx)->CFBAR = (pLayerCfg->FBStartAdress);
 800daa4:	68fb      	ldr	r3, [r7, #12]
 800daa6:	681b      	ldr	r3, [r3, #0]
 800daa8:	461a      	mov	r2, r3
 800daaa:	687b      	ldr	r3, [r7, #4]
 800daac:	01db      	lsls	r3, r3, #7
 800daae:	4413      	add	r3, r2
 800dab0:	3384      	adds	r3, #132	; 0x84
 800dab2:	461a      	mov	r2, r3
 800dab4:	68bb      	ldr	r3, [r7, #8]
 800dab6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dab8:	6293      	str	r3, [r2, #40]	; 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 800daba:	68bb      	ldr	r3, [r7, #8]
 800dabc:	691b      	ldr	r3, [r3, #16]
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d102      	bne.n	800dac8 <LTDC_SetConfig+0x234>
  {
    tmp = 4U;
 800dac2:	2304      	movs	r3, #4
 800dac4:	61fb      	str	r3, [r7, #28]
 800dac6:	e01b      	b.n	800db00 <LTDC_SetConfig+0x26c>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 800dac8:	68bb      	ldr	r3, [r7, #8]
 800daca:	691b      	ldr	r3, [r3, #16]
 800dacc:	2b01      	cmp	r3, #1
 800dace:	d102      	bne.n	800dad6 <LTDC_SetConfig+0x242>
  {
    tmp = 3U;
 800dad0:	2303      	movs	r3, #3
 800dad2:	61fb      	str	r3, [r7, #28]
 800dad4:	e014      	b.n	800db00 <LTDC_SetConfig+0x26c>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800dad6:	68bb      	ldr	r3, [r7, #8]
 800dad8:	691b      	ldr	r3, [r3, #16]
 800dada:	2b04      	cmp	r3, #4
 800dadc:	d00b      	beq.n	800daf6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800dade:	68bb      	ldr	r3, [r7, #8]
 800dae0:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 800dae2:	2b02      	cmp	r3, #2
 800dae4:	d007      	beq.n	800daf6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800dae6:	68bb      	ldr	r3, [r7, #8]
 800dae8:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 800daea:	2b03      	cmp	r3, #3
 800daec:	d003      	beq.n	800daf6 <LTDC_SetConfig+0x262>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 800daee:	68bb      	ldr	r3, [r7, #8]
 800daf0:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 800daf2:	2b07      	cmp	r3, #7
 800daf4:	d102      	bne.n	800dafc <LTDC_SetConfig+0x268>
  {
    tmp = 2U;
 800daf6:	2302      	movs	r3, #2
 800daf8:	61fb      	str	r3, [r7, #28]
 800dafa:	e001      	b.n	800db00 <LTDC_SetConfig+0x26c>
  }
  else
  {
    tmp = 1U;
 800dafc:	2301      	movs	r3, #1
 800dafe:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 800db00:	68fb      	ldr	r3, [r7, #12]
 800db02:	681b      	ldr	r3, [r3, #0]
 800db04:	461a      	mov	r2, r3
 800db06:	687b      	ldr	r3, [r7, #4]
 800db08:	01db      	lsls	r3, r3, #7
 800db0a:	4413      	add	r3, r2
 800db0c:	3384      	adds	r3, #132	; 0x84
 800db0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db10:	68fa      	ldr	r2, [r7, #12]
 800db12:	6812      	ldr	r2, [r2, #0]
 800db14:	4611      	mov	r1, r2
 800db16:	687a      	ldr	r2, [r7, #4]
 800db18:	01d2      	lsls	r2, r2, #7
 800db1a:	440a      	add	r2, r1
 800db1c:	3284      	adds	r2, #132	; 0x84
 800db1e:	f003 23e0 	and.w	r3, r3, #3758153728	; 0xe000e000
 800db22:	62d3      	str	r3, [r2, #44]	; 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 800db24:	68bb      	ldr	r3, [r7, #8]
 800db26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800db28:	69fa      	ldr	r2, [r7, #28]
 800db2a:	fb02 f303 	mul.w	r3, r2, r3
 800db2e:	041a      	lsls	r2, r3, #16
 800db30:	68bb      	ldr	r3, [r7, #8]
 800db32:	6859      	ldr	r1, [r3, #4]
 800db34:	68bb      	ldr	r3, [r7, #8]
 800db36:	681b      	ldr	r3, [r3, #0]
 800db38:	1acb      	subs	r3, r1, r3
 800db3a:	69f9      	ldr	r1, [r7, #28]
 800db3c:	fb01 f303 	mul.w	r3, r1, r3
 800db40:	3303      	adds	r3, #3
 800db42:	68f9      	ldr	r1, [r7, #12]
 800db44:	6809      	ldr	r1, [r1, #0]
 800db46:	4608      	mov	r0, r1
 800db48:	6879      	ldr	r1, [r7, #4]
 800db4a:	01c9      	lsls	r1, r1, #7
 800db4c:	4401      	add	r1, r0
 800db4e:	3184      	adds	r1, #132	; 0x84
 800db50:	4313      	orrs	r3, r2
 800db52:	62cb      	str	r3, [r1, #44]	; 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 800db54:	68fb      	ldr	r3, [r7, #12]
 800db56:	681b      	ldr	r3, [r3, #0]
 800db58:	461a      	mov	r2, r3
 800db5a:	687b      	ldr	r3, [r7, #4]
 800db5c:	01db      	lsls	r3, r3, #7
 800db5e:	4413      	add	r3, r2
 800db60:	3384      	adds	r3, #132	; 0x84
 800db62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800db64:	68fa      	ldr	r2, [r7, #12]
 800db66:	6812      	ldr	r2, [r2, #0]
 800db68:	4611      	mov	r1, r2
 800db6a:	687a      	ldr	r2, [r7, #4]
 800db6c:	01d2      	lsls	r2, r2, #7
 800db6e:	440a      	add	r2, r1
 800db70:	3284      	adds	r2, #132	; 0x84
 800db72:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800db76:	f023 0307 	bic.w	r3, r3, #7
 800db7a:	6313      	str	r3, [r2, #48]	; 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 800db7c:	68fb      	ldr	r3, [r7, #12]
 800db7e:	681b      	ldr	r3, [r3, #0]
 800db80:	461a      	mov	r2, r3
 800db82:	687b      	ldr	r3, [r7, #4]
 800db84:	01db      	lsls	r3, r3, #7
 800db86:	4413      	add	r3, r2
 800db88:	3384      	adds	r3, #132	; 0x84
 800db8a:	461a      	mov	r2, r3
 800db8c:	68bb      	ldr	r3, [r7, #8]
 800db8e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800db90:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 800db92:	68fb      	ldr	r3, [r7, #12]
 800db94:	681b      	ldr	r3, [r3, #0]
 800db96:	461a      	mov	r2, r3
 800db98:	687b      	ldr	r3, [r7, #4]
 800db9a:	01db      	lsls	r3, r3, #7
 800db9c:	4413      	add	r3, r2
 800db9e:	3384      	adds	r3, #132	; 0x84
 800dba0:	681b      	ldr	r3, [r3, #0]
 800dba2:	68fa      	ldr	r2, [r7, #12]
 800dba4:	6812      	ldr	r2, [r2, #0]
 800dba6:	4611      	mov	r1, r2
 800dba8:	687a      	ldr	r2, [r7, #4]
 800dbaa:	01d2      	lsls	r2, r2, #7
 800dbac:	440a      	add	r2, r1
 800dbae:	3284      	adds	r2, #132	; 0x84
 800dbb0:	f043 0301 	orr.w	r3, r3, #1
 800dbb4:	6013      	str	r3, [r2, #0]
}
 800dbb6:	bf00      	nop
 800dbb8:	3724      	adds	r7, #36	; 0x24
 800dbba:	46bd      	mov	sp, r7
 800dbbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbc0:	4770      	bx	lr
	...

0800dbc4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800dbc4:	b580      	push	{r7, lr}
 800dbc6:	b086      	sub	sp, #24
 800dbc8:	af00      	add	r7, sp, #0
 800dbca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800dbcc:	687b      	ldr	r3, [r7, #4]
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d101      	bne.n	800dbd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800dbd2:	2301      	movs	r3, #1
 800dbd4:	e25e      	b.n	800e094 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	681b      	ldr	r3, [r3, #0]
 800dbda:	f003 0301 	and.w	r3, r3, #1
 800dbde:	2b00      	cmp	r3, #0
 800dbe0:	d075      	beq.n	800dcce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800dbe2:	4b88      	ldr	r3, [pc, #544]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dbe4:	689b      	ldr	r3, [r3, #8]
 800dbe6:	f003 030c 	and.w	r3, r3, #12
 800dbea:	2b04      	cmp	r3, #4
 800dbec:	d00c      	beq.n	800dc08 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800dbee:	4b85      	ldr	r3, [pc, #532]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dbf0:	689b      	ldr	r3, [r3, #8]
 800dbf2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800dbf6:	2b08      	cmp	r3, #8
 800dbf8:	d112      	bne.n	800dc20 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800dbfa:	4b82      	ldr	r3, [pc, #520]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dbfc:	685b      	ldr	r3, [r3, #4]
 800dbfe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dc02:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800dc06:	d10b      	bne.n	800dc20 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800dc08:	4b7e      	ldr	r3, [pc, #504]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dc0a:	681b      	ldr	r3, [r3, #0]
 800dc0c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dc10:	2b00      	cmp	r3, #0
 800dc12:	d05b      	beq.n	800dccc <HAL_RCC_OscConfig+0x108>
 800dc14:	687b      	ldr	r3, [r7, #4]
 800dc16:	685b      	ldr	r3, [r3, #4]
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d157      	bne.n	800dccc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800dc1c:	2301      	movs	r3, #1
 800dc1e:	e239      	b.n	800e094 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800dc20:	687b      	ldr	r3, [r7, #4]
 800dc22:	685b      	ldr	r3, [r3, #4]
 800dc24:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800dc28:	d106      	bne.n	800dc38 <HAL_RCC_OscConfig+0x74>
 800dc2a:	4b76      	ldr	r3, [pc, #472]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dc2c:	681b      	ldr	r3, [r3, #0]
 800dc2e:	4a75      	ldr	r2, [pc, #468]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dc30:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dc34:	6013      	str	r3, [r2, #0]
 800dc36:	e01d      	b.n	800dc74 <HAL_RCC_OscConfig+0xb0>
 800dc38:	687b      	ldr	r3, [r7, #4]
 800dc3a:	685b      	ldr	r3, [r3, #4]
 800dc3c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800dc40:	d10c      	bne.n	800dc5c <HAL_RCC_OscConfig+0x98>
 800dc42:	4b70      	ldr	r3, [pc, #448]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dc44:	681b      	ldr	r3, [r3, #0]
 800dc46:	4a6f      	ldr	r2, [pc, #444]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dc48:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800dc4c:	6013      	str	r3, [r2, #0]
 800dc4e:	4b6d      	ldr	r3, [pc, #436]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dc50:	681b      	ldr	r3, [r3, #0]
 800dc52:	4a6c      	ldr	r2, [pc, #432]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dc54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800dc58:	6013      	str	r3, [r2, #0]
 800dc5a:	e00b      	b.n	800dc74 <HAL_RCC_OscConfig+0xb0>
 800dc5c:	4b69      	ldr	r3, [pc, #420]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dc5e:	681b      	ldr	r3, [r3, #0]
 800dc60:	4a68      	ldr	r2, [pc, #416]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dc62:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800dc66:	6013      	str	r3, [r2, #0]
 800dc68:	4b66      	ldr	r3, [pc, #408]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dc6a:	681b      	ldr	r3, [r3, #0]
 800dc6c:	4a65      	ldr	r2, [pc, #404]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dc6e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800dc72:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800dc74:	687b      	ldr	r3, [r7, #4]
 800dc76:	685b      	ldr	r3, [r3, #4]
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d013      	beq.n	800dca4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800dc7c:	f7fd face 	bl	800b21c <HAL_GetTick>
 800dc80:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800dc82:	e008      	b.n	800dc96 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800dc84:	f7fd faca 	bl	800b21c <HAL_GetTick>
 800dc88:	4602      	mov	r2, r0
 800dc8a:	693b      	ldr	r3, [r7, #16]
 800dc8c:	1ad3      	subs	r3, r2, r3
 800dc8e:	2b64      	cmp	r3, #100	; 0x64
 800dc90:	d901      	bls.n	800dc96 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800dc92:	2303      	movs	r3, #3
 800dc94:	e1fe      	b.n	800e094 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800dc96:	4b5b      	ldr	r3, [pc, #364]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dc98:	681b      	ldr	r3, [r3, #0]
 800dc9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dc9e:	2b00      	cmp	r3, #0
 800dca0:	d0f0      	beq.n	800dc84 <HAL_RCC_OscConfig+0xc0>
 800dca2:	e014      	b.n	800dcce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800dca4:	f7fd faba 	bl	800b21c <HAL_GetTick>
 800dca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800dcaa:	e008      	b.n	800dcbe <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800dcac:	f7fd fab6 	bl	800b21c <HAL_GetTick>
 800dcb0:	4602      	mov	r2, r0
 800dcb2:	693b      	ldr	r3, [r7, #16]
 800dcb4:	1ad3      	subs	r3, r2, r3
 800dcb6:	2b64      	cmp	r3, #100	; 0x64
 800dcb8:	d901      	bls.n	800dcbe <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800dcba:	2303      	movs	r3, #3
 800dcbc:	e1ea      	b.n	800e094 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800dcbe:	4b51      	ldr	r3, [pc, #324]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dcc0:	681b      	ldr	r3, [r3, #0]
 800dcc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800dcc6:	2b00      	cmp	r3, #0
 800dcc8:	d1f0      	bne.n	800dcac <HAL_RCC_OscConfig+0xe8>
 800dcca:	e000      	b.n	800dcce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800dccc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	f003 0302 	and.w	r3, r3, #2
 800dcd6:	2b00      	cmp	r3, #0
 800dcd8:	d063      	beq.n	800dda2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800dcda:	4b4a      	ldr	r3, [pc, #296]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dcdc:	689b      	ldr	r3, [r3, #8]
 800dcde:	f003 030c 	and.w	r3, r3, #12
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	d00b      	beq.n	800dcfe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800dce6:	4b47      	ldr	r3, [pc, #284]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dce8:	689b      	ldr	r3, [r3, #8]
 800dcea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800dcee:	2b08      	cmp	r3, #8
 800dcf0:	d11c      	bne.n	800dd2c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800dcf2:	4b44      	ldr	r3, [pc, #272]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dcf4:	685b      	ldr	r3, [r3, #4]
 800dcf6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d116      	bne.n	800dd2c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800dcfe:	4b41      	ldr	r3, [pc, #260]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	f003 0302 	and.w	r3, r3, #2
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	d005      	beq.n	800dd16 <HAL_RCC_OscConfig+0x152>
 800dd0a:	687b      	ldr	r3, [r7, #4]
 800dd0c:	68db      	ldr	r3, [r3, #12]
 800dd0e:	2b01      	cmp	r3, #1
 800dd10:	d001      	beq.n	800dd16 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800dd12:	2301      	movs	r3, #1
 800dd14:	e1be      	b.n	800e094 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800dd16:	4b3b      	ldr	r3, [pc, #236]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dd18:	681b      	ldr	r3, [r3, #0]
 800dd1a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800dd1e:	687b      	ldr	r3, [r7, #4]
 800dd20:	691b      	ldr	r3, [r3, #16]
 800dd22:	00db      	lsls	r3, r3, #3
 800dd24:	4937      	ldr	r1, [pc, #220]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dd26:	4313      	orrs	r3, r2
 800dd28:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800dd2a:	e03a      	b.n	800dda2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	68db      	ldr	r3, [r3, #12]
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d020      	beq.n	800dd76 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800dd34:	4b34      	ldr	r3, [pc, #208]	; (800de08 <HAL_RCC_OscConfig+0x244>)
 800dd36:	2201      	movs	r2, #1
 800dd38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dd3a:	f7fd fa6f 	bl	800b21c <HAL_GetTick>
 800dd3e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800dd40:	e008      	b.n	800dd54 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800dd42:	f7fd fa6b 	bl	800b21c <HAL_GetTick>
 800dd46:	4602      	mov	r2, r0
 800dd48:	693b      	ldr	r3, [r7, #16]
 800dd4a:	1ad3      	subs	r3, r2, r3
 800dd4c:	2b02      	cmp	r3, #2
 800dd4e:	d901      	bls.n	800dd54 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800dd50:	2303      	movs	r3, #3
 800dd52:	e19f      	b.n	800e094 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800dd54:	4b2b      	ldr	r3, [pc, #172]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dd56:	681b      	ldr	r3, [r3, #0]
 800dd58:	f003 0302 	and.w	r3, r3, #2
 800dd5c:	2b00      	cmp	r3, #0
 800dd5e:	d0f0      	beq.n	800dd42 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800dd60:	4b28      	ldr	r3, [pc, #160]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dd62:	681b      	ldr	r3, [r3, #0]
 800dd64:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800dd68:	687b      	ldr	r3, [r7, #4]
 800dd6a:	691b      	ldr	r3, [r3, #16]
 800dd6c:	00db      	lsls	r3, r3, #3
 800dd6e:	4925      	ldr	r1, [pc, #148]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dd70:	4313      	orrs	r3, r2
 800dd72:	600b      	str	r3, [r1, #0]
 800dd74:	e015      	b.n	800dda2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800dd76:	4b24      	ldr	r3, [pc, #144]	; (800de08 <HAL_RCC_OscConfig+0x244>)
 800dd78:	2200      	movs	r2, #0
 800dd7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800dd7c:	f7fd fa4e 	bl	800b21c <HAL_GetTick>
 800dd80:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800dd82:	e008      	b.n	800dd96 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800dd84:	f7fd fa4a 	bl	800b21c <HAL_GetTick>
 800dd88:	4602      	mov	r2, r0
 800dd8a:	693b      	ldr	r3, [r7, #16]
 800dd8c:	1ad3      	subs	r3, r2, r3
 800dd8e:	2b02      	cmp	r3, #2
 800dd90:	d901      	bls.n	800dd96 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800dd92:	2303      	movs	r3, #3
 800dd94:	e17e      	b.n	800e094 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800dd96:	4b1b      	ldr	r3, [pc, #108]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800dd98:	681b      	ldr	r3, [r3, #0]
 800dd9a:	f003 0302 	and.w	r3, r3, #2
 800dd9e:	2b00      	cmp	r3, #0
 800dda0:	d1f0      	bne.n	800dd84 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	681b      	ldr	r3, [r3, #0]
 800dda6:	f003 0308 	and.w	r3, r3, #8
 800ddaa:	2b00      	cmp	r3, #0
 800ddac:	d036      	beq.n	800de1c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	695b      	ldr	r3, [r3, #20]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	d016      	beq.n	800dde4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800ddb6:	4b15      	ldr	r3, [pc, #84]	; (800de0c <HAL_RCC_OscConfig+0x248>)
 800ddb8:	2201      	movs	r2, #1
 800ddba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800ddbc:	f7fd fa2e 	bl	800b21c <HAL_GetTick>
 800ddc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ddc2:	e008      	b.n	800ddd6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800ddc4:	f7fd fa2a 	bl	800b21c <HAL_GetTick>
 800ddc8:	4602      	mov	r2, r0
 800ddca:	693b      	ldr	r3, [r7, #16]
 800ddcc:	1ad3      	subs	r3, r2, r3
 800ddce:	2b02      	cmp	r3, #2
 800ddd0:	d901      	bls.n	800ddd6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800ddd2:	2303      	movs	r3, #3
 800ddd4:	e15e      	b.n	800e094 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800ddd6:	4b0b      	ldr	r3, [pc, #44]	; (800de04 <HAL_RCC_OscConfig+0x240>)
 800ddd8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800ddda:	f003 0302 	and.w	r3, r3, #2
 800ddde:	2b00      	cmp	r3, #0
 800dde0:	d0f0      	beq.n	800ddc4 <HAL_RCC_OscConfig+0x200>
 800dde2:	e01b      	b.n	800de1c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800dde4:	4b09      	ldr	r3, [pc, #36]	; (800de0c <HAL_RCC_OscConfig+0x248>)
 800dde6:	2200      	movs	r2, #0
 800dde8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800ddea:	f7fd fa17 	bl	800b21c <HAL_GetTick>
 800ddee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800ddf0:	e00e      	b.n	800de10 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800ddf2:	f7fd fa13 	bl	800b21c <HAL_GetTick>
 800ddf6:	4602      	mov	r2, r0
 800ddf8:	693b      	ldr	r3, [r7, #16]
 800ddfa:	1ad3      	subs	r3, r2, r3
 800ddfc:	2b02      	cmp	r3, #2
 800ddfe:	d907      	bls.n	800de10 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800de00:	2303      	movs	r3, #3
 800de02:	e147      	b.n	800e094 <HAL_RCC_OscConfig+0x4d0>
 800de04:	40023800 	.word	0x40023800
 800de08:	42470000 	.word	0x42470000
 800de0c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800de10:	4b88      	ldr	r3, [pc, #544]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800de12:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800de14:	f003 0302 	and.w	r3, r3, #2
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d1ea      	bne.n	800ddf2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800de1c:	687b      	ldr	r3, [r7, #4]
 800de1e:	681b      	ldr	r3, [r3, #0]
 800de20:	f003 0304 	and.w	r3, r3, #4
 800de24:	2b00      	cmp	r3, #0
 800de26:	f000 8097 	beq.w	800df58 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800de2a:	2300      	movs	r3, #0
 800de2c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800de2e:	4b81      	ldr	r3, [pc, #516]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800de30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800de32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800de36:	2b00      	cmp	r3, #0
 800de38:	d10f      	bne.n	800de5a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800de3a:	2300      	movs	r3, #0
 800de3c:	60bb      	str	r3, [r7, #8]
 800de3e:	4b7d      	ldr	r3, [pc, #500]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800de40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800de42:	4a7c      	ldr	r2, [pc, #496]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800de44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800de48:	6413      	str	r3, [r2, #64]	; 0x40
 800de4a:	4b7a      	ldr	r3, [pc, #488]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800de4c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800de4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800de52:	60bb      	str	r3, [r7, #8]
 800de54:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800de56:	2301      	movs	r3, #1
 800de58:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800de5a:	4b77      	ldr	r3, [pc, #476]	; (800e038 <HAL_RCC_OscConfig+0x474>)
 800de5c:	681b      	ldr	r3, [r3, #0]
 800de5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800de62:	2b00      	cmp	r3, #0
 800de64:	d118      	bne.n	800de98 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800de66:	4b74      	ldr	r3, [pc, #464]	; (800e038 <HAL_RCC_OscConfig+0x474>)
 800de68:	681b      	ldr	r3, [r3, #0]
 800de6a:	4a73      	ldr	r2, [pc, #460]	; (800e038 <HAL_RCC_OscConfig+0x474>)
 800de6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800de70:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800de72:	f7fd f9d3 	bl	800b21c <HAL_GetTick>
 800de76:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800de78:	e008      	b.n	800de8c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800de7a:	f7fd f9cf 	bl	800b21c <HAL_GetTick>
 800de7e:	4602      	mov	r2, r0
 800de80:	693b      	ldr	r3, [r7, #16]
 800de82:	1ad3      	subs	r3, r2, r3
 800de84:	2b02      	cmp	r3, #2
 800de86:	d901      	bls.n	800de8c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800de88:	2303      	movs	r3, #3
 800de8a:	e103      	b.n	800e094 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800de8c:	4b6a      	ldr	r3, [pc, #424]	; (800e038 <HAL_RCC_OscConfig+0x474>)
 800de8e:	681b      	ldr	r3, [r3, #0]
 800de90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800de94:	2b00      	cmp	r3, #0
 800de96:	d0f0      	beq.n	800de7a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800de98:	687b      	ldr	r3, [r7, #4]
 800de9a:	689b      	ldr	r3, [r3, #8]
 800de9c:	2b01      	cmp	r3, #1
 800de9e:	d106      	bne.n	800deae <HAL_RCC_OscConfig+0x2ea>
 800dea0:	4b64      	ldr	r3, [pc, #400]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800dea2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dea4:	4a63      	ldr	r2, [pc, #396]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800dea6:	f043 0301 	orr.w	r3, r3, #1
 800deaa:	6713      	str	r3, [r2, #112]	; 0x70
 800deac:	e01c      	b.n	800dee8 <HAL_RCC_OscConfig+0x324>
 800deae:	687b      	ldr	r3, [r7, #4]
 800deb0:	689b      	ldr	r3, [r3, #8]
 800deb2:	2b05      	cmp	r3, #5
 800deb4:	d10c      	bne.n	800ded0 <HAL_RCC_OscConfig+0x30c>
 800deb6:	4b5f      	ldr	r3, [pc, #380]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800deb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800deba:	4a5e      	ldr	r2, [pc, #376]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800debc:	f043 0304 	orr.w	r3, r3, #4
 800dec0:	6713      	str	r3, [r2, #112]	; 0x70
 800dec2:	4b5c      	ldr	r3, [pc, #368]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800dec4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dec6:	4a5b      	ldr	r2, [pc, #364]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800dec8:	f043 0301 	orr.w	r3, r3, #1
 800decc:	6713      	str	r3, [r2, #112]	; 0x70
 800dece:	e00b      	b.n	800dee8 <HAL_RCC_OscConfig+0x324>
 800ded0:	4b58      	ldr	r3, [pc, #352]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800ded2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800ded4:	4a57      	ldr	r2, [pc, #348]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800ded6:	f023 0301 	bic.w	r3, r3, #1
 800deda:	6713      	str	r3, [r2, #112]	; 0x70
 800dedc:	4b55      	ldr	r3, [pc, #340]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800dede:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800dee0:	4a54      	ldr	r2, [pc, #336]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800dee2:	f023 0304 	bic.w	r3, r3, #4
 800dee6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800dee8:	687b      	ldr	r3, [r7, #4]
 800deea:	689b      	ldr	r3, [r3, #8]
 800deec:	2b00      	cmp	r3, #0
 800deee:	d015      	beq.n	800df1c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800def0:	f7fd f994 	bl	800b21c <HAL_GetTick>
 800def4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800def6:	e00a      	b.n	800df0e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800def8:	f7fd f990 	bl	800b21c <HAL_GetTick>
 800defc:	4602      	mov	r2, r0
 800defe:	693b      	ldr	r3, [r7, #16]
 800df00:	1ad3      	subs	r3, r2, r3
 800df02:	f241 3288 	movw	r2, #5000	; 0x1388
 800df06:	4293      	cmp	r3, r2
 800df08:	d901      	bls.n	800df0e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800df0a:	2303      	movs	r3, #3
 800df0c:	e0c2      	b.n	800e094 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800df0e:	4b49      	ldr	r3, [pc, #292]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800df10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800df12:	f003 0302 	and.w	r3, r3, #2
 800df16:	2b00      	cmp	r3, #0
 800df18:	d0ee      	beq.n	800def8 <HAL_RCC_OscConfig+0x334>
 800df1a:	e014      	b.n	800df46 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800df1c:	f7fd f97e 	bl	800b21c <HAL_GetTick>
 800df20:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800df22:	e00a      	b.n	800df3a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800df24:	f7fd f97a 	bl	800b21c <HAL_GetTick>
 800df28:	4602      	mov	r2, r0
 800df2a:	693b      	ldr	r3, [r7, #16]
 800df2c:	1ad3      	subs	r3, r2, r3
 800df2e:	f241 3288 	movw	r2, #5000	; 0x1388
 800df32:	4293      	cmp	r3, r2
 800df34:	d901      	bls.n	800df3a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800df36:	2303      	movs	r3, #3
 800df38:	e0ac      	b.n	800e094 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800df3a:	4b3e      	ldr	r3, [pc, #248]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800df3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800df3e:	f003 0302 	and.w	r3, r3, #2
 800df42:	2b00      	cmp	r3, #0
 800df44:	d1ee      	bne.n	800df24 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800df46:	7dfb      	ldrb	r3, [r7, #23]
 800df48:	2b01      	cmp	r3, #1
 800df4a:	d105      	bne.n	800df58 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800df4c:	4b39      	ldr	r3, [pc, #228]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800df4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800df50:	4a38      	ldr	r2, [pc, #224]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800df52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800df56:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800df58:	687b      	ldr	r3, [r7, #4]
 800df5a:	699b      	ldr	r3, [r3, #24]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	f000 8098 	beq.w	800e092 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800df62:	4b34      	ldr	r3, [pc, #208]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800df64:	689b      	ldr	r3, [r3, #8]
 800df66:	f003 030c 	and.w	r3, r3, #12
 800df6a:	2b08      	cmp	r3, #8
 800df6c:	d05c      	beq.n	800e028 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800df6e:	687b      	ldr	r3, [r7, #4]
 800df70:	699b      	ldr	r3, [r3, #24]
 800df72:	2b02      	cmp	r3, #2
 800df74:	d141      	bne.n	800dffa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800df76:	4b31      	ldr	r3, [pc, #196]	; (800e03c <HAL_RCC_OscConfig+0x478>)
 800df78:	2200      	movs	r2, #0
 800df7a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800df7c:	f7fd f94e 	bl	800b21c <HAL_GetTick>
 800df80:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800df82:	e008      	b.n	800df96 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800df84:	f7fd f94a 	bl	800b21c <HAL_GetTick>
 800df88:	4602      	mov	r2, r0
 800df8a:	693b      	ldr	r3, [r7, #16]
 800df8c:	1ad3      	subs	r3, r2, r3
 800df8e:	2b02      	cmp	r3, #2
 800df90:	d901      	bls.n	800df96 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800df92:	2303      	movs	r3, #3
 800df94:	e07e      	b.n	800e094 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800df96:	4b27      	ldr	r3, [pc, #156]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800df98:	681b      	ldr	r3, [r3, #0]
 800df9a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800df9e:	2b00      	cmp	r3, #0
 800dfa0:	d1f0      	bne.n	800df84 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	69da      	ldr	r2, [r3, #28]
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	6a1b      	ldr	r3, [r3, #32]
 800dfaa:	431a      	orrs	r2, r3
 800dfac:	687b      	ldr	r3, [r7, #4]
 800dfae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800dfb0:	019b      	lsls	r3, r3, #6
 800dfb2:	431a      	orrs	r2, r3
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800dfb8:	085b      	lsrs	r3, r3, #1
 800dfba:	3b01      	subs	r3, #1
 800dfbc:	041b      	lsls	r3, r3, #16
 800dfbe:	431a      	orrs	r2, r3
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dfc4:	061b      	lsls	r3, r3, #24
 800dfc6:	491b      	ldr	r1, [pc, #108]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800dfc8:	4313      	orrs	r3, r2
 800dfca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800dfcc:	4b1b      	ldr	r3, [pc, #108]	; (800e03c <HAL_RCC_OscConfig+0x478>)
 800dfce:	2201      	movs	r2, #1
 800dfd0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800dfd2:	f7fd f923 	bl	800b21c <HAL_GetTick>
 800dfd6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dfd8:	e008      	b.n	800dfec <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800dfda:	f7fd f91f 	bl	800b21c <HAL_GetTick>
 800dfde:	4602      	mov	r2, r0
 800dfe0:	693b      	ldr	r3, [r7, #16]
 800dfe2:	1ad3      	subs	r3, r2, r3
 800dfe4:	2b02      	cmp	r3, #2
 800dfe6:	d901      	bls.n	800dfec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800dfe8:	2303      	movs	r3, #3
 800dfea:	e053      	b.n	800e094 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800dfec:	4b11      	ldr	r3, [pc, #68]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800dfee:	681b      	ldr	r3, [r3, #0]
 800dff0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d0f0      	beq.n	800dfda <HAL_RCC_OscConfig+0x416>
 800dff8:	e04b      	b.n	800e092 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800dffa:	4b10      	ldr	r3, [pc, #64]	; (800e03c <HAL_RCC_OscConfig+0x478>)
 800dffc:	2200      	movs	r2, #0
 800dffe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800e000:	f7fd f90c 	bl	800b21c <HAL_GetTick>
 800e004:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800e006:	e008      	b.n	800e01a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800e008:	f7fd f908 	bl	800b21c <HAL_GetTick>
 800e00c:	4602      	mov	r2, r0
 800e00e:	693b      	ldr	r3, [r7, #16]
 800e010:	1ad3      	subs	r3, r2, r3
 800e012:	2b02      	cmp	r3, #2
 800e014:	d901      	bls.n	800e01a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800e016:	2303      	movs	r3, #3
 800e018:	e03c      	b.n	800e094 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800e01a:	4b06      	ldr	r3, [pc, #24]	; (800e034 <HAL_RCC_OscConfig+0x470>)
 800e01c:	681b      	ldr	r3, [r3, #0]
 800e01e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e022:	2b00      	cmp	r3, #0
 800e024:	d1f0      	bne.n	800e008 <HAL_RCC_OscConfig+0x444>
 800e026:	e034      	b.n	800e092 <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	699b      	ldr	r3, [r3, #24]
 800e02c:	2b01      	cmp	r3, #1
 800e02e:	d107      	bne.n	800e040 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800e030:	2301      	movs	r3, #1
 800e032:	e02f      	b.n	800e094 <HAL_RCC_OscConfig+0x4d0>
 800e034:	40023800 	.word	0x40023800
 800e038:	40007000 	.word	0x40007000
 800e03c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800e040:	4b16      	ldr	r3, [pc, #88]	; (800e09c <HAL_RCC_OscConfig+0x4d8>)
 800e042:	685b      	ldr	r3, [r3, #4]
 800e044:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e046:	68fb      	ldr	r3, [r7, #12]
 800e048:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800e04c:	687b      	ldr	r3, [r7, #4]
 800e04e:	69db      	ldr	r3, [r3, #28]
 800e050:	429a      	cmp	r2, r3
 800e052:	d11c      	bne.n	800e08e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800e054:	68fb      	ldr	r3, [r7, #12]
 800e056:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800e05a:	687b      	ldr	r3, [r7, #4]
 800e05c:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800e05e:	429a      	cmp	r2, r3
 800e060:	d115      	bne.n	800e08e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800e062:	68fa      	ldr	r2, [r7, #12]
 800e064:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800e068:	4013      	ands	r3, r2
 800e06a:	687a      	ldr	r2, [r7, #4]
 800e06c:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800e06e:	4293      	cmp	r3, r2
 800e070:	d10d      	bne.n	800e08e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800e072:	68fb      	ldr	r3, [r7, #12]
 800e074:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800e078:	687b      	ldr	r3, [r7, #4]
 800e07a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800e07c:	429a      	cmp	r2, r3
 800e07e:	d106      	bne.n	800e08e <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800e080:	68fb      	ldr	r3, [r7, #12]
 800e082:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800e086:	687b      	ldr	r3, [r7, #4]
 800e088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800e08a:	429a      	cmp	r2, r3
 800e08c:	d001      	beq.n	800e092 <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 800e08e:	2301      	movs	r3, #1
 800e090:	e000      	b.n	800e094 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 800e092:	2300      	movs	r3, #0
}
 800e094:	4618      	mov	r0, r3
 800e096:	3718      	adds	r7, #24
 800e098:	46bd      	mov	sp, r7
 800e09a:	bd80      	pop	{r7, pc}
 800e09c:	40023800 	.word	0x40023800

0800e0a0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800e0a0:	b580      	push	{r7, lr}
 800e0a2:	b084      	sub	sp, #16
 800e0a4:	af00      	add	r7, sp, #0
 800e0a6:	6078      	str	r0, [r7, #4]
 800e0a8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800e0aa:	687b      	ldr	r3, [r7, #4]
 800e0ac:	2b00      	cmp	r3, #0
 800e0ae:	d101      	bne.n	800e0b4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800e0b0:	2301      	movs	r3, #1
 800e0b2:	e0cc      	b.n	800e24e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800e0b4:	4b68      	ldr	r3, [pc, #416]	; (800e258 <HAL_RCC_ClockConfig+0x1b8>)
 800e0b6:	681b      	ldr	r3, [r3, #0]
 800e0b8:	f003 030f 	and.w	r3, r3, #15
 800e0bc:	683a      	ldr	r2, [r7, #0]
 800e0be:	429a      	cmp	r2, r3
 800e0c0:	d90c      	bls.n	800e0dc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e0c2:	4b65      	ldr	r3, [pc, #404]	; (800e258 <HAL_RCC_ClockConfig+0x1b8>)
 800e0c4:	683a      	ldr	r2, [r7, #0]
 800e0c6:	b2d2      	uxtb	r2, r2
 800e0c8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800e0ca:	4b63      	ldr	r3, [pc, #396]	; (800e258 <HAL_RCC_ClockConfig+0x1b8>)
 800e0cc:	681b      	ldr	r3, [r3, #0]
 800e0ce:	f003 030f 	and.w	r3, r3, #15
 800e0d2:	683a      	ldr	r2, [r7, #0]
 800e0d4:	429a      	cmp	r2, r3
 800e0d6:	d001      	beq.n	800e0dc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800e0d8:	2301      	movs	r3, #1
 800e0da:	e0b8      	b.n	800e24e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800e0dc:	687b      	ldr	r3, [r7, #4]
 800e0de:	681b      	ldr	r3, [r3, #0]
 800e0e0:	f003 0302 	and.w	r3, r3, #2
 800e0e4:	2b00      	cmp	r3, #0
 800e0e6:	d020      	beq.n	800e12a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e0e8:	687b      	ldr	r3, [r7, #4]
 800e0ea:	681b      	ldr	r3, [r3, #0]
 800e0ec:	f003 0304 	and.w	r3, r3, #4
 800e0f0:	2b00      	cmp	r3, #0
 800e0f2:	d005      	beq.n	800e100 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800e0f4:	4b59      	ldr	r3, [pc, #356]	; (800e25c <HAL_RCC_ClockConfig+0x1bc>)
 800e0f6:	689b      	ldr	r3, [r3, #8]
 800e0f8:	4a58      	ldr	r2, [pc, #352]	; (800e25c <HAL_RCC_ClockConfig+0x1bc>)
 800e0fa:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800e0fe:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e100:	687b      	ldr	r3, [r7, #4]
 800e102:	681b      	ldr	r3, [r3, #0]
 800e104:	f003 0308 	and.w	r3, r3, #8
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d005      	beq.n	800e118 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800e10c:	4b53      	ldr	r3, [pc, #332]	; (800e25c <HAL_RCC_ClockConfig+0x1bc>)
 800e10e:	689b      	ldr	r3, [r3, #8]
 800e110:	4a52      	ldr	r2, [pc, #328]	; (800e25c <HAL_RCC_ClockConfig+0x1bc>)
 800e112:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800e116:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800e118:	4b50      	ldr	r3, [pc, #320]	; (800e25c <HAL_RCC_ClockConfig+0x1bc>)
 800e11a:	689b      	ldr	r3, [r3, #8]
 800e11c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	689b      	ldr	r3, [r3, #8]
 800e124:	494d      	ldr	r1, [pc, #308]	; (800e25c <HAL_RCC_ClockConfig+0x1bc>)
 800e126:	4313      	orrs	r3, r2
 800e128:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	681b      	ldr	r3, [r3, #0]
 800e12e:	f003 0301 	and.w	r3, r3, #1
 800e132:	2b00      	cmp	r3, #0
 800e134:	d044      	beq.n	800e1c0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800e136:	687b      	ldr	r3, [r7, #4]
 800e138:	685b      	ldr	r3, [r3, #4]
 800e13a:	2b01      	cmp	r3, #1
 800e13c:	d107      	bne.n	800e14e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800e13e:	4b47      	ldr	r3, [pc, #284]	; (800e25c <HAL_RCC_ClockConfig+0x1bc>)
 800e140:	681b      	ldr	r3, [r3, #0]
 800e142:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800e146:	2b00      	cmp	r3, #0
 800e148:	d119      	bne.n	800e17e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800e14a:	2301      	movs	r3, #1
 800e14c:	e07f      	b.n	800e24e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800e14e:	687b      	ldr	r3, [r7, #4]
 800e150:	685b      	ldr	r3, [r3, #4]
 800e152:	2b02      	cmp	r3, #2
 800e154:	d003      	beq.n	800e15e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800e156:	687b      	ldr	r3, [r7, #4]
 800e158:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800e15a:	2b03      	cmp	r3, #3
 800e15c:	d107      	bne.n	800e16e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800e15e:	4b3f      	ldr	r3, [pc, #252]	; (800e25c <HAL_RCC_ClockConfig+0x1bc>)
 800e160:	681b      	ldr	r3, [r3, #0]
 800e162:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800e166:	2b00      	cmp	r3, #0
 800e168:	d109      	bne.n	800e17e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800e16a:	2301      	movs	r3, #1
 800e16c:	e06f      	b.n	800e24e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800e16e:	4b3b      	ldr	r3, [pc, #236]	; (800e25c <HAL_RCC_ClockConfig+0x1bc>)
 800e170:	681b      	ldr	r3, [r3, #0]
 800e172:	f003 0302 	and.w	r3, r3, #2
 800e176:	2b00      	cmp	r3, #0
 800e178:	d101      	bne.n	800e17e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800e17a:	2301      	movs	r3, #1
 800e17c:	e067      	b.n	800e24e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800e17e:	4b37      	ldr	r3, [pc, #220]	; (800e25c <HAL_RCC_ClockConfig+0x1bc>)
 800e180:	689b      	ldr	r3, [r3, #8]
 800e182:	f023 0203 	bic.w	r2, r3, #3
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	685b      	ldr	r3, [r3, #4]
 800e18a:	4934      	ldr	r1, [pc, #208]	; (800e25c <HAL_RCC_ClockConfig+0x1bc>)
 800e18c:	4313      	orrs	r3, r2
 800e18e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800e190:	f7fd f844 	bl	800b21c <HAL_GetTick>
 800e194:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e196:	e00a      	b.n	800e1ae <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800e198:	f7fd f840 	bl	800b21c <HAL_GetTick>
 800e19c:	4602      	mov	r2, r0
 800e19e:	68fb      	ldr	r3, [r7, #12]
 800e1a0:	1ad3      	subs	r3, r2, r3
 800e1a2:	f241 3288 	movw	r2, #5000	; 0x1388
 800e1a6:	4293      	cmp	r3, r2
 800e1a8:	d901      	bls.n	800e1ae <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800e1aa:	2303      	movs	r3, #3
 800e1ac:	e04f      	b.n	800e24e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800e1ae:	4b2b      	ldr	r3, [pc, #172]	; (800e25c <HAL_RCC_ClockConfig+0x1bc>)
 800e1b0:	689b      	ldr	r3, [r3, #8]
 800e1b2:	f003 020c 	and.w	r2, r3, #12
 800e1b6:	687b      	ldr	r3, [r7, #4]
 800e1b8:	685b      	ldr	r3, [r3, #4]
 800e1ba:	009b      	lsls	r3, r3, #2
 800e1bc:	429a      	cmp	r2, r3
 800e1be:	d1eb      	bne.n	800e198 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800e1c0:	4b25      	ldr	r3, [pc, #148]	; (800e258 <HAL_RCC_ClockConfig+0x1b8>)
 800e1c2:	681b      	ldr	r3, [r3, #0]
 800e1c4:	f003 030f 	and.w	r3, r3, #15
 800e1c8:	683a      	ldr	r2, [r7, #0]
 800e1ca:	429a      	cmp	r2, r3
 800e1cc:	d20c      	bcs.n	800e1e8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800e1ce:	4b22      	ldr	r3, [pc, #136]	; (800e258 <HAL_RCC_ClockConfig+0x1b8>)
 800e1d0:	683a      	ldr	r2, [r7, #0]
 800e1d2:	b2d2      	uxtb	r2, r2
 800e1d4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800e1d6:	4b20      	ldr	r3, [pc, #128]	; (800e258 <HAL_RCC_ClockConfig+0x1b8>)
 800e1d8:	681b      	ldr	r3, [r3, #0]
 800e1da:	f003 030f 	and.w	r3, r3, #15
 800e1de:	683a      	ldr	r2, [r7, #0]
 800e1e0:	429a      	cmp	r2, r3
 800e1e2:	d001      	beq.n	800e1e8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800e1e4:	2301      	movs	r3, #1
 800e1e6:	e032      	b.n	800e24e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800e1e8:	687b      	ldr	r3, [r7, #4]
 800e1ea:	681b      	ldr	r3, [r3, #0]
 800e1ec:	f003 0304 	and.w	r3, r3, #4
 800e1f0:	2b00      	cmp	r3, #0
 800e1f2:	d008      	beq.n	800e206 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800e1f4:	4b19      	ldr	r3, [pc, #100]	; (800e25c <HAL_RCC_ClockConfig+0x1bc>)
 800e1f6:	689b      	ldr	r3, [r3, #8]
 800e1f8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	68db      	ldr	r3, [r3, #12]
 800e200:	4916      	ldr	r1, [pc, #88]	; (800e25c <HAL_RCC_ClockConfig+0x1bc>)
 800e202:	4313      	orrs	r3, r2
 800e204:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800e206:	687b      	ldr	r3, [r7, #4]
 800e208:	681b      	ldr	r3, [r3, #0]
 800e20a:	f003 0308 	and.w	r3, r3, #8
 800e20e:	2b00      	cmp	r3, #0
 800e210:	d009      	beq.n	800e226 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800e212:	4b12      	ldr	r3, [pc, #72]	; (800e25c <HAL_RCC_ClockConfig+0x1bc>)
 800e214:	689b      	ldr	r3, [r3, #8]
 800e216:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	691b      	ldr	r3, [r3, #16]
 800e21e:	00db      	lsls	r3, r3, #3
 800e220:	490e      	ldr	r1, [pc, #56]	; (800e25c <HAL_RCC_ClockConfig+0x1bc>)
 800e222:	4313      	orrs	r3, r2
 800e224:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800e226:	f000 f821 	bl	800e26c <HAL_RCC_GetSysClockFreq>
 800e22a:	4602      	mov	r2, r0
 800e22c:	4b0b      	ldr	r3, [pc, #44]	; (800e25c <HAL_RCC_ClockConfig+0x1bc>)
 800e22e:	689b      	ldr	r3, [r3, #8]
 800e230:	091b      	lsrs	r3, r3, #4
 800e232:	f003 030f 	and.w	r3, r3, #15
 800e236:	490a      	ldr	r1, [pc, #40]	; (800e260 <HAL_RCC_ClockConfig+0x1c0>)
 800e238:	5ccb      	ldrb	r3, [r1, r3]
 800e23a:	fa22 f303 	lsr.w	r3, r2, r3
 800e23e:	4a09      	ldr	r2, [pc, #36]	; (800e264 <HAL_RCC_ClockConfig+0x1c4>)
 800e240:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800e242:	4b09      	ldr	r3, [pc, #36]	; (800e268 <HAL_RCC_ClockConfig+0x1c8>)
 800e244:	681b      	ldr	r3, [r3, #0]
 800e246:	4618      	mov	r0, r3
 800e248:	f7f9 fd74 	bl	8007d34 <HAL_InitTick>

  return HAL_OK;
 800e24c:	2300      	movs	r3, #0
}
 800e24e:	4618      	mov	r0, r3
 800e250:	3710      	adds	r7, #16
 800e252:	46bd      	mov	sp, r7
 800e254:	bd80      	pop	{r7, pc}
 800e256:	bf00      	nop
 800e258:	40023c00 	.word	0x40023c00
 800e25c:	40023800 	.word	0x40023800
 800e260:	08016da4 	.word	0x08016da4
 800e264:	20000000 	.word	0x20000000
 800e268:	200000a0 	.word	0x200000a0

0800e26c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800e26c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800e270:	b094      	sub	sp, #80	; 0x50
 800e272:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800e274:	2300      	movs	r3, #0
 800e276:	647b      	str	r3, [r7, #68]	; 0x44
 800e278:	2300      	movs	r3, #0
 800e27a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e27c:	2300      	movs	r3, #0
 800e27e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 800e280:	2300      	movs	r3, #0
 800e282:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800e284:	4b79      	ldr	r3, [pc, #484]	; (800e46c <HAL_RCC_GetSysClockFreq+0x200>)
 800e286:	689b      	ldr	r3, [r3, #8]
 800e288:	f003 030c 	and.w	r3, r3, #12
 800e28c:	2b08      	cmp	r3, #8
 800e28e:	d00d      	beq.n	800e2ac <HAL_RCC_GetSysClockFreq+0x40>
 800e290:	2b08      	cmp	r3, #8
 800e292:	f200 80e1 	bhi.w	800e458 <HAL_RCC_GetSysClockFreq+0x1ec>
 800e296:	2b00      	cmp	r3, #0
 800e298:	d002      	beq.n	800e2a0 <HAL_RCC_GetSysClockFreq+0x34>
 800e29a:	2b04      	cmp	r3, #4
 800e29c:	d003      	beq.n	800e2a6 <HAL_RCC_GetSysClockFreq+0x3a>
 800e29e:	e0db      	b.n	800e458 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800e2a0:	4b73      	ldr	r3, [pc, #460]	; (800e470 <HAL_RCC_GetSysClockFreq+0x204>)
 800e2a2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800e2a4:	e0db      	b.n	800e45e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800e2a6:	4b73      	ldr	r3, [pc, #460]	; (800e474 <HAL_RCC_GetSysClockFreq+0x208>)
 800e2a8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800e2aa:	e0d8      	b.n	800e45e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800e2ac:	4b6f      	ldr	r3, [pc, #444]	; (800e46c <HAL_RCC_GetSysClockFreq+0x200>)
 800e2ae:	685b      	ldr	r3, [r3, #4]
 800e2b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e2b4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800e2b6:	4b6d      	ldr	r3, [pc, #436]	; (800e46c <HAL_RCC_GetSysClockFreq+0x200>)
 800e2b8:	685b      	ldr	r3, [r3, #4]
 800e2ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d063      	beq.n	800e38a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800e2c2:	4b6a      	ldr	r3, [pc, #424]	; (800e46c <HAL_RCC_GetSysClockFreq+0x200>)
 800e2c4:	685b      	ldr	r3, [r3, #4]
 800e2c6:	099b      	lsrs	r3, r3, #6
 800e2c8:	2200      	movs	r2, #0
 800e2ca:	63bb      	str	r3, [r7, #56]	; 0x38
 800e2cc:	63fa      	str	r2, [r7, #60]	; 0x3c
 800e2ce:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e2d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e2d4:	633b      	str	r3, [r7, #48]	; 0x30
 800e2d6:	2300      	movs	r3, #0
 800e2d8:	637b      	str	r3, [r7, #52]	; 0x34
 800e2da:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800e2de:	4622      	mov	r2, r4
 800e2e0:	462b      	mov	r3, r5
 800e2e2:	f04f 0000 	mov.w	r0, #0
 800e2e6:	f04f 0100 	mov.w	r1, #0
 800e2ea:	0159      	lsls	r1, r3, #5
 800e2ec:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800e2f0:	0150      	lsls	r0, r2, #5
 800e2f2:	4602      	mov	r2, r0
 800e2f4:	460b      	mov	r3, r1
 800e2f6:	4621      	mov	r1, r4
 800e2f8:	1a51      	subs	r1, r2, r1
 800e2fa:	6139      	str	r1, [r7, #16]
 800e2fc:	4629      	mov	r1, r5
 800e2fe:	eb63 0301 	sbc.w	r3, r3, r1
 800e302:	617b      	str	r3, [r7, #20]
 800e304:	f04f 0200 	mov.w	r2, #0
 800e308:	f04f 0300 	mov.w	r3, #0
 800e30c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800e310:	4659      	mov	r1, fp
 800e312:	018b      	lsls	r3, r1, #6
 800e314:	4651      	mov	r1, sl
 800e316:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800e31a:	4651      	mov	r1, sl
 800e31c:	018a      	lsls	r2, r1, #6
 800e31e:	4651      	mov	r1, sl
 800e320:	ebb2 0801 	subs.w	r8, r2, r1
 800e324:	4659      	mov	r1, fp
 800e326:	eb63 0901 	sbc.w	r9, r3, r1
 800e32a:	f04f 0200 	mov.w	r2, #0
 800e32e:	f04f 0300 	mov.w	r3, #0
 800e332:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800e336:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800e33a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800e33e:	4690      	mov	r8, r2
 800e340:	4699      	mov	r9, r3
 800e342:	4623      	mov	r3, r4
 800e344:	eb18 0303 	adds.w	r3, r8, r3
 800e348:	60bb      	str	r3, [r7, #8]
 800e34a:	462b      	mov	r3, r5
 800e34c:	eb49 0303 	adc.w	r3, r9, r3
 800e350:	60fb      	str	r3, [r7, #12]
 800e352:	f04f 0200 	mov.w	r2, #0
 800e356:	f04f 0300 	mov.w	r3, #0
 800e35a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800e35e:	4629      	mov	r1, r5
 800e360:	024b      	lsls	r3, r1, #9
 800e362:	4621      	mov	r1, r4
 800e364:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800e368:	4621      	mov	r1, r4
 800e36a:	024a      	lsls	r2, r1, #9
 800e36c:	4610      	mov	r0, r2
 800e36e:	4619      	mov	r1, r3
 800e370:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e372:	2200      	movs	r2, #0
 800e374:	62bb      	str	r3, [r7, #40]	; 0x28
 800e376:	62fa      	str	r2, [r7, #44]	; 0x2c
 800e378:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800e37c:	f7f8 fc8c 	bl	8006c98 <__aeabi_uldivmod>
 800e380:	4602      	mov	r2, r0
 800e382:	460b      	mov	r3, r1
 800e384:	4613      	mov	r3, r2
 800e386:	64fb      	str	r3, [r7, #76]	; 0x4c
 800e388:	e058      	b.n	800e43c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800e38a:	4b38      	ldr	r3, [pc, #224]	; (800e46c <HAL_RCC_GetSysClockFreq+0x200>)
 800e38c:	685b      	ldr	r3, [r3, #4]
 800e38e:	099b      	lsrs	r3, r3, #6
 800e390:	2200      	movs	r2, #0
 800e392:	4618      	mov	r0, r3
 800e394:	4611      	mov	r1, r2
 800e396:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800e39a:	623b      	str	r3, [r7, #32]
 800e39c:	2300      	movs	r3, #0
 800e39e:	627b      	str	r3, [r7, #36]	; 0x24
 800e3a0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800e3a4:	4642      	mov	r2, r8
 800e3a6:	464b      	mov	r3, r9
 800e3a8:	f04f 0000 	mov.w	r0, #0
 800e3ac:	f04f 0100 	mov.w	r1, #0
 800e3b0:	0159      	lsls	r1, r3, #5
 800e3b2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800e3b6:	0150      	lsls	r0, r2, #5
 800e3b8:	4602      	mov	r2, r0
 800e3ba:	460b      	mov	r3, r1
 800e3bc:	4641      	mov	r1, r8
 800e3be:	ebb2 0a01 	subs.w	sl, r2, r1
 800e3c2:	4649      	mov	r1, r9
 800e3c4:	eb63 0b01 	sbc.w	fp, r3, r1
 800e3c8:	f04f 0200 	mov.w	r2, #0
 800e3cc:	f04f 0300 	mov.w	r3, #0
 800e3d0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800e3d4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800e3d8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800e3dc:	ebb2 040a 	subs.w	r4, r2, sl
 800e3e0:	eb63 050b 	sbc.w	r5, r3, fp
 800e3e4:	f04f 0200 	mov.w	r2, #0
 800e3e8:	f04f 0300 	mov.w	r3, #0
 800e3ec:	00eb      	lsls	r3, r5, #3
 800e3ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800e3f2:	00e2      	lsls	r2, r4, #3
 800e3f4:	4614      	mov	r4, r2
 800e3f6:	461d      	mov	r5, r3
 800e3f8:	4643      	mov	r3, r8
 800e3fa:	18e3      	adds	r3, r4, r3
 800e3fc:	603b      	str	r3, [r7, #0]
 800e3fe:	464b      	mov	r3, r9
 800e400:	eb45 0303 	adc.w	r3, r5, r3
 800e404:	607b      	str	r3, [r7, #4]
 800e406:	f04f 0200 	mov.w	r2, #0
 800e40a:	f04f 0300 	mov.w	r3, #0
 800e40e:	e9d7 4500 	ldrd	r4, r5, [r7]
 800e412:	4629      	mov	r1, r5
 800e414:	028b      	lsls	r3, r1, #10
 800e416:	4621      	mov	r1, r4
 800e418:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800e41c:	4621      	mov	r1, r4
 800e41e:	028a      	lsls	r2, r1, #10
 800e420:	4610      	mov	r0, r2
 800e422:	4619      	mov	r1, r3
 800e424:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800e426:	2200      	movs	r2, #0
 800e428:	61bb      	str	r3, [r7, #24]
 800e42a:	61fa      	str	r2, [r7, #28]
 800e42c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800e430:	f7f8 fc32 	bl	8006c98 <__aeabi_uldivmod>
 800e434:	4602      	mov	r2, r0
 800e436:	460b      	mov	r3, r1
 800e438:	4613      	mov	r3, r2
 800e43a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800e43c:	4b0b      	ldr	r3, [pc, #44]	; (800e46c <HAL_RCC_GetSysClockFreq+0x200>)
 800e43e:	685b      	ldr	r3, [r3, #4]
 800e440:	0c1b      	lsrs	r3, r3, #16
 800e442:	f003 0303 	and.w	r3, r3, #3
 800e446:	3301      	adds	r3, #1
 800e448:	005b      	lsls	r3, r3, #1
 800e44a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800e44c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800e44e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800e450:	fbb2 f3f3 	udiv	r3, r2, r3
 800e454:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800e456:	e002      	b.n	800e45e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800e458:	4b05      	ldr	r3, [pc, #20]	; (800e470 <HAL_RCC_GetSysClockFreq+0x204>)
 800e45a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800e45c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800e45e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 800e460:	4618      	mov	r0, r3
 800e462:	3750      	adds	r7, #80	; 0x50
 800e464:	46bd      	mov	sp, r7
 800e466:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800e46a:	bf00      	nop
 800e46c:	40023800 	.word	0x40023800
 800e470:	00f42400 	.word	0x00f42400
 800e474:	007a1200 	.word	0x007a1200

0800e478 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800e478:	b480      	push	{r7}
 800e47a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800e47c:	4b03      	ldr	r3, [pc, #12]	; (800e48c <HAL_RCC_GetHCLKFreq+0x14>)
 800e47e:	681b      	ldr	r3, [r3, #0]
}
 800e480:	4618      	mov	r0, r3
 800e482:	46bd      	mov	sp, r7
 800e484:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e488:	4770      	bx	lr
 800e48a:	bf00      	nop
 800e48c:	20000000 	.word	0x20000000

0800e490 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800e490:	b580      	push	{r7, lr}
 800e492:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800e494:	f7ff fff0 	bl	800e478 <HAL_RCC_GetHCLKFreq>
 800e498:	4602      	mov	r2, r0
 800e49a:	4b05      	ldr	r3, [pc, #20]	; (800e4b0 <HAL_RCC_GetPCLK1Freq+0x20>)
 800e49c:	689b      	ldr	r3, [r3, #8]
 800e49e:	0a9b      	lsrs	r3, r3, #10
 800e4a0:	f003 0307 	and.w	r3, r3, #7
 800e4a4:	4903      	ldr	r1, [pc, #12]	; (800e4b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800e4a6:	5ccb      	ldrb	r3, [r1, r3]
 800e4a8:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e4ac:	4618      	mov	r0, r3
 800e4ae:	bd80      	pop	{r7, pc}
 800e4b0:	40023800 	.word	0x40023800
 800e4b4:	08016db4 	.word	0x08016db4

0800e4b8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800e4b8:	b580      	push	{r7, lr}
 800e4ba:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800e4bc:	f7ff ffdc 	bl	800e478 <HAL_RCC_GetHCLKFreq>
 800e4c0:	4602      	mov	r2, r0
 800e4c2:	4b05      	ldr	r3, [pc, #20]	; (800e4d8 <HAL_RCC_GetPCLK2Freq+0x20>)
 800e4c4:	689b      	ldr	r3, [r3, #8]
 800e4c6:	0b5b      	lsrs	r3, r3, #13
 800e4c8:	f003 0307 	and.w	r3, r3, #7
 800e4cc:	4903      	ldr	r1, [pc, #12]	; (800e4dc <HAL_RCC_GetPCLK2Freq+0x24>)
 800e4ce:	5ccb      	ldrb	r3, [r1, r3]
 800e4d0:	fa22 f303 	lsr.w	r3, r2, r3
}
 800e4d4:	4618      	mov	r0, r3
 800e4d6:	bd80      	pop	{r7, pc}
 800e4d8:	40023800 	.word	0x40023800
 800e4dc:	08016db4 	.word	0x08016db4

0800e4e0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800e4e0:	b480      	push	{r7}
 800e4e2:	b083      	sub	sp, #12
 800e4e4:	af00      	add	r7, sp, #0
 800e4e6:	6078      	str	r0, [r7, #4]
 800e4e8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	220f      	movs	r2, #15
 800e4ee:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800e4f0:	4b12      	ldr	r3, [pc, #72]	; (800e53c <HAL_RCC_GetClockConfig+0x5c>)
 800e4f2:	689b      	ldr	r3, [r3, #8]
 800e4f4:	f003 0203 	and.w	r2, r3, #3
 800e4f8:	687b      	ldr	r3, [r7, #4]
 800e4fa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800e4fc:	4b0f      	ldr	r3, [pc, #60]	; (800e53c <HAL_RCC_GetClockConfig+0x5c>)
 800e4fe:	689b      	ldr	r3, [r3, #8]
 800e500:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800e504:	687b      	ldr	r3, [r7, #4]
 800e506:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800e508:	4b0c      	ldr	r3, [pc, #48]	; (800e53c <HAL_RCC_GetClockConfig+0x5c>)
 800e50a:	689b      	ldr	r3, [r3, #8]
 800e50c:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800e514:	4b09      	ldr	r3, [pc, #36]	; (800e53c <HAL_RCC_GetClockConfig+0x5c>)
 800e516:	689b      	ldr	r3, [r3, #8]
 800e518:	08db      	lsrs	r3, r3, #3
 800e51a:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800e51e:	687b      	ldr	r3, [r7, #4]
 800e520:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800e522:	4b07      	ldr	r3, [pc, #28]	; (800e540 <HAL_RCC_GetClockConfig+0x60>)
 800e524:	681b      	ldr	r3, [r3, #0]
 800e526:	f003 020f 	and.w	r2, r3, #15
 800e52a:	683b      	ldr	r3, [r7, #0]
 800e52c:	601a      	str	r2, [r3, #0]
}
 800e52e:	bf00      	nop
 800e530:	370c      	adds	r7, #12
 800e532:	46bd      	mov	sp, r7
 800e534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e538:	4770      	bx	lr
 800e53a:	bf00      	nop
 800e53c:	40023800 	.word	0x40023800
 800e540:	40023c00 	.word	0x40023c00

0800e544 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800e544:	b580      	push	{r7, lr}
 800e546:	b086      	sub	sp, #24
 800e548:	af00      	add	r7, sp, #0
 800e54a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800e54c:	2300      	movs	r3, #0
 800e54e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800e550:	2300      	movs	r3, #0
 800e552:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	681b      	ldr	r3, [r3, #0]
 800e558:	f003 0301 	and.w	r3, r3, #1
 800e55c:	2b00      	cmp	r3, #0
 800e55e:	d10b      	bne.n	800e578 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800e560:	687b      	ldr	r3, [r7, #4]
 800e562:	681b      	ldr	r3, [r3, #0]
 800e564:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800e568:	2b00      	cmp	r3, #0
 800e56a:	d105      	bne.n	800e578 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800e56c:	687b      	ldr	r3, [r7, #4]
 800e56e:	681b      	ldr	r3, [r3, #0]
 800e570:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800e574:	2b00      	cmp	r3, #0
 800e576:	d075      	beq.n	800e664 <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800e578:	4b91      	ldr	r3, [pc, #580]	; (800e7c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800e57a:	2200      	movs	r2, #0
 800e57c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800e57e:	f7fc fe4d 	bl	800b21c <HAL_GetTick>
 800e582:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800e584:	e008      	b.n	800e598 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800e586:	f7fc fe49 	bl	800b21c <HAL_GetTick>
 800e58a:	4602      	mov	r2, r0
 800e58c:	697b      	ldr	r3, [r7, #20]
 800e58e:	1ad3      	subs	r3, r2, r3
 800e590:	2b02      	cmp	r3, #2
 800e592:	d901      	bls.n	800e598 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800e594:	2303      	movs	r3, #3
 800e596:	e189      	b.n	800e8ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800e598:	4b8a      	ldr	r3, [pc, #552]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e5a0:	2b00      	cmp	r3, #0
 800e5a2:	d1f0      	bne.n	800e586 <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800e5a4:	687b      	ldr	r3, [r7, #4]
 800e5a6:	681b      	ldr	r3, [r3, #0]
 800e5a8:	f003 0301 	and.w	r3, r3, #1
 800e5ac:	2b00      	cmp	r3, #0
 800e5ae:	d009      	beq.n	800e5c4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800e5b0:	687b      	ldr	r3, [r7, #4]
 800e5b2:	685b      	ldr	r3, [r3, #4]
 800e5b4:	019a      	lsls	r2, r3, #6
 800e5b6:	687b      	ldr	r3, [r7, #4]
 800e5b8:	689b      	ldr	r3, [r3, #8]
 800e5ba:	071b      	lsls	r3, r3, #28
 800e5bc:	4981      	ldr	r1, [pc, #516]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e5be:	4313      	orrs	r3, r2
 800e5c0:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800e5c4:	687b      	ldr	r3, [r7, #4]
 800e5c6:	681b      	ldr	r3, [r3, #0]
 800e5c8:	f003 0302 	and.w	r3, r3, #2
 800e5cc:	2b00      	cmp	r3, #0
 800e5ce:	d01f      	beq.n	800e610 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800e5d0:	4b7c      	ldr	r3, [pc, #496]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e5d2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800e5d6:	0f1b      	lsrs	r3, r3, #28
 800e5d8:	f003 0307 	and.w	r3, r3, #7
 800e5dc:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	685b      	ldr	r3, [r3, #4]
 800e5e2:	019a      	lsls	r2, r3, #6
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	68db      	ldr	r3, [r3, #12]
 800e5e8:	061b      	lsls	r3, r3, #24
 800e5ea:	431a      	orrs	r2, r3
 800e5ec:	693b      	ldr	r3, [r7, #16]
 800e5ee:	071b      	lsls	r3, r3, #28
 800e5f0:	4974      	ldr	r1, [pc, #464]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e5f2:	4313      	orrs	r3, r2
 800e5f4:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800e5f8:	4b72      	ldr	r3, [pc, #456]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e5fa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e5fe:	f023 021f 	bic.w	r2, r3, #31
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	69db      	ldr	r3, [r3, #28]
 800e606:	3b01      	subs	r3, #1
 800e608:	496e      	ldr	r1, [pc, #440]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e60a:	4313      	orrs	r3, r2
 800e60c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800e610:	687b      	ldr	r3, [r7, #4]
 800e612:	681b      	ldr	r3, [r3, #0]
 800e614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800e618:	2b00      	cmp	r3, #0
 800e61a:	d00d      	beq.n	800e638 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800e61c:	687b      	ldr	r3, [r7, #4]
 800e61e:	685b      	ldr	r3, [r3, #4]
 800e620:	019a      	lsls	r2, r3, #6
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	68db      	ldr	r3, [r3, #12]
 800e626:	061b      	lsls	r3, r3, #24
 800e628:	431a      	orrs	r2, r3
 800e62a:	687b      	ldr	r3, [r7, #4]
 800e62c:	689b      	ldr	r3, [r3, #8]
 800e62e:	071b      	lsls	r3, r3, #28
 800e630:	4964      	ldr	r1, [pc, #400]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e632:	4313      	orrs	r3, r2
 800e634:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800e638:	4b61      	ldr	r3, [pc, #388]	; (800e7c0 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 800e63a:	2201      	movs	r2, #1
 800e63c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800e63e:	f7fc fded 	bl	800b21c <HAL_GetTick>
 800e642:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800e644:	e008      	b.n	800e658 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800e646:	f7fc fde9 	bl	800b21c <HAL_GetTick>
 800e64a:	4602      	mov	r2, r0
 800e64c:	697b      	ldr	r3, [r7, #20]
 800e64e:	1ad3      	subs	r3, r2, r3
 800e650:	2b02      	cmp	r3, #2
 800e652:	d901      	bls.n	800e658 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800e654:	2303      	movs	r3, #3
 800e656:	e129      	b.n	800e8ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800e658:	4b5a      	ldr	r3, [pc, #360]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800e660:	2b00      	cmp	r3, #0
 800e662:	d0f0      	beq.n	800e646 <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800e664:	687b      	ldr	r3, [r7, #4]
 800e666:	681b      	ldr	r3, [r3, #0]
 800e668:	f003 0304 	and.w	r3, r3, #4
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d105      	bne.n	800e67c <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800e670:	687b      	ldr	r3, [r7, #4]
 800e672:	681b      	ldr	r3, [r3, #0]
 800e674:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d079      	beq.n	800e770 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800e67c:	4b52      	ldr	r3, [pc, #328]	; (800e7c8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800e67e:	2200      	movs	r2, #0
 800e680:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800e682:	f7fc fdcb 	bl	800b21c <HAL_GetTick>
 800e686:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800e688:	e008      	b.n	800e69c <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800e68a:	f7fc fdc7 	bl	800b21c <HAL_GetTick>
 800e68e:	4602      	mov	r2, r0
 800e690:	697b      	ldr	r3, [r7, #20]
 800e692:	1ad3      	subs	r3, r2, r3
 800e694:	2b02      	cmp	r3, #2
 800e696:	d901      	bls.n	800e69c <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800e698:	2303      	movs	r3, #3
 800e69a:	e107      	b.n	800e8ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800e69c:	4b49      	ldr	r3, [pc, #292]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e69e:	681b      	ldr	r3, [r3, #0]
 800e6a0:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e6a4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e6a8:	d0ef      	beq.n	800e68a <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	681b      	ldr	r3, [r3, #0]
 800e6ae:	f003 0304 	and.w	r3, r3, #4
 800e6b2:	2b00      	cmp	r3, #0
 800e6b4:	d020      	beq.n	800e6f8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800e6b6:	4b43      	ldr	r3, [pc, #268]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e6b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e6bc:	0f1b      	lsrs	r3, r3, #28
 800e6be:	f003 0307 	and.w	r3, r3, #7
 800e6c2:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800e6c4:	687b      	ldr	r3, [r7, #4]
 800e6c6:	691b      	ldr	r3, [r3, #16]
 800e6c8:	019a      	lsls	r2, r3, #6
 800e6ca:	687b      	ldr	r3, [r7, #4]
 800e6cc:	695b      	ldr	r3, [r3, #20]
 800e6ce:	061b      	lsls	r3, r3, #24
 800e6d0:	431a      	orrs	r2, r3
 800e6d2:	693b      	ldr	r3, [r7, #16]
 800e6d4:	071b      	lsls	r3, r3, #28
 800e6d6:	493b      	ldr	r1, [pc, #236]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e6d8:	4313      	orrs	r3, r2
 800e6da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800e6de:	4b39      	ldr	r3, [pc, #228]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e6e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e6e4:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	6a1b      	ldr	r3, [r3, #32]
 800e6ec:	3b01      	subs	r3, #1
 800e6ee:	021b      	lsls	r3, r3, #8
 800e6f0:	4934      	ldr	r1, [pc, #208]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e6f2:	4313      	orrs	r3, r2
 800e6f4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	f003 0308 	and.w	r3, r3, #8
 800e700:	2b00      	cmp	r3, #0
 800e702:	d01e      	beq.n	800e742 <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800e704:	4b2f      	ldr	r3, [pc, #188]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e706:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800e70a:	0e1b      	lsrs	r3, r3, #24
 800e70c:	f003 030f 	and.w	r3, r3, #15
 800e710:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800e712:	687b      	ldr	r3, [r7, #4]
 800e714:	691b      	ldr	r3, [r3, #16]
 800e716:	019a      	lsls	r2, r3, #6
 800e718:	693b      	ldr	r3, [r7, #16]
 800e71a:	061b      	lsls	r3, r3, #24
 800e71c:	431a      	orrs	r2, r3
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	699b      	ldr	r3, [r3, #24]
 800e722:	071b      	lsls	r3, r3, #28
 800e724:	4927      	ldr	r1, [pc, #156]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e726:	4313      	orrs	r3, r2
 800e728:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800e72c:	4b25      	ldr	r3, [pc, #148]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e72e:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800e732:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800e736:	687b      	ldr	r3, [r7, #4]
 800e738:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e73a:	4922      	ldr	r1, [pc, #136]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e73c:	4313      	orrs	r3, r2
 800e73e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800e742:	4b21      	ldr	r3, [pc, #132]	; (800e7c8 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 800e744:	2201      	movs	r2, #1
 800e746:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800e748:	f7fc fd68 	bl	800b21c <HAL_GetTick>
 800e74c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800e74e:	e008      	b.n	800e762 <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800e750:	f7fc fd64 	bl	800b21c <HAL_GetTick>
 800e754:	4602      	mov	r2, r0
 800e756:	697b      	ldr	r3, [r7, #20]
 800e758:	1ad3      	subs	r3, r2, r3
 800e75a:	2b02      	cmp	r3, #2
 800e75c:	d901      	bls.n	800e762 <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800e75e:	2303      	movs	r3, #3
 800e760:	e0a4      	b.n	800e8ac <HAL_RCCEx_PeriphCLKConfig+0x368>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800e762:	4b18      	ldr	r3, [pc, #96]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e764:	681b      	ldr	r3, [r3, #0]
 800e766:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800e76a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800e76e:	d1ef      	bne.n	800e750 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	681b      	ldr	r3, [r3, #0]
 800e774:	f003 0320 	and.w	r3, r3, #32
 800e778:	2b00      	cmp	r3, #0
 800e77a:	f000 808b 	beq.w	800e894 <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800e77e:	2300      	movs	r3, #0
 800e780:	60fb      	str	r3, [r7, #12]
 800e782:	4b10      	ldr	r3, [pc, #64]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e786:	4a0f      	ldr	r2, [pc, #60]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e788:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800e78c:	6413      	str	r3, [r2, #64]	; 0x40
 800e78e:	4b0d      	ldr	r3, [pc, #52]	; (800e7c4 <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800e790:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800e792:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800e796:	60fb      	str	r3, [r7, #12]
 800e798:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800e79a:	4b0c      	ldr	r3, [pc, #48]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800e79c:	681b      	ldr	r3, [r3, #0]
 800e79e:	4a0b      	ldr	r2, [pc, #44]	; (800e7cc <HAL_RCCEx_PeriphCLKConfig+0x288>)
 800e7a0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800e7a4:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800e7a6:	f7fc fd39 	bl	800b21c <HAL_GetTick>
 800e7aa:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800e7ac:	e010      	b.n	800e7d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800e7ae:	f7fc fd35 	bl	800b21c <HAL_GetTick>
 800e7b2:	4602      	mov	r2, r0
 800e7b4:	697b      	ldr	r3, [r7, #20]
 800e7b6:	1ad3      	subs	r3, r2, r3
 800e7b8:	2b02      	cmp	r3, #2
 800e7ba:	d909      	bls.n	800e7d0 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 800e7bc:	2303      	movs	r3, #3
 800e7be:	e075      	b.n	800e8ac <HAL_RCCEx_PeriphCLKConfig+0x368>
 800e7c0:	42470068 	.word	0x42470068
 800e7c4:	40023800 	.word	0x40023800
 800e7c8:	42470070 	.word	0x42470070
 800e7cc:	40007000 	.word	0x40007000
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800e7d0:	4b38      	ldr	r3, [pc, #224]	; (800e8b4 <HAL_RCCEx_PeriphCLKConfig+0x370>)
 800e7d2:	681b      	ldr	r3, [r3, #0]
 800e7d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800e7d8:	2b00      	cmp	r3, #0
 800e7da:	d0e8      	beq.n	800e7ae <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800e7dc:	4b36      	ldr	r3, [pc, #216]	; (800e8b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800e7de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e7e0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e7e4:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800e7e6:	693b      	ldr	r3, [r7, #16]
 800e7e8:	2b00      	cmp	r3, #0
 800e7ea:	d02f      	beq.n	800e84c <HAL_RCCEx_PeriphCLKConfig+0x308>
 800e7ec:	687b      	ldr	r3, [r7, #4]
 800e7ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e7f0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e7f4:	693a      	ldr	r2, [r7, #16]
 800e7f6:	429a      	cmp	r2, r3
 800e7f8:	d028      	beq.n	800e84c <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800e7fa:	4b2f      	ldr	r3, [pc, #188]	; (800e8b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800e7fc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e7fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e802:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800e804:	4b2d      	ldr	r3, [pc, #180]	; (800e8bc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800e806:	2201      	movs	r2, #1
 800e808:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800e80a:	4b2c      	ldr	r3, [pc, #176]	; (800e8bc <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800e80c:	2200      	movs	r2, #0
 800e80e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800e810:	4a29      	ldr	r2, [pc, #164]	; (800e8b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800e812:	693b      	ldr	r3, [r7, #16]
 800e814:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800e816:	4b28      	ldr	r3, [pc, #160]	; (800e8b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800e818:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e81a:	f003 0301 	and.w	r3, r3, #1
 800e81e:	2b01      	cmp	r3, #1
 800e820:	d114      	bne.n	800e84c <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800e822:	f7fc fcfb 	bl	800b21c <HAL_GetTick>
 800e826:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800e828:	e00a      	b.n	800e840 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800e82a:	f7fc fcf7 	bl	800b21c <HAL_GetTick>
 800e82e:	4602      	mov	r2, r0
 800e830:	697b      	ldr	r3, [r7, #20]
 800e832:	1ad3      	subs	r3, r2, r3
 800e834:	f241 3288 	movw	r2, #5000	; 0x1388
 800e838:	4293      	cmp	r3, r2
 800e83a:	d901      	bls.n	800e840 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 800e83c:	2303      	movs	r3, #3
 800e83e:	e035      	b.n	800e8ac <HAL_RCCEx_PeriphCLKConfig+0x368>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800e840:	4b1d      	ldr	r3, [pc, #116]	; (800e8b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800e842:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800e844:	f003 0302 	and.w	r3, r3, #2
 800e848:	2b00      	cmp	r3, #0
 800e84a:	d0ee      	beq.n	800e82a <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800e84c:	687b      	ldr	r3, [r7, #4]
 800e84e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e850:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800e854:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800e858:	d10d      	bne.n	800e876 <HAL_RCCEx_PeriphCLKConfig+0x332>
 800e85a:	4b17      	ldr	r3, [pc, #92]	; (800e8b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800e85c:	689b      	ldr	r3, [r3, #8]
 800e85e:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800e862:	687b      	ldr	r3, [r7, #4]
 800e864:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e866:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800e86a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800e86e:	4912      	ldr	r1, [pc, #72]	; (800e8b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800e870:	4313      	orrs	r3, r2
 800e872:	608b      	str	r3, [r1, #8]
 800e874:	e005      	b.n	800e882 <HAL_RCCEx_PeriphCLKConfig+0x33e>
 800e876:	4b10      	ldr	r3, [pc, #64]	; (800e8b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800e878:	689b      	ldr	r3, [r3, #8]
 800e87a:	4a0f      	ldr	r2, [pc, #60]	; (800e8b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800e87c:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800e880:	6093      	str	r3, [r2, #8]
 800e882:	4b0d      	ldr	r3, [pc, #52]	; (800e8b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800e884:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800e886:	687b      	ldr	r3, [r7, #4]
 800e888:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800e88a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e88e:	490a      	ldr	r1, [pc, #40]	; (800e8b8 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800e890:	4313      	orrs	r3, r2
 800e892:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800e894:	687b      	ldr	r3, [r7, #4]
 800e896:	681b      	ldr	r3, [r3, #0]
 800e898:	f003 0310 	and.w	r3, r3, #16
 800e89c:	2b00      	cmp	r3, #0
 800e89e:	d004      	beq.n	800e8aa <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800e8a0:	687b      	ldr	r3, [r7, #4]
 800e8a2:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800e8a6:	4b06      	ldr	r3, [pc, #24]	; (800e8c0 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 800e8a8:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800e8aa:	2300      	movs	r3, #0
}
 800e8ac:	4618      	mov	r0, r3
 800e8ae:	3718      	adds	r7, #24
 800e8b0:	46bd      	mov	sp, r7
 800e8b2:	bd80      	pop	{r7, pc}
 800e8b4:	40007000 	.word	0x40007000
 800e8b8:	40023800 	.word	0x40023800
 800e8bc:	42470e40 	.word	0x42470e40
 800e8c0:	424711e0 	.word	0x424711e0

0800e8c4 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{   
 800e8c4:	b580      	push	{r7, lr}
 800e8c6:	b082      	sub	sp, #8
 800e8c8:	af00      	add	r7, sp, #0
 800e8ca:	6078      	str	r0, [r7, #4]
 800e8cc:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if(hsdram == NULL)
 800e8ce:	687b      	ldr	r3, [r7, #4]
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d101      	bne.n	800e8d8 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 800e8d4:	2301      	movs	r3, #1
 800e8d6:	e025      	b.n	800e924 <HAL_SDRAM_Init+0x60>
  }
  
  if(hsdram->State == HAL_SDRAM_STATE_RESET)
 800e8d8:	687b      	ldr	r3, [r7, #4]
 800e8da:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800e8de:	b2db      	uxtb	r3, r3
 800e8e0:	2b00      	cmp	r3, #0
 800e8e2:	d106      	bne.n	800e8f2 <HAL_SDRAM_Init+0x2e>
  {  
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 800e8e4:	687b      	ldr	r3, [r7, #4]
 800e8e6:	2200      	movs	r2, #0
 800e8e8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800e8ec:	6878      	ldr	r0, [r7, #4]
 800e8ee:	f7f8 fcc5 	bl	800727c <HAL_SDRAM_MspInit>
#endif
  }
  
  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800e8f2:	687b      	ldr	r3, [r7, #4]
 800e8f4:	2202      	movs	r2, #2
 800e8f6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Initialize SDRAM control Interface */
  FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800e8fa:	687b      	ldr	r3, [r7, #4]
 800e8fc:	681a      	ldr	r2, [r3, #0]
 800e8fe:	687b      	ldr	r3, [r7, #4]
 800e900:	3304      	adds	r3, #4
 800e902:	4619      	mov	r1, r3
 800e904:	4610      	mov	r0, r2
 800e906:	f001 ff11 	bl	801072c <FMC_SDRAM_Init>
  
  /* Initialize SDRAM timing Interface */
  FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank); 
 800e90a:	687b      	ldr	r3, [r7, #4]
 800e90c:	6818      	ldr	r0, [r3, #0]
 800e90e:	687b      	ldr	r3, [r7, #4]
 800e910:	685b      	ldr	r3, [r3, #4]
 800e912:	461a      	mov	r2, r3
 800e914:	6839      	ldr	r1, [r7, #0]
 800e916:	f001 ff7c 	bl	8010812 <FMC_SDRAM_Timing_Init>
  
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800e91a:	687b      	ldr	r3, [r7, #4]
 800e91c:	2201      	movs	r2, #1
 800e91e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;
 800e922:	2300      	movs	r3, #0
}
 800e924:	4618      	mov	r0, r3
 800e926:	3708      	adds	r7, #8
 800e928:	46bd      	mov	sp, r7
 800e92a:	bd80      	pop	{r7, pc}

0800e92c <HAL_SDRAM_SendCommand>:
  * @param  Command SDRAM command structure
  * @param  Timeout Timeout duration
  * @retval HAL status
  */  
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800e92c:	b580      	push	{r7, lr}
 800e92e:	b084      	sub	sp, #16
 800e930:	af00      	add	r7, sp, #0
 800e932:	60f8      	str	r0, [r7, #12]
 800e934:	60b9      	str	r1, [r7, #8]
 800e936:	607a      	str	r2, [r7, #4]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800e938:	68fb      	ldr	r3, [r7, #12]
 800e93a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800e93e:	b2db      	uxtb	r3, r3
 800e940:	2b02      	cmp	r3, #2
 800e942:	d101      	bne.n	800e948 <HAL_SDRAM_SendCommand+0x1c>
  {
    return HAL_BUSY;
 800e944:	2302      	movs	r3, #2
 800e946:	e018      	b.n	800e97a <HAL_SDRAM_SendCommand+0x4e>
  }
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800e948:	68fb      	ldr	r3, [r7, #12]
 800e94a:	2202      	movs	r2, #2
 800e94c:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Send SDRAM command */
  FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 800e950:	68fb      	ldr	r3, [r7, #12]
 800e952:	681b      	ldr	r3, [r3, #0]
 800e954:	687a      	ldr	r2, [r7, #4]
 800e956:	68b9      	ldr	r1, [r7, #8]
 800e958:	4618      	mov	r0, r3
 800e95a:	f001 ffd9 	bl	8010910 <FMC_SDRAM_SendCommand>
  
  /* Update the SDRAM controller state */
  if(Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800e95e:	68bb      	ldr	r3, [r7, #8]
 800e960:	681b      	ldr	r3, [r3, #0]
 800e962:	2b02      	cmp	r3, #2
 800e964:	d104      	bne.n	800e970 <HAL_SDRAM_SendCommand+0x44>
  {
    hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 800e966:	68fb      	ldr	r3, [r7, #12]
 800e968:	2205      	movs	r2, #5
 800e96a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
 800e96e:	e003      	b.n	800e978 <HAL_SDRAM_SendCommand+0x4c>
  }
  else
  {
    hsdram->State = HAL_SDRAM_STATE_READY;
 800e970:	68fb      	ldr	r3, [r7, #12]
 800e972:	2201      	movs	r2, #1
 800e974:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  }
  
  return HAL_OK;  
 800e978:	2300      	movs	r3, #0
}
 800e97a:	4618      	mov	r0, r3
 800e97c:	3710      	adds	r7, #16
 800e97e:	46bd      	mov	sp, r7
 800e980:	bd80      	pop	{r7, pc}

0800e982 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.  
  * @param  RefreshRate The SDRAM refresh rate value       
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 800e982:	b580      	push	{r7, lr}
 800e984:	b082      	sub	sp, #8
 800e986:	af00      	add	r7, sp, #0
 800e988:	6078      	str	r0, [r7, #4]
 800e98a:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if(hsdram->State == HAL_SDRAM_STATE_BUSY)
 800e98c:	687b      	ldr	r3, [r7, #4]
 800e98e:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800e992:	b2db      	uxtb	r3, r3
 800e994:	2b02      	cmp	r3, #2
 800e996:	d101      	bne.n	800e99c <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800e998:	2302      	movs	r3, #2
 800e99a:	e00e      	b.n	800e9ba <HAL_SDRAM_ProgramRefreshRate+0x38>
  } 
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 800e99c:	687b      	ldr	r3, [r7, #4]
 800e99e:	2202      	movs	r2, #2
 800e9a0:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  /* Program the refresh rate */
  FMC_SDRAM_ProgramRefreshRate(hsdram->Instance ,RefreshRate);
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	681b      	ldr	r3, [r3, #0]
 800e9a8:	6839      	ldr	r1, [r7, #0]
 800e9aa:	4618      	mov	r0, r3
 800e9ac:	f001 ffec 	bl	8010988 <FMC_SDRAM_ProgramRefreshRate>
  
  /* Update the SDRAM state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	2201      	movs	r2, #1
 800e9b4:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  
  return HAL_OK;   
 800e9b8:	2300      	movs	r3, #0
}
 800e9ba:	4618      	mov	r0, r3
 800e9bc:	3708      	adds	r7, #8
 800e9be:	46bd      	mov	sp, r7
 800e9c0:	bd80      	pop	{r7, pc}

0800e9c2 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800e9c2:	b580      	push	{r7, lr}
 800e9c4:	b082      	sub	sp, #8
 800e9c6:	af00      	add	r7, sp, #0
 800e9c8:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800e9ca:	687b      	ldr	r3, [r7, #4]
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d101      	bne.n	800e9d4 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800e9d0:	2301      	movs	r3, #1
 800e9d2:	e056      	b.n	800ea82 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800e9d4:	687b      	ldr	r3, [r7, #4]
 800e9d6:	2200      	movs	r2, #0
 800e9d8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800e9da:	687b      	ldr	r3, [r7, #4]
 800e9dc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800e9e0:	b2db      	uxtb	r3, r3
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d106      	bne.n	800e9f4 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800e9e6:	687b      	ldr	r3, [r7, #4]
 800e9e8:	2200      	movs	r2, #0
 800e9ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800e9ee:	6878      	ldr	r0, [r7, #4]
 800e9f0:	f7f9 f912 	bl	8007c18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800e9f4:	687b      	ldr	r3, [r7, #4]
 800e9f6:	2202      	movs	r2, #2
 800e9f8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800e9fc:	687b      	ldr	r3, [r7, #4]
 800e9fe:	681b      	ldr	r3, [r3, #0]
 800ea00:	681a      	ldr	r2, [r3, #0]
 800ea02:	687b      	ldr	r3, [r7, #4]
 800ea04:	681b      	ldr	r3, [r3, #0]
 800ea06:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ea0a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	685a      	ldr	r2, [r3, #4]
 800ea10:	687b      	ldr	r3, [r7, #4]
 800ea12:	689b      	ldr	r3, [r3, #8]
 800ea14:	431a      	orrs	r2, r3
 800ea16:	687b      	ldr	r3, [r7, #4]
 800ea18:	68db      	ldr	r3, [r3, #12]
 800ea1a:	431a      	orrs	r2, r3
 800ea1c:	687b      	ldr	r3, [r7, #4]
 800ea1e:	691b      	ldr	r3, [r3, #16]
 800ea20:	431a      	orrs	r2, r3
 800ea22:	687b      	ldr	r3, [r7, #4]
 800ea24:	695b      	ldr	r3, [r3, #20]
 800ea26:	431a      	orrs	r2, r3
 800ea28:	687b      	ldr	r3, [r7, #4]
 800ea2a:	699b      	ldr	r3, [r3, #24]
 800ea2c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ea30:	431a      	orrs	r2, r3
 800ea32:	687b      	ldr	r3, [r7, #4]
 800ea34:	69db      	ldr	r3, [r3, #28]
 800ea36:	431a      	orrs	r2, r3
 800ea38:	687b      	ldr	r3, [r7, #4]
 800ea3a:	6a1b      	ldr	r3, [r3, #32]
 800ea3c:	ea42 0103 	orr.w	r1, r2, r3
 800ea40:	687b      	ldr	r3, [r7, #4]
 800ea42:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ea44:	687b      	ldr	r3, [r7, #4]
 800ea46:	681b      	ldr	r3, [r3, #0]
 800ea48:	430a      	orrs	r2, r1
 800ea4a:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 800ea4c:	687b      	ldr	r3, [r7, #4]
 800ea4e:	699b      	ldr	r3, [r3, #24]
 800ea50:	0c1b      	lsrs	r3, r3, #16
 800ea52:	f003 0104 	and.w	r1, r3, #4
 800ea56:	687b      	ldr	r3, [r7, #4]
 800ea58:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	681b      	ldr	r3, [r3, #0]
 800ea5e:	430a      	orrs	r2, r1
 800ea60:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800ea62:	687b      	ldr	r3, [r7, #4]
 800ea64:	681b      	ldr	r3, [r3, #0]
 800ea66:	69da      	ldr	r2, [r3, #28]
 800ea68:	687b      	ldr	r3, [r7, #4]
 800ea6a:	681b      	ldr	r3, [r3, #0]
 800ea6c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800ea70:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800ea72:	687b      	ldr	r3, [r7, #4]
 800ea74:	2200      	movs	r2, #0
 800ea76:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800ea78:	687b      	ldr	r3, [r7, #4]
 800ea7a:	2201      	movs	r2, #1
 800ea7c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800ea80:	2300      	movs	r3, #0
}
 800ea82:	4618      	mov	r0, r3
 800ea84:	3708      	adds	r7, #8
 800ea86:	46bd      	mov	sp, r7
 800ea88:	bd80      	pop	{r7, pc}

0800ea8a <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 800ea8a:	b580      	push	{r7, lr}
 800ea8c:	b082      	sub	sp, #8
 800ea8e:	af00      	add	r7, sp, #0
 800ea90:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800ea92:	687b      	ldr	r3, [r7, #4]
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d101      	bne.n	800ea9c <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 800ea98:	2301      	movs	r3, #1
 800ea9a:	e01a      	b.n	800ead2 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 800ea9c:	687b      	ldr	r3, [r7, #4]
 800ea9e:	2202      	movs	r2, #2
 800eaa0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 800eaa4:	687b      	ldr	r3, [r7, #4]
 800eaa6:	681b      	ldr	r3, [r3, #0]
 800eaa8:	681a      	ldr	r2, [r3, #0]
 800eaaa:	687b      	ldr	r3, [r7, #4]
 800eaac:	681b      	ldr	r3, [r3, #0]
 800eaae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800eab2:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 800eab4:	6878      	ldr	r0, [r7, #4]
 800eab6:	f7f9 f8f7 	bl	8007ca8 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800eaba:	687b      	ldr	r3, [r7, #4]
 800eabc:	2200      	movs	r2, #0
 800eabe:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	2200      	movs	r2, #0
 800eac4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 800eac8:	687b      	ldr	r3, [r7, #4]
 800eaca:	2200      	movs	r2, #0
 800eacc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 800ead0:	2300      	movs	r3, #0
}
 800ead2:	4618      	mov	r0, r3
 800ead4:	3708      	adds	r7, #8
 800ead6:	46bd      	mov	sp, r7
 800ead8:	bd80      	pop	{r7, pc}

0800eada <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800eada:	b580      	push	{r7, lr}
 800eadc:	b088      	sub	sp, #32
 800eade:	af00      	add	r7, sp, #0
 800eae0:	60f8      	str	r0, [r7, #12]
 800eae2:	60b9      	str	r1, [r7, #8]
 800eae4:	603b      	str	r3, [r7, #0]
 800eae6:	4613      	mov	r3, r2
 800eae8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800eaea:	2300      	movs	r3, #0
 800eaec:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800eaee:	68fb      	ldr	r3, [r7, #12]
 800eaf0:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800eaf4:	2b01      	cmp	r3, #1
 800eaf6:	d101      	bne.n	800eafc <HAL_SPI_Transmit+0x22>
 800eaf8:	2302      	movs	r3, #2
 800eafa:	e11e      	b.n	800ed3a <HAL_SPI_Transmit+0x260>
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	2201      	movs	r2, #1
 800eb00:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800eb04:	f7fc fb8a 	bl	800b21c <HAL_GetTick>
 800eb08:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800eb0a:	88fb      	ldrh	r3, [r7, #6]
 800eb0c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800eb0e:	68fb      	ldr	r3, [r7, #12]
 800eb10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800eb14:	b2db      	uxtb	r3, r3
 800eb16:	2b01      	cmp	r3, #1
 800eb18:	d002      	beq.n	800eb20 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800eb1a:	2302      	movs	r3, #2
 800eb1c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800eb1e:	e103      	b.n	800ed28 <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 800eb20:	68bb      	ldr	r3, [r7, #8]
 800eb22:	2b00      	cmp	r3, #0
 800eb24:	d002      	beq.n	800eb2c <HAL_SPI_Transmit+0x52>
 800eb26:	88fb      	ldrh	r3, [r7, #6]
 800eb28:	2b00      	cmp	r3, #0
 800eb2a:	d102      	bne.n	800eb32 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800eb2c:	2301      	movs	r3, #1
 800eb2e:	77fb      	strb	r3, [r7, #31]
    goto error;
 800eb30:	e0fa      	b.n	800ed28 <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800eb32:	68fb      	ldr	r3, [r7, #12]
 800eb34:	2203      	movs	r2, #3
 800eb36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800eb3a:	68fb      	ldr	r3, [r7, #12]
 800eb3c:	2200      	movs	r2, #0
 800eb3e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800eb40:	68fb      	ldr	r3, [r7, #12]
 800eb42:	68ba      	ldr	r2, [r7, #8]
 800eb44:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800eb46:	68fb      	ldr	r3, [r7, #12]
 800eb48:	88fa      	ldrh	r2, [r7, #6]
 800eb4a:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800eb4c:	68fb      	ldr	r3, [r7, #12]
 800eb4e:	88fa      	ldrh	r2, [r7, #6]
 800eb50:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800eb52:	68fb      	ldr	r3, [r7, #12]
 800eb54:	2200      	movs	r2, #0
 800eb56:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800eb58:	68fb      	ldr	r3, [r7, #12]
 800eb5a:	2200      	movs	r2, #0
 800eb5c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800eb5e:	68fb      	ldr	r3, [r7, #12]
 800eb60:	2200      	movs	r2, #0
 800eb62:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800eb64:	68fb      	ldr	r3, [r7, #12]
 800eb66:	2200      	movs	r2, #0
 800eb68:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800eb6a:	68fb      	ldr	r3, [r7, #12]
 800eb6c:	2200      	movs	r2, #0
 800eb6e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	689b      	ldr	r3, [r3, #8]
 800eb74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800eb78:	d107      	bne.n	800eb8a <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 800eb7a:	68fb      	ldr	r3, [r7, #12]
 800eb7c:	681b      	ldr	r3, [r3, #0]
 800eb7e:	681a      	ldr	r2, [r3, #0]
 800eb80:	68fb      	ldr	r3, [r7, #12]
 800eb82:	681b      	ldr	r3, [r3, #0]
 800eb84:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800eb88:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800eb94:	2b40      	cmp	r3, #64	; 0x40
 800eb96:	d007      	beq.n	800eba8 <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800eb98:	68fb      	ldr	r3, [r7, #12]
 800eb9a:	681b      	ldr	r3, [r3, #0]
 800eb9c:	681a      	ldr	r2, [r3, #0]
 800eb9e:	68fb      	ldr	r3, [r7, #12]
 800eba0:	681b      	ldr	r3, [r3, #0]
 800eba2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800eba6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	68db      	ldr	r3, [r3, #12]
 800ebac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800ebb0:	d14b      	bne.n	800ec4a <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ebb2:	68fb      	ldr	r3, [r7, #12]
 800ebb4:	685b      	ldr	r3, [r3, #4]
 800ebb6:	2b00      	cmp	r3, #0
 800ebb8:	d002      	beq.n	800ebc0 <HAL_SPI_Transmit+0xe6>
 800ebba:	8afb      	ldrh	r3, [r7, #22]
 800ebbc:	2b01      	cmp	r3, #1
 800ebbe:	d13e      	bne.n	800ec3e <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ebc4:	881a      	ldrh	r2, [r3, #0]
 800ebc6:	68fb      	ldr	r3, [r7, #12]
 800ebc8:	681b      	ldr	r3, [r3, #0]
 800ebca:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800ebcc:	68fb      	ldr	r3, [r7, #12]
 800ebce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ebd0:	1c9a      	adds	r2, r3, #2
 800ebd2:	68fb      	ldr	r3, [r7, #12]
 800ebd4:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ebd6:	68fb      	ldr	r3, [r7, #12]
 800ebd8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ebda:	b29b      	uxth	r3, r3
 800ebdc:	3b01      	subs	r3, #1
 800ebde:	b29a      	uxth	r2, r3
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800ebe4:	e02b      	b.n	800ec3e <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ebe6:	68fb      	ldr	r3, [r7, #12]
 800ebe8:	681b      	ldr	r3, [r3, #0]
 800ebea:	689b      	ldr	r3, [r3, #8]
 800ebec:	f003 0302 	and.w	r3, r3, #2
 800ebf0:	2b02      	cmp	r3, #2
 800ebf2:	d112      	bne.n	800ec1a <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800ebf4:	68fb      	ldr	r3, [r7, #12]
 800ebf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ebf8:	881a      	ldrh	r2, [r3, #0]
 800ebfa:	68fb      	ldr	r3, [r7, #12]
 800ebfc:	681b      	ldr	r3, [r3, #0]
 800ebfe:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800ec00:	68fb      	ldr	r3, [r7, #12]
 800ec02:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec04:	1c9a      	adds	r2, r3, #2
 800ec06:	68fb      	ldr	r3, [r7, #12]
 800ec08:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800ec0a:	68fb      	ldr	r3, [r7, #12]
 800ec0c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ec0e:	b29b      	uxth	r3, r3
 800ec10:	3b01      	subs	r3, #1
 800ec12:	b29a      	uxth	r2, r3
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	86da      	strh	r2, [r3, #54]	; 0x36
 800ec18:	e011      	b.n	800ec3e <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ec1a:	f7fc faff 	bl	800b21c <HAL_GetTick>
 800ec1e:	4602      	mov	r2, r0
 800ec20:	69bb      	ldr	r3, [r7, #24]
 800ec22:	1ad3      	subs	r3, r2, r3
 800ec24:	683a      	ldr	r2, [r7, #0]
 800ec26:	429a      	cmp	r2, r3
 800ec28:	d803      	bhi.n	800ec32 <HAL_SPI_Transmit+0x158>
 800ec2a:	683b      	ldr	r3, [r7, #0]
 800ec2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec30:	d102      	bne.n	800ec38 <HAL_SPI_Transmit+0x15e>
 800ec32:	683b      	ldr	r3, [r7, #0]
 800ec34:	2b00      	cmp	r3, #0
 800ec36:	d102      	bne.n	800ec3e <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 800ec38:	2303      	movs	r3, #3
 800ec3a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ec3c:	e074      	b.n	800ed28 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800ec3e:	68fb      	ldr	r3, [r7, #12]
 800ec40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ec42:	b29b      	uxth	r3, r3
 800ec44:	2b00      	cmp	r3, #0
 800ec46:	d1ce      	bne.n	800ebe6 <HAL_SPI_Transmit+0x10c>
 800ec48:	e04c      	b.n	800ece4 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800ec4a:	68fb      	ldr	r3, [r7, #12]
 800ec4c:	685b      	ldr	r3, [r3, #4]
 800ec4e:	2b00      	cmp	r3, #0
 800ec50:	d002      	beq.n	800ec58 <HAL_SPI_Transmit+0x17e>
 800ec52:	8afb      	ldrh	r3, [r7, #22]
 800ec54:	2b01      	cmp	r3, #1
 800ec56:	d140      	bne.n	800ecda <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ec58:	68fb      	ldr	r3, [r7, #12]
 800ec5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	681b      	ldr	r3, [r3, #0]
 800ec60:	330c      	adds	r3, #12
 800ec62:	7812      	ldrb	r2, [r2, #0]
 800ec64:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800ec66:	68fb      	ldr	r3, [r7, #12]
 800ec68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ec6a:	1c5a      	adds	r2, r3, #1
 800ec6c:	68fb      	ldr	r3, [r7, #12]
 800ec6e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800ec70:	68fb      	ldr	r3, [r7, #12]
 800ec72:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ec74:	b29b      	uxth	r3, r3
 800ec76:	3b01      	subs	r3, #1
 800ec78:	b29a      	uxth	r2, r3
 800ec7a:	68fb      	ldr	r3, [r7, #12]
 800ec7c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800ec7e:	e02c      	b.n	800ecda <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	681b      	ldr	r3, [r3, #0]
 800ec84:	689b      	ldr	r3, [r3, #8]
 800ec86:	f003 0302 	and.w	r3, r3, #2
 800ec8a:	2b02      	cmp	r3, #2
 800ec8c:	d113      	bne.n	800ecb6 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800ec8e:	68fb      	ldr	r3, [r7, #12]
 800ec90:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	681b      	ldr	r3, [r3, #0]
 800ec96:	330c      	adds	r3, #12
 800ec98:	7812      	ldrb	r2, [r2, #0]
 800ec9a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800ec9c:	68fb      	ldr	r3, [r7, #12]
 800ec9e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800eca0:	1c5a      	adds	r2, r3, #1
 800eca2:	68fb      	ldr	r3, [r7, #12]
 800eca4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800eca6:	68fb      	ldr	r3, [r7, #12]
 800eca8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ecaa:	b29b      	uxth	r3, r3
 800ecac:	3b01      	subs	r3, #1
 800ecae:	b29a      	uxth	r2, r3
 800ecb0:	68fb      	ldr	r3, [r7, #12]
 800ecb2:	86da      	strh	r2, [r3, #54]	; 0x36
 800ecb4:	e011      	b.n	800ecda <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ecb6:	f7fc fab1 	bl	800b21c <HAL_GetTick>
 800ecba:	4602      	mov	r2, r0
 800ecbc:	69bb      	ldr	r3, [r7, #24]
 800ecbe:	1ad3      	subs	r3, r2, r3
 800ecc0:	683a      	ldr	r2, [r7, #0]
 800ecc2:	429a      	cmp	r2, r3
 800ecc4:	d803      	bhi.n	800ecce <HAL_SPI_Transmit+0x1f4>
 800ecc6:	683b      	ldr	r3, [r7, #0]
 800ecc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eccc:	d102      	bne.n	800ecd4 <HAL_SPI_Transmit+0x1fa>
 800ecce:	683b      	ldr	r3, [r7, #0]
 800ecd0:	2b00      	cmp	r3, #0
 800ecd2:	d102      	bne.n	800ecda <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 800ecd4:	2303      	movs	r3, #3
 800ecd6:	77fb      	strb	r3, [r7, #31]
          goto error;
 800ecd8:	e026      	b.n	800ed28 <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 800ecda:	68fb      	ldr	r3, [r7, #12]
 800ecdc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800ecde:	b29b      	uxth	r3, r3
 800ece0:	2b00      	cmp	r3, #0
 800ece2:	d1cd      	bne.n	800ec80 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ece4:	69ba      	ldr	r2, [r7, #24]
 800ece6:	6839      	ldr	r1, [r7, #0]
 800ece8:	68f8      	ldr	r0, [r7, #12]
 800ecea:	f000 fbb3 	bl	800f454 <SPI_EndRxTxTransaction>
 800ecee:	4603      	mov	r3, r0
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d002      	beq.n	800ecfa <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ecf4:	68fb      	ldr	r3, [r7, #12]
 800ecf6:	2220      	movs	r2, #32
 800ecf8:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800ecfa:	68fb      	ldr	r3, [r7, #12]
 800ecfc:	689b      	ldr	r3, [r3, #8]
 800ecfe:	2b00      	cmp	r3, #0
 800ed00:	d10a      	bne.n	800ed18 <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800ed02:	2300      	movs	r3, #0
 800ed04:	613b      	str	r3, [r7, #16]
 800ed06:	68fb      	ldr	r3, [r7, #12]
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	68db      	ldr	r3, [r3, #12]
 800ed0c:	613b      	str	r3, [r7, #16]
 800ed0e:	68fb      	ldr	r3, [r7, #12]
 800ed10:	681b      	ldr	r3, [r3, #0]
 800ed12:	689b      	ldr	r3, [r3, #8]
 800ed14:	613b      	str	r3, [r7, #16]
 800ed16:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ed18:	68fb      	ldr	r3, [r7, #12]
 800ed1a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ed1c:	2b00      	cmp	r3, #0
 800ed1e:	d002      	beq.n	800ed26 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 800ed20:	2301      	movs	r3, #1
 800ed22:	77fb      	strb	r3, [r7, #31]
 800ed24:	e000      	b.n	800ed28 <HAL_SPI_Transmit+0x24e>
  }

error:
 800ed26:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ed28:	68fb      	ldr	r3, [r7, #12]
 800ed2a:	2201      	movs	r2, #1
 800ed2c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800ed30:	68fb      	ldr	r3, [r7, #12]
 800ed32:	2200      	movs	r2, #0
 800ed34:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ed38:	7ffb      	ldrb	r3, [r7, #31]
}
 800ed3a:	4618      	mov	r0, r3
 800ed3c:	3720      	adds	r7, #32
 800ed3e:	46bd      	mov	sp, r7
 800ed40:	bd80      	pop	{r7, pc}

0800ed42 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ed42:	b580      	push	{r7, lr}
 800ed44:	b088      	sub	sp, #32
 800ed46:	af02      	add	r7, sp, #8
 800ed48:	60f8      	str	r0, [r7, #12]
 800ed4a:	60b9      	str	r1, [r7, #8]
 800ed4c:	603b      	str	r3, [r7, #0]
 800ed4e:	4613      	mov	r3, r2
 800ed50:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800ed52:	2300      	movs	r3, #0
 800ed54:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800ed56:	68fb      	ldr	r3, [r7, #12]
 800ed58:	685b      	ldr	r3, [r3, #4]
 800ed5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ed5e:	d112      	bne.n	800ed86 <HAL_SPI_Receive+0x44>
 800ed60:	68fb      	ldr	r3, [r7, #12]
 800ed62:	689b      	ldr	r3, [r3, #8]
 800ed64:	2b00      	cmp	r3, #0
 800ed66:	d10e      	bne.n	800ed86 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800ed68:	68fb      	ldr	r3, [r7, #12]
 800ed6a:	2204      	movs	r2, #4
 800ed6c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800ed70:	88fa      	ldrh	r2, [r7, #6]
 800ed72:	683b      	ldr	r3, [r7, #0]
 800ed74:	9300      	str	r3, [sp, #0]
 800ed76:	4613      	mov	r3, r2
 800ed78:	68ba      	ldr	r2, [r7, #8]
 800ed7a:	68b9      	ldr	r1, [r7, #8]
 800ed7c:	68f8      	ldr	r0, [r7, #12]
 800ed7e:	f000 f8e9 	bl	800ef54 <HAL_SPI_TransmitReceive>
 800ed82:	4603      	mov	r3, r0
 800ed84:	e0e2      	b.n	800ef4c <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ed86:	68fb      	ldr	r3, [r7, #12]
 800ed88:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ed8c:	2b01      	cmp	r3, #1
 800ed8e:	d101      	bne.n	800ed94 <HAL_SPI_Receive+0x52>
 800ed90:	2302      	movs	r3, #2
 800ed92:	e0db      	b.n	800ef4c <HAL_SPI_Receive+0x20a>
 800ed94:	68fb      	ldr	r3, [r7, #12]
 800ed96:	2201      	movs	r2, #1
 800ed98:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ed9c:	f7fc fa3e 	bl	800b21c <HAL_GetTick>
 800eda0:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800eda2:	68fb      	ldr	r3, [r7, #12]
 800eda4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800eda8:	b2db      	uxtb	r3, r3
 800edaa:	2b01      	cmp	r3, #1
 800edac:	d002      	beq.n	800edb4 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800edae:	2302      	movs	r3, #2
 800edb0:	75fb      	strb	r3, [r7, #23]
    goto error;
 800edb2:	e0c2      	b.n	800ef3a <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 800edb4:	68bb      	ldr	r3, [r7, #8]
 800edb6:	2b00      	cmp	r3, #0
 800edb8:	d002      	beq.n	800edc0 <HAL_SPI_Receive+0x7e>
 800edba:	88fb      	ldrh	r3, [r7, #6]
 800edbc:	2b00      	cmp	r3, #0
 800edbe:	d102      	bne.n	800edc6 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800edc0:	2301      	movs	r3, #1
 800edc2:	75fb      	strb	r3, [r7, #23]
    goto error;
 800edc4:	e0b9      	b.n	800ef3a <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800edc6:	68fb      	ldr	r3, [r7, #12]
 800edc8:	2204      	movs	r2, #4
 800edca:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800edce:	68fb      	ldr	r3, [r7, #12]
 800edd0:	2200      	movs	r2, #0
 800edd2:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800edd4:	68fb      	ldr	r3, [r7, #12]
 800edd6:	68ba      	ldr	r2, [r7, #8]
 800edd8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800edda:	68fb      	ldr	r3, [r7, #12]
 800eddc:	88fa      	ldrh	r2, [r7, #6]
 800edde:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800ede0:	68fb      	ldr	r3, [r7, #12]
 800ede2:	88fa      	ldrh	r2, [r7, #6]
 800ede4:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800ede6:	68fb      	ldr	r3, [r7, #12]
 800ede8:	2200      	movs	r2, #0
 800edea:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	2200      	movs	r2, #0
 800edf0:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800edf2:	68fb      	ldr	r3, [r7, #12]
 800edf4:	2200      	movs	r2, #0
 800edf6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800edf8:	68fb      	ldr	r3, [r7, #12]
 800edfa:	2200      	movs	r2, #0
 800edfc:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800edfe:	68fb      	ldr	r3, [r7, #12]
 800ee00:	2200      	movs	r2, #0
 800ee02:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ee04:	68fb      	ldr	r3, [r7, #12]
 800ee06:	689b      	ldr	r3, [r3, #8]
 800ee08:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ee0c:	d107      	bne.n	800ee1e <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 800ee0e:	68fb      	ldr	r3, [r7, #12]
 800ee10:	681b      	ldr	r3, [r3, #0]
 800ee12:	681a      	ldr	r2, [r3, #0]
 800ee14:	68fb      	ldr	r3, [r7, #12]
 800ee16:	681b      	ldr	r3, [r3, #0]
 800ee18:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800ee1c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800ee1e:	68fb      	ldr	r3, [r7, #12]
 800ee20:	681b      	ldr	r3, [r3, #0]
 800ee22:	681b      	ldr	r3, [r3, #0]
 800ee24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ee28:	2b40      	cmp	r3, #64	; 0x40
 800ee2a:	d007      	beq.n	800ee3c <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800ee2c:	68fb      	ldr	r3, [r7, #12]
 800ee2e:	681b      	ldr	r3, [r3, #0]
 800ee30:	681a      	ldr	r2, [r3, #0]
 800ee32:	68fb      	ldr	r3, [r7, #12]
 800ee34:	681b      	ldr	r3, [r3, #0]
 800ee36:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800ee3a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800ee3c:	68fb      	ldr	r3, [r7, #12]
 800ee3e:	68db      	ldr	r3, [r3, #12]
 800ee40:	2b00      	cmp	r3, #0
 800ee42:	d162      	bne.n	800ef0a <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800ee44:	e02e      	b.n	800eea4 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800ee46:	68fb      	ldr	r3, [r7, #12]
 800ee48:	681b      	ldr	r3, [r3, #0]
 800ee4a:	689b      	ldr	r3, [r3, #8]
 800ee4c:	f003 0301 	and.w	r3, r3, #1
 800ee50:	2b01      	cmp	r3, #1
 800ee52:	d115      	bne.n	800ee80 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800ee54:	68fb      	ldr	r3, [r7, #12]
 800ee56:	681b      	ldr	r3, [r3, #0]
 800ee58:	f103 020c 	add.w	r2, r3, #12
 800ee5c:	68fb      	ldr	r3, [r7, #12]
 800ee5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee60:	7812      	ldrb	r2, [r2, #0]
 800ee62:	b2d2      	uxtb	r2, r2
 800ee64:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800ee66:	68fb      	ldr	r3, [r7, #12]
 800ee68:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800ee6a:	1c5a      	adds	r2, r3, #1
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800ee70:	68fb      	ldr	r3, [r7, #12]
 800ee72:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ee74:	b29b      	uxth	r3, r3
 800ee76:	3b01      	subs	r3, #1
 800ee78:	b29a      	uxth	r2, r3
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	87da      	strh	r2, [r3, #62]	; 0x3e
 800ee7e:	e011      	b.n	800eea4 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800ee80:	f7fc f9cc 	bl	800b21c <HAL_GetTick>
 800ee84:	4602      	mov	r2, r0
 800ee86:	693b      	ldr	r3, [r7, #16]
 800ee88:	1ad3      	subs	r3, r2, r3
 800ee8a:	683a      	ldr	r2, [r7, #0]
 800ee8c:	429a      	cmp	r2, r3
 800ee8e:	d803      	bhi.n	800ee98 <HAL_SPI_Receive+0x156>
 800ee90:	683b      	ldr	r3, [r7, #0]
 800ee92:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee96:	d102      	bne.n	800ee9e <HAL_SPI_Receive+0x15c>
 800ee98:	683b      	ldr	r3, [r7, #0]
 800ee9a:	2b00      	cmp	r3, #0
 800ee9c:	d102      	bne.n	800eea4 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 800ee9e:	2303      	movs	r3, #3
 800eea0:	75fb      	strb	r3, [r7, #23]
          goto error;
 800eea2:	e04a      	b.n	800ef3a <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800eea4:	68fb      	ldr	r3, [r7, #12]
 800eea6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eea8:	b29b      	uxth	r3, r3
 800eeaa:	2b00      	cmp	r3, #0
 800eeac:	d1cb      	bne.n	800ee46 <HAL_SPI_Receive+0x104>
 800eeae:	e031      	b.n	800ef14 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800eeb0:	68fb      	ldr	r3, [r7, #12]
 800eeb2:	681b      	ldr	r3, [r3, #0]
 800eeb4:	689b      	ldr	r3, [r3, #8]
 800eeb6:	f003 0301 	and.w	r3, r3, #1
 800eeba:	2b01      	cmp	r3, #1
 800eebc:	d113      	bne.n	800eee6 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800eebe:	68fb      	ldr	r3, [r7, #12]
 800eec0:	681b      	ldr	r3, [r3, #0]
 800eec2:	68da      	ldr	r2, [r3, #12]
 800eec4:	68fb      	ldr	r3, [r7, #12]
 800eec6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eec8:	b292      	uxth	r2, r2
 800eeca:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800eecc:	68fb      	ldr	r3, [r7, #12]
 800eece:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800eed0:	1c9a      	adds	r2, r3, #2
 800eed2:	68fb      	ldr	r3, [r7, #12]
 800eed4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800eed6:	68fb      	ldr	r3, [r7, #12]
 800eed8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800eeda:	b29b      	uxth	r3, r3
 800eedc:	3b01      	subs	r3, #1
 800eede:	b29a      	uxth	r2, r3
 800eee0:	68fb      	ldr	r3, [r7, #12]
 800eee2:	87da      	strh	r2, [r3, #62]	; 0x3e
 800eee4:	e011      	b.n	800ef0a <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800eee6:	f7fc f999 	bl	800b21c <HAL_GetTick>
 800eeea:	4602      	mov	r2, r0
 800eeec:	693b      	ldr	r3, [r7, #16]
 800eeee:	1ad3      	subs	r3, r2, r3
 800eef0:	683a      	ldr	r2, [r7, #0]
 800eef2:	429a      	cmp	r2, r3
 800eef4:	d803      	bhi.n	800eefe <HAL_SPI_Receive+0x1bc>
 800eef6:	683b      	ldr	r3, [r7, #0]
 800eef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eefc:	d102      	bne.n	800ef04 <HAL_SPI_Receive+0x1c2>
 800eefe:	683b      	ldr	r3, [r7, #0]
 800ef00:	2b00      	cmp	r3, #0
 800ef02:	d102      	bne.n	800ef0a <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 800ef04:	2303      	movs	r3, #3
 800ef06:	75fb      	strb	r3, [r7, #23]
          goto error;
 800ef08:	e017      	b.n	800ef3a <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800ef0a:	68fb      	ldr	r3, [r7, #12]
 800ef0c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800ef0e:	b29b      	uxth	r3, r3
 800ef10:	2b00      	cmp	r3, #0
 800ef12:	d1cd      	bne.n	800eeb0 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800ef14:	693a      	ldr	r2, [r7, #16]
 800ef16:	6839      	ldr	r1, [r7, #0]
 800ef18:	68f8      	ldr	r0, [r7, #12]
 800ef1a:	f000 fa35 	bl	800f388 <SPI_EndRxTransaction>
 800ef1e:	4603      	mov	r3, r0
 800ef20:	2b00      	cmp	r3, #0
 800ef22:	d002      	beq.n	800ef2a <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800ef24:	68fb      	ldr	r3, [r7, #12]
 800ef26:	2220      	movs	r2, #32
 800ef28:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800ef2a:	68fb      	ldr	r3, [r7, #12]
 800ef2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d002      	beq.n	800ef38 <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 800ef32:	2301      	movs	r3, #1
 800ef34:	75fb      	strb	r3, [r7, #23]
 800ef36:	e000      	b.n	800ef3a <HAL_SPI_Receive+0x1f8>
  }

error :
 800ef38:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800ef3a:	68fb      	ldr	r3, [r7, #12]
 800ef3c:	2201      	movs	r2, #1
 800ef3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800ef42:	68fb      	ldr	r3, [r7, #12]
 800ef44:	2200      	movs	r2, #0
 800ef46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ef4a:	7dfb      	ldrb	r3, [r7, #23]
}
 800ef4c:	4618      	mov	r0, r3
 800ef4e:	3718      	adds	r7, #24
 800ef50:	46bd      	mov	sp, r7
 800ef52:	bd80      	pop	{r7, pc}

0800ef54 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800ef54:	b580      	push	{r7, lr}
 800ef56:	b08c      	sub	sp, #48	; 0x30
 800ef58:	af00      	add	r7, sp, #0
 800ef5a:	60f8      	str	r0, [r7, #12]
 800ef5c:	60b9      	str	r1, [r7, #8]
 800ef5e:	607a      	str	r2, [r7, #4]
 800ef60:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800ef62:	2301      	movs	r3, #1
 800ef64:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800ef66:	2300      	movs	r3, #0
 800ef68:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800ef6c:	68fb      	ldr	r3, [r7, #12]
 800ef6e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800ef72:	2b01      	cmp	r3, #1
 800ef74:	d101      	bne.n	800ef7a <HAL_SPI_TransmitReceive+0x26>
 800ef76:	2302      	movs	r3, #2
 800ef78:	e18a      	b.n	800f290 <HAL_SPI_TransmitReceive+0x33c>
 800ef7a:	68fb      	ldr	r3, [r7, #12]
 800ef7c:	2201      	movs	r2, #1
 800ef7e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800ef82:	f7fc f94b 	bl	800b21c <HAL_GetTick>
 800ef86:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800ef88:	68fb      	ldr	r3, [r7, #12]
 800ef8a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800ef8e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800ef92:	68fb      	ldr	r3, [r7, #12]
 800ef94:	685b      	ldr	r3, [r3, #4]
 800ef96:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800ef98:	887b      	ldrh	r3, [r7, #2]
 800ef9a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800ef9c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800efa0:	2b01      	cmp	r3, #1
 800efa2:	d00f      	beq.n	800efc4 <HAL_SPI_TransmitReceive+0x70>
 800efa4:	69fb      	ldr	r3, [r7, #28]
 800efa6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800efaa:	d107      	bne.n	800efbc <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800efac:	68fb      	ldr	r3, [r7, #12]
 800efae:	689b      	ldr	r3, [r3, #8]
 800efb0:	2b00      	cmp	r3, #0
 800efb2:	d103      	bne.n	800efbc <HAL_SPI_TransmitReceive+0x68>
 800efb4:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800efb8:	2b04      	cmp	r3, #4
 800efba:	d003      	beq.n	800efc4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800efbc:	2302      	movs	r3, #2
 800efbe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800efc2:	e15b      	b.n	800f27c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800efc4:	68bb      	ldr	r3, [r7, #8]
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	d005      	beq.n	800efd6 <HAL_SPI_TransmitReceive+0x82>
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	2b00      	cmp	r3, #0
 800efce:	d002      	beq.n	800efd6 <HAL_SPI_TransmitReceive+0x82>
 800efd0:	887b      	ldrh	r3, [r7, #2]
 800efd2:	2b00      	cmp	r3, #0
 800efd4:	d103      	bne.n	800efde <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800efd6:	2301      	movs	r3, #1
 800efd8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800efdc:	e14e      	b.n	800f27c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800efe4:	b2db      	uxtb	r3, r3
 800efe6:	2b04      	cmp	r3, #4
 800efe8:	d003      	beq.n	800eff2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800efea:	68fb      	ldr	r3, [r7, #12]
 800efec:	2205      	movs	r2, #5
 800efee:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800eff2:	68fb      	ldr	r3, [r7, #12]
 800eff4:	2200      	movs	r2, #0
 800eff6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800eff8:	68fb      	ldr	r3, [r7, #12]
 800effa:	687a      	ldr	r2, [r7, #4]
 800effc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800effe:	68fb      	ldr	r3, [r7, #12]
 800f000:	887a      	ldrh	r2, [r7, #2]
 800f002:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	887a      	ldrh	r2, [r7, #2]
 800f008:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	68ba      	ldr	r2, [r7, #8]
 800f00e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800f010:	68fb      	ldr	r3, [r7, #12]
 800f012:	887a      	ldrh	r2, [r7, #2]
 800f014:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800f016:	68fb      	ldr	r3, [r7, #12]
 800f018:	887a      	ldrh	r2, [r7, #2]
 800f01a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800f01c:	68fb      	ldr	r3, [r7, #12]
 800f01e:	2200      	movs	r2, #0
 800f020:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	2200      	movs	r2, #0
 800f026:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800f028:	68fb      	ldr	r3, [r7, #12]
 800f02a:	681b      	ldr	r3, [r3, #0]
 800f02c:	681b      	ldr	r3, [r3, #0]
 800f02e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f032:	2b40      	cmp	r3, #64	; 0x40
 800f034:	d007      	beq.n	800f046 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	681b      	ldr	r3, [r3, #0]
 800f03a:	681a      	ldr	r2, [r3, #0]
 800f03c:	68fb      	ldr	r3, [r7, #12]
 800f03e:	681b      	ldr	r3, [r3, #0]
 800f040:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800f044:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	68db      	ldr	r3, [r3, #12]
 800f04a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800f04e:	d178      	bne.n	800f142 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f050:	68fb      	ldr	r3, [r7, #12]
 800f052:	685b      	ldr	r3, [r3, #4]
 800f054:	2b00      	cmp	r3, #0
 800f056:	d002      	beq.n	800f05e <HAL_SPI_TransmitReceive+0x10a>
 800f058:	8b7b      	ldrh	r3, [r7, #26]
 800f05a:	2b01      	cmp	r3, #1
 800f05c:	d166      	bne.n	800f12c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f05e:	68fb      	ldr	r3, [r7, #12]
 800f060:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f062:	881a      	ldrh	r2, [r3, #0]
 800f064:	68fb      	ldr	r3, [r7, #12]
 800f066:	681b      	ldr	r3, [r3, #0]
 800f068:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800f06a:	68fb      	ldr	r3, [r7, #12]
 800f06c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f06e:	1c9a      	adds	r2, r3, #2
 800f070:	68fb      	ldr	r3, [r7, #12]
 800f072:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800f074:	68fb      	ldr	r3, [r7, #12]
 800f076:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f078:	b29b      	uxth	r3, r3
 800f07a:	3b01      	subs	r3, #1
 800f07c:	b29a      	uxth	r2, r3
 800f07e:	68fb      	ldr	r3, [r7, #12]
 800f080:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f082:	e053      	b.n	800f12c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f084:	68fb      	ldr	r3, [r7, #12]
 800f086:	681b      	ldr	r3, [r3, #0]
 800f088:	689b      	ldr	r3, [r3, #8]
 800f08a:	f003 0302 	and.w	r3, r3, #2
 800f08e:	2b02      	cmp	r3, #2
 800f090:	d11b      	bne.n	800f0ca <HAL_SPI_TransmitReceive+0x176>
 800f092:	68fb      	ldr	r3, [r7, #12]
 800f094:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f096:	b29b      	uxth	r3, r3
 800f098:	2b00      	cmp	r3, #0
 800f09a:	d016      	beq.n	800f0ca <HAL_SPI_TransmitReceive+0x176>
 800f09c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f09e:	2b01      	cmp	r3, #1
 800f0a0:	d113      	bne.n	800f0ca <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800f0a2:	68fb      	ldr	r3, [r7, #12]
 800f0a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f0a6:	881a      	ldrh	r2, [r3, #0]
 800f0a8:	68fb      	ldr	r3, [r7, #12]
 800f0aa:	681b      	ldr	r3, [r3, #0]
 800f0ac:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800f0ae:	68fb      	ldr	r3, [r7, #12]
 800f0b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f0b2:	1c9a      	adds	r2, r3, #2
 800f0b4:	68fb      	ldr	r3, [r7, #12]
 800f0b6:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800f0b8:	68fb      	ldr	r3, [r7, #12]
 800f0ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f0bc:	b29b      	uxth	r3, r3
 800f0be:	3b01      	subs	r3, #1
 800f0c0:	b29a      	uxth	r2, r3
 800f0c2:	68fb      	ldr	r3, [r7, #12]
 800f0c4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f0c6:	2300      	movs	r3, #0
 800f0c8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f0ca:	68fb      	ldr	r3, [r7, #12]
 800f0cc:	681b      	ldr	r3, [r3, #0]
 800f0ce:	689b      	ldr	r3, [r3, #8]
 800f0d0:	f003 0301 	and.w	r3, r3, #1
 800f0d4:	2b01      	cmp	r3, #1
 800f0d6:	d119      	bne.n	800f10c <HAL_SPI_TransmitReceive+0x1b8>
 800f0d8:	68fb      	ldr	r3, [r7, #12]
 800f0da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f0dc:	b29b      	uxth	r3, r3
 800f0de:	2b00      	cmp	r3, #0
 800f0e0:	d014      	beq.n	800f10c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800f0e2:	68fb      	ldr	r3, [r7, #12]
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	68da      	ldr	r2, [r3, #12]
 800f0e8:	68fb      	ldr	r3, [r7, #12]
 800f0ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f0ec:	b292      	uxth	r2, r2
 800f0ee:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800f0f0:	68fb      	ldr	r3, [r7, #12]
 800f0f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f0f4:	1c9a      	adds	r2, r3, #2
 800f0f6:	68fb      	ldr	r3, [r7, #12]
 800f0f8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800f0fa:	68fb      	ldr	r3, [r7, #12]
 800f0fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f0fe:	b29b      	uxth	r3, r3
 800f100:	3b01      	subs	r3, #1
 800f102:	b29a      	uxth	r2, r3
 800f104:	68fb      	ldr	r3, [r7, #12]
 800f106:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f108:	2301      	movs	r3, #1
 800f10a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800f10c:	f7fc f886 	bl	800b21c <HAL_GetTick>
 800f110:	4602      	mov	r2, r0
 800f112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f114:	1ad3      	subs	r3, r2, r3
 800f116:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f118:	429a      	cmp	r2, r3
 800f11a:	d807      	bhi.n	800f12c <HAL_SPI_TransmitReceive+0x1d8>
 800f11c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f11e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f122:	d003      	beq.n	800f12c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800f124:	2303      	movs	r3, #3
 800f126:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800f12a:	e0a7      	b.n	800f27c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f12c:	68fb      	ldr	r3, [r7, #12]
 800f12e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f130:	b29b      	uxth	r3, r3
 800f132:	2b00      	cmp	r3, #0
 800f134:	d1a6      	bne.n	800f084 <HAL_SPI_TransmitReceive+0x130>
 800f136:	68fb      	ldr	r3, [r7, #12]
 800f138:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f13a:	b29b      	uxth	r3, r3
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d1a1      	bne.n	800f084 <HAL_SPI_TransmitReceive+0x130>
 800f140:	e07c      	b.n	800f23c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800f142:	68fb      	ldr	r3, [r7, #12]
 800f144:	685b      	ldr	r3, [r3, #4]
 800f146:	2b00      	cmp	r3, #0
 800f148:	d002      	beq.n	800f150 <HAL_SPI_TransmitReceive+0x1fc>
 800f14a:	8b7b      	ldrh	r3, [r7, #26]
 800f14c:	2b01      	cmp	r3, #1
 800f14e:	d16b      	bne.n	800f228 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800f150:	68fb      	ldr	r3, [r7, #12]
 800f152:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f154:	68fb      	ldr	r3, [r7, #12]
 800f156:	681b      	ldr	r3, [r3, #0]
 800f158:	330c      	adds	r3, #12
 800f15a:	7812      	ldrb	r2, [r2, #0]
 800f15c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800f15e:	68fb      	ldr	r3, [r7, #12]
 800f160:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f162:	1c5a      	adds	r2, r3, #1
 800f164:	68fb      	ldr	r3, [r7, #12]
 800f166:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800f168:	68fb      	ldr	r3, [r7, #12]
 800f16a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f16c:	b29b      	uxth	r3, r3
 800f16e:	3b01      	subs	r3, #1
 800f170:	b29a      	uxth	r2, r3
 800f172:	68fb      	ldr	r3, [r7, #12]
 800f174:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f176:	e057      	b.n	800f228 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800f178:	68fb      	ldr	r3, [r7, #12]
 800f17a:	681b      	ldr	r3, [r3, #0]
 800f17c:	689b      	ldr	r3, [r3, #8]
 800f17e:	f003 0302 	and.w	r3, r3, #2
 800f182:	2b02      	cmp	r3, #2
 800f184:	d11c      	bne.n	800f1c0 <HAL_SPI_TransmitReceive+0x26c>
 800f186:	68fb      	ldr	r3, [r7, #12]
 800f188:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f18a:	b29b      	uxth	r3, r3
 800f18c:	2b00      	cmp	r3, #0
 800f18e:	d017      	beq.n	800f1c0 <HAL_SPI_TransmitReceive+0x26c>
 800f190:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800f192:	2b01      	cmp	r3, #1
 800f194:	d114      	bne.n	800f1c0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800f196:	68fb      	ldr	r3, [r7, #12]
 800f198:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f19a:	68fb      	ldr	r3, [r7, #12]
 800f19c:	681b      	ldr	r3, [r3, #0]
 800f19e:	330c      	adds	r3, #12
 800f1a0:	7812      	ldrb	r2, [r2, #0]
 800f1a2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800f1a4:	68fb      	ldr	r3, [r7, #12]
 800f1a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f1a8:	1c5a      	adds	r2, r3, #1
 800f1aa:	68fb      	ldr	r3, [r7, #12]
 800f1ac:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800f1ae:	68fb      	ldr	r3, [r7, #12]
 800f1b0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f1b2:	b29b      	uxth	r3, r3
 800f1b4:	3b01      	subs	r3, #1
 800f1b6:	b29a      	uxth	r2, r3
 800f1b8:	68fb      	ldr	r3, [r7, #12]
 800f1ba:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800f1bc:	2300      	movs	r3, #0
 800f1be:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800f1c0:	68fb      	ldr	r3, [r7, #12]
 800f1c2:	681b      	ldr	r3, [r3, #0]
 800f1c4:	689b      	ldr	r3, [r3, #8]
 800f1c6:	f003 0301 	and.w	r3, r3, #1
 800f1ca:	2b01      	cmp	r3, #1
 800f1cc:	d119      	bne.n	800f202 <HAL_SPI_TransmitReceive+0x2ae>
 800f1ce:	68fb      	ldr	r3, [r7, #12]
 800f1d0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f1d2:	b29b      	uxth	r3, r3
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	d014      	beq.n	800f202 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800f1d8:	68fb      	ldr	r3, [r7, #12]
 800f1da:	681b      	ldr	r3, [r3, #0]
 800f1dc:	68da      	ldr	r2, [r3, #12]
 800f1de:	68fb      	ldr	r3, [r7, #12]
 800f1e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f1e2:	b2d2      	uxtb	r2, r2
 800f1e4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800f1e6:	68fb      	ldr	r3, [r7, #12]
 800f1e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800f1ea:	1c5a      	adds	r2, r3, #1
 800f1ec:	68fb      	ldr	r3, [r7, #12]
 800f1ee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800f1f0:	68fb      	ldr	r3, [r7, #12]
 800f1f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f1f4:	b29b      	uxth	r3, r3
 800f1f6:	3b01      	subs	r3, #1
 800f1f8:	b29a      	uxth	r2, r3
 800f1fa:	68fb      	ldr	r3, [r7, #12]
 800f1fc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800f1fe:	2301      	movs	r3, #1
 800f200:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800f202:	f7fc f80b 	bl	800b21c <HAL_GetTick>
 800f206:	4602      	mov	r2, r0
 800f208:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800f20a:	1ad3      	subs	r3, r2, r3
 800f20c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f20e:	429a      	cmp	r2, r3
 800f210:	d803      	bhi.n	800f21a <HAL_SPI_TransmitReceive+0x2c6>
 800f212:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f214:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f218:	d102      	bne.n	800f220 <HAL_SPI_TransmitReceive+0x2cc>
 800f21a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f21c:	2b00      	cmp	r3, #0
 800f21e:	d103      	bne.n	800f228 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800f220:	2303      	movs	r3, #3
 800f222:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800f226:	e029      	b.n	800f27c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800f228:	68fb      	ldr	r3, [r7, #12]
 800f22a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800f22c:	b29b      	uxth	r3, r3
 800f22e:	2b00      	cmp	r3, #0
 800f230:	d1a2      	bne.n	800f178 <HAL_SPI_TransmitReceive+0x224>
 800f232:	68fb      	ldr	r3, [r7, #12]
 800f234:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800f236:	b29b      	uxth	r3, r3
 800f238:	2b00      	cmp	r3, #0
 800f23a:	d19d      	bne.n	800f178 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800f23c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800f23e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800f240:	68f8      	ldr	r0, [r7, #12]
 800f242:	f000 f907 	bl	800f454 <SPI_EndRxTxTransaction>
 800f246:	4603      	mov	r3, r0
 800f248:	2b00      	cmp	r3, #0
 800f24a:	d006      	beq.n	800f25a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800f24c:	2301      	movs	r3, #1
 800f24e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800f252:	68fb      	ldr	r3, [r7, #12]
 800f254:	2220      	movs	r2, #32
 800f256:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800f258:	e010      	b.n	800f27c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800f25a:	68fb      	ldr	r3, [r7, #12]
 800f25c:	689b      	ldr	r3, [r3, #8]
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d10b      	bne.n	800f27a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800f262:	2300      	movs	r3, #0
 800f264:	617b      	str	r3, [r7, #20]
 800f266:	68fb      	ldr	r3, [r7, #12]
 800f268:	681b      	ldr	r3, [r3, #0]
 800f26a:	68db      	ldr	r3, [r3, #12]
 800f26c:	617b      	str	r3, [r7, #20]
 800f26e:	68fb      	ldr	r3, [r7, #12]
 800f270:	681b      	ldr	r3, [r3, #0]
 800f272:	689b      	ldr	r3, [r3, #8]
 800f274:	617b      	str	r3, [r7, #20]
 800f276:	697b      	ldr	r3, [r7, #20]
 800f278:	e000      	b.n	800f27c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800f27a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800f27c:	68fb      	ldr	r3, [r7, #12]
 800f27e:	2201      	movs	r2, #1
 800f280:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800f284:	68fb      	ldr	r3, [r7, #12]
 800f286:	2200      	movs	r2, #0
 800f288:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800f28c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800f290:	4618      	mov	r0, r3
 800f292:	3730      	adds	r7, #48	; 0x30
 800f294:	46bd      	mov	sp, r7
 800f296:	bd80      	pop	{r7, pc}

0800f298 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 800f298:	b480      	push	{r7}
 800f29a:	b083      	sub	sp, #12
 800f29c:	af00      	add	r7, sp, #0
 800f29e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800f2a0:	687b      	ldr	r3, [r7, #4]
 800f2a2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800f2a6:	b2db      	uxtb	r3, r3
}
 800f2a8:	4618      	mov	r0, r3
 800f2aa:	370c      	adds	r7, #12
 800f2ac:	46bd      	mov	sp, r7
 800f2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f2b2:	4770      	bx	lr

0800f2b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800f2b4:	b580      	push	{r7, lr}
 800f2b6:	b084      	sub	sp, #16
 800f2b8:	af00      	add	r7, sp, #0
 800f2ba:	60f8      	str	r0, [r7, #12]
 800f2bc:	60b9      	str	r1, [r7, #8]
 800f2be:	603b      	str	r3, [r7, #0]
 800f2c0:	4613      	mov	r3, r2
 800f2c2:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f2c4:	e04c      	b.n	800f360 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800f2c6:	683b      	ldr	r3, [r7, #0]
 800f2c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f2cc:	d048      	beq.n	800f360 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 800f2ce:	f7fb ffa5 	bl	800b21c <HAL_GetTick>
 800f2d2:	4602      	mov	r2, r0
 800f2d4:	69bb      	ldr	r3, [r7, #24]
 800f2d6:	1ad3      	subs	r3, r2, r3
 800f2d8:	683a      	ldr	r2, [r7, #0]
 800f2da:	429a      	cmp	r2, r3
 800f2dc:	d902      	bls.n	800f2e4 <SPI_WaitFlagStateUntilTimeout+0x30>
 800f2de:	683b      	ldr	r3, [r7, #0]
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d13d      	bne.n	800f360 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800f2e4:	68fb      	ldr	r3, [r7, #12]
 800f2e6:	681b      	ldr	r3, [r3, #0]
 800f2e8:	685a      	ldr	r2, [r3, #4]
 800f2ea:	68fb      	ldr	r3, [r7, #12]
 800f2ec:	681b      	ldr	r3, [r3, #0]
 800f2ee:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800f2f2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f2f4:	68fb      	ldr	r3, [r7, #12]
 800f2f6:	685b      	ldr	r3, [r3, #4]
 800f2f8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f2fc:	d111      	bne.n	800f322 <SPI_WaitFlagStateUntilTimeout+0x6e>
 800f2fe:	68fb      	ldr	r3, [r7, #12]
 800f300:	689b      	ldr	r3, [r3, #8]
 800f302:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f306:	d004      	beq.n	800f312 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f308:	68fb      	ldr	r3, [r7, #12]
 800f30a:	689b      	ldr	r3, [r3, #8]
 800f30c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f310:	d107      	bne.n	800f322 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800f312:	68fb      	ldr	r3, [r7, #12]
 800f314:	681b      	ldr	r3, [r3, #0]
 800f316:	681a      	ldr	r2, [r3, #0]
 800f318:	68fb      	ldr	r3, [r7, #12]
 800f31a:	681b      	ldr	r3, [r3, #0]
 800f31c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f320:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800f322:	68fb      	ldr	r3, [r7, #12]
 800f324:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f326:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f32a:	d10f      	bne.n	800f34c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 800f32c:	68fb      	ldr	r3, [r7, #12]
 800f32e:	681b      	ldr	r3, [r3, #0]
 800f330:	681a      	ldr	r2, [r3, #0]
 800f332:	68fb      	ldr	r3, [r7, #12]
 800f334:	681b      	ldr	r3, [r3, #0]
 800f336:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800f33a:	601a      	str	r2, [r3, #0]
 800f33c:	68fb      	ldr	r3, [r7, #12]
 800f33e:	681b      	ldr	r3, [r3, #0]
 800f340:	681a      	ldr	r2, [r3, #0]
 800f342:	68fb      	ldr	r3, [r7, #12]
 800f344:	681b      	ldr	r3, [r3, #0]
 800f346:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800f34a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800f34c:	68fb      	ldr	r3, [r7, #12]
 800f34e:	2201      	movs	r2, #1
 800f350:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800f354:	68fb      	ldr	r3, [r7, #12]
 800f356:	2200      	movs	r2, #0
 800f358:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800f35c:	2303      	movs	r3, #3
 800f35e:	e00f      	b.n	800f380 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800f360:	68fb      	ldr	r3, [r7, #12]
 800f362:	681b      	ldr	r3, [r3, #0]
 800f364:	689a      	ldr	r2, [r3, #8]
 800f366:	68bb      	ldr	r3, [r7, #8]
 800f368:	4013      	ands	r3, r2
 800f36a:	68ba      	ldr	r2, [r7, #8]
 800f36c:	429a      	cmp	r2, r3
 800f36e:	bf0c      	ite	eq
 800f370:	2301      	moveq	r3, #1
 800f372:	2300      	movne	r3, #0
 800f374:	b2db      	uxtb	r3, r3
 800f376:	461a      	mov	r2, r3
 800f378:	79fb      	ldrb	r3, [r7, #7]
 800f37a:	429a      	cmp	r2, r3
 800f37c:	d1a3      	bne.n	800f2c6 <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 800f37e:	2300      	movs	r3, #0
}
 800f380:	4618      	mov	r0, r3
 800f382:	3710      	adds	r7, #16
 800f384:	46bd      	mov	sp, r7
 800f386:	bd80      	pop	{r7, pc}

0800f388 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800f388:	b580      	push	{r7, lr}
 800f38a:	b086      	sub	sp, #24
 800f38c:	af02      	add	r7, sp, #8
 800f38e:	60f8      	str	r0, [r7, #12]
 800f390:	60b9      	str	r1, [r7, #8]
 800f392:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800f394:	68fb      	ldr	r3, [r7, #12]
 800f396:	685b      	ldr	r3, [r3, #4]
 800f398:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f39c:	d111      	bne.n	800f3c2 <SPI_EndRxTransaction+0x3a>
 800f39e:	68fb      	ldr	r3, [r7, #12]
 800f3a0:	689b      	ldr	r3, [r3, #8]
 800f3a2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800f3a6:	d004      	beq.n	800f3b2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800f3a8:	68fb      	ldr	r3, [r7, #12]
 800f3aa:	689b      	ldr	r3, [r3, #8]
 800f3ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f3b0:	d107      	bne.n	800f3c2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800f3b2:	68fb      	ldr	r3, [r7, #12]
 800f3b4:	681b      	ldr	r3, [r3, #0]
 800f3b6:	681a      	ldr	r2, [r3, #0]
 800f3b8:	68fb      	ldr	r3, [r7, #12]
 800f3ba:	681b      	ldr	r3, [r3, #0]
 800f3bc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800f3c0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f3c2:	68fb      	ldr	r3, [r7, #12]
 800f3c4:	685b      	ldr	r3, [r3, #4]
 800f3c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f3ca:	d12a      	bne.n	800f422 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800f3cc:	68fb      	ldr	r3, [r7, #12]
 800f3ce:	689b      	ldr	r3, [r3, #8]
 800f3d0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f3d4:	d012      	beq.n	800f3fc <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f3d6:	687b      	ldr	r3, [r7, #4]
 800f3d8:	9300      	str	r3, [sp, #0]
 800f3da:	68bb      	ldr	r3, [r7, #8]
 800f3dc:	2200      	movs	r2, #0
 800f3de:	2180      	movs	r1, #128	; 0x80
 800f3e0:	68f8      	ldr	r0, [r7, #12]
 800f3e2:	f7ff ff67 	bl	800f2b4 <SPI_WaitFlagStateUntilTimeout>
 800f3e6:	4603      	mov	r3, r0
 800f3e8:	2b00      	cmp	r3, #0
 800f3ea:	d02d      	beq.n	800f448 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f3ec:	68fb      	ldr	r3, [r7, #12]
 800f3ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f3f0:	f043 0220 	orr.w	r2, r3, #32
 800f3f4:	68fb      	ldr	r3, [r7, #12]
 800f3f6:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800f3f8:	2303      	movs	r3, #3
 800f3fa:	e026      	b.n	800f44a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800f3fc:	687b      	ldr	r3, [r7, #4]
 800f3fe:	9300      	str	r3, [sp, #0]
 800f400:	68bb      	ldr	r3, [r7, #8]
 800f402:	2200      	movs	r2, #0
 800f404:	2101      	movs	r1, #1
 800f406:	68f8      	ldr	r0, [r7, #12]
 800f408:	f7ff ff54 	bl	800f2b4 <SPI_WaitFlagStateUntilTimeout>
 800f40c:	4603      	mov	r3, r0
 800f40e:	2b00      	cmp	r3, #0
 800f410:	d01a      	beq.n	800f448 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f412:	68fb      	ldr	r3, [r7, #12]
 800f414:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f416:	f043 0220 	orr.w	r2, r3, #32
 800f41a:	68fb      	ldr	r3, [r7, #12]
 800f41c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800f41e:	2303      	movs	r3, #3
 800f420:	e013      	b.n	800f44a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800f422:	687b      	ldr	r3, [r7, #4]
 800f424:	9300      	str	r3, [sp, #0]
 800f426:	68bb      	ldr	r3, [r7, #8]
 800f428:	2200      	movs	r2, #0
 800f42a:	2101      	movs	r1, #1
 800f42c:	68f8      	ldr	r0, [r7, #12]
 800f42e:	f7ff ff41 	bl	800f2b4 <SPI_WaitFlagStateUntilTimeout>
 800f432:	4603      	mov	r3, r0
 800f434:	2b00      	cmp	r3, #0
 800f436:	d007      	beq.n	800f448 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f43c:	f043 0220 	orr.w	r2, r3, #32
 800f440:	68fb      	ldr	r3, [r7, #12]
 800f442:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800f444:	2303      	movs	r3, #3
 800f446:	e000      	b.n	800f44a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800f448:	2300      	movs	r3, #0
}
 800f44a:	4618      	mov	r0, r3
 800f44c:	3710      	adds	r7, #16
 800f44e:	46bd      	mov	sp, r7
 800f450:	bd80      	pop	{r7, pc}
	...

0800f454 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800f454:	b580      	push	{r7, lr}
 800f456:	b088      	sub	sp, #32
 800f458:	af02      	add	r7, sp, #8
 800f45a:	60f8      	str	r0, [r7, #12]
 800f45c:	60b9      	str	r1, [r7, #8]
 800f45e:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800f460:	4b1b      	ldr	r3, [pc, #108]	; (800f4d0 <SPI_EndRxTxTransaction+0x7c>)
 800f462:	681b      	ldr	r3, [r3, #0]
 800f464:	4a1b      	ldr	r2, [pc, #108]	; (800f4d4 <SPI_EndRxTxTransaction+0x80>)
 800f466:	fba2 2303 	umull	r2, r3, r2, r3
 800f46a:	0d5b      	lsrs	r3, r3, #21
 800f46c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800f470:	fb02 f303 	mul.w	r3, r2, r3
 800f474:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800f476:	68fb      	ldr	r3, [r7, #12]
 800f478:	685b      	ldr	r3, [r3, #4]
 800f47a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800f47e:	d112      	bne.n	800f4a6 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800f480:	687b      	ldr	r3, [r7, #4]
 800f482:	9300      	str	r3, [sp, #0]
 800f484:	68bb      	ldr	r3, [r7, #8]
 800f486:	2200      	movs	r2, #0
 800f488:	2180      	movs	r1, #128	; 0x80
 800f48a:	68f8      	ldr	r0, [r7, #12]
 800f48c:	f7ff ff12 	bl	800f2b4 <SPI_WaitFlagStateUntilTimeout>
 800f490:	4603      	mov	r3, r0
 800f492:	2b00      	cmp	r3, #0
 800f494:	d016      	beq.n	800f4c4 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800f496:	68fb      	ldr	r3, [r7, #12]
 800f498:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800f49a:	f043 0220 	orr.w	r2, r3, #32
 800f49e:	68fb      	ldr	r3, [r7, #12]
 800f4a0:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800f4a2:	2303      	movs	r3, #3
 800f4a4:	e00f      	b.n	800f4c6 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800f4a6:	697b      	ldr	r3, [r7, #20]
 800f4a8:	2b00      	cmp	r3, #0
 800f4aa:	d00a      	beq.n	800f4c2 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800f4ac:	697b      	ldr	r3, [r7, #20]
 800f4ae:	3b01      	subs	r3, #1
 800f4b0:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800f4b2:	68fb      	ldr	r3, [r7, #12]
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	689b      	ldr	r3, [r3, #8]
 800f4b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f4bc:	2b80      	cmp	r3, #128	; 0x80
 800f4be:	d0f2      	beq.n	800f4a6 <SPI_EndRxTxTransaction+0x52>
 800f4c0:	e000      	b.n	800f4c4 <SPI_EndRxTxTransaction+0x70>
        break;
 800f4c2:	bf00      	nop
  }

  return HAL_OK;
 800f4c4:	2300      	movs	r3, #0
}
 800f4c6:	4618      	mov	r0, r3
 800f4c8:	3718      	adds	r7, #24
 800f4ca:	46bd      	mov	sp, r7
 800f4cc:	bd80      	pop	{r7, pc}
 800f4ce:	bf00      	nop
 800f4d0:	20000000 	.word	0x20000000
 800f4d4:	165e9f81 	.word	0x165e9f81

0800f4d8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800f4d8:	b580      	push	{r7, lr}
 800f4da:	b082      	sub	sp, #8
 800f4dc:	af00      	add	r7, sp, #0
 800f4de:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800f4e0:	687b      	ldr	r3, [r7, #4]
 800f4e2:	2b00      	cmp	r3, #0
 800f4e4:	d101      	bne.n	800f4ea <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800f4e6:	2301      	movs	r3, #1
 800f4e8:	e01d      	b.n	800f526 <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800f4f0:	b2db      	uxtb	r3, r3
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d106      	bne.n	800f504 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800f4f6:	687b      	ldr	r3, [r7, #4]
 800f4f8:	2200      	movs	r2, #0
 800f4fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800f4fe:	6878      	ldr	r0, [r7, #4]
 800f500:	f7f8 fdd0 	bl	80080a4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800f504:	687b      	ldr	r3, [r7, #4]
 800f506:	2202      	movs	r2, #2
 800f508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	681a      	ldr	r2, [r3, #0]
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	3304      	adds	r3, #4
 800f514:	4619      	mov	r1, r3
 800f516:	4610      	mov	r0, r2
 800f518:	f000 fa22 	bl	800f960 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800f51c:	687b      	ldr	r3, [r7, #4]
 800f51e:	2201      	movs	r2, #1
 800f520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800f524:	2300      	movs	r3, #0
}
 800f526:	4618      	mov	r0, r3
 800f528:	3708      	adds	r7, #8
 800f52a:	46bd      	mov	sp, r7
 800f52c:	bd80      	pop	{r7, pc}

0800f52e <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800f52e:	b480      	push	{r7}
 800f530:	b085      	sub	sp, #20
 800f532:	af00      	add	r7, sp, #0
 800f534:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800f536:	687b      	ldr	r3, [r7, #4]
 800f538:	681b      	ldr	r3, [r3, #0]
 800f53a:	68da      	ldr	r2, [r3, #12]
 800f53c:	687b      	ldr	r3, [r7, #4]
 800f53e:	681b      	ldr	r3, [r3, #0]
 800f540:	f042 0201 	orr.w	r2, r2, #1
 800f544:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800f546:	687b      	ldr	r3, [r7, #4]
 800f548:	681b      	ldr	r3, [r3, #0]
 800f54a:	689b      	ldr	r3, [r3, #8]
 800f54c:	f003 0307 	and.w	r3, r3, #7
 800f550:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800f552:	68fb      	ldr	r3, [r7, #12]
 800f554:	2b06      	cmp	r3, #6
 800f556:	d007      	beq.n	800f568 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	681a      	ldr	r2, [r3, #0]
 800f55e:	687b      	ldr	r3, [r7, #4]
 800f560:	681b      	ldr	r3, [r3, #0]
 800f562:	f042 0201 	orr.w	r2, r2, #1
 800f566:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800f568:	2300      	movs	r3, #0
}
 800f56a:	4618      	mov	r0, r3
 800f56c:	3714      	adds	r7, #20
 800f56e:	46bd      	mov	sp, r7
 800f570:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f574:	4770      	bx	lr

0800f576 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800f576:	b580      	push	{r7, lr}
 800f578:	b082      	sub	sp, #8
 800f57a:	af00      	add	r7, sp, #0
 800f57c:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800f57e:	687b      	ldr	r3, [r7, #4]
 800f580:	681b      	ldr	r3, [r3, #0]
 800f582:	691b      	ldr	r3, [r3, #16]
 800f584:	f003 0302 	and.w	r3, r3, #2
 800f588:	2b02      	cmp	r3, #2
 800f58a:	d122      	bne.n	800f5d2 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	681b      	ldr	r3, [r3, #0]
 800f590:	68db      	ldr	r3, [r3, #12]
 800f592:	f003 0302 	and.w	r3, r3, #2
 800f596:	2b02      	cmp	r3, #2
 800f598:	d11b      	bne.n	800f5d2 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800f59a:	687b      	ldr	r3, [r7, #4]
 800f59c:	681b      	ldr	r3, [r3, #0]
 800f59e:	f06f 0202 	mvn.w	r2, #2
 800f5a2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800f5a4:	687b      	ldr	r3, [r7, #4]
 800f5a6:	2201      	movs	r2, #1
 800f5a8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800f5aa:	687b      	ldr	r3, [r7, #4]
 800f5ac:	681b      	ldr	r3, [r3, #0]
 800f5ae:	699b      	ldr	r3, [r3, #24]
 800f5b0:	f003 0303 	and.w	r3, r3, #3
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d003      	beq.n	800f5c0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800f5b8:	6878      	ldr	r0, [r7, #4]
 800f5ba:	f000 f9b2 	bl	800f922 <HAL_TIM_IC_CaptureCallback>
 800f5be:	e005      	b.n	800f5cc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800f5c0:	6878      	ldr	r0, [r7, #4]
 800f5c2:	f000 f9a4 	bl	800f90e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f5c6:	6878      	ldr	r0, [r7, #4]
 800f5c8:	f000 f9b5 	bl	800f936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	2200      	movs	r2, #0
 800f5d0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800f5d2:	687b      	ldr	r3, [r7, #4]
 800f5d4:	681b      	ldr	r3, [r3, #0]
 800f5d6:	691b      	ldr	r3, [r3, #16]
 800f5d8:	f003 0304 	and.w	r3, r3, #4
 800f5dc:	2b04      	cmp	r3, #4
 800f5de:	d122      	bne.n	800f626 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800f5e0:	687b      	ldr	r3, [r7, #4]
 800f5e2:	681b      	ldr	r3, [r3, #0]
 800f5e4:	68db      	ldr	r3, [r3, #12]
 800f5e6:	f003 0304 	and.w	r3, r3, #4
 800f5ea:	2b04      	cmp	r3, #4
 800f5ec:	d11b      	bne.n	800f626 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800f5ee:	687b      	ldr	r3, [r7, #4]
 800f5f0:	681b      	ldr	r3, [r3, #0]
 800f5f2:	f06f 0204 	mvn.w	r2, #4
 800f5f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800f5f8:	687b      	ldr	r3, [r7, #4]
 800f5fa:	2202      	movs	r2, #2
 800f5fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800f5fe:	687b      	ldr	r3, [r7, #4]
 800f600:	681b      	ldr	r3, [r3, #0]
 800f602:	699b      	ldr	r3, [r3, #24]
 800f604:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f608:	2b00      	cmp	r3, #0
 800f60a:	d003      	beq.n	800f614 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f60c:	6878      	ldr	r0, [r7, #4]
 800f60e:	f000 f988 	bl	800f922 <HAL_TIM_IC_CaptureCallback>
 800f612:	e005      	b.n	800f620 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f614:	6878      	ldr	r0, [r7, #4]
 800f616:	f000 f97a 	bl	800f90e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f61a:	6878      	ldr	r0, [r7, #4]
 800f61c:	f000 f98b 	bl	800f936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f620:	687b      	ldr	r3, [r7, #4]
 800f622:	2200      	movs	r2, #0
 800f624:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	681b      	ldr	r3, [r3, #0]
 800f62a:	691b      	ldr	r3, [r3, #16]
 800f62c:	f003 0308 	and.w	r3, r3, #8
 800f630:	2b08      	cmp	r3, #8
 800f632:	d122      	bne.n	800f67a <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800f634:	687b      	ldr	r3, [r7, #4]
 800f636:	681b      	ldr	r3, [r3, #0]
 800f638:	68db      	ldr	r3, [r3, #12]
 800f63a:	f003 0308 	and.w	r3, r3, #8
 800f63e:	2b08      	cmp	r3, #8
 800f640:	d11b      	bne.n	800f67a <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800f642:	687b      	ldr	r3, [r7, #4]
 800f644:	681b      	ldr	r3, [r3, #0]
 800f646:	f06f 0208 	mvn.w	r2, #8
 800f64a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800f64c:	687b      	ldr	r3, [r7, #4]
 800f64e:	2204      	movs	r2, #4
 800f650:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800f652:	687b      	ldr	r3, [r7, #4]
 800f654:	681b      	ldr	r3, [r3, #0]
 800f656:	69db      	ldr	r3, [r3, #28]
 800f658:	f003 0303 	and.w	r3, r3, #3
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d003      	beq.n	800f668 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f660:	6878      	ldr	r0, [r7, #4]
 800f662:	f000 f95e 	bl	800f922 <HAL_TIM_IC_CaptureCallback>
 800f666:	e005      	b.n	800f674 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f668:	6878      	ldr	r0, [r7, #4]
 800f66a:	f000 f950 	bl	800f90e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f66e:	6878      	ldr	r0, [r7, #4]
 800f670:	f000 f961 	bl	800f936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f674:	687b      	ldr	r3, [r7, #4]
 800f676:	2200      	movs	r2, #0
 800f678:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	681b      	ldr	r3, [r3, #0]
 800f67e:	691b      	ldr	r3, [r3, #16]
 800f680:	f003 0310 	and.w	r3, r3, #16
 800f684:	2b10      	cmp	r3, #16
 800f686:	d122      	bne.n	800f6ce <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800f688:	687b      	ldr	r3, [r7, #4]
 800f68a:	681b      	ldr	r3, [r3, #0]
 800f68c:	68db      	ldr	r3, [r3, #12]
 800f68e:	f003 0310 	and.w	r3, r3, #16
 800f692:	2b10      	cmp	r3, #16
 800f694:	d11b      	bne.n	800f6ce <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	681b      	ldr	r3, [r3, #0]
 800f69a:	f06f 0210 	mvn.w	r2, #16
 800f69e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	2208      	movs	r2, #8
 800f6a4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	681b      	ldr	r3, [r3, #0]
 800f6aa:	69db      	ldr	r3, [r3, #28]
 800f6ac:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800f6b0:	2b00      	cmp	r3, #0
 800f6b2:	d003      	beq.n	800f6bc <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800f6b4:	6878      	ldr	r0, [r7, #4]
 800f6b6:	f000 f934 	bl	800f922 <HAL_TIM_IC_CaptureCallback>
 800f6ba:	e005      	b.n	800f6c8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800f6bc:	6878      	ldr	r0, [r7, #4]
 800f6be:	f000 f926 	bl	800f90e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800f6c2:	6878      	ldr	r0, [r7, #4]
 800f6c4:	f000 f937 	bl	800f936 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	2200      	movs	r2, #0
 800f6cc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800f6ce:	687b      	ldr	r3, [r7, #4]
 800f6d0:	681b      	ldr	r3, [r3, #0]
 800f6d2:	691b      	ldr	r3, [r3, #16]
 800f6d4:	f003 0301 	and.w	r3, r3, #1
 800f6d8:	2b01      	cmp	r3, #1
 800f6da:	d10e      	bne.n	800f6fa <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	681b      	ldr	r3, [r3, #0]
 800f6e0:	68db      	ldr	r3, [r3, #12]
 800f6e2:	f003 0301 	and.w	r3, r3, #1
 800f6e6:	2b01      	cmp	r3, #1
 800f6e8:	d107      	bne.n	800f6fa <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	681b      	ldr	r3, [r3, #0]
 800f6ee:	f06f 0201 	mvn.w	r2, #1
 800f6f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800f6f4:	6878      	ldr	r0, [r7, #4]
 800f6f6:	f7f8 fa3f 	bl	8007b78 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	681b      	ldr	r3, [r3, #0]
 800f6fe:	691b      	ldr	r3, [r3, #16]
 800f700:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f704:	2b80      	cmp	r3, #128	; 0x80
 800f706:	d10e      	bne.n	800f726 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	681b      	ldr	r3, [r3, #0]
 800f70c:	68db      	ldr	r3, [r3, #12]
 800f70e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800f712:	2b80      	cmp	r3, #128	; 0x80
 800f714:	d107      	bne.n	800f726 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800f716:	687b      	ldr	r3, [r7, #4]
 800f718:	681b      	ldr	r3, [r3, #0]
 800f71a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800f71e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800f720:	6878      	ldr	r0, [r7, #4]
 800f722:	f000 fadd 	bl	800fce0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	681b      	ldr	r3, [r3, #0]
 800f72a:	691b      	ldr	r3, [r3, #16]
 800f72c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f730:	2b40      	cmp	r3, #64	; 0x40
 800f732:	d10e      	bne.n	800f752 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800f734:	687b      	ldr	r3, [r7, #4]
 800f736:	681b      	ldr	r3, [r3, #0]
 800f738:	68db      	ldr	r3, [r3, #12]
 800f73a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800f73e:	2b40      	cmp	r3, #64	; 0x40
 800f740:	d107      	bne.n	800f752 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800f742:	687b      	ldr	r3, [r7, #4]
 800f744:	681b      	ldr	r3, [r3, #0]
 800f746:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800f74a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800f74c:	6878      	ldr	r0, [r7, #4]
 800f74e:	f000 f8fc 	bl	800f94a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800f752:	687b      	ldr	r3, [r7, #4]
 800f754:	681b      	ldr	r3, [r3, #0]
 800f756:	691b      	ldr	r3, [r3, #16]
 800f758:	f003 0320 	and.w	r3, r3, #32
 800f75c:	2b20      	cmp	r3, #32
 800f75e:	d10e      	bne.n	800f77e <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	681b      	ldr	r3, [r3, #0]
 800f764:	68db      	ldr	r3, [r3, #12]
 800f766:	f003 0320 	and.w	r3, r3, #32
 800f76a:	2b20      	cmp	r3, #32
 800f76c:	d107      	bne.n	800f77e <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800f76e:	687b      	ldr	r3, [r7, #4]
 800f770:	681b      	ldr	r3, [r3, #0]
 800f772:	f06f 0220 	mvn.w	r2, #32
 800f776:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800f778:	6878      	ldr	r0, [r7, #4]
 800f77a:	f000 faa7 	bl	800fccc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800f77e:	bf00      	nop
 800f780:	3708      	adds	r7, #8
 800f782:	46bd      	mov	sp, r7
 800f784:	bd80      	pop	{r7, pc}

0800f786 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800f786:	b580      	push	{r7, lr}
 800f788:	b084      	sub	sp, #16
 800f78a:	af00      	add	r7, sp, #0
 800f78c:	6078      	str	r0, [r7, #4]
 800f78e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800f796:	2b01      	cmp	r3, #1
 800f798:	d101      	bne.n	800f79e <HAL_TIM_ConfigClockSource+0x18>
 800f79a:	2302      	movs	r3, #2
 800f79c:	e0b3      	b.n	800f906 <HAL_TIM_ConfigClockSource+0x180>
 800f79e:	687b      	ldr	r3, [r7, #4]
 800f7a0:	2201      	movs	r2, #1
 800f7a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800f7a6:	687b      	ldr	r3, [r7, #4]
 800f7a8:	2202      	movs	r2, #2
 800f7aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800f7ae:	687b      	ldr	r3, [r7, #4]
 800f7b0:	681b      	ldr	r3, [r3, #0]
 800f7b2:	689b      	ldr	r3, [r3, #8]
 800f7b4:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800f7b6:	68fb      	ldr	r3, [r7, #12]
 800f7b8:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800f7bc:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800f7be:	68fb      	ldr	r3, [r7, #12]
 800f7c0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800f7c4:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800f7c6:	687b      	ldr	r3, [r7, #4]
 800f7c8:	681b      	ldr	r3, [r3, #0]
 800f7ca:	68fa      	ldr	r2, [r7, #12]
 800f7cc:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800f7ce:	683b      	ldr	r3, [r7, #0]
 800f7d0:	681b      	ldr	r3, [r3, #0]
 800f7d2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f7d6:	d03e      	beq.n	800f856 <HAL_TIM_ConfigClockSource+0xd0>
 800f7d8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800f7dc:	f200 8087 	bhi.w	800f8ee <HAL_TIM_ConfigClockSource+0x168>
 800f7e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f7e4:	f000 8085 	beq.w	800f8f2 <HAL_TIM_ConfigClockSource+0x16c>
 800f7e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800f7ec:	d87f      	bhi.n	800f8ee <HAL_TIM_ConfigClockSource+0x168>
 800f7ee:	2b70      	cmp	r3, #112	; 0x70
 800f7f0:	d01a      	beq.n	800f828 <HAL_TIM_ConfigClockSource+0xa2>
 800f7f2:	2b70      	cmp	r3, #112	; 0x70
 800f7f4:	d87b      	bhi.n	800f8ee <HAL_TIM_ConfigClockSource+0x168>
 800f7f6:	2b60      	cmp	r3, #96	; 0x60
 800f7f8:	d050      	beq.n	800f89c <HAL_TIM_ConfigClockSource+0x116>
 800f7fa:	2b60      	cmp	r3, #96	; 0x60
 800f7fc:	d877      	bhi.n	800f8ee <HAL_TIM_ConfigClockSource+0x168>
 800f7fe:	2b50      	cmp	r3, #80	; 0x50
 800f800:	d03c      	beq.n	800f87c <HAL_TIM_ConfigClockSource+0xf6>
 800f802:	2b50      	cmp	r3, #80	; 0x50
 800f804:	d873      	bhi.n	800f8ee <HAL_TIM_ConfigClockSource+0x168>
 800f806:	2b40      	cmp	r3, #64	; 0x40
 800f808:	d058      	beq.n	800f8bc <HAL_TIM_ConfigClockSource+0x136>
 800f80a:	2b40      	cmp	r3, #64	; 0x40
 800f80c:	d86f      	bhi.n	800f8ee <HAL_TIM_ConfigClockSource+0x168>
 800f80e:	2b30      	cmp	r3, #48	; 0x30
 800f810:	d064      	beq.n	800f8dc <HAL_TIM_ConfigClockSource+0x156>
 800f812:	2b30      	cmp	r3, #48	; 0x30
 800f814:	d86b      	bhi.n	800f8ee <HAL_TIM_ConfigClockSource+0x168>
 800f816:	2b20      	cmp	r3, #32
 800f818:	d060      	beq.n	800f8dc <HAL_TIM_ConfigClockSource+0x156>
 800f81a:	2b20      	cmp	r3, #32
 800f81c:	d867      	bhi.n	800f8ee <HAL_TIM_ConfigClockSource+0x168>
 800f81e:	2b00      	cmp	r3, #0
 800f820:	d05c      	beq.n	800f8dc <HAL_TIM_ConfigClockSource+0x156>
 800f822:	2b10      	cmp	r3, #16
 800f824:	d05a      	beq.n	800f8dc <HAL_TIM_ConfigClockSource+0x156>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 800f826:	e062      	b.n	800f8ee <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800f828:	687b      	ldr	r3, [r7, #4]
 800f82a:	6818      	ldr	r0, [r3, #0]
 800f82c:	683b      	ldr	r3, [r7, #0]
 800f82e:	6899      	ldr	r1, [r3, #8]
 800f830:	683b      	ldr	r3, [r7, #0]
 800f832:	685a      	ldr	r2, [r3, #4]
 800f834:	683b      	ldr	r3, [r7, #0]
 800f836:	68db      	ldr	r3, [r3, #12]
 800f838:	f000 f9ac 	bl	800fb94 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	681b      	ldr	r3, [r3, #0]
 800f840:	689b      	ldr	r3, [r3, #8]
 800f842:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800f844:	68fb      	ldr	r3, [r7, #12]
 800f846:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800f84a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	681b      	ldr	r3, [r3, #0]
 800f850:	68fa      	ldr	r2, [r7, #12]
 800f852:	609a      	str	r2, [r3, #8]
      break;
 800f854:	e04e      	b.n	800f8f4 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800f856:	687b      	ldr	r3, [r7, #4]
 800f858:	6818      	ldr	r0, [r3, #0]
 800f85a:	683b      	ldr	r3, [r7, #0]
 800f85c:	6899      	ldr	r1, [r3, #8]
 800f85e:	683b      	ldr	r3, [r7, #0]
 800f860:	685a      	ldr	r2, [r3, #4]
 800f862:	683b      	ldr	r3, [r7, #0]
 800f864:	68db      	ldr	r3, [r3, #12]
 800f866:	f000 f995 	bl	800fb94 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800f86a:	687b      	ldr	r3, [r7, #4]
 800f86c:	681b      	ldr	r3, [r3, #0]
 800f86e:	689a      	ldr	r2, [r3, #8]
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	681b      	ldr	r3, [r3, #0]
 800f874:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800f878:	609a      	str	r2, [r3, #8]
      break;
 800f87a:	e03b      	b.n	800f8f4 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	6818      	ldr	r0, [r3, #0]
 800f880:	683b      	ldr	r3, [r7, #0]
 800f882:	6859      	ldr	r1, [r3, #4]
 800f884:	683b      	ldr	r3, [r7, #0]
 800f886:	68db      	ldr	r3, [r3, #12]
 800f888:	461a      	mov	r2, r3
 800f88a:	f000 f909 	bl	800faa0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800f88e:	687b      	ldr	r3, [r7, #4]
 800f890:	681b      	ldr	r3, [r3, #0]
 800f892:	2150      	movs	r1, #80	; 0x50
 800f894:	4618      	mov	r0, r3
 800f896:	f000 f962 	bl	800fb5e <TIM_ITRx_SetConfig>
      break;
 800f89a:	e02b      	b.n	800f8f4 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800f89c:	687b      	ldr	r3, [r7, #4]
 800f89e:	6818      	ldr	r0, [r3, #0]
 800f8a0:	683b      	ldr	r3, [r7, #0]
 800f8a2:	6859      	ldr	r1, [r3, #4]
 800f8a4:	683b      	ldr	r3, [r7, #0]
 800f8a6:	68db      	ldr	r3, [r3, #12]
 800f8a8:	461a      	mov	r2, r3
 800f8aa:	f000 f928 	bl	800fafe <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800f8ae:	687b      	ldr	r3, [r7, #4]
 800f8b0:	681b      	ldr	r3, [r3, #0]
 800f8b2:	2160      	movs	r1, #96	; 0x60
 800f8b4:	4618      	mov	r0, r3
 800f8b6:	f000 f952 	bl	800fb5e <TIM_ITRx_SetConfig>
      break;
 800f8ba:	e01b      	b.n	800f8f4 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800f8bc:	687b      	ldr	r3, [r7, #4]
 800f8be:	6818      	ldr	r0, [r3, #0]
 800f8c0:	683b      	ldr	r3, [r7, #0]
 800f8c2:	6859      	ldr	r1, [r3, #4]
 800f8c4:	683b      	ldr	r3, [r7, #0]
 800f8c6:	68db      	ldr	r3, [r3, #12]
 800f8c8:	461a      	mov	r2, r3
 800f8ca:	f000 f8e9 	bl	800faa0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800f8ce:	687b      	ldr	r3, [r7, #4]
 800f8d0:	681b      	ldr	r3, [r3, #0]
 800f8d2:	2140      	movs	r1, #64	; 0x40
 800f8d4:	4618      	mov	r0, r3
 800f8d6:	f000 f942 	bl	800fb5e <TIM_ITRx_SetConfig>
      break;
 800f8da:	e00b      	b.n	800f8f4 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	681a      	ldr	r2, [r3, #0]
 800f8e0:	683b      	ldr	r3, [r7, #0]
 800f8e2:	681b      	ldr	r3, [r3, #0]
 800f8e4:	4619      	mov	r1, r3
 800f8e6:	4610      	mov	r0, r2
 800f8e8:	f000 f939 	bl	800fb5e <TIM_ITRx_SetConfig>
      break;
 800f8ec:	e002      	b.n	800f8f4 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800f8ee:	bf00      	nop
 800f8f0:	e000      	b.n	800f8f4 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800f8f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	2201      	movs	r2, #1
 800f8f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	2200      	movs	r2, #0
 800f900:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800f904:	2300      	movs	r3, #0
}
 800f906:	4618      	mov	r0, r3
 800f908:	3710      	adds	r7, #16
 800f90a:	46bd      	mov	sp, r7
 800f90c:	bd80      	pop	{r7, pc}

0800f90e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800f90e:	b480      	push	{r7}
 800f910:	b083      	sub	sp, #12
 800f912:	af00      	add	r7, sp, #0
 800f914:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800f916:	bf00      	nop
 800f918:	370c      	adds	r7, #12
 800f91a:	46bd      	mov	sp, r7
 800f91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f920:	4770      	bx	lr

0800f922 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800f922:	b480      	push	{r7}
 800f924:	b083      	sub	sp, #12
 800f926:	af00      	add	r7, sp, #0
 800f928:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800f92a:	bf00      	nop
 800f92c:	370c      	adds	r7, #12
 800f92e:	46bd      	mov	sp, r7
 800f930:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f934:	4770      	bx	lr

0800f936 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800f936:	b480      	push	{r7}
 800f938:	b083      	sub	sp, #12
 800f93a:	af00      	add	r7, sp, #0
 800f93c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800f93e:	bf00      	nop
 800f940:	370c      	adds	r7, #12
 800f942:	46bd      	mov	sp, r7
 800f944:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f948:	4770      	bx	lr

0800f94a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800f94a:	b480      	push	{r7}
 800f94c:	b083      	sub	sp, #12
 800f94e:	af00      	add	r7, sp, #0
 800f950:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800f952:	bf00      	nop
 800f954:	370c      	adds	r7, #12
 800f956:	46bd      	mov	sp, r7
 800f958:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f95c:	4770      	bx	lr
	...

0800f960 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800f960:	b480      	push	{r7}
 800f962:	b085      	sub	sp, #20
 800f964:	af00      	add	r7, sp, #0
 800f966:	6078      	str	r0, [r7, #4]
 800f968:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800f96a:	687b      	ldr	r3, [r7, #4]
 800f96c:	681b      	ldr	r3, [r3, #0]
 800f96e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800f970:	687b      	ldr	r3, [r7, #4]
 800f972:	4a40      	ldr	r2, [pc, #256]	; (800fa74 <TIM_Base_SetConfig+0x114>)
 800f974:	4293      	cmp	r3, r2
 800f976:	d013      	beq.n	800f9a0 <TIM_Base_SetConfig+0x40>
 800f978:	687b      	ldr	r3, [r7, #4]
 800f97a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f97e:	d00f      	beq.n	800f9a0 <TIM_Base_SetConfig+0x40>
 800f980:	687b      	ldr	r3, [r7, #4]
 800f982:	4a3d      	ldr	r2, [pc, #244]	; (800fa78 <TIM_Base_SetConfig+0x118>)
 800f984:	4293      	cmp	r3, r2
 800f986:	d00b      	beq.n	800f9a0 <TIM_Base_SetConfig+0x40>
 800f988:	687b      	ldr	r3, [r7, #4]
 800f98a:	4a3c      	ldr	r2, [pc, #240]	; (800fa7c <TIM_Base_SetConfig+0x11c>)
 800f98c:	4293      	cmp	r3, r2
 800f98e:	d007      	beq.n	800f9a0 <TIM_Base_SetConfig+0x40>
 800f990:	687b      	ldr	r3, [r7, #4]
 800f992:	4a3b      	ldr	r2, [pc, #236]	; (800fa80 <TIM_Base_SetConfig+0x120>)
 800f994:	4293      	cmp	r3, r2
 800f996:	d003      	beq.n	800f9a0 <TIM_Base_SetConfig+0x40>
 800f998:	687b      	ldr	r3, [r7, #4]
 800f99a:	4a3a      	ldr	r2, [pc, #232]	; (800fa84 <TIM_Base_SetConfig+0x124>)
 800f99c:	4293      	cmp	r3, r2
 800f99e:	d108      	bne.n	800f9b2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800f9a0:	68fb      	ldr	r3, [r7, #12]
 800f9a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800f9a6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800f9a8:	683b      	ldr	r3, [r7, #0]
 800f9aa:	685b      	ldr	r3, [r3, #4]
 800f9ac:	68fa      	ldr	r2, [r7, #12]
 800f9ae:	4313      	orrs	r3, r2
 800f9b0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800f9b2:	687b      	ldr	r3, [r7, #4]
 800f9b4:	4a2f      	ldr	r2, [pc, #188]	; (800fa74 <TIM_Base_SetConfig+0x114>)
 800f9b6:	4293      	cmp	r3, r2
 800f9b8:	d02b      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800f9ba:	687b      	ldr	r3, [r7, #4]
 800f9bc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800f9c0:	d027      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800f9c2:	687b      	ldr	r3, [r7, #4]
 800f9c4:	4a2c      	ldr	r2, [pc, #176]	; (800fa78 <TIM_Base_SetConfig+0x118>)
 800f9c6:	4293      	cmp	r3, r2
 800f9c8:	d023      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800f9ca:	687b      	ldr	r3, [r7, #4]
 800f9cc:	4a2b      	ldr	r2, [pc, #172]	; (800fa7c <TIM_Base_SetConfig+0x11c>)
 800f9ce:	4293      	cmp	r3, r2
 800f9d0:	d01f      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	4a2a      	ldr	r2, [pc, #168]	; (800fa80 <TIM_Base_SetConfig+0x120>)
 800f9d6:	4293      	cmp	r3, r2
 800f9d8:	d01b      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	4a29      	ldr	r2, [pc, #164]	; (800fa84 <TIM_Base_SetConfig+0x124>)
 800f9de:	4293      	cmp	r3, r2
 800f9e0:	d017      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800f9e2:	687b      	ldr	r3, [r7, #4]
 800f9e4:	4a28      	ldr	r2, [pc, #160]	; (800fa88 <TIM_Base_SetConfig+0x128>)
 800f9e6:	4293      	cmp	r3, r2
 800f9e8:	d013      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	4a27      	ldr	r2, [pc, #156]	; (800fa8c <TIM_Base_SetConfig+0x12c>)
 800f9ee:	4293      	cmp	r3, r2
 800f9f0:	d00f      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800f9f2:	687b      	ldr	r3, [r7, #4]
 800f9f4:	4a26      	ldr	r2, [pc, #152]	; (800fa90 <TIM_Base_SetConfig+0x130>)
 800f9f6:	4293      	cmp	r3, r2
 800f9f8:	d00b      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	4a25      	ldr	r2, [pc, #148]	; (800fa94 <TIM_Base_SetConfig+0x134>)
 800f9fe:	4293      	cmp	r3, r2
 800fa00:	d007      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800fa02:	687b      	ldr	r3, [r7, #4]
 800fa04:	4a24      	ldr	r2, [pc, #144]	; (800fa98 <TIM_Base_SetConfig+0x138>)
 800fa06:	4293      	cmp	r3, r2
 800fa08:	d003      	beq.n	800fa12 <TIM_Base_SetConfig+0xb2>
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	4a23      	ldr	r2, [pc, #140]	; (800fa9c <TIM_Base_SetConfig+0x13c>)
 800fa0e:	4293      	cmp	r3, r2
 800fa10:	d108      	bne.n	800fa24 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800fa12:	68fb      	ldr	r3, [r7, #12]
 800fa14:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800fa18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800fa1a:	683b      	ldr	r3, [r7, #0]
 800fa1c:	68db      	ldr	r3, [r3, #12]
 800fa1e:	68fa      	ldr	r2, [r7, #12]
 800fa20:	4313      	orrs	r3, r2
 800fa22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800fa24:	68fb      	ldr	r3, [r7, #12]
 800fa26:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800fa2a:	683b      	ldr	r3, [r7, #0]
 800fa2c:	695b      	ldr	r3, [r3, #20]
 800fa2e:	4313      	orrs	r3, r2
 800fa30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800fa32:	687b      	ldr	r3, [r7, #4]
 800fa34:	68fa      	ldr	r2, [r7, #12]
 800fa36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800fa38:	683b      	ldr	r3, [r7, #0]
 800fa3a:	689a      	ldr	r2, [r3, #8]
 800fa3c:	687b      	ldr	r3, [r7, #4]
 800fa3e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800fa40:	683b      	ldr	r3, [r7, #0]
 800fa42:	681a      	ldr	r2, [r3, #0]
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800fa48:	687b      	ldr	r3, [r7, #4]
 800fa4a:	4a0a      	ldr	r2, [pc, #40]	; (800fa74 <TIM_Base_SetConfig+0x114>)
 800fa4c:	4293      	cmp	r3, r2
 800fa4e:	d003      	beq.n	800fa58 <TIM_Base_SetConfig+0xf8>
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	4a0c      	ldr	r2, [pc, #48]	; (800fa84 <TIM_Base_SetConfig+0x124>)
 800fa54:	4293      	cmp	r3, r2
 800fa56:	d103      	bne.n	800fa60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800fa58:	683b      	ldr	r3, [r7, #0]
 800fa5a:	691a      	ldr	r2, [r3, #16]
 800fa5c:	687b      	ldr	r3, [r7, #4]
 800fa5e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	2201      	movs	r2, #1
 800fa64:	615a      	str	r2, [r3, #20]
}
 800fa66:	bf00      	nop
 800fa68:	3714      	adds	r7, #20
 800fa6a:	46bd      	mov	sp, r7
 800fa6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa70:	4770      	bx	lr
 800fa72:	bf00      	nop
 800fa74:	40010000 	.word	0x40010000
 800fa78:	40000400 	.word	0x40000400
 800fa7c:	40000800 	.word	0x40000800
 800fa80:	40000c00 	.word	0x40000c00
 800fa84:	40010400 	.word	0x40010400
 800fa88:	40014000 	.word	0x40014000
 800fa8c:	40014400 	.word	0x40014400
 800fa90:	40014800 	.word	0x40014800
 800fa94:	40001800 	.word	0x40001800
 800fa98:	40001c00 	.word	0x40001c00
 800fa9c:	40002000 	.word	0x40002000

0800faa0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800faa0:	b480      	push	{r7}
 800faa2:	b087      	sub	sp, #28
 800faa4:	af00      	add	r7, sp, #0
 800faa6:	60f8      	str	r0, [r7, #12]
 800faa8:	60b9      	str	r1, [r7, #8]
 800faaa:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800faac:	68fb      	ldr	r3, [r7, #12]
 800faae:	6a1b      	ldr	r3, [r3, #32]
 800fab0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800fab2:	68fb      	ldr	r3, [r7, #12]
 800fab4:	6a1b      	ldr	r3, [r3, #32]
 800fab6:	f023 0201 	bic.w	r2, r3, #1
 800faba:	68fb      	ldr	r3, [r7, #12]
 800fabc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fabe:	68fb      	ldr	r3, [r7, #12]
 800fac0:	699b      	ldr	r3, [r3, #24]
 800fac2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800fac4:	693b      	ldr	r3, [r7, #16]
 800fac6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800faca:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	011b      	lsls	r3, r3, #4
 800fad0:	693a      	ldr	r2, [r7, #16]
 800fad2:	4313      	orrs	r3, r2
 800fad4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800fad6:	697b      	ldr	r3, [r7, #20]
 800fad8:	f023 030a 	bic.w	r3, r3, #10
 800fadc:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800fade:	697a      	ldr	r2, [r7, #20]
 800fae0:	68bb      	ldr	r3, [r7, #8]
 800fae2:	4313      	orrs	r3, r2
 800fae4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800fae6:	68fb      	ldr	r3, [r7, #12]
 800fae8:	693a      	ldr	r2, [r7, #16]
 800faea:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800faec:	68fb      	ldr	r3, [r7, #12]
 800faee:	697a      	ldr	r2, [r7, #20]
 800faf0:	621a      	str	r2, [r3, #32]
}
 800faf2:	bf00      	nop
 800faf4:	371c      	adds	r7, #28
 800faf6:	46bd      	mov	sp, r7
 800faf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fafc:	4770      	bx	lr

0800fafe <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800fafe:	b480      	push	{r7}
 800fb00:	b087      	sub	sp, #28
 800fb02:	af00      	add	r7, sp, #0
 800fb04:	60f8      	str	r0, [r7, #12]
 800fb06:	60b9      	str	r1, [r7, #8]
 800fb08:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800fb0a:	68fb      	ldr	r3, [r7, #12]
 800fb0c:	6a1b      	ldr	r3, [r3, #32]
 800fb0e:	f023 0210 	bic.w	r2, r3, #16
 800fb12:	68fb      	ldr	r3, [r7, #12]
 800fb14:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800fb16:	68fb      	ldr	r3, [r7, #12]
 800fb18:	699b      	ldr	r3, [r3, #24]
 800fb1a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800fb1c:	68fb      	ldr	r3, [r7, #12]
 800fb1e:	6a1b      	ldr	r3, [r3, #32]
 800fb20:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800fb22:	697b      	ldr	r3, [r7, #20]
 800fb24:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800fb28:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	031b      	lsls	r3, r3, #12
 800fb2e:	697a      	ldr	r2, [r7, #20]
 800fb30:	4313      	orrs	r3, r2
 800fb32:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800fb34:	693b      	ldr	r3, [r7, #16]
 800fb36:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800fb3a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800fb3c:	68bb      	ldr	r3, [r7, #8]
 800fb3e:	011b      	lsls	r3, r3, #4
 800fb40:	693a      	ldr	r2, [r7, #16]
 800fb42:	4313      	orrs	r3, r2
 800fb44:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800fb46:	68fb      	ldr	r3, [r7, #12]
 800fb48:	697a      	ldr	r2, [r7, #20]
 800fb4a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800fb4c:	68fb      	ldr	r3, [r7, #12]
 800fb4e:	693a      	ldr	r2, [r7, #16]
 800fb50:	621a      	str	r2, [r3, #32]
}
 800fb52:	bf00      	nop
 800fb54:	371c      	adds	r7, #28
 800fb56:	46bd      	mov	sp, r7
 800fb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb5c:	4770      	bx	lr

0800fb5e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800fb5e:	b480      	push	{r7}
 800fb60:	b085      	sub	sp, #20
 800fb62:	af00      	add	r7, sp, #0
 800fb64:	6078      	str	r0, [r7, #4]
 800fb66:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	689b      	ldr	r3, [r3, #8]
 800fb6c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800fb6e:	68fb      	ldr	r3, [r7, #12]
 800fb70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fb74:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800fb76:	683a      	ldr	r2, [r7, #0]
 800fb78:	68fb      	ldr	r3, [r7, #12]
 800fb7a:	4313      	orrs	r3, r2
 800fb7c:	f043 0307 	orr.w	r3, r3, #7
 800fb80:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fb82:	687b      	ldr	r3, [r7, #4]
 800fb84:	68fa      	ldr	r2, [r7, #12]
 800fb86:	609a      	str	r2, [r3, #8]
}
 800fb88:	bf00      	nop
 800fb8a:	3714      	adds	r7, #20
 800fb8c:	46bd      	mov	sp, r7
 800fb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb92:	4770      	bx	lr

0800fb94 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800fb94:	b480      	push	{r7}
 800fb96:	b087      	sub	sp, #28
 800fb98:	af00      	add	r7, sp, #0
 800fb9a:	60f8      	str	r0, [r7, #12]
 800fb9c:	60b9      	str	r1, [r7, #8]
 800fb9e:	607a      	str	r2, [r7, #4]
 800fba0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800fba2:	68fb      	ldr	r3, [r7, #12]
 800fba4:	689b      	ldr	r3, [r3, #8]
 800fba6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800fba8:	697b      	ldr	r3, [r7, #20]
 800fbaa:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800fbae:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800fbb0:	683b      	ldr	r3, [r7, #0]
 800fbb2:	021a      	lsls	r2, r3, #8
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	431a      	orrs	r2, r3
 800fbb8:	68bb      	ldr	r3, [r7, #8]
 800fbba:	4313      	orrs	r3, r2
 800fbbc:	697a      	ldr	r2, [r7, #20]
 800fbbe:	4313      	orrs	r3, r2
 800fbc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800fbc2:	68fb      	ldr	r3, [r7, #12]
 800fbc4:	697a      	ldr	r2, [r7, #20]
 800fbc6:	609a      	str	r2, [r3, #8]
}
 800fbc8:	bf00      	nop
 800fbca:	371c      	adds	r7, #28
 800fbcc:	46bd      	mov	sp, r7
 800fbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbd2:	4770      	bx	lr

0800fbd4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800fbd4:	b480      	push	{r7}
 800fbd6:	b085      	sub	sp, #20
 800fbd8:	af00      	add	r7, sp, #0
 800fbda:	6078      	str	r0, [r7, #4]
 800fbdc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800fbe4:	2b01      	cmp	r3, #1
 800fbe6:	d101      	bne.n	800fbec <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800fbe8:	2302      	movs	r3, #2
 800fbea:	e05a      	b.n	800fca2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	2201      	movs	r2, #1
 800fbf0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	2202      	movs	r2, #2
 800fbf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800fbfc:	687b      	ldr	r3, [r7, #4]
 800fbfe:	681b      	ldr	r3, [r3, #0]
 800fc00:	685b      	ldr	r3, [r3, #4]
 800fc02:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800fc04:	687b      	ldr	r3, [r7, #4]
 800fc06:	681b      	ldr	r3, [r3, #0]
 800fc08:	689b      	ldr	r3, [r3, #8]
 800fc0a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800fc0c:	68fb      	ldr	r3, [r7, #12]
 800fc0e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800fc12:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800fc14:	683b      	ldr	r3, [r7, #0]
 800fc16:	681b      	ldr	r3, [r3, #0]
 800fc18:	68fa      	ldr	r2, [r7, #12]
 800fc1a:	4313      	orrs	r3, r2
 800fc1c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800fc1e:	687b      	ldr	r3, [r7, #4]
 800fc20:	681b      	ldr	r3, [r3, #0]
 800fc22:	68fa      	ldr	r2, [r7, #12]
 800fc24:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800fc26:	687b      	ldr	r3, [r7, #4]
 800fc28:	681b      	ldr	r3, [r3, #0]
 800fc2a:	4a21      	ldr	r2, [pc, #132]	; (800fcb0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800fc2c:	4293      	cmp	r3, r2
 800fc2e:	d022      	beq.n	800fc76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fc30:	687b      	ldr	r3, [r7, #4]
 800fc32:	681b      	ldr	r3, [r3, #0]
 800fc34:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800fc38:	d01d      	beq.n	800fc76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fc3a:	687b      	ldr	r3, [r7, #4]
 800fc3c:	681b      	ldr	r3, [r3, #0]
 800fc3e:	4a1d      	ldr	r2, [pc, #116]	; (800fcb4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800fc40:	4293      	cmp	r3, r2
 800fc42:	d018      	beq.n	800fc76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fc44:	687b      	ldr	r3, [r7, #4]
 800fc46:	681b      	ldr	r3, [r3, #0]
 800fc48:	4a1b      	ldr	r2, [pc, #108]	; (800fcb8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800fc4a:	4293      	cmp	r3, r2
 800fc4c:	d013      	beq.n	800fc76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fc4e:	687b      	ldr	r3, [r7, #4]
 800fc50:	681b      	ldr	r3, [r3, #0]
 800fc52:	4a1a      	ldr	r2, [pc, #104]	; (800fcbc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800fc54:	4293      	cmp	r3, r2
 800fc56:	d00e      	beq.n	800fc76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fc58:	687b      	ldr	r3, [r7, #4]
 800fc5a:	681b      	ldr	r3, [r3, #0]
 800fc5c:	4a18      	ldr	r2, [pc, #96]	; (800fcc0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800fc5e:	4293      	cmp	r3, r2
 800fc60:	d009      	beq.n	800fc76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fc62:	687b      	ldr	r3, [r7, #4]
 800fc64:	681b      	ldr	r3, [r3, #0]
 800fc66:	4a17      	ldr	r2, [pc, #92]	; (800fcc4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800fc68:	4293      	cmp	r3, r2
 800fc6a:	d004      	beq.n	800fc76 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800fc6c:	687b      	ldr	r3, [r7, #4]
 800fc6e:	681b      	ldr	r3, [r3, #0]
 800fc70:	4a15      	ldr	r2, [pc, #84]	; (800fcc8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800fc72:	4293      	cmp	r3, r2
 800fc74:	d10c      	bne.n	800fc90 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800fc76:	68bb      	ldr	r3, [r7, #8]
 800fc78:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fc7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800fc7e:	683b      	ldr	r3, [r7, #0]
 800fc80:	685b      	ldr	r3, [r3, #4]
 800fc82:	68ba      	ldr	r2, [r7, #8]
 800fc84:	4313      	orrs	r3, r2
 800fc86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800fc88:	687b      	ldr	r3, [r7, #4]
 800fc8a:	681b      	ldr	r3, [r3, #0]
 800fc8c:	68ba      	ldr	r2, [r7, #8]
 800fc8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	2201      	movs	r2, #1
 800fc94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800fc98:	687b      	ldr	r3, [r7, #4]
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800fca0:	2300      	movs	r3, #0
}
 800fca2:	4618      	mov	r0, r3
 800fca4:	3714      	adds	r7, #20
 800fca6:	46bd      	mov	sp, r7
 800fca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcac:	4770      	bx	lr
 800fcae:	bf00      	nop
 800fcb0:	40010000 	.word	0x40010000
 800fcb4:	40000400 	.word	0x40000400
 800fcb8:	40000800 	.word	0x40000800
 800fcbc:	40000c00 	.word	0x40000c00
 800fcc0:	40010400 	.word	0x40010400
 800fcc4:	40014000 	.word	0x40014000
 800fcc8:	40001800 	.word	0x40001800

0800fccc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800fccc:	b480      	push	{r7}
 800fcce:	b083      	sub	sp, #12
 800fcd0:	af00      	add	r7, sp, #0
 800fcd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800fcd4:	bf00      	nop
 800fcd6:	370c      	adds	r7, #12
 800fcd8:	46bd      	mov	sp, r7
 800fcda:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcde:	4770      	bx	lr

0800fce0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800fce0:	b480      	push	{r7}
 800fce2:	b083      	sub	sp, #12
 800fce4:	af00      	add	r7, sp, #0
 800fce6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800fce8:	bf00      	nop
 800fcea:	370c      	adds	r7, #12
 800fcec:	46bd      	mov	sp, r7
 800fcee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fcf2:	4770      	bx	lr

0800fcf4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800fcf4:	b580      	push	{r7, lr}
 800fcf6:	b082      	sub	sp, #8
 800fcf8:	af00      	add	r7, sp, #0
 800fcfa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800fcfc:	687b      	ldr	r3, [r7, #4]
 800fcfe:	2b00      	cmp	r3, #0
 800fd00:	d101      	bne.n	800fd06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800fd02:	2301      	movs	r3, #1
 800fd04:	e03f      	b.n	800fd86 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800fd0c:	b2db      	uxtb	r3, r3
 800fd0e:	2b00      	cmp	r3, #0
 800fd10:	d106      	bne.n	800fd20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800fd12:	687b      	ldr	r3, [r7, #4]
 800fd14:	2200      	movs	r2, #0
 800fd16:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800fd1a:	6878      	ldr	r0, [r7, #4]
 800fd1c:	f7f8 ffb2 	bl	8008c84 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800fd20:	687b      	ldr	r3, [r7, #4]
 800fd22:	2224      	movs	r2, #36	; 0x24
 800fd24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800fd28:	687b      	ldr	r3, [r7, #4]
 800fd2a:	681b      	ldr	r3, [r3, #0]
 800fd2c:	68da      	ldr	r2, [r3, #12]
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	681b      	ldr	r3, [r3, #0]
 800fd32:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800fd36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800fd38:	6878      	ldr	r0, [r7, #4]
 800fd3a:	f000 f829 	bl	800fd90 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800fd3e:	687b      	ldr	r3, [r7, #4]
 800fd40:	681b      	ldr	r3, [r3, #0]
 800fd42:	691a      	ldr	r2, [r3, #16]
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	681b      	ldr	r3, [r3, #0]
 800fd48:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800fd4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800fd4e:	687b      	ldr	r3, [r7, #4]
 800fd50:	681b      	ldr	r3, [r3, #0]
 800fd52:	695a      	ldr	r2, [r3, #20]
 800fd54:	687b      	ldr	r3, [r7, #4]
 800fd56:	681b      	ldr	r3, [r3, #0]
 800fd58:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800fd5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	681b      	ldr	r3, [r3, #0]
 800fd62:	68da      	ldr	r2, [r3, #12]
 800fd64:	687b      	ldr	r3, [r7, #4]
 800fd66:	681b      	ldr	r3, [r3, #0]
 800fd68:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800fd6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	2200      	movs	r2, #0
 800fd72:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800fd74:	687b      	ldr	r3, [r7, #4]
 800fd76:	2220      	movs	r2, #32
 800fd78:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800fd7c:	687b      	ldr	r3, [r7, #4]
 800fd7e:	2220      	movs	r2, #32
 800fd80:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800fd84:	2300      	movs	r3, #0
}
 800fd86:	4618      	mov	r0, r3
 800fd88:	3708      	adds	r7, #8
 800fd8a:	46bd      	mov	sp, r7
 800fd8c:	bd80      	pop	{r7, pc}
	...

0800fd90 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800fd90:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800fd94:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 800fd98:	af00      	add	r7, sp, #0
 800fd9a:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800fd9e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800fda2:	681b      	ldr	r3, [r3, #0]
 800fda4:	691b      	ldr	r3, [r3, #16]
 800fda6:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800fdaa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800fdae:	68d9      	ldr	r1, [r3, #12]
 800fdb0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800fdb4:	681a      	ldr	r2, [r3, #0]
 800fdb6:	ea40 0301 	orr.w	r3, r0, r1
 800fdba:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800fdbc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800fdc0:	689a      	ldr	r2, [r3, #8]
 800fdc2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800fdc6:	691b      	ldr	r3, [r3, #16]
 800fdc8:	431a      	orrs	r2, r3
 800fdca:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800fdce:	695b      	ldr	r3, [r3, #20]
 800fdd0:	431a      	orrs	r2, r3
 800fdd2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800fdd6:	69db      	ldr	r3, [r3, #28]
 800fdd8:	4313      	orrs	r3, r2
 800fdda:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
  MODIFY_REG(huart->Instance->CR1,
 800fdde:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800fde2:	681b      	ldr	r3, [r3, #0]
 800fde4:	68db      	ldr	r3, [r3, #12]
 800fde6:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800fdea:	f021 010c 	bic.w	r1, r1, #12
 800fdee:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800fdf2:	681a      	ldr	r2, [r3, #0]
 800fdf4:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 800fdf8:	430b      	orrs	r3, r1
 800fdfa:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800fdfc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800fe00:	681b      	ldr	r3, [r3, #0]
 800fe02:	695b      	ldr	r3, [r3, #20]
 800fe04:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800fe08:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800fe0c:	6999      	ldr	r1, [r3, #24]
 800fe0e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800fe12:	681a      	ldr	r2, [r3, #0]
 800fe14:	ea40 0301 	orr.w	r3, r0, r1
 800fe18:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800fe1a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800fe1e:	69db      	ldr	r3, [r3, #28]
 800fe20:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800fe24:	f040 824a 	bne.w	80102bc <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800fe28:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800fe2c:	681a      	ldr	r2, [r3, #0]
 800fe2e:	4b96      	ldr	r3, [pc, #600]	; (8010088 <UART_SetConfig+0x2f8>)
 800fe30:	429a      	cmp	r2, r3
 800fe32:	d006      	beq.n	800fe42 <UART_SetConfig+0xb2>
 800fe34:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800fe38:	681a      	ldr	r2, [r3, #0]
 800fe3a:	4b94      	ldr	r3, [pc, #592]	; (801008c <UART_SetConfig+0x2fc>)
 800fe3c:	429a      	cmp	r2, r3
 800fe3e:	f040 8129 	bne.w	8010094 <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800fe42:	f7fe fb39 	bl	800e4b8 <HAL_RCC_GetPCLK2Freq>
 800fe46:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800fe4a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800fe4e:	2200      	movs	r2, #0
 800fe50:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 800fe54:	f8c7 21f4 	str.w	r2, [r7, #500]	; 0x1f4
 800fe58:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	; 0x1f0
 800fe5c:	4622      	mov	r2, r4
 800fe5e:	462b      	mov	r3, r5
 800fe60:	1891      	adds	r1, r2, r2
 800fe62:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 800fe66:	415b      	adcs	r3, r3
 800fe68:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800fe6c:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 800fe70:	4621      	mov	r1, r4
 800fe72:	1851      	adds	r1, r2, r1
 800fe74:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 800fe78:	4629      	mov	r1, r5
 800fe7a:	414b      	adcs	r3, r1
 800fe7c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800fe80:	f04f 0200 	mov.w	r2, #0
 800fe84:	f04f 0300 	mov.w	r3, #0
 800fe88:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 800fe8c:	4649      	mov	r1, r9
 800fe8e:	00cb      	lsls	r3, r1, #3
 800fe90:	4641      	mov	r1, r8
 800fe92:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800fe96:	4641      	mov	r1, r8
 800fe98:	00ca      	lsls	r2, r1, #3
 800fe9a:	4610      	mov	r0, r2
 800fe9c:	4619      	mov	r1, r3
 800fe9e:	4603      	mov	r3, r0
 800fea0:	4622      	mov	r2, r4
 800fea2:	189b      	adds	r3, r3, r2
 800fea4:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 800fea8:	462b      	mov	r3, r5
 800feaa:	460a      	mov	r2, r1
 800feac:	eb42 0303 	adc.w	r3, r2, r3
 800feb0:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 800feb4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800feb8:	685b      	ldr	r3, [r3, #4]
 800feba:	2200      	movs	r2, #0
 800febc:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 800fec0:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 800fec4:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 800fec8:	460b      	mov	r3, r1
 800feca:	18db      	adds	r3, r3, r3
 800fecc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 800fed0:	4613      	mov	r3, r2
 800fed2:	eb42 0303 	adc.w	r3, r2, r3
 800fed6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800feda:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 800fede:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 800fee2:	f7f6 fed9 	bl	8006c98 <__aeabi_uldivmod>
 800fee6:	4602      	mov	r2, r0
 800fee8:	460b      	mov	r3, r1
 800feea:	4b69      	ldr	r3, [pc, #420]	; (8010090 <UART_SetConfig+0x300>)
 800feec:	fba3 2302 	umull	r2, r3, r3, r2
 800fef0:	095b      	lsrs	r3, r3, #5
 800fef2:	011c      	lsls	r4, r3, #4
 800fef4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800fef8:	2200      	movs	r2, #0
 800fefa:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 800fefe:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 800ff02:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	; 0x1d8
 800ff06:	4642      	mov	r2, r8
 800ff08:	464b      	mov	r3, r9
 800ff0a:	1891      	adds	r1, r2, r2
 800ff0c:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 800ff10:	415b      	adcs	r3, r3
 800ff12:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800ff16:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 800ff1a:	4641      	mov	r1, r8
 800ff1c:	1851      	adds	r1, r2, r1
 800ff1e:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 800ff22:	4649      	mov	r1, r9
 800ff24:	414b      	adcs	r3, r1
 800ff26:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 800ff2a:	f04f 0200 	mov.w	r2, #0
 800ff2e:	f04f 0300 	mov.w	r3, #0
 800ff32:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	; 0xb0
 800ff36:	4659      	mov	r1, fp
 800ff38:	00cb      	lsls	r3, r1, #3
 800ff3a:	4651      	mov	r1, sl
 800ff3c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ff40:	4651      	mov	r1, sl
 800ff42:	00ca      	lsls	r2, r1, #3
 800ff44:	4610      	mov	r0, r2
 800ff46:	4619      	mov	r1, r3
 800ff48:	4603      	mov	r3, r0
 800ff4a:	4642      	mov	r2, r8
 800ff4c:	189b      	adds	r3, r3, r2
 800ff4e:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 800ff52:	464b      	mov	r3, r9
 800ff54:	460a      	mov	r2, r1
 800ff56:	eb42 0303 	adc.w	r3, r2, r3
 800ff5a:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 800ff5e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800ff62:	685b      	ldr	r3, [r3, #4]
 800ff64:	2200      	movs	r2, #0
 800ff66:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 800ff6a:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 800ff6e:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	; 0x1c8
 800ff72:	460b      	mov	r3, r1
 800ff74:	18db      	adds	r3, r3, r3
 800ff76:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800ff7a:	4613      	mov	r3, r2
 800ff7c:	eb42 0303 	adc.w	r3, r2, r3
 800ff80:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800ff84:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 800ff88:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 800ff8c:	f7f6 fe84 	bl	8006c98 <__aeabi_uldivmod>
 800ff90:	4602      	mov	r2, r0
 800ff92:	460b      	mov	r3, r1
 800ff94:	4611      	mov	r1, r2
 800ff96:	4b3e      	ldr	r3, [pc, #248]	; (8010090 <UART_SetConfig+0x300>)
 800ff98:	fba3 2301 	umull	r2, r3, r3, r1
 800ff9c:	095b      	lsrs	r3, r3, #5
 800ff9e:	2264      	movs	r2, #100	; 0x64
 800ffa0:	fb02 f303 	mul.w	r3, r2, r3
 800ffa4:	1acb      	subs	r3, r1, r3
 800ffa6:	00db      	lsls	r3, r3, #3
 800ffa8:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800ffac:	4b38      	ldr	r3, [pc, #224]	; (8010090 <UART_SetConfig+0x300>)
 800ffae:	fba3 2302 	umull	r2, r3, r3, r2
 800ffb2:	095b      	lsrs	r3, r3, #5
 800ffb4:	005b      	lsls	r3, r3, #1
 800ffb6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800ffba:	441c      	add	r4, r3
 800ffbc:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800ffc0:	2200      	movs	r2, #0
 800ffc2:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 800ffc6:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 800ffca:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 800ffce:	4642      	mov	r2, r8
 800ffd0:	464b      	mov	r3, r9
 800ffd2:	1891      	adds	r1, r2, r2
 800ffd4:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 800ffd8:	415b      	adcs	r3, r3
 800ffda:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800ffde:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 800ffe2:	4641      	mov	r1, r8
 800ffe4:	1851      	adds	r1, r2, r1
 800ffe6:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 800ffea:	4649      	mov	r1, r9
 800ffec:	414b      	adcs	r3, r1
 800ffee:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800fff2:	f04f 0200 	mov.w	r2, #0
 800fff6:	f04f 0300 	mov.w	r3, #0
 800fffa:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
 800fffe:	4659      	mov	r1, fp
 8010000:	00cb      	lsls	r3, r1, #3
 8010002:	4651      	mov	r1, sl
 8010004:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8010008:	4651      	mov	r1, sl
 801000a:	00ca      	lsls	r2, r1, #3
 801000c:	4610      	mov	r0, r2
 801000e:	4619      	mov	r1, r3
 8010010:	4603      	mov	r3, r0
 8010012:	4642      	mov	r2, r8
 8010014:	189b      	adds	r3, r3, r2
 8010016:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 801001a:	464b      	mov	r3, r9
 801001c:	460a      	mov	r2, r1
 801001e:	eb42 0303 	adc.w	r3, r2, r3
 8010022:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8010026:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 801002a:	685b      	ldr	r3, [r3, #4]
 801002c:	2200      	movs	r2, #0
 801002e:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 8010032:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 8010036:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	; 0x1b0
 801003a:	460b      	mov	r3, r1
 801003c:	18db      	adds	r3, r3, r3
 801003e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8010042:	4613      	mov	r3, r2
 8010044:	eb42 0303 	adc.w	r3, r2, r3
 8010048:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 801004c:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8010050:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8010054:	f7f6 fe20 	bl	8006c98 <__aeabi_uldivmod>
 8010058:	4602      	mov	r2, r0
 801005a:	460b      	mov	r3, r1
 801005c:	4b0c      	ldr	r3, [pc, #48]	; (8010090 <UART_SetConfig+0x300>)
 801005e:	fba3 1302 	umull	r1, r3, r3, r2
 8010062:	095b      	lsrs	r3, r3, #5
 8010064:	2164      	movs	r1, #100	; 0x64
 8010066:	fb01 f303 	mul.w	r3, r1, r3
 801006a:	1ad3      	subs	r3, r2, r3
 801006c:	00db      	lsls	r3, r3, #3
 801006e:	3332      	adds	r3, #50	; 0x32
 8010070:	4a07      	ldr	r2, [pc, #28]	; (8010090 <UART_SetConfig+0x300>)
 8010072:	fba2 2303 	umull	r2, r3, r2, r3
 8010076:	095b      	lsrs	r3, r3, #5
 8010078:	f003 0207 	and.w	r2, r3, #7
 801007c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8010080:	681b      	ldr	r3, [r3, #0]
 8010082:	4422      	add	r2, r4
 8010084:	609a      	str	r2, [r3, #8]
 8010086:	e349      	b.n	801071c <UART_SetConfig+0x98c>
 8010088:	40011000 	.word	0x40011000
 801008c:	40011400 	.word	0x40011400
 8010090:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8010094:	f7fe f9fc 	bl	800e490 <HAL_RCC_GetPCLK1Freq>
 8010098:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 801009c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80100a0:	2200      	movs	r2, #0
 80100a2:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 80100a6:	f8c7 21ac 	str.w	r2, [r7, #428]	; 0x1ac
 80100aa:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	; 0x1a8
 80100ae:	4622      	mov	r2, r4
 80100b0:	462b      	mov	r3, r5
 80100b2:	1891      	adds	r1, r2, r2
 80100b4:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 80100b8:	415b      	adcs	r3, r3
 80100ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80100be:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80100c2:	4621      	mov	r1, r4
 80100c4:	eb12 0a01 	adds.w	sl, r2, r1
 80100c8:	4629      	mov	r1, r5
 80100ca:	eb43 0b01 	adc.w	fp, r3, r1
 80100ce:	f04f 0200 	mov.w	r2, #0
 80100d2:	f04f 0300 	mov.w	r3, #0
 80100d6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80100da:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80100de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80100e2:	4692      	mov	sl, r2
 80100e4:	469b      	mov	fp, r3
 80100e6:	4623      	mov	r3, r4
 80100e8:	eb1a 0303 	adds.w	r3, sl, r3
 80100ec:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 80100f0:	462b      	mov	r3, r5
 80100f2:	eb4b 0303 	adc.w	r3, fp, r3
 80100f6:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80100fa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80100fe:	685b      	ldr	r3, [r3, #4]
 8010100:	2200      	movs	r2, #0
 8010102:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 8010106:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 801010a:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	; 0x198
 801010e:	460b      	mov	r3, r1
 8010110:	18db      	adds	r3, r3, r3
 8010112:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8010116:	4613      	mov	r3, r2
 8010118:	eb42 0303 	adc.w	r3, r2, r3
 801011c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8010120:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 8010124:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 8010128:	f7f6 fdb6 	bl	8006c98 <__aeabi_uldivmod>
 801012c:	4602      	mov	r2, r0
 801012e:	460b      	mov	r3, r1
 8010130:	4b61      	ldr	r3, [pc, #388]	; (80102b8 <UART_SetConfig+0x528>)
 8010132:	fba3 2302 	umull	r2, r3, r3, r2
 8010136:	095b      	lsrs	r3, r3, #5
 8010138:	011c      	lsls	r4, r3, #4
 801013a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 801013e:	2200      	movs	r2, #0
 8010140:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 8010144:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 8010148:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	; 0x190
 801014c:	4642      	mov	r2, r8
 801014e:	464b      	mov	r3, r9
 8010150:	1891      	adds	r1, r2, r2
 8010152:	67b9      	str	r1, [r7, #120]	; 0x78
 8010154:	415b      	adcs	r3, r3
 8010156:	67fb      	str	r3, [r7, #124]	; 0x7c
 8010158:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 801015c:	4641      	mov	r1, r8
 801015e:	1851      	adds	r1, r2, r1
 8010160:	6739      	str	r1, [r7, #112]	; 0x70
 8010162:	4649      	mov	r1, r9
 8010164:	414b      	adcs	r3, r1
 8010166:	677b      	str	r3, [r7, #116]	; 0x74
 8010168:	f04f 0200 	mov.w	r2, #0
 801016c:	f04f 0300 	mov.w	r3, #0
 8010170:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
 8010174:	4659      	mov	r1, fp
 8010176:	00cb      	lsls	r3, r1, #3
 8010178:	4651      	mov	r1, sl
 801017a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801017e:	4651      	mov	r1, sl
 8010180:	00ca      	lsls	r2, r1, #3
 8010182:	4610      	mov	r0, r2
 8010184:	4619      	mov	r1, r3
 8010186:	4603      	mov	r3, r0
 8010188:	4642      	mov	r2, r8
 801018a:	189b      	adds	r3, r3, r2
 801018c:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8010190:	464b      	mov	r3, r9
 8010192:	460a      	mov	r2, r1
 8010194:	eb42 0303 	adc.w	r3, r2, r3
 8010198:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 801019c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80101a0:	685b      	ldr	r3, [r3, #4]
 80101a2:	2200      	movs	r2, #0
 80101a4:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 80101a8:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 80101ac:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 80101b0:	460b      	mov	r3, r1
 80101b2:	18db      	adds	r3, r3, r3
 80101b4:	66bb      	str	r3, [r7, #104]	; 0x68
 80101b6:	4613      	mov	r3, r2
 80101b8:	eb42 0303 	adc.w	r3, r2, r3
 80101bc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80101be:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 80101c2:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 80101c6:	f7f6 fd67 	bl	8006c98 <__aeabi_uldivmod>
 80101ca:	4602      	mov	r2, r0
 80101cc:	460b      	mov	r3, r1
 80101ce:	4611      	mov	r1, r2
 80101d0:	4b39      	ldr	r3, [pc, #228]	; (80102b8 <UART_SetConfig+0x528>)
 80101d2:	fba3 2301 	umull	r2, r3, r3, r1
 80101d6:	095b      	lsrs	r3, r3, #5
 80101d8:	2264      	movs	r2, #100	; 0x64
 80101da:	fb02 f303 	mul.w	r3, r2, r3
 80101de:	1acb      	subs	r3, r1, r3
 80101e0:	00db      	lsls	r3, r3, #3
 80101e2:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80101e6:	4b34      	ldr	r3, [pc, #208]	; (80102b8 <UART_SetConfig+0x528>)
 80101e8:	fba3 2302 	umull	r2, r3, r3, r2
 80101ec:	095b      	lsrs	r3, r3, #5
 80101ee:	005b      	lsls	r3, r3, #1
 80101f0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80101f4:	441c      	add	r4, r3
 80101f6:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80101fa:	2200      	movs	r2, #0
 80101fc:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 8010200:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8010204:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	; 0x178
 8010208:	4642      	mov	r2, r8
 801020a:	464b      	mov	r3, r9
 801020c:	1891      	adds	r1, r2, r2
 801020e:	6639      	str	r1, [r7, #96]	; 0x60
 8010210:	415b      	adcs	r3, r3
 8010212:	667b      	str	r3, [r7, #100]	; 0x64
 8010214:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 8010218:	4641      	mov	r1, r8
 801021a:	1851      	adds	r1, r2, r1
 801021c:	65b9      	str	r1, [r7, #88]	; 0x58
 801021e:	4649      	mov	r1, r9
 8010220:	414b      	adcs	r3, r1
 8010222:	65fb      	str	r3, [r7, #92]	; 0x5c
 8010224:	f04f 0200 	mov.w	r2, #0
 8010228:	f04f 0300 	mov.w	r3, #0
 801022c:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 8010230:	4659      	mov	r1, fp
 8010232:	00cb      	lsls	r3, r1, #3
 8010234:	4651      	mov	r1, sl
 8010236:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801023a:	4651      	mov	r1, sl
 801023c:	00ca      	lsls	r2, r1, #3
 801023e:	4610      	mov	r0, r2
 8010240:	4619      	mov	r1, r3
 8010242:	4603      	mov	r3, r0
 8010244:	4642      	mov	r2, r8
 8010246:	189b      	adds	r3, r3, r2
 8010248:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 801024c:	464b      	mov	r3, r9
 801024e:	460a      	mov	r2, r1
 8010250:	eb42 0303 	adc.w	r3, r2, r3
 8010254:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 8010258:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 801025c:	685b      	ldr	r3, [r3, #4]
 801025e:	2200      	movs	r2, #0
 8010260:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 8010264:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 8010268:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	; 0x168
 801026c:	460b      	mov	r3, r1
 801026e:	18db      	adds	r3, r3, r3
 8010270:	653b      	str	r3, [r7, #80]	; 0x50
 8010272:	4613      	mov	r3, r2
 8010274:	eb42 0303 	adc.w	r3, r2, r3
 8010278:	657b      	str	r3, [r7, #84]	; 0x54
 801027a:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 801027e:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 8010282:	f7f6 fd09 	bl	8006c98 <__aeabi_uldivmod>
 8010286:	4602      	mov	r2, r0
 8010288:	460b      	mov	r3, r1
 801028a:	4b0b      	ldr	r3, [pc, #44]	; (80102b8 <UART_SetConfig+0x528>)
 801028c:	fba3 1302 	umull	r1, r3, r3, r2
 8010290:	095b      	lsrs	r3, r3, #5
 8010292:	2164      	movs	r1, #100	; 0x64
 8010294:	fb01 f303 	mul.w	r3, r1, r3
 8010298:	1ad3      	subs	r3, r2, r3
 801029a:	00db      	lsls	r3, r3, #3
 801029c:	3332      	adds	r3, #50	; 0x32
 801029e:	4a06      	ldr	r2, [pc, #24]	; (80102b8 <UART_SetConfig+0x528>)
 80102a0:	fba2 2303 	umull	r2, r3, r2, r3
 80102a4:	095b      	lsrs	r3, r3, #5
 80102a6:	f003 0207 	and.w	r2, r3, #7
 80102aa:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80102ae:	681b      	ldr	r3, [r3, #0]
 80102b0:	4422      	add	r2, r4
 80102b2:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 80102b4:	e232      	b.n	801071c <UART_SetConfig+0x98c>
 80102b6:	bf00      	nop
 80102b8:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80102bc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80102c0:	681a      	ldr	r2, [r3, #0]
 80102c2:	4b8d      	ldr	r3, [pc, #564]	; (80104f8 <UART_SetConfig+0x768>)
 80102c4:	429a      	cmp	r2, r3
 80102c6:	d006      	beq.n	80102d6 <UART_SetConfig+0x546>
 80102c8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80102cc:	681a      	ldr	r2, [r3, #0]
 80102ce:	4b8b      	ldr	r3, [pc, #556]	; (80104fc <UART_SetConfig+0x76c>)
 80102d0:	429a      	cmp	r2, r3
 80102d2:	f040 8117 	bne.w	8010504 <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 80102d6:	f7fe f8ef 	bl	800e4b8 <HAL_RCC_GetPCLK2Freq>
 80102da:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80102de:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80102e2:	2200      	movs	r2, #0
 80102e4:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 80102e8:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 80102ec:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 80102f0:	4622      	mov	r2, r4
 80102f2:	462b      	mov	r3, r5
 80102f4:	1891      	adds	r1, r2, r2
 80102f6:	64b9      	str	r1, [r7, #72]	; 0x48
 80102f8:	415b      	adcs	r3, r3
 80102fa:	64fb      	str	r3, [r7, #76]	; 0x4c
 80102fc:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8010300:	4621      	mov	r1, r4
 8010302:	eb12 0801 	adds.w	r8, r2, r1
 8010306:	4629      	mov	r1, r5
 8010308:	eb43 0901 	adc.w	r9, r3, r1
 801030c:	f04f 0200 	mov.w	r2, #0
 8010310:	f04f 0300 	mov.w	r3, #0
 8010314:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8010318:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 801031c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8010320:	4690      	mov	r8, r2
 8010322:	4699      	mov	r9, r3
 8010324:	4623      	mov	r3, r4
 8010326:	eb18 0303 	adds.w	r3, r8, r3
 801032a:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 801032e:	462b      	mov	r3, r5
 8010330:	eb49 0303 	adc.w	r3, r9, r3
 8010334:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 8010338:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 801033c:	685b      	ldr	r3, [r3, #4]
 801033e:	2200      	movs	r2, #0
 8010340:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 8010344:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 8010348:	f04f 0200 	mov.w	r2, #0
 801034c:	f04f 0300 	mov.w	r3, #0
 8010350:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 8010354:	4629      	mov	r1, r5
 8010356:	008b      	lsls	r3, r1, #2
 8010358:	4621      	mov	r1, r4
 801035a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 801035e:	4621      	mov	r1, r4
 8010360:	008a      	lsls	r2, r1, #2
 8010362:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 8010366:	f7f6 fc97 	bl	8006c98 <__aeabi_uldivmod>
 801036a:	4602      	mov	r2, r0
 801036c:	460b      	mov	r3, r1
 801036e:	4b64      	ldr	r3, [pc, #400]	; (8010500 <UART_SetConfig+0x770>)
 8010370:	fba3 2302 	umull	r2, r3, r3, r2
 8010374:	095b      	lsrs	r3, r3, #5
 8010376:	011c      	lsls	r4, r3, #4
 8010378:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 801037c:	2200      	movs	r2, #0
 801037e:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 8010382:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 8010386:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	; 0x148
 801038a:	4642      	mov	r2, r8
 801038c:	464b      	mov	r3, r9
 801038e:	1891      	adds	r1, r2, r2
 8010390:	6439      	str	r1, [r7, #64]	; 0x40
 8010392:	415b      	adcs	r3, r3
 8010394:	647b      	str	r3, [r7, #68]	; 0x44
 8010396:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 801039a:	4641      	mov	r1, r8
 801039c:	1851      	adds	r1, r2, r1
 801039e:	63b9      	str	r1, [r7, #56]	; 0x38
 80103a0:	4649      	mov	r1, r9
 80103a2:	414b      	adcs	r3, r1
 80103a4:	63fb      	str	r3, [r7, #60]	; 0x3c
 80103a6:	f04f 0200 	mov.w	r2, #0
 80103aa:	f04f 0300 	mov.w	r3, #0
 80103ae:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 80103b2:	4659      	mov	r1, fp
 80103b4:	00cb      	lsls	r3, r1, #3
 80103b6:	4651      	mov	r1, sl
 80103b8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80103bc:	4651      	mov	r1, sl
 80103be:	00ca      	lsls	r2, r1, #3
 80103c0:	4610      	mov	r0, r2
 80103c2:	4619      	mov	r1, r3
 80103c4:	4603      	mov	r3, r0
 80103c6:	4642      	mov	r2, r8
 80103c8:	189b      	adds	r3, r3, r2
 80103ca:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 80103ce:	464b      	mov	r3, r9
 80103d0:	460a      	mov	r2, r1
 80103d2:	eb42 0303 	adc.w	r3, r2, r3
 80103d6:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 80103da:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80103de:	685b      	ldr	r3, [r3, #4]
 80103e0:	2200      	movs	r2, #0
 80103e2:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 80103e6:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 80103ea:	f04f 0200 	mov.w	r2, #0
 80103ee:	f04f 0300 	mov.w	r3, #0
 80103f2:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 80103f6:	4649      	mov	r1, r9
 80103f8:	008b      	lsls	r3, r1, #2
 80103fa:	4641      	mov	r1, r8
 80103fc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8010400:	4641      	mov	r1, r8
 8010402:	008a      	lsls	r2, r1, #2
 8010404:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 8010408:	f7f6 fc46 	bl	8006c98 <__aeabi_uldivmod>
 801040c:	4602      	mov	r2, r0
 801040e:	460b      	mov	r3, r1
 8010410:	4b3b      	ldr	r3, [pc, #236]	; (8010500 <UART_SetConfig+0x770>)
 8010412:	fba3 1302 	umull	r1, r3, r3, r2
 8010416:	095b      	lsrs	r3, r3, #5
 8010418:	2164      	movs	r1, #100	; 0x64
 801041a:	fb01 f303 	mul.w	r3, r1, r3
 801041e:	1ad3      	subs	r3, r2, r3
 8010420:	011b      	lsls	r3, r3, #4
 8010422:	3332      	adds	r3, #50	; 0x32
 8010424:	4a36      	ldr	r2, [pc, #216]	; (8010500 <UART_SetConfig+0x770>)
 8010426:	fba2 2303 	umull	r2, r3, r2, r3
 801042a:	095b      	lsrs	r3, r3, #5
 801042c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010430:	441c      	add	r4, r3
 8010432:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8010436:	2200      	movs	r2, #0
 8010438:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 801043c:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 8010440:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	; 0x130
 8010444:	4642      	mov	r2, r8
 8010446:	464b      	mov	r3, r9
 8010448:	1891      	adds	r1, r2, r2
 801044a:	6339      	str	r1, [r7, #48]	; 0x30
 801044c:	415b      	adcs	r3, r3
 801044e:	637b      	str	r3, [r7, #52]	; 0x34
 8010450:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8010454:	4641      	mov	r1, r8
 8010456:	1851      	adds	r1, r2, r1
 8010458:	62b9      	str	r1, [r7, #40]	; 0x28
 801045a:	4649      	mov	r1, r9
 801045c:	414b      	adcs	r3, r1
 801045e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8010460:	f04f 0200 	mov.w	r2, #0
 8010464:	f04f 0300 	mov.w	r3, #0
 8010468:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 801046c:	4659      	mov	r1, fp
 801046e:	00cb      	lsls	r3, r1, #3
 8010470:	4651      	mov	r1, sl
 8010472:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8010476:	4651      	mov	r1, sl
 8010478:	00ca      	lsls	r2, r1, #3
 801047a:	4610      	mov	r0, r2
 801047c:	4619      	mov	r1, r3
 801047e:	4603      	mov	r3, r0
 8010480:	4642      	mov	r2, r8
 8010482:	189b      	adds	r3, r3, r2
 8010484:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8010488:	464b      	mov	r3, r9
 801048a:	460a      	mov	r2, r1
 801048c:	eb42 0303 	adc.w	r3, r2, r3
 8010490:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 8010494:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8010498:	685b      	ldr	r3, [r3, #4]
 801049a:	2200      	movs	r2, #0
 801049c:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80104a0:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 80104a4:	f04f 0200 	mov.w	r2, #0
 80104a8:	f04f 0300 	mov.w	r3, #0
 80104ac:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	; 0x120
 80104b0:	4649      	mov	r1, r9
 80104b2:	008b      	lsls	r3, r1, #2
 80104b4:	4641      	mov	r1, r8
 80104b6:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80104ba:	4641      	mov	r1, r8
 80104bc:	008a      	lsls	r2, r1, #2
 80104be:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 80104c2:	f7f6 fbe9 	bl	8006c98 <__aeabi_uldivmod>
 80104c6:	4602      	mov	r2, r0
 80104c8:	460b      	mov	r3, r1
 80104ca:	4b0d      	ldr	r3, [pc, #52]	; (8010500 <UART_SetConfig+0x770>)
 80104cc:	fba3 1302 	umull	r1, r3, r3, r2
 80104d0:	095b      	lsrs	r3, r3, #5
 80104d2:	2164      	movs	r1, #100	; 0x64
 80104d4:	fb01 f303 	mul.w	r3, r1, r3
 80104d8:	1ad3      	subs	r3, r2, r3
 80104da:	011b      	lsls	r3, r3, #4
 80104dc:	3332      	adds	r3, #50	; 0x32
 80104de:	4a08      	ldr	r2, [pc, #32]	; (8010500 <UART_SetConfig+0x770>)
 80104e0:	fba2 2303 	umull	r2, r3, r2, r3
 80104e4:	095b      	lsrs	r3, r3, #5
 80104e6:	f003 020f 	and.w	r2, r3, #15
 80104ea:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80104ee:	681b      	ldr	r3, [r3, #0]
 80104f0:	4422      	add	r2, r4
 80104f2:	609a      	str	r2, [r3, #8]
 80104f4:	e112      	b.n	801071c <UART_SetConfig+0x98c>
 80104f6:	bf00      	nop
 80104f8:	40011000 	.word	0x40011000
 80104fc:	40011400 	.word	0x40011400
 8010500:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 8010504:	f7fd ffc4 	bl	800e490 <HAL_RCC_GetPCLK1Freq>
 8010508:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 801050c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8010510:	2200      	movs	r2, #0
 8010512:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8010516:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 801051a:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 801051e:	4642      	mov	r2, r8
 8010520:	464b      	mov	r3, r9
 8010522:	1891      	adds	r1, r2, r2
 8010524:	6239      	str	r1, [r7, #32]
 8010526:	415b      	adcs	r3, r3
 8010528:	627b      	str	r3, [r7, #36]	; 0x24
 801052a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 801052e:	4641      	mov	r1, r8
 8010530:	1854      	adds	r4, r2, r1
 8010532:	4649      	mov	r1, r9
 8010534:	eb43 0501 	adc.w	r5, r3, r1
 8010538:	f04f 0200 	mov.w	r2, #0
 801053c:	f04f 0300 	mov.w	r3, #0
 8010540:	00eb      	lsls	r3, r5, #3
 8010542:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8010546:	00e2      	lsls	r2, r4, #3
 8010548:	4614      	mov	r4, r2
 801054a:	461d      	mov	r5, r3
 801054c:	4643      	mov	r3, r8
 801054e:	18e3      	adds	r3, r4, r3
 8010550:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8010554:	464b      	mov	r3, r9
 8010556:	eb45 0303 	adc.w	r3, r5, r3
 801055a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 801055e:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8010562:	685b      	ldr	r3, [r3, #4]
 8010564:	2200      	movs	r2, #0
 8010566:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 801056a:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 801056e:	f04f 0200 	mov.w	r2, #0
 8010572:	f04f 0300 	mov.w	r3, #0
 8010576:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 801057a:	4629      	mov	r1, r5
 801057c:	008b      	lsls	r3, r1, #2
 801057e:	4621      	mov	r1, r4
 8010580:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8010584:	4621      	mov	r1, r4
 8010586:	008a      	lsls	r2, r1, #2
 8010588:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 801058c:	f7f6 fb84 	bl	8006c98 <__aeabi_uldivmod>
 8010590:	4602      	mov	r2, r0
 8010592:	460b      	mov	r3, r1
 8010594:	4b64      	ldr	r3, [pc, #400]	; (8010728 <UART_SetConfig+0x998>)
 8010596:	fba3 2302 	umull	r2, r3, r3, r2
 801059a:	095b      	lsrs	r3, r3, #5
 801059c:	011c      	lsls	r4, r3, #4
 801059e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80105a2:	2200      	movs	r2, #0
 80105a4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 80105a8:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 80105ac:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 80105b0:	4642      	mov	r2, r8
 80105b2:	464b      	mov	r3, r9
 80105b4:	1891      	adds	r1, r2, r2
 80105b6:	61b9      	str	r1, [r7, #24]
 80105b8:	415b      	adcs	r3, r3
 80105ba:	61fb      	str	r3, [r7, #28]
 80105bc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80105c0:	4641      	mov	r1, r8
 80105c2:	1851      	adds	r1, r2, r1
 80105c4:	6139      	str	r1, [r7, #16]
 80105c6:	4649      	mov	r1, r9
 80105c8:	414b      	adcs	r3, r1
 80105ca:	617b      	str	r3, [r7, #20]
 80105cc:	f04f 0200 	mov.w	r2, #0
 80105d0:	f04f 0300 	mov.w	r3, #0
 80105d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80105d8:	4659      	mov	r1, fp
 80105da:	00cb      	lsls	r3, r1, #3
 80105dc:	4651      	mov	r1, sl
 80105de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80105e2:	4651      	mov	r1, sl
 80105e4:	00ca      	lsls	r2, r1, #3
 80105e6:	4610      	mov	r0, r2
 80105e8:	4619      	mov	r1, r3
 80105ea:	4603      	mov	r3, r0
 80105ec:	4642      	mov	r2, r8
 80105ee:	189b      	adds	r3, r3, r2
 80105f0:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 80105f4:	464b      	mov	r3, r9
 80105f6:	460a      	mov	r2, r1
 80105f8:	eb42 0303 	adc.w	r3, r2, r3
 80105fc:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8010600:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8010604:	685b      	ldr	r3, [r3, #4]
 8010606:	2200      	movs	r2, #0
 8010608:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 801060c:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 8010610:	f04f 0200 	mov.w	r2, #0
 8010614:	f04f 0300 	mov.w	r3, #0
 8010618:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 801061c:	4649      	mov	r1, r9
 801061e:	008b      	lsls	r3, r1, #2
 8010620:	4641      	mov	r1, r8
 8010622:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8010626:	4641      	mov	r1, r8
 8010628:	008a      	lsls	r2, r1, #2
 801062a:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 801062e:	f7f6 fb33 	bl	8006c98 <__aeabi_uldivmod>
 8010632:	4602      	mov	r2, r0
 8010634:	460b      	mov	r3, r1
 8010636:	4b3c      	ldr	r3, [pc, #240]	; (8010728 <UART_SetConfig+0x998>)
 8010638:	fba3 1302 	umull	r1, r3, r3, r2
 801063c:	095b      	lsrs	r3, r3, #5
 801063e:	2164      	movs	r1, #100	; 0x64
 8010640:	fb01 f303 	mul.w	r3, r1, r3
 8010644:	1ad3      	subs	r3, r2, r3
 8010646:	011b      	lsls	r3, r3, #4
 8010648:	3332      	adds	r3, #50	; 0x32
 801064a:	4a37      	ldr	r2, [pc, #220]	; (8010728 <UART_SetConfig+0x998>)
 801064c:	fba2 2303 	umull	r2, r3, r2, r3
 8010650:	095b      	lsrs	r3, r3, #5
 8010652:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8010656:	441c      	add	r4, r3
 8010658:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 801065c:	2200      	movs	r2, #0
 801065e:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8010662:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8010666:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 801066a:	4642      	mov	r2, r8
 801066c:	464b      	mov	r3, r9
 801066e:	1891      	adds	r1, r2, r2
 8010670:	60b9      	str	r1, [r7, #8]
 8010672:	415b      	adcs	r3, r3
 8010674:	60fb      	str	r3, [r7, #12]
 8010676:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 801067a:	4641      	mov	r1, r8
 801067c:	1851      	adds	r1, r2, r1
 801067e:	6039      	str	r1, [r7, #0]
 8010680:	4649      	mov	r1, r9
 8010682:	414b      	adcs	r3, r1
 8010684:	607b      	str	r3, [r7, #4]
 8010686:	f04f 0200 	mov.w	r2, #0
 801068a:	f04f 0300 	mov.w	r3, #0
 801068e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8010692:	4659      	mov	r1, fp
 8010694:	00cb      	lsls	r3, r1, #3
 8010696:	4651      	mov	r1, sl
 8010698:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 801069c:	4651      	mov	r1, sl
 801069e:	00ca      	lsls	r2, r1, #3
 80106a0:	4610      	mov	r0, r2
 80106a2:	4619      	mov	r1, r3
 80106a4:	4603      	mov	r3, r0
 80106a6:	4642      	mov	r2, r8
 80106a8:	189b      	adds	r3, r3, r2
 80106aa:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80106ae:	464b      	mov	r3, r9
 80106b0:	460a      	mov	r2, r1
 80106b2:	eb42 0303 	adc.w	r3, r2, r3
 80106b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80106ba:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80106be:	685b      	ldr	r3, [r3, #4]
 80106c0:	2200      	movs	r2, #0
 80106c2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80106c6:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 80106ca:	f04f 0200 	mov.w	r2, #0
 80106ce:	f04f 0300 	mov.w	r3, #0
 80106d2:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 80106d6:	4649      	mov	r1, r9
 80106d8:	008b      	lsls	r3, r1, #2
 80106da:	4641      	mov	r1, r8
 80106dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80106e0:	4641      	mov	r1, r8
 80106e2:	008a      	lsls	r2, r1, #2
 80106e4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 80106e8:	f7f6 fad6 	bl	8006c98 <__aeabi_uldivmod>
 80106ec:	4602      	mov	r2, r0
 80106ee:	460b      	mov	r3, r1
 80106f0:	4b0d      	ldr	r3, [pc, #52]	; (8010728 <UART_SetConfig+0x998>)
 80106f2:	fba3 1302 	umull	r1, r3, r3, r2
 80106f6:	095b      	lsrs	r3, r3, #5
 80106f8:	2164      	movs	r1, #100	; 0x64
 80106fa:	fb01 f303 	mul.w	r3, r1, r3
 80106fe:	1ad3      	subs	r3, r2, r3
 8010700:	011b      	lsls	r3, r3, #4
 8010702:	3332      	adds	r3, #50	; 0x32
 8010704:	4a08      	ldr	r2, [pc, #32]	; (8010728 <UART_SetConfig+0x998>)
 8010706:	fba2 2303 	umull	r2, r3, r2, r3
 801070a:	095b      	lsrs	r3, r3, #5
 801070c:	f003 020f 	and.w	r2, r3, #15
 8010710:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8010714:	681b      	ldr	r3, [r3, #0]
 8010716:	4422      	add	r2, r4
 8010718:	609a      	str	r2, [r3, #8]
}
 801071a:	e7ff      	b.n	801071c <UART_SetConfig+0x98c>
 801071c:	bf00      	nop
 801071e:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8010722:	46bd      	mov	sp, r7
 8010724:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8010728:	51eb851f 	.word	0x51eb851f

0801072c <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_InitTypeDef *Init)
{
 801072c:	b480      	push	{r7}
 801072e:	b085      	sub	sp, #20
 8010730:	af00      	add	r7, sp, #0
 8010732:	6078      	str	r0, [r7, #4]
 8010734:	6039      	str	r1, [r7, #0]
  uint32_t tmpr1 = 0U;
 8010736:	2300      	movs	r3, #0
 8010738:	60fb      	str	r3, [r7, #12]
  uint32_t tmpr2 = 0U;
 801073a:	2300      	movs	r3, #0
 801073c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));   

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank != FMC_SDRAM_BANK2) 
 801073e:	683b      	ldr	r3, [r7, #0]
 8010740:	681b      	ldr	r3, [r3, #0]
 8010742:	2b01      	cmp	r3, #1
 8010744:	d029      	beq.n	801079a <FMC_SDRAM_Init+0x6e>
  {    
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 8010746:	687b      	ldr	r3, [r7, #4]
 8010748:	681b      	ldr	r3, [r3, #0]
 801074a:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 801074c:	68fb      	ldr	r3, [r7, #12]
 801074e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8010752:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8010756:	60fb      	str	r3, [r7, #12]
                         FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                         FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
  
  
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8010758:	683b      	ldr	r3, [r7, #0]
 801075a:	685a      	ldr	r2, [r3, #4]
                                               Init->RowBitsNumber      |\
 801075c:	683b      	ldr	r3, [r7, #0]
 801075e:	689b      	ldr	r3, [r3, #8]
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 8010760:	431a      	orrs	r2, r3
                                               Init->MemoryDataWidth    |\
 8010762:	683b      	ldr	r3, [r7, #0]
 8010764:	68db      	ldr	r3, [r3, #12]
                                               Init->RowBitsNumber      |\
 8010766:	431a      	orrs	r2, r3
                                               Init->InternalBankNumber |\
 8010768:	683b      	ldr	r3, [r7, #0]
 801076a:	691b      	ldr	r3, [r3, #16]
                                               Init->MemoryDataWidth    |\
 801076c:	431a      	orrs	r2, r3
                                               Init->CASLatency         |\
 801076e:	683b      	ldr	r3, [r7, #0]
 8010770:	695b      	ldr	r3, [r3, #20]
                                               Init->InternalBankNumber |\
 8010772:	431a      	orrs	r2, r3
                                               Init->WriteProtection    |\
 8010774:	683b      	ldr	r3, [r7, #0]
 8010776:	699b      	ldr	r3, [r3, #24]
                                               Init->CASLatency         |\
 8010778:	431a      	orrs	r2, r3
                                               Init->SDClockPeriod      |\
 801077a:	683b      	ldr	r3, [r7, #0]
 801077c:	69db      	ldr	r3, [r3, #28]
                                               Init->WriteProtection    |\
 801077e:	431a      	orrs	r2, r3
                                               Init->ReadBurst          |\
 8010780:	683b      	ldr	r3, [r7, #0]
 8010782:	6a1b      	ldr	r3, [r3, #32]
                                               Init->SDClockPeriod      |\
 8010784:	431a      	orrs	r2, r3
                                               Init->ReadPipeDelay
 8010786:	683b      	ldr	r3, [r7, #0]
 8010788:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                                               Init->ReadBurst          |\
 801078a:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->ColumnBitsNumber   |\
 801078c:	68fa      	ldr	r2, [r7, #12]
 801078e:	4313      	orrs	r3, r2
 8010790:	60fb      	str	r3, [r7, #12]
                                               );
    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	68fa      	ldr	r2, [r7, #12]
 8010796:	601a      	str	r2, [r3, #0]
 8010798:	e034      	b.n	8010804 <FMC_SDRAM_Init+0xd8>
  }
  else /* FMC_Bank2_SDRAM */                      
  {
    tmpr1 = Device->SDCR[FMC_SDRAM_BANK1];
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	681b      	ldr	r3, [r3, #0]
 801079e:	60fb      	str	r3, [r7, #12]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr1 &= ((uint32_t)~(FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));
 80107a0:	68fb      	ldr	r3, [r7, #12]
 80107a2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80107a6:	60fb      	str	r3, [r7, #12]
    
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80107a8:	683b      	ldr	r3, [r7, #0]
 80107aa:	69da      	ldr	r2, [r3, #28]
                        Init->ReadBurst          |\
 80107ac:	683b      	ldr	r3, [r7, #0]
 80107ae:	6a1b      	ldr	r3, [r3, #32]
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80107b0:	431a      	orrs	r2, r3
                        Init->ReadPipeDelay);  
 80107b2:	683b      	ldr	r3, [r7, #0]
 80107b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                        Init->ReadBurst          |\
 80107b6:	4313      	orrs	r3, r2
    tmpr1 |= (uint32_t)(Init->SDClockPeriod      |\
 80107b8:	68fa      	ldr	r2, [r7, #12]
 80107ba:	4313      	orrs	r3, r2
 80107bc:	60fb      	str	r3, [r7, #12]
    
    tmpr2 = Device->SDCR[FMC_SDRAM_BANK2];
 80107be:	687b      	ldr	r3, [r7, #4]
 80107c0:	685b      	ldr	r3, [r3, #4]
 80107c2:	60bb      	str	r3, [r7, #8]
    
    /* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */
    tmpr2 &= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \
 80107c4:	68bb      	ldr	r3, [r7, #8]
 80107c6:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80107ca:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80107ce:	60bb      	str	r3, [r7, #8]
                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \
                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));

    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80107d0:	683b      	ldr	r3, [r7, #0]
 80107d2:	685a      	ldr	r2, [r3, #4]
                       Init->RowBitsNumber      |\
 80107d4:	683b      	ldr	r3, [r7, #0]
 80107d6:	689b      	ldr	r3, [r3, #8]
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80107d8:	431a      	orrs	r2, r3
                       Init->MemoryDataWidth    |\
 80107da:	683b      	ldr	r3, [r7, #0]
 80107dc:	68db      	ldr	r3, [r3, #12]
                       Init->RowBitsNumber      |\
 80107de:	431a      	orrs	r2, r3
                       Init->InternalBankNumber |\
 80107e0:	683b      	ldr	r3, [r7, #0]
 80107e2:	691b      	ldr	r3, [r3, #16]
                       Init->MemoryDataWidth    |\
 80107e4:	431a      	orrs	r2, r3
                       Init->CASLatency         |\
 80107e6:	683b      	ldr	r3, [r7, #0]
 80107e8:	695b      	ldr	r3, [r3, #20]
                       Init->InternalBankNumber |\
 80107ea:	431a      	orrs	r2, r3
                       Init->WriteProtection);
 80107ec:	683b      	ldr	r3, [r7, #0]
 80107ee:	699b      	ldr	r3, [r3, #24]
                       Init->CASLatency         |\
 80107f0:	4313      	orrs	r3, r2
    tmpr2 |= (uint32_t)(Init->ColumnBitsNumber   |\
 80107f2:	68ba      	ldr	r2, [r7, #8]
 80107f4:	4313      	orrs	r3, r2
 80107f6:	60bb      	str	r3, [r7, #8]

    Device->SDCR[FMC_SDRAM_BANK1] = tmpr1;
 80107f8:	687b      	ldr	r3, [r7, #4]
 80107fa:	68fa      	ldr	r2, [r7, #12]
 80107fc:	601a      	str	r2, [r3, #0]
    Device->SDCR[FMC_SDRAM_BANK2] = tmpr2;
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	68ba      	ldr	r2, [r7, #8]
 8010802:	605a      	str	r2, [r3, #4]
  }  
  
  return HAL_OK;
 8010804:	2300      	movs	r3, #0
}
 8010806:	4618      	mov	r0, r3
 8010808:	3714      	adds	r7, #20
 801080a:	46bd      	mov	sp, r7
 801080c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010810:	4770      	bx	lr

08010812 <FMC_SDRAM_Timing_Init>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Bank SDRAM bank number   
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8010812:	b480      	push	{r7}
 8010814:	b087      	sub	sp, #28
 8010816:	af00      	add	r7, sp, #0
 8010818:	60f8      	str	r0, [r7, #12]
 801081a:	60b9      	str	r1, [r7, #8]
 801081c:	607a      	str	r2, [r7, #4]
  uint32_t tmpr1 = 0U;
 801081e:	2300      	movs	r3, #0
 8010820:	617b      	str	r3, [r7, #20]
  uint32_t tmpr2 = 0U;
 8010822:	2300      	movs	r3, #0
 8010824:	613b      	str	r3, [r7, #16]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));
  
  /* Set SDRAM device timing parameters */ 
  if (Bank != FMC_SDRAM_BANK2) 
 8010826:	687b      	ldr	r3, [r7, #4]
 8010828:	2b01      	cmp	r3, #1
 801082a:	d02e      	beq.n	801088a <FMC_SDRAM_Timing_Init+0x78>
  { 
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 801082c:	68fb      	ldr	r3, [r7, #12]
 801082e:	689b      	ldr	r3, [r3, #8]
 8010830:	617b      	str	r3, [r7, #20]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 8010832:	697b      	ldr	r3, [r7, #20]
 8010834:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8010838:	617b      	str	r3, [r7, #20]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 801083a:	68bb      	ldr	r3, [r7, #8]
 801083c:	681b      	ldr	r3, [r3, #0]
 801083e:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8010840:	68bb      	ldr	r3, [r7, #8]
 8010842:	685b      	ldr	r3, [r3, #4]
 8010844:	3b01      	subs	r3, #1
 8010846:	011b      	lsls	r3, r3, #4
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 8010848:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 801084a:	68bb      	ldr	r3, [r7, #8]
 801084c:	689b      	ldr	r3, [r3, #8]
 801084e:	3b01      	subs	r3, #1
 8010850:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U) |\
 8010852:	431a      	orrs	r2, r3
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8010854:	68bb      	ldr	r3, [r7, #8]
 8010856:	68db      	ldr	r3, [r3, #12]
 8010858:	3b01      	subs	r3, #1
 801085a:	031b      	lsls	r3, r3, #12
                       (((Timing->SelfRefreshTime)-1U) << 8U)      |\
 801085c:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 801085e:	68bb      	ldr	r3, [r7, #8]
 8010860:	691b      	ldr	r3, [r3, #16]
 8010862:	3b01      	subs	r3, #1
 8010864:	041b      	lsls	r3, r3, #16
                       (((Timing->RowCycleDelay)-1U) << 12U)       |\
 8010866:	431a      	orrs	r2, r3
                       (((Timing->RPDelay)-1U) << 20U)             |\
 8010868:	68bb      	ldr	r3, [r7, #8]
 801086a:	695b      	ldr	r3, [r3, #20]
 801086c:	3b01      	subs	r3, #1
 801086e:	051b      	lsls	r3, r3, #20
                       (((Timing->WriteRecoveryTime)-1U) <<16U)    |\
 8010870:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U));
 8010872:	68bb      	ldr	r3, [r7, #8]
 8010874:	699b      	ldr	r3, [r3, #24]
 8010876:	3b01      	subs	r3, #1
 8010878:	061b      	lsls	r3, r3, #24
    tmpr1 |= (uint32_t)(((Timing->LoadToActiveDelay)-1U)           |\
 801087a:	4313      	orrs	r3, r2
 801087c:	697a      	ldr	r2, [r7, #20]
 801087e:	4313      	orrs	r3, r2
 8010880:	617b      	str	r3, [r7, #20]
    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 8010882:	68fb      	ldr	r3, [r7, #12]
 8010884:	697a      	ldr	r2, [r7, #20]
 8010886:	609a      	str	r2, [r3, #8]
 8010888:	e03b      	b.n	8010902 <FMC_SDRAM_Timing_Init+0xf0>
  }
   else /* FMC_Bank2_SDRAM */
  {
    tmpr1 = Device->SDTR[FMC_SDRAM_BANK1];
 801088a:	68fb      	ldr	r3, [r7, #12]
 801088c:	689b      	ldr	r3, [r3, #8]
 801088e:	617b      	str	r3, [r7, #20]
    
    /* Clear TRC and TRP bits */
    tmpr1 &= ((uint32_t)~(FMC_SDTR1_TRC | FMC_SDTR1_TRP));
 8010890:	697b      	ldr	r3, [r7, #20]
 8010892:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8010896:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 801089a:	617b      	str	r3, [r7, #20]
    
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 801089c:	68bb      	ldr	r3, [r7, #8]
 801089e:	68db      	ldr	r3, [r3, #12]
 80108a0:	3b01      	subs	r3, #1
 80108a2:	031a      	lsls	r2, r3, #12
                        (((Timing->RPDelay)-1U) << 20U)); 
 80108a4:	68bb      	ldr	r3, [r7, #8]
 80108a6:	695b      	ldr	r3, [r3, #20]
 80108a8:	3b01      	subs	r3, #1
 80108aa:	051b      	lsls	r3, r3, #20
    tmpr1 |= (uint32_t)((((Timing->RowCycleDelay)-1U) << 12U)       |\
 80108ac:	4313      	orrs	r3, r2
 80108ae:	697a      	ldr	r2, [r7, #20]
 80108b0:	4313      	orrs	r3, r2
 80108b2:	617b      	str	r3, [r7, #20]
    
    tmpr2 = Device->SDTR[FMC_SDRAM_BANK2];
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	68db      	ldr	r3, [r3, #12]
 80108b8:	613b      	str	r3, [r7, #16]
    
    /* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */
    tmpr2 &= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \
 80108ba:	693b      	ldr	r3, [r7, #16]
 80108bc:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 80108c0:	613b      	str	r3, [r7, #16]
                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \
                          FMC_SDTR1_TRCD));
    
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80108c2:	68bb      	ldr	r3, [r7, #8]
 80108c4:	681b      	ldr	r3, [r3, #0]
 80108c6:	1e5a      	subs	r2, r3, #1
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80108c8:	68bb      	ldr	r3, [r7, #8]
 80108ca:	685b      	ldr	r3, [r3, #4]
 80108cc:	3b01      	subs	r3, #1
 80108ce:	011b      	lsls	r3, r3, #4
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80108d0:	431a      	orrs	r2, r3
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80108d2:	68bb      	ldr	r3, [r7, #8]
 80108d4:	689b      	ldr	r3, [r3, #8]
 80108d6:	3b01      	subs	r3, #1
 80108d8:	021b      	lsls	r3, r3, #8
                       (((Timing->ExitSelfRefreshDelay)-1U) << 4U)  |\
 80108da:	431a      	orrs	r2, r3
                       (((Timing->WriteRecoveryTime)-1U) <<16U)     |\
 80108dc:	68bb      	ldr	r3, [r7, #8]
 80108de:	691b      	ldr	r3, [r3, #16]
 80108e0:	3b01      	subs	r3, #1
 80108e2:	041b      	lsls	r3, r3, #16
                       (((Timing->SelfRefreshTime)-1U) << 8U)       |\
 80108e4:	431a      	orrs	r2, r3
                       (((Timing->RCDDelay)-1U) << 24U)));   
 80108e6:	68bb      	ldr	r3, [r7, #8]
 80108e8:	699b      	ldr	r3, [r3, #24]
 80108ea:	3b01      	subs	r3, #1
 80108ec:	061b      	lsls	r3, r3, #24
    tmpr2 |= (uint32_t)((((Timing->LoadToActiveDelay)-1U)           |\
 80108ee:	4313      	orrs	r3, r2
 80108f0:	693a      	ldr	r2, [r7, #16]
 80108f2:	4313      	orrs	r3, r2
 80108f4:	613b      	str	r3, [r7, #16]

    Device->SDTR[FMC_SDRAM_BANK1] = tmpr1;
 80108f6:	68fb      	ldr	r3, [r7, #12]
 80108f8:	697a      	ldr	r2, [r7, #20]
 80108fa:	609a      	str	r2, [r3, #8]
    Device->SDTR[FMC_SDRAM_BANK2] = tmpr2;
 80108fc:	68fb      	ldr	r3, [r7, #12]
 80108fe:	693a      	ldr	r2, [r7, #16]
 8010900:	60da      	str	r2, [r3, #12]
  }
  return HAL_OK;
 8010902:	2300      	movs	r3, #0
}
 8010904:	4618      	mov	r0, r3
 8010906:	371c      	adds	r7, #28
 8010908:	46bd      	mov	sp, r7
 801090a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801090e:	4770      	bx	lr

08010910 <FMC_SDRAM_SendCommand>:
  * @param  Timing Pointer to SDRAM Timing structure
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */  
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device, FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 8010910:	b580      	push	{r7, lr}
 8010912:	b086      	sub	sp, #24
 8010914:	af00      	add	r7, sp, #0
 8010916:	60f8      	str	r0, [r7, #12]
 8010918:	60b9      	str	r1, [r7, #8]
 801091a:	607a      	str	r2, [r7, #4]
  __IO uint32_t tmpr = 0U;
 801091c:	2300      	movs	r3, #0
 801091e:	613b      	str	r3, [r7, #16]
  uint32_t tickstart = 0U;
 8010920:	2300      	movs	r3, #0
 8010922:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));  

  /* Set command register */
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 8010924:	68bb      	ldr	r3, [r7, #8]
 8010926:	681a      	ldr	r2, [r3, #0]
                    (Command->CommandTarget)                |\
 8010928:	68bb      	ldr	r3, [r7, #8]
 801092a:	685b      	ldr	r3, [r3, #4]
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 801092c:	431a      	orrs	r2, r3
                    (((Command->AutoRefreshNumber)-1U) << 5U) |\
 801092e:	68bb      	ldr	r3, [r7, #8]
 8010930:	689b      	ldr	r3, [r3, #8]
 8010932:	3b01      	subs	r3, #1
 8010934:	015b      	lsls	r3, r3, #5
                    (Command->CommandTarget)                |\
 8010936:	431a      	orrs	r2, r3
                    ((Command->ModeRegisterDefinition) << 9U)
 8010938:	68bb      	ldr	r3, [r7, #8]
 801093a:	68db      	ldr	r3, [r3, #12]
 801093c:	025b      	lsls	r3, r3, #9
  tmpr = (uint32_t)((Command->CommandMode)                  |\
 801093e:	4313      	orrs	r3, r2
 8010940:	613b      	str	r3, [r7, #16]
                    );
    
  Device->SDCMR = tmpr;
 8010942:	693a      	ldr	r2, [r7, #16]
 8010944:	68fb      	ldr	r3, [r7, #12]
 8010946:	611a      	str	r2, [r3, #16]

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8010948:	f7fa fc68 	bl	800b21c <HAL_GetTick>
 801094c:	6178      	str	r0, [r7, #20]

  /* Wait until command is send */
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 801094e:	e010      	b.n	8010972 <FMC_SDRAM_SendCommand+0x62>
  {
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8010950:	687b      	ldr	r3, [r7, #4]
 8010952:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010956:	d00c      	beq.n	8010972 <FMC_SDRAM_SendCommand+0x62>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8010958:	687b      	ldr	r3, [r7, #4]
 801095a:	2b00      	cmp	r3, #0
 801095c:	d007      	beq.n	801096e <FMC_SDRAM_SendCommand+0x5e>
 801095e:	f7fa fc5d 	bl	800b21c <HAL_GetTick>
 8010962:	4602      	mov	r2, r0
 8010964:	697b      	ldr	r3, [r7, #20]
 8010966:	1ad3      	subs	r3, r2, r3
 8010968:	687a      	ldr	r2, [r7, #4]
 801096a:	429a      	cmp	r2, r3
 801096c:	d201      	bcs.n	8010972 <FMC_SDRAM_SendCommand+0x62>
      {
        return HAL_TIMEOUT;
 801096e:	2303      	movs	r3, #3
 8010970:	e006      	b.n	8010980 <FMC_SDRAM_SendCommand+0x70>
  while(HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 8010972:	68fb      	ldr	r3, [r7, #12]
 8010974:	699b      	ldr	r3, [r3, #24]
 8010976:	f003 0320 	and.w	r3, r3, #32
 801097a:	2b20      	cmp	r3, #32
 801097c:	d0e8      	beq.n	8010950 <FMC_SDRAM_SendCommand+0x40>
      }
    }
  }

  return HAL_OK;
 801097e:	2300      	movs	r3, #0
}
 8010980:	4618      	mov	r0, r3
 8010982:	3718      	adds	r7, #24
 8010984:	46bd      	mov	sp, r7
 8010986:	bd80      	pop	{r7, pc}

08010988 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance  
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 8010988:	b480      	push	{r7}
 801098a:	b083      	sub	sp, #12
 801098c:	af00      	add	r7, sp, #0
 801098e:	6078      	str	r0, [r7, #4]
 8010990:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));
  
  /* Set the refresh rate in command register */
  Device->SDRTR |= (RefreshRate<<1U);
 8010992:	687b      	ldr	r3, [r7, #4]
 8010994:	695a      	ldr	r2, [r3, #20]
 8010996:	683b      	ldr	r3, [r7, #0]
 8010998:	005b      	lsls	r3, r3, #1
 801099a:	431a      	orrs	r2, r3
 801099c:	687b      	ldr	r3, [r7, #4]
 801099e:	615a      	str	r2, [r3, #20]
  
  return HAL_OK;   
 80109a0:	2300      	movs	r3, #0
}
 80109a2:	4618      	mov	r0, r3
 80109a4:	370c      	adds	r7, #12
 80109a6:	46bd      	mov	sp, r7
 80109a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109ac:	4770      	bx	lr
	...

080109b0 <aiInit>:

/*
 * Init function to create and initialize a NN.
 */
int aiInit(const ai_u8* activations)
{
 80109b0:	b580      	push	{r7, lr}
 80109b2:	b090      	sub	sp, #64	; 0x40
 80109b4:	af00      	add	r7, sp, #0
 80109b6:	6078      	str	r0, [r7, #4]
    ai_error err;

    /* 1 - Specific AI data structure to provide the references of the
     * activation/working memory chunk and the weights/bias parameters */
    const ai_network_params params = {
 80109b8:	4b27      	ldr	r3, [pc, #156]	; (8010a58 <aiInit+0xa8>)
 80109ba:	60fb      	str	r3, [r7, #12]
 80109bc:	2301      	movs	r3, #1
 80109be:	823b      	strh	r3, [r7, #16]
 80109c0:	2301      	movs	r3, #1
 80109c2:	827b      	strh	r3, [r7, #18]
 80109c4:	2301      	movs	r3, #1
 80109c6:	82bb      	strh	r3, [r7, #20]
 80109c8:	4b24      	ldr	r3, [pc, #144]	; (8010a5c <aiInit+0xac>)
 80109ca:	61bb      	str	r3, [r7, #24]
            AI_NETWORK_DATA_WEIGHTS(ai_network_data_weights_get()),
 80109cc:	f000 faa2 	bl	8010f14 <ai_network_data_weights_get>
 80109d0:	4603      	mov	r3, r0
    const ai_network_params params = {
 80109d2:	61fb      	str	r3, [r7, #28]
 80109d4:	2300      	movs	r3, #0
 80109d6:	623b      	str	r3, [r7, #32]
 80109d8:	4b21      	ldr	r3, [pc, #132]	; (8010a60 <aiInit+0xb0>)
 80109da:	627b      	str	r3, [r7, #36]	; 0x24
 80109dc:	2301      	movs	r3, #1
 80109de:	853b      	strh	r3, [r7, #40]	; 0x28
 80109e0:	2301      	movs	r3, #1
 80109e2:	857b      	strh	r3, [r7, #42]	; 0x2a
 80109e4:	2301      	movs	r3, #1
 80109e6:	85bb      	strh	r3, [r7, #44]	; 0x2c
 80109e8:	4b1e      	ldr	r3, [pc, #120]	; (8010a64 <aiInit+0xb4>)
 80109ea:	633b      	str	r3, [r7, #48]	; 0x30
 80109ec:	687b      	ldr	r3, [r7, #4]
 80109ee:	637b      	str	r3, [r7, #52]	; 0x34
 80109f0:	2300      	movs	r3, #0
 80109f2:	63bb      	str	r3, [r7, #56]	; 0x38
            AI_NETWORK_DATA_ACTIVATIONS(activations)
    };

    /* 2 - Create an instance of the NN */
    err = ai_network_create(&network, AI_NETWORK_DATA_CONFIG);
 80109f4:	2100      	movs	r1, #0
 80109f6:	481c      	ldr	r0, [pc, #112]	; (8010a68 <aiInit+0xb8>)
 80109f8:	f000 fa26 	bl	8010e48 <ai_network_create>
 80109fc:	4603      	mov	r3, r0
 80109fe:	63fb      	str	r3, [r7, #60]	; 0x3c
    if (err.type != AI_ERROR_NONE) {
 8010a00:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8010a04:	2b00      	cmp	r3, #0
 8010a06:	d002      	beq.n	8010a0e <aiInit+0x5e>
	    return -1;
 8010a08:	f04f 33ff 	mov.w	r3, #4294967295
 8010a0c:	e020      	b.n	8010a50 <aiInit+0xa0>
    }

    /* 3 - Initialize the NN - Ready to be used */
    if (!ai_network_init(network, &params)) {
 8010a0e:	4b16      	ldr	r3, [pc, #88]	; (8010a68 <aiInit+0xb8>)
 8010a10:	681b      	ldr	r3, [r3, #0]
 8010a12:	f107 020c 	add.w	r2, r7, #12
 8010a16:	4611      	mov	r1, r2
 8010a18:	4618      	mov	r0, r3
 8010a1a:	f000 fa37 	bl	8010e8c <ai_network_init>
 8010a1e:	4603      	mov	r3, r0
 8010a20:	f083 0301 	eor.w	r3, r3, #1
 8010a24:	b2db      	uxtb	r3, r3
 8010a26:	2b00      	cmp	r3, #0
 8010a28:	d011      	beq.n	8010a4e <aiInit+0x9e>
        err = ai_network_get_error(network);
 8010a2a:	4b0f      	ldr	r3, [pc, #60]	; (8010a68 <aiInit+0xb8>)
 8010a2c:	681b      	ldr	r3, [r3, #0]
 8010a2e:	4618      	mov	r0, r3
 8010a30:	f000 f9fe 	bl	8010e30 <ai_network_get_error>
 8010a34:	4603      	mov	r3, r0
 8010a36:	63fb      	str	r3, [r7, #60]	; 0x3c
        ai_network_destroy(network);
 8010a38:	4b0b      	ldr	r3, [pc, #44]	; (8010a68 <aiInit+0xb8>)
 8010a3a:	681b      	ldr	r3, [r3, #0]
 8010a3c:	4618      	mov	r0, r3
 8010a3e:	f000 fa19 	bl	8010e74 <ai_network_destroy>
        network = AI_HANDLE_NULL;
 8010a42:	4b09      	ldr	r3, [pc, #36]	; (8010a68 <aiInit+0xb8>)
 8010a44:	2200      	movs	r2, #0
 8010a46:	601a      	str	r2, [r3, #0]
	    return -2;
 8010a48:	f06f 0301 	mvn.w	r3, #1
 8010a4c:	e000      	b.n	8010a50 <aiInit+0xa0>
    }

    return 0;
 8010a4e:	2300      	movs	r3, #0
}
 8010a50:	4618      	mov	r0, r3
 8010a52:	3740      	adds	r7, #64	; 0x40
 8010a54:	46bd      	mov	sp, r7
 8010a56:	bd80      	pop	{r7, pc}
 8010a58:	40040440 	.word	0x40040440
 8010a5c:	000623e8 	.word	0x000623e8
 8010a60:	00040440 	.word	0x00040440
 8010a64:	00017080 	.word	0x00017080
 8010a68:	20002ca4 	.word	0x20002ca4

08010a6c <aiRun>:

/*
 * Run function to execute an inference.
 */
int aiRun(const void *in_data, void *out_data)
{
 8010a6c:	b580      	push	{r7, lr}
 8010a6e:	b084      	sub	sp, #16
 8010a70:	af00      	add	r7, sp, #0
 8010a72:	6078      	str	r0, [r7, #4]
 8010a74:	6039      	str	r1, [r7, #0]
    ai_i32 nbatch;
    ai_error err;

    /* Parameters checking */
    if (!in_data || !out_data || !network)
 8010a76:	687b      	ldr	r3, [r7, #4]
 8010a78:	2b00      	cmp	r3, #0
 8010a7a:	d006      	beq.n	8010a8a <aiRun+0x1e>
 8010a7c:	683b      	ldr	r3, [r7, #0]
 8010a7e:	2b00      	cmp	r3, #0
 8010a80:	d003      	beq.n	8010a8a <aiRun+0x1e>
 8010a82:	4b17      	ldr	r3, [pc, #92]	; (8010ae0 <aiRun+0x74>)
 8010a84:	681b      	ldr	r3, [r3, #0]
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d102      	bne.n	8010a90 <aiRun+0x24>
        return -1;
 8010a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8010a8e:	e022      	b.n	8010ad6 <aiRun+0x6a>

    /* Initialize input/output buffer handlers */
    ai_input[0].n_batches = 1;
 8010a90:	4b14      	ldr	r3, [pc, #80]	; (8010ae4 <aiRun+0x78>)
 8010a92:	2201      	movs	r2, #1
 8010a94:	809a      	strh	r2, [r3, #4]
    ai_input[0].data = AI_HANDLE_PTR(in_data);
 8010a96:	4a13      	ldr	r2, [pc, #76]	; (8010ae4 <aiRun+0x78>)
 8010a98:	687b      	ldr	r3, [r7, #4]
 8010a9a:	6113      	str	r3, [r2, #16]
    ai_output[0].n_batches = 1;
 8010a9c:	4b12      	ldr	r3, [pc, #72]	; (8010ae8 <aiRun+0x7c>)
 8010a9e:	2201      	movs	r2, #1
 8010aa0:	809a      	strh	r2, [r3, #4]
    ai_output[0].data = AI_HANDLE_PTR(out_data);
 8010aa2:	4a11      	ldr	r2, [pc, #68]	; (8010ae8 <aiRun+0x7c>)
 8010aa4:	683b      	ldr	r3, [r7, #0]
 8010aa6:	6113      	str	r3, [r2, #16]

    /* 2 - Perform the inference */
    nbatch = ai_network_run(network, &ai_input[0], &ai_output[0]);
 8010aa8:	4b0d      	ldr	r3, [pc, #52]	; (8010ae0 <aiRun+0x74>)
 8010aaa:	681b      	ldr	r3, [r3, #0]
 8010aac:	4a0e      	ldr	r2, [pc, #56]	; (8010ae8 <aiRun+0x7c>)
 8010aae:	490d      	ldr	r1, [pc, #52]	; (8010ae4 <aiRun+0x78>)
 8010ab0:	4618      	mov	r0, r3
 8010ab2:	f000 fa1e 	bl	8010ef2 <ai_network_run>
 8010ab6:	60f8      	str	r0, [r7, #12]
    if (nbatch != 1) {
 8010ab8:	68fb      	ldr	r3, [r7, #12]
 8010aba:	2b01      	cmp	r3, #1
 8010abc:	d00a      	beq.n	8010ad4 <aiRun+0x68>
        err = ai_network_get_error(network);
 8010abe:	4b08      	ldr	r3, [pc, #32]	; (8010ae0 <aiRun+0x74>)
 8010ac0:	681b      	ldr	r3, [r3, #0]
 8010ac2:	4618      	mov	r0, r3
 8010ac4:	f000 f9b4 	bl	8010e30 <ai_network_get_error>
 8010ac8:	4603      	mov	r3, r0
 8010aca:	60bb      	str	r3, [r7, #8]
        // ...
        return err.code;
 8010acc:	68bb      	ldr	r3, [r7, #8]
 8010ace:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8010ad2:	e000      	b.n	8010ad6 <aiRun+0x6a>
    }

    return 0;
 8010ad4:	2300      	movs	r3, #0
}
 8010ad6:	4618      	mov	r0, r3
 8010ad8:	3710      	adds	r7, #16
 8010ada:	46bd      	mov	sp, r7
 8010adc:	bd80      	pop	{r7, pc}
 8010ade:	bf00      	nop
 8010ae0:	20002ca4 	.word	0x20002ca4
 8010ae4:	200000c8 	.word	0x200000c8
 8010ae8:	200000e0 	.word	0x200000e0

08010aec <MX_X_CUBE_AI_Init>:

/*************************************************************************
  *
  */
void MX_X_CUBE_AI_Init(void)
{
 8010aec:	b580      	push	{r7, lr}
 8010aee:	af00      	add	r7, sp, #0
    /* Activation/working buffer is allocated as a static memory chunk
     * (bss section) */
    AI_ALIGNED(4)
    static ai_u8 activations[AI_NETWORK_DATA_ACTIVATIONS_SIZE];

    aiInit(activations);
 8010af0:	4802      	ldr	r0, [pc, #8]	; (8010afc <MX_X_CUBE_AI_Init+0x10>)
 8010af2:	f7ff ff5d 	bl	80109b0 <aiInit>
    /* USER CODE END 0 */
}
 8010af6:	bf00      	nop
 8010af8:	bd80      	pop	{r7, pc}
 8010afa:	bf00      	nop
 8010afc:	20002ca8 	.word	0x20002ca8

08010b00 <network_configure_activations>:


AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_buffer* activation_buffer)
{
 8010b00:	b480      	push	{r7}
 8010b02:	b085      	sub	sp, #20
 8010b04:	af00      	add	r7, sp, #0
 8010b06:	6078      	str	r0, [r7, #4]
 8010b08:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx &&  activation_buffer && activation_buffer->data)

  ai_ptr activations = AI_PTR(AI_PTR_ALIGN(activation_buffer->data, 4));
 8010b0a:	683b      	ldr	r3, [r7, #0]
 8010b0c:	691b      	ldr	r3, [r3, #16]
 8010b0e:	3303      	adds	r3, #3
 8010b10:	f023 0303 	bic.w	r3, r3, #3
 8010b14:	60fb      	str	r3, [r7, #12]
  AI_ASSERT(activations)
  AI_UNUSED(net_ctx)

  {
    /* Updating activations (byte) offsets */
    conv3_scratch0_array.data = AI_PTR(activations + 88192);
 8010b16:	68fb      	ldr	r3, [r7, #12]
 8010b18:	f503 33ac 	add.w	r3, r3, #88064	; 0x15800
 8010b1c:	3380      	adds	r3, #128	; 0x80
 8010b1e:	4a39      	ldr	r2, [pc, #228]	; (8010c04 <network_configure_activations+0x104>)
 8010b20:	6093      	str	r3, [r2, #8]
    conv3_scratch0_array.data_start = AI_PTR(activations + 88192);
 8010b22:	68fb      	ldr	r3, [r7, #12]
 8010b24:	f503 33ac 	add.w	r3, r3, #88064	; 0x15800
 8010b28:	3380      	adds	r3, #128	; 0x80
 8010b2a:	4a36      	ldr	r2, [pc, #216]	; (8010c04 <network_configure_activations+0x104>)
 8010b2c:	60d3      	str	r3, [r2, #12]
    conv1_scratch0_array.data = AI_PTR(activations + 88192);
 8010b2e:	68fb      	ldr	r3, [r7, #12]
 8010b30:	f503 33ac 	add.w	r3, r3, #88064	; 0x15800
 8010b34:	3380      	adds	r3, #128	; 0x80
 8010b36:	4a34      	ldr	r2, [pc, #208]	; (8010c08 <network_configure_activations+0x108>)
 8010b38:	6093      	str	r3, [r2, #8]
    conv1_scratch0_array.data_start = AI_PTR(activations + 88192);
 8010b3a:	68fb      	ldr	r3, [r7, #12]
 8010b3c:	f503 33ac 	add.w	r3, r3, #88064	; 0x15800
 8010b40:	3380      	adds	r3, #128	; 0x80
 8010b42:	4a31      	ldr	r2, [pc, #196]	; (8010c08 <network_configure_activations+0x108>)
 8010b44:	60d3      	str	r3, [r2, #12]
    input_1_output_array.data = AI_PTR(NULL);
 8010b46:	4b31      	ldr	r3, [pc, #196]	; (8010c0c <network_configure_activations+0x10c>)
 8010b48:	2200      	movs	r2, #0
 8010b4a:	609a      	str	r2, [r3, #8]
    input_1_output_array.data_start = AI_PTR(NULL);
 8010b4c:	4b2f      	ldr	r3, [pc, #188]	; (8010c0c <network_configure_activations+0x10c>)
 8010b4e:	2200      	movs	r2, #0
 8010b50:	60da      	str	r2, [r3, #12]
    conv0_output_array.data = AI_PTR(activations + 1664);
 8010b52:	68fb      	ldr	r3, [r7, #12]
 8010b54:	f503 63d0 	add.w	r3, r3, #1664	; 0x680
 8010b58:	4a2d      	ldr	r2, [pc, #180]	; (8010c10 <network_configure_activations+0x110>)
 8010b5a:	6093      	str	r3, [r2, #8]
    conv0_output_array.data_start = AI_PTR(activations + 1664);
 8010b5c:	68fb      	ldr	r3, [r7, #12]
 8010b5e:	f503 63d0 	add.w	r3, r3, #1664	; 0x680
 8010b62:	4a2b      	ldr	r2, [pc, #172]	; (8010c10 <network_configure_activations+0x110>)
 8010b64:	60d3      	str	r3, [r2, #12]
    conv1_output_array.data = AI_PTR(activations + 0);
 8010b66:	4a2b      	ldr	r2, [pc, #172]	; (8010c14 <network_configure_activations+0x114>)
 8010b68:	68fb      	ldr	r3, [r7, #12]
 8010b6a:	6093      	str	r3, [r2, #8]
    conv1_output_array.data_start = AI_PTR(activations + 0);
 8010b6c:	4a29      	ldr	r2, [pc, #164]	; (8010c14 <network_configure_activations+0x114>)
 8010b6e:	68fb      	ldr	r3, [r7, #12]
 8010b70:	60d3      	str	r3, [r2, #12]
    conv2_output_array.data = AI_PTR(activations + 62592);
 8010b72:	68fb      	ldr	r3, [r7, #12]
 8010b74:	f503 4374 	add.w	r3, r3, #62464	; 0xf400
 8010b78:	3380      	adds	r3, #128	; 0x80
 8010b7a:	4a27      	ldr	r2, [pc, #156]	; (8010c18 <network_configure_activations+0x118>)
 8010b7c:	6093      	str	r3, [r2, #8]
    conv2_output_array.data_start = AI_PTR(activations + 62592);
 8010b7e:	68fb      	ldr	r3, [r7, #12]
 8010b80:	f503 4374 	add.w	r3, r3, #62464	; 0xf400
 8010b84:	3380      	adds	r3, #128	; 0x80
 8010b86:	4a24      	ldr	r2, [pc, #144]	; (8010c18 <network_configure_activations+0x118>)
 8010b88:	60d3      	str	r3, [r2, #12]
    conv3_output_array.data = AI_PTR(activations + 61312);
 8010b8a:	68fb      	ldr	r3, [r7, #12]
 8010b8c:	f503 436f 	add.w	r3, r3, #61184	; 0xef00
 8010b90:	3380      	adds	r3, #128	; 0x80
 8010b92:	4a22      	ldr	r2, [pc, #136]	; (8010c1c <network_configure_activations+0x11c>)
 8010b94:	6093      	str	r3, [r2, #8]
    conv3_output_array.data_start = AI_PTR(activations + 61312);
 8010b96:	68fb      	ldr	r3, [r7, #12]
 8010b98:	f503 436f 	add.w	r3, r3, #61184	; 0xef00
 8010b9c:	3380      	adds	r3, #128	; 0x80
 8010b9e:	4a1f      	ldr	r2, [pc, #124]	; (8010c1c <network_configure_activations+0x11c>)
 8010ba0:	60d3      	str	r3, [r2, #12]
    fc1_output_array.data = AI_PTR(activations + 60288);
 8010ba2:	68fb      	ldr	r3, [r7, #12]
 8010ba4:	f503 436b 	add.w	r3, r3, #60160	; 0xeb00
 8010ba8:	3380      	adds	r3, #128	; 0x80
 8010baa:	4a1d      	ldr	r2, [pc, #116]	; (8010c20 <network_configure_activations+0x120>)
 8010bac:	6093      	str	r3, [r2, #8]
    fc1_output_array.data_start = AI_PTR(activations + 60288);
 8010bae:	68fb      	ldr	r3, [r7, #12]
 8010bb0:	f503 436b 	add.w	r3, r3, #60160	; 0xeb00
 8010bb4:	3380      	adds	r3, #128	; 0x80
 8010bb6:	4a1a      	ldr	r2, [pc, #104]	; (8010c20 <network_configure_activations+0x120>)
 8010bb8:	60d3      	str	r3, [r2, #12]
    fc1_nl_output_array.data = AI_PTR(activations + 60288);
 8010bba:	68fb      	ldr	r3, [r7, #12]
 8010bbc:	f503 436b 	add.w	r3, r3, #60160	; 0xeb00
 8010bc0:	3380      	adds	r3, #128	; 0x80
 8010bc2:	4a18      	ldr	r2, [pc, #96]	; (8010c24 <network_configure_activations+0x124>)
 8010bc4:	6093      	str	r3, [r2, #8]
    fc1_nl_output_array.data_start = AI_PTR(activations + 60288);
 8010bc6:	68fb      	ldr	r3, [r7, #12]
 8010bc8:	f503 436b 	add.w	r3, r3, #60160	; 0xeb00
 8010bcc:	3380      	adds	r3, #128	; 0x80
 8010bce:	4a15      	ldr	r2, [pc, #84]	; (8010c24 <network_configure_activations+0x124>)
 8010bd0:	60d3      	str	r3, [r2, #12]
    fco_output_array.data = AI_PTR(activations + 60248);
 8010bd2:	68fb      	ldr	r3, [r7, #12]
 8010bd4:	f503 436b 	add.w	r3, r3, #60160	; 0xeb00
 8010bd8:	3358      	adds	r3, #88	; 0x58
 8010bda:	4a13      	ldr	r2, [pc, #76]	; (8010c28 <network_configure_activations+0x128>)
 8010bdc:	6093      	str	r3, [r2, #8]
    fco_output_array.data_start = AI_PTR(activations + 60248);
 8010bde:	68fb      	ldr	r3, [r7, #12]
 8010be0:	f503 436b 	add.w	r3, r3, #60160	; 0xeb00
 8010be4:	3358      	adds	r3, #88	; 0x58
 8010be6:	4a10      	ldr	r2, [pc, #64]	; (8010c28 <network_configure_activations+0x128>)
 8010be8:	60d3      	str	r3, [r2, #12]
    fco_nl_output_array.data = AI_PTR(NULL);
 8010bea:	4b10      	ldr	r3, [pc, #64]	; (8010c2c <network_configure_activations+0x12c>)
 8010bec:	2200      	movs	r2, #0
 8010bee:	609a      	str	r2, [r3, #8]
    fco_nl_output_array.data_start = AI_PTR(NULL);
 8010bf0:	4b0e      	ldr	r3, [pc, #56]	; (8010c2c <network_configure_activations+0x12c>)
 8010bf2:	2200      	movs	r2, #0
 8010bf4:	60da      	str	r2, [r3, #12]
    
  }
  return true;
 8010bf6:	2301      	movs	r3, #1
}
 8010bf8:	4618      	mov	r0, r3
 8010bfa:	3714      	adds	r7, #20
 8010bfc:	46bd      	mov	sp, r7
 8010bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c02:	4770      	bx	lr
 8010c04:	20000150 	.word	0x20000150
 8010c08:	20000160 	.word	0x20000160
 8010c0c:	20000230 	.word	0x20000230
 8010c10:	20000240 	.word	0x20000240
 8010c14:	20000250 	.word	0x20000250
 8010c18:	20000260 	.word	0x20000260
 8010c1c:	20000270 	.word	0x20000270
 8010c20:	20000280 	.word	0x20000280
 8010c24:	20000290 	.word	0x20000290
 8010c28:	200002a0 	.word	0x200002a0
 8010c2c:	200002b0 	.word	0x200002b0

08010c30 <network_configure_weights>:


AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_buffer* weights_buffer)
{
 8010c30:	b480      	push	{r7}
 8010c32:	b085      	sub	sp, #20
 8010c34:	af00      	add	r7, sp, #0
 8010c36:	6078      	str	r0, [r7, #4]
 8010c38:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx &&  weights_buffer && weights_buffer->data)

  ai_ptr weights = AI_PTR(weights_buffer->data);
 8010c3a:	683b      	ldr	r3, [r7, #0]
 8010c3c:	691b      	ldr	r3, [r3, #16]
 8010c3e:	60fb      	str	r3, [r7, #12]
  AI_UNUSED(net_ctx)

  {
    /* Updating weights (byte) offsets */
    
    fco_bias_array.format |= AI_FMT_FLAG_CONST;
 8010c40:	4b6f      	ldr	r3, [pc, #444]	; (8010e00 <network_configure_weights+0x1d0>)
 8010c42:	681b      	ldr	r3, [r3, #0]
 8010c44:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010c48:	4a6d      	ldr	r2, [pc, #436]	; (8010e00 <network_configure_weights+0x1d0>)
 8010c4a:	6013      	str	r3, [r2, #0]
    fco_bias_array.data = AI_PTR(weights + 402368);
 8010c4c:	68fb      	ldr	r3, [r7, #12]
 8010c4e:	f503 23c4 	add.w	r3, r3, #401408	; 0x62000
 8010c52:	f503 7370 	add.w	r3, r3, #960	; 0x3c0
 8010c56:	4a6a      	ldr	r2, [pc, #424]	; (8010e00 <network_configure_weights+0x1d0>)
 8010c58:	6093      	str	r3, [r2, #8]
    fco_bias_array.data_start = AI_PTR(weights + 402368);
 8010c5a:	68fb      	ldr	r3, [r7, #12]
 8010c5c:	f503 23c4 	add.w	r3, r3, #401408	; 0x62000
 8010c60:	f503 7370 	add.w	r3, r3, #960	; 0x3c0
 8010c64:	4a66      	ldr	r2, [pc, #408]	; (8010e00 <network_configure_weights+0x1d0>)
 8010c66:	60d3      	str	r3, [r2, #12]
    fco_weights_array.format |= AI_FMT_FLAG_CONST;
 8010c68:	4b66      	ldr	r3, [pc, #408]	; (8010e04 <network_configure_weights+0x1d4>)
 8010c6a:	681b      	ldr	r3, [r3, #0]
 8010c6c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010c70:	4a64      	ldr	r2, [pc, #400]	; (8010e04 <network_configure_weights+0x1d4>)
 8010c72:	6013      	str	r3, [r2, #0]
    fco_weights_array.data = AI_PTR(weights + 392128);
 8010c74:	68fb      	ldr	r3, [r7, #12]
 8010c76:	f503 23bf 	add.w	r3, r3, #391168	; 0x5f800
 8010c7a:	f503 7370 	add.w	r3, r3, #960	; 0x3c0
 8010c7e:	4a61      	ldr	r2, [pc, #388]	; (8010e04 <network_configure_weights+0x1d4>)
 8010c80:	6093      	str	r3, [r2, #8]
    fco_weights_array.data_start = AI_PTR(weights + 392128);
 8010c82:	68fb      	ldr	r3, [r7, #12]
 8010c84:	f503 23bf 	add.w	r3, r3, #391168	; 0x5f800
 8010c88:	f503 7370 	add.w	r3, r3, #960	; 0x3c0
 8010c8c:	4a5d      	ldr	r2, [pc, #372]	; (8010e04 <network_configure_weights+0x1d4>)
 8010c8e:	60d3      	str	r3, [r2, #12]
    fc1_bias_array.format |= AI_FMT_FLAG_CONST;
 8010c90:	4b5d      	ldr	r3, [pc, #372]	; (8010e08 <network_configure_weights+0x1d8>)
 8010c92:	681b      	ldr	r3, [r3, #0]
 8010c94:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010c98:	4a5b      	ldr	r2, [pc, #364]	; (8010e08 <network_configure_weights+0x1d8>)
 8010c9a:	6013      	str	r3, [r2, #0]
    fc1_bias_array.data = AI_PTR(weights + 391104);
 8010c9c:	68fb      	ldr	r3, [r7, #12]
 8010c9e:	f503 23be 	add.w	r3, r3, #389120	; 0x5f000
 8010ca2:	f503 63f8 	add.w	r3, r3, #1984	; 0x7c0
 8010ca6:	4a58      	ldr	r2, [pc, #352]	; (8010e08 <network_configure_weights+0x1d8>)
 8010ca8:	6093      	str	r3, [r2, #8]
    fc1_bias_array.data_start = AI_PTR(weights + 391104);
 8010caa:	68fb      	ldr	r3, [r7, #12]
 8010cac:	f503 23be 	add.w	r3, r3, #389120	; 0x5f000
 8010cb0:	f503 63f8 	add.w	r3, r3, #1984	; 0x7c0
 8010cb4:	4a54      	ldr	r2, [pc, #336]	; (8010e08 <network_configure_weights+0x1d8>)
 8010cb6:	60d3      	str	r3, [r2, #12]
    fc1_weights_array.format |= AI_FMT_FLAG_CONST;
 8010cb8:	4b54      	ldr	r3, [pc, #336]	; (8010e0c <network_configure_weights+0x1dc>)
 8010cba:	681b      	ldr	r3, [r3, #0]
 8010cbc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010cc0:	4a52      	ldr	r2, [pc, #328]	; (8010e0c <network_configure_weights+0x1dc>)
 8010cc2:	6013      	str	r3, [r2, #0]
    fc1_weights_array.data = AI_PTR(weights + 260032);
 8010cc4:	68fb      	ldr	r3, [r7, #12]
 8010cc6:	f503 337d 	add.w	r3, r3, #259072	; 0x3f400
 8010cca:	f503 7370 	add.w	r3, r3, #960	; 0x3c0
 8010cce:	4a4f      	ldr	r2, [pc, #316]	; (8010e0c <network_configure_weights+0x1dc>)
 8010cd0:	6093      	str	r3, [r2, #8]
    fc1_weights_array.data_start = AI_PTR(weights + 259968);
 8010cd2:	68fb      	ldr	r3, [r7, #12]
 8010cd4:	f503 337d 	add.w	r3, r3, #259072	; 0x3f400
 8010cd8:	f503 7360 	add.w	r3, r3, #896	; 0x380
 8010cdc:	4a4b      	ldr	r2, [pc, #300]	; (8010e0c <network_configure_weights+0x1dc>)
 8010cde:	60d3      	str	r3, [r2, #12]
    conv3_bias_array.format |= AI_FMT_FLAG_CONST;
 8010ce0:	4b4b      	ldr	r3, [pc, #300]	; (8010e10 <network_configure_weights+0x1e0>)
 8010ce2:	681b      	ldr	r3, [r3, #0]
 8010ce4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010ce8:	4a49      	ldr	r2, [pc, #292]	; (8010e10 <network_configure_weights+0x1e0>)
 8010cea:	6013      	str	r3, [r2, #0]
    conv3_bias_array.data = AI_PTR(weights + 259712);
 8010cec:	68fb      	ldr	r3, [r7, #12]
 8010cee:	f503 337d 	add.w	r3, r3, #259072	; 0x3f400
 8010cf2:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8010cf6:	4a46      	ldr	r2, [pc, #280]	; (8010e10 <network_configure_weights+0x1e0>)
 8010cf8:	6093      	str	r3, [r2, #8]
    conv3_bias_array.data_start = AI_PTR(weights + 259712);
 8010cfa:	68fb      	ldr	r3, [r7, #12]
 8010cfc:	f503 337d 	add.w	r3, r3, #259072	; 0x3f400
 8010d00:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8010d04:	4a42      	ldr	r2, [pc, #264]	; (8010e10 <network_configure_weights+0x1e0>)
 8010d06:	60d3      	str	r3, [r2, #12]
    conv3_weights_array.format |= AI_FMT_FLAG_CONST;
 8010d08:	4b42      	ldr	r3, [pc, #264]	; (8010e14 <network_configure_weights+0x1e4>)
 8010d0a:	681b      	ldr	r3, [r3, #0]
 8010d0c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010d10:	4a40      	ldr	r2, [pc, #256]	; (8010e14 <network_configure_weights+0x1e4>)
 8010d12:	6013      	str	r3, [r2, #0]
    conv3_weights_array.data = AI_PTR(weights + 112256);
 8010d14:	68fb      	ldr	r3, [r7, #12]
 8010d16:	f503 33db 	add.w	r3, r3, #112128	; 0x1b600
 8010d1a:	3380      	adds	r3, #128	; 0x80
 8010d1c:	4a3d      	ldr	r2, [pc, #244]	; (8010e14 <network_configure_weights+0x1e4>)
 8010d1e:	6093      	str	r3, [r2, #8]
    conv3_weights_array.data_start = AI_PTR(weights + 112256);
 8010d20:	68fb      	ldr	r3, [r7, #12]
 8010d22:	f503 33db 	add.w	r3, r3, #112128	; 0x1b600
 8010d26:	3380      	adds	r3, #128	; 0x80
 8010d28:	4a3a      	ldr	r2, [pc, #232]	; (8010e14 <network_configure_weights+0x1e4>)
 8010d2a:	60d3      	str	r3, [r2, #12]
    conv2_bias_array.format |= AI_FMT_FLAG_CONST;
 8010d2c:	4b3a      	ldr	r3, [pc, #232]	; (8010e18 <network_configure_weights+0x1e8>)
 8010d2e:	681b      	ldr	r3, [r3, #0]
 8010d30:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010d34:	4a38      	ldr	r2, [pc, #224]	; (8010e18 <network_configure_weights+0x1e8>)
 8010d36:	6013      	str	r3, [r2, #0]
    conv2_bias_array.data = AI_PTR(weights + 112000);
 8010d38:	68fb      	ldr	r3, [r7, #12]
 8010d3a:	f503 33da 	add.w	r3, r3, #111616	; 0x1b400
 8010d3e:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8010d42:	4a35      	ldr	r2, [pc, #212]	; (8010e18 <network_configure_weights+0x1e8>)
 8010d44:	6093      	str	r3, [r2, #8]
    conv2_bias_array.data_start = AI_PTR(weights + 112000);
 8010d46:	68fb      	ldr	r3, [r7, #12]
 8010d48:	f503 33da 	add.w	r3, r3, #111616	; 0x1b400
 8010d4c:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8010d50:	4a31      	ldr	r2, [pc, #196]	; (8010e18 <network_configure_weights+0x1e8>)
 8010d52:	60d3      	str	r3, [r2, #12]
    conv2_weights_array.format |= AI_FMT_FLAG_CONST;
 8010d54:	4b31      	ldr	r3, [pc, #196]	; (8010e1c <network_configure_weights+0x1ec>)
 8010d56:	681b      	ldr	r3, [r3, #0]
 8010d58:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010d5c:	4a2f      	ldr	r2, [pc, #188]	; (8010e1c <network_configure_weights+0x1ec>)
 8010d5e:	6013      	str	r3, [r2, #0]
    conv2_weights_array.data = AI_PTR(weights + 38272);
 8010d60:	68fb      	ldr	r3, [r7, #12]
 8010d62:	f503 4315 	add.w	r3, r3, #38144	; 0x9500
 8010d66:	3380      	adds	r3, #128	; 0x80
 8010d68:	4a2c      	ldr	r2, [pc, #176]	; (8010e1c <network_configure_weights+0x1ec>)
 8010d6a:	6093      	str	r3, [r2, #8]
    conv2_weights_array.data_start = AI_PTR(weights + 38272);
 8010d6c:	68fb      	ldr	r3, [r7, #12]
 8010d6e:	f503 4315 	add.w	r3, r3, #38144	; 0x9500
 8010d72:	3380      	adds	r3, #128	; 0x80
 8010d74:	4a29      	ldr	r2, [pc, #164]	; (8010e1c <network_configure_weights+0x1ec>)
 8010d76:	60d3      	str	r3, [r2, #12]
    conv1_bias_array.format |= AI_FMT_FLAG_CONST;
 8010d78:	4b29      	ldr	r3, [pc, #164]	; (8010e20 <network_configure_weights+0x1f0>)
 8010d7a:	681b      	ldr	r3, [r3, #0]
 8010d7c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010d80:	4a27      	ldr	r2, [pc, #156]	; (8010e20 <network_configure_weights+0x1f0>)
 8010d82:	6013      	str	r3, [r2, #0]
    conv1_bias_array.data = AI_PTR(weights + 38144);
 8010d84:	68fb      	ldr	r3, [r7, #12]
 8010d86:	f503 4315 	add.w	r3, r3, #38144	; 0x9500
 8010d8a:	4a25      	ldr	r2, [pc, #148]	; (8010e20 <network_configure_weights+0x1f0>)
 8010d8c:	6093      	str	r3, [r2, #8]
    conv1_bias_array.data_start = AI_PTR(weights + 38144);
 8010d8e:	68fb      	ldr	r3, [r7, #12]
 8010d90:	f503 4315 	add.w	r3, r3, #38144	; 0x9500
 8010d94:	4a22      	ldr	r2, [pc, #136]	; (8010e20 <network_configure_weights+0x1f0>)
 8010d96:	60d3      	str	r3, [r2, #12]
    conv1_weights_array.format |= AI_FMT_FLAG_CONST;
 8010d98:	4b22      	ldr	r3, [pc, #136]	; (8010e24 <network_configure_weights+0x1f4>)
 8010d9a:	681b      	ldr	r3, [r3, #0]
 8010d9c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010da0:	4a20      	ldr	r2, [pc, #128]	; (8010e24 <network_configure_weights+0x1f4>)
 8010da2:	6013      	str	r3, [r2, #0]
    conv1_weights_array.data = AI_PTR(weights + 1280);
 8010da4:	68fb      	ldr	r3, [r7, #12]
 8010da6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8010daa:	4a1e      	ldr	r2, [pc, #120]	; (8010e24 <network_configure_weights+0x1f4>)
 8010dac:	6093      	str	r3, [r2, #8]
    conv1_weights_array.data_start = AI_PTR(weights + 1280);
 8010dae:	68fb      	ldr	r3, [r7, #12]
 8010db0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8010db4:	4a1b      	ldr	r2, [pc, #108]	; (8010e24 <network_configure_weights+0x1f4>)
 8010db6:	60d3      	str	r3, [r2, #12]
    conv0_bias_array.format |= AI_FMT_FLAG_CONST;
 8010db8:	4b1b      	ldr	r3, [pc, #108]	; (8010e28 <network_configure_weights+0x1f8>)
 8010dba:	681b      	ldr	r3, [r3, #0]
 8010dbc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010dc0:	4a19      	ldr	r2, [pc, #100]	; (8010e28 <network_configure_weights+0x1f8>)
 8010dc2:	6013      	str	r3, [r2, #0]
    conv0_bias_array.data = AI_PTR(weights + 1152);
 8010dc4:	68fb      	ldr	r3, [r7, #12]
 8010dc6:	f503 6390 	add.w	r3, r3, #1152	; 0x480
 8010dca:	4a17      	ldr	r2, [pc, #92]	; (8010e28 <network_configure_weights+0x1f8>)
 8010dcc:	6093      	str	r3, [r2, #8]
    conv0_bias_array.data_start = AI_PTR(weights + 1152);
 8010dce:	68fb      	ldr	r3, [r7, #12]
 8010dd0:	f503 6390 	add.w	r3, r3, #1152	; 0x480
 8010dd4:	4a14      	ldr	r2, [pc, #80]	; (8010e28 <network_configure_weights+0x1f8>)
 8010dd6:	60d3      	str	r3, [r2, #12]
    conv0_weights_array.format |= AI_FMT_FLAG_CONST;
 8010dd8:	4b14      	ldr	r3, [pc, #80]	; (8010e2c <network_configure_weights+0x1fc>)
 8010dda:	681b      	ldr	r3, [r3, #0]
 8010ddc:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8010de0:	4a12      	ldr	r2, [pc, #72]	; (8010e2c <network_configure_weights+0x1fc>)
 8010de2:	6013      	str	r3, [r2, #0]
    conv0_weights_array.data = AI_PTR(weights + 0);
 8010de4:	4a11      	ldr	r2, [pc, #68]	; (8010e2c <network_configure_weights+0x1fc>)
 8010de6:	68fb      	ldr	r3, [r7, #12]
 8010de8:	6093      	str	r3, [r2, #8]
    conv0_weights_array.data_start = AI_PTR(weights + 0);
 8010dea:	4a10      	ldr	r2, [pc, #64]	; (8010e2c <network_configure_weights+0x1fc>)
 8010dec:	68fb      	ldr	r3, [r7, #12]
 8010dee:	60d3      	str	r3, [r2, #12]
  }

  return true;
 8010df0:	2301      	movs	r3, #1
}
 8010df2:	4618      	mov	r0, r3
 8010df4:	3714      	adds	r7, #20
 8010df6:	46bd      	mov	sp, r7
 8010df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dfc:	4770      	bx	lr
 8010dfe:	bf00      	nop
 8010e00:	20000170 	.word	0x20000170
 8010e04:	20000180 	.word	0x20000180
 8010e08:	20000190 	.word	0x20000190
 8010e0c:	200001a0 	.word	0x200001a0
 8010e10:	200001b0 	.word	0x200001b0
 8010e14:	200001c0 	.word	0x200001c0
 8010e18:	200001d0 	.word	0x200001d0
 8010e1c:	200001e0 	.word	0x200001e0
 8010e20:	200001f0 	.word	0x200001f0
 8010e24:	20000200 	.word	0x20000200
 8010e28:	20000210 	.word	0x20000210
 8010e2c:	20000220 	.word	0x20000220

08010e30 <ai_network_get_error>:
  return false;
}

AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 8010e30:	b580      	push	{r7, lr}
 8010e32:	b082      	sub	sp, #8
 8010e34:	af00      	add	r7, sp, #0
 8010e36:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 8010e38:	6878      	ldr	r0, [r7, #4]
 8010e3a:	f7ef fad4 	bl	80003e6 <ai_platform_network_get_error>
 8010e3e:	4603      	mov	r3, r0
}
 8010e40:	4618      	mov	r0, r3
 8010e42:	3708      	adds	r7, #8
 8010e44:	46bd      	mov	sp, r7
 8010e46:	bd80      	pop	{r7, pc}

08010e48 <ai_network_create>:

AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8010e48:	b580      	push	{r7, lr}
 8010e4a:	b084      	sub	sp, #16
 8010e4c:	af02      	add	r7, sp, #8
 8010e4e:	6078      	str	r0, [r7, #4]
 8010e50:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8010e52:	2300      	movs	r3, #0
 8010e54:	9301      	str	r3, [sp, #4]
 8010e56:	2303      	movs	r3, #3
 8010e58:	9300      	str	r3, [sp, #0]
 8010e5a:	2301      	movs	r3, #1
 8010e5c:	4a04      	ldr	r2, [pc, #16]	; (8010e70 <ai_network_create+0x28>)
 8010e5e:	6839      	ldr	r1, [r7, #0]
 8010e60:	6878      	ldr	r0, [r7, #4]
 8010e62:	f7ef fbab 	bl	80005bc <ai_platform_network_create>
 8010e66:	4603      	mov	r3, r0
    network, network_config, 
    &AI_NET_OBJ_INSTANCE,
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8010e68:	4618      	mov	r0, r3
 8010e6a:	3708      	adds	r7, #8
 8010e6c:	46bd      	mov	sp, r7
 8010e6e:	bd80      	pop	{r7, pc}
 8010e70:	200000f8 	.word	0x200000f8

08010e74 <ai_network_destroy>:

AI_API_ENTRY
ai_handle ai_network_destroy(ai_handle network)
{
 8010e74:	b580      	push	{r7, lr}
 8010e76:	b082      	sub	sp, #8
 8010e78:	af00      	add	r7, sp, #0
 8010e7a:	6078      	str	r0, [r7, #4]
  return ai_platform_network_destroy(network);
 8010e7c:	6878      	ldr	r0, [r7, #4]
 8010e7e:	f7ef fbe2 	bl	8000646 <ai_platform_network_destroy>
 8010e82:	4603      	mov	r3, r0
}
 8010e84:	4618      	mov	r0, r3
 8010e86:	3708      	adds	r7, #8
 8010e88:	46bd      	mov	sp, r7
 8010e8a:	bd80      	pop	{r7, pc}

08010e8c <ai_network_init>:

AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 8010e8c:	b580      	push	{r7, lr}
 8010e8e:	b084      	sub	sp, #16
 8010e90:	af00      	add	r7, sp, #0
 8010e92:	6078      	str	r0, [r7, #4]
 8010e94:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = ai_platform_network_init(network, params);
 8010e96:	6839      	ldr	r1, [r7, #0]
 8010e98:	6878      	ldr	r0, [r7, #4]
 8010e9a:	f7ef fbf7 	bl	800068c <ai_platform_network_init>
 8010e9e:	60f8      	str	r0, [r7, #12]
  if ( !net_ctx ) return false;
 8010ea0:	68fb      	ldr	r3, [r7, #12]
 8010ea2:	2b00      	cmp	r3, #0
 8010ea4:	d101      	bne.n	8010eaa <ai_network_init+0x1e>
 8010ea6:	2300      	movs	r3, #0
 8010ea8:	e01f      	b.n	8010eea <ai_network_init+0x5e>

  ai_bool ok = true;
 8010eaa:	2301      	movs	r3, #1
 8010eac:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_weights(net_ctx, &params->params);
 8010eae:	683b      	ldr	r3, [r7, #0]
 8010eb0:	4619      	mov	r1, r3
 8010eb2:	68f8      	ldr	r0, [r7, #12]
 8010eb4:	f7ff febc 	bl	8010c30 <network_configure_weights>
 8010eb8:	4603      	mov	r3, r0
 8010eba:	461a      	mov	r2, r3
 8010ebc:	7afb      	ldrb	r3, [r7, #11]
 8010ebe:	4013      	ands	r3, r2
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	bf14      	ite	ne
 8010ec4:	2301      	movne	r3, #1
 8010ec6:	2300      	moveq	r3, #0
 8010ec8:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, &params->activations);
 8010eca:	683b      	ldr	r3, [r7, #0]
 8010ecc:	3318      	adds	r3, #24
 8010ece:	4619      	mov	r1, r3
 8010ed0:	68f8      	ldr	r0, [r7, #12]
 8010ed2:	f7ff fe15 	bl	8010b00 <network_configure_activations>
 8010ed6:	4603      	mov	r3, r0
 8010ed8:	461a      	mov	r2, r3
 8010eda:	7afb      	ldrb	r3, [r7, #11]
 8010edc:	4013      	ands	r3, r2
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	bf14      	ite	ne
 8010ee2:	2301      	movne	r3, #1
 8010ee4:	2300      	moveq	r3, #0
 8010ee6:	72fb      	strb	r3, [r7, #11]

  return ok;
 8010ee8:	7afb      	ldrb	r3, [r7, #11]
}
 8010eea:	4618      	mov	r0, r3
 8010eec:	3710      	adds	r7, #16
 8010eee:	46bd      	mov	sp, r7
 8010ef0:	bd80      	pop	{r7, pc}

08010ef2 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 8010ef2:	b580      	push	{r7, lr}
 8010ef4:	b084      	sub	sp, #16
 8010ef6:	af00      	add	r7, sp, #0
 8010ef8:	60f8      	str	r0, [r7, #12]
 8010efa:	60b9      	str	r1, [r7, #8]
 8010efc:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 8010efe:	687a      	ldr	r2, [r7, #4]
 8010f00:	68b9      	ldr	r1, [r7, #8]
 8010f02:	68f8      	ldr	r0, [r7, #12]
 8010f04:	f7ef fc1e 	bl	8000744 <ai_platform_network_process>
 8010f08:	4603      	mov	r3, r0
}
 8010f0a:	4618      	mov	r0, r3
 8010f0c:	3710      	adds	r7, #16
 8010f0e:	46bd      	mov	sp, r7
 8010f10:	bd80      	pop	{r7, pc}
	...

08010f14 <ai_network_data_weights_get>:
#include "network_data.h"

ai_handle ai_network_data_weights_get(void)
{
 8010f14:	b480      	push	{r7}
 8010f16:	af00      	add	r7, sp, #0
    0xa7, 0x01, 0x57, 0xbc, 0x9b, 0x6e, 0x99, 0xbc, 0xe5, 0x46,
    0x5c, 0xbc, 0xc9, 0x21, 0x0e, 0xbd, 0x48, 0x8e, 0x80,
    0xbc, 0xd4, 0xb9, 0xa0, 0x3b, 0x6c, 0x07, 0x98, 0x3b
  };

  return AI_HANDLE_PTR(s_network_weights);
 8010f18:	4b02      	ldr	r3, [pc, #8]	; (8010f24 <ai_network_data_weights_get+0x10>)

}
 8010f1a:	4618      	mov	r0, r3
 8010f1c:	46bd      	mov	sp, r7
 8010f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f22:	4770      	bx	lr
 8010f24:	0801a7ec 	.word	0x0801a7ec

08010f28 <__aeabi_memclr>:
 8010f28:	2200      	movs	r2, #0
 8010f2a:	f7f5 b975 	b.w	8006218 <__aeabi_memset>

08010f2e <__aeabi_memcpy>:
 8010f2e:	f000 b83b 	b.w	8010fa8 <memcpy>
	...

08010f34 <__errno>:
 8010f34:	4b01      	ldr	r3, [pc, #4]	; (8010f3c <__errno+0x8>)
 8010f36:	6818      	ldr	r0, [r3, #0]
 8010f38:	4770      	bx	lr
 8010f3a:	bf00      	nop
 8010f3c:	20000c30 	.word	0x20000c30

08010f40 <__libc_init_array>:
 8010f40:	b570      	push	{r4, r5, r6, lr}
 8010f42:	4d0d      	ldr	r5, [pc, #52]	; (8010f78 <__libc_init_array+0x38>)
 8010f44:	4c0d      	ldr	r4, [pc, #52]	; (8010f7c <__libc_init_array+0x3c>)
 8010f46:	1b64      	subs	r4, r4, r5
 8010f48:	10a4      	asrs	r4, r4, #2
 8010f4a:	2600      	movs	r6, #0
 8010f4c:	42a6      	cmp	r6, r4
 8010f4e:	d109      	bne.n	8010f64 <__libc_init_array+0x24>
 8010f50:	4d0b      	ldr	r5, [pc, #44]	; (8010f80 <__libc_init_array+0x40>)
 8010f52:	4c0c      	ldr	r4, [pc, #48]	; (8010f84 <__libc_init_array+0x44>)
 8010f54:	f005 fe30 	bl	8016bb8 <_init>
 8010f58:	1b64      	subs	r4, r4, r5
 8010f5a:	10a4      	asrs	r4, r4, #2
 8010f5c:	2600      	movs	r6, #0
 8010f5e:	42a6      	cmp	r6, r4
 8010f60:	d105      	bne.n	8010f6e <__libc_init_array+0x2e>
 8010f62:	bd70      	pop	{r4, r5, r6, pc}
 8010f64:	f855 3b04 	ldr.w	r3, [r5], #4
 8010f68:	4798      	blx	r3
 8010f6a:	3601      	adds	r6, #1
 8010f6c:	e7ee      	b.n	8010f4c <__libc_init_array+0xc>
 8010f6e:	f855 3b04 	ldr.w	r3, [r5], #4
 8010f72:	4798      	blx	r3
 8010f74:	3601      	adds	r6, #1
 8010f76:	e7f2      	b.n	8010f5e <__libc_init_array+0x1e>
 8010f78:	0807d3e4 	.word	0x0807d3e4
 8010f7c:	0807d3e4 	.word	0x0807d3e4
 8010f80:	0807d3e4 	.word	0x0807d3e4
 8010f84:	0807d3e8 	.word	0x0807d3e8

08010f88 <memcmp>:
 8010f88:	b510      	push	{r4, lr}
 8010f8a:	3901      	subs	r1, #1
 8010f8c:	4402      	add	r2, r0
 8010f8e:	4290      	cmp	r0, r2
 8010f90:	d101      	bne.n	8010f96 <memcmp+0xe>
 8010f92:	2000      	movs	r0, #0
 8010f94:	e005      	b.n	8010fa2 <memcmp+0x1a>
 8010f96:	7803      	ldrb	r3, [r0, #0]
 8010f98:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8010f9c:	42a3      	cmp	r3, r4
 8010f9e:	d001      	beq.n	8010fa4 <memcmp+0x1c>
 8010fa0:	1b18      	subs	r0, r3, r4
 8010fa2:	bd10      	pop	{r4, pc}
 8010fa4:	3001      	adds	r0, #1
 8010fa6:	e7f2      	b.n	8010f8e <memcmp+0x6>

08010fa8 <memcpy>:
 8010fa8:	440a      	add	r2, r1
 8010faa:	4291      	cmp	r1, r2
 8010fac:	f100 33ff 	add.w	r3, r0, #4294967295
 8010fb0:	d100      	bne.n	8010fb4 <memcpy+0xc>
 8010fb2:	4770      	bx	lr
 8010fb4:	b510      	push	{r4, lr}
 8010fb6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010fba:	f803 4f01 	strb.w	r4, [r3, #1]!
 8010fbe:	4291      	cmp	r1, r2
 8010fc0:	d1f9      	bne.n	8010fb6 <memcpy+0xe>
 8010fc2:	bd10      	pop	{r4, pc}

08010fc4 <memset>:
 8010fc4:	4402      	add	r2, r0
 8010fc6:	4603      	mov	r3, r0
 8010fc8:	4293      	cmp	r3, r2
 8010fca:	d100      	bne.n	8010fce <memset+0xa>
 8010fcc:	4770      	bx	lr
 8010fce:	f803 1b01 	strb.w	r1, [r3], #1
 8010fd2:	e7f9      	b.n	8010fc8 <memset+0x4>

08010fd4 <__cvt>:
 8010fd4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010fd8:	ec55 4b10 	vmov	r4, r5, d0
 8010fdc:	2d00      	cmp	r5, #0
 8010fde:	460e      	mov	r6, r1
 8010fe0:	4619      	mov	r1, r3
 8010fe2:	462b      	mov	r3, r5
 8010fe4:	bfbb      	ittet	lt
 8010fe6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8010fea:	461d      	movlt	r5, r3
 8010fec:	2300      	movge	r3, #0
 8010fee:	232d      	movlt	r3, #45	; 0x2d
 8010ff0:	700b      	strb	r3, [r1, #0]
 8010ff2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8010ff4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8010ff8:	4691      	mov	r9, r2
 8010ffa:	f023 0820 	bic.w	r8, r3, #32
 8010ffe:	bfbc      	itt	lt
 8011000:	4622      	movlt	r2, r4
 8011002:	4614      	movlt	r4, r2
 8011004:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011008:	d005      	beq.n	8011016 <__cvt+0x42>
 801100a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 801100e:	d100      	bne.n	8011012 <__cvt+0x3e>
 8011010:	3601      	adds	r6, #1
 8011012:	2102      	movs	r1, #2
 8011014:	e000      	b.n	8011018 <__cvt+0x44>
 8011016:	2103      	movs	r1, #3
 8011018:	ab03      	add	r3, sp, #12
 801101a:	9301      	str	r3, [sp, #4]
 801101c:	ab02      	add	r3, sp, #8
 801101e:	9300      	str	r3, [sp, #0]
 8011020:	ec45 4b10 	vmov	d0, r4, r5
 8011024:	4653      	mov	r3, sl
 8011026:	4632      	mov	r2, r6
 8011028:	f000 fd0a 	bl	8011a40 <_dtoa_r>
 801102c:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8011030:	4607      	mov	r7, r0
 8011032:	d102      	bne.n	801103a <__cvt+0x66>
 8011034:	f019 0f01 	tst.w	r9, #1
 8011038:	d022      	beq.n	8011080 <__cvt+0xac>
 801103a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 801103e:	eb07 0906 	add.w	r9, r7, r6
 8011042:	d110      	bne.n	8011066 <__cvt+0x92>
 8011044:	783b      	ldrb	r3, [r7, #0]
 8011046:	2b30      	cmp	r3, #48	; 0x30
 8011048:	d10a      	bne.n	8011060 <__cvt+0x8c>
 801104a:	2200      	movs	r2, #0
 801104c:	2300      	movs	r3, #0
 801104e:	4620      	mov	r0, r4
 8011050:	4629      	mov	r1, r5
 8011052:	f7f5 fdb1 	bl	8006bb8 <__aeabi_dcmpeq>
 8011056:	b918      	cbnz	r0, 8011060 <__cvt+0x8c>
 8011058:	f1c6 0601 	rsb	r6, r6, #1
 801105c:	f8ca 6000 	str.w	r6, [sl]
 8011060:	f8da 3000 	ldr.w	r3, [sl]
 8011064:	4499      	add	r9, r3
 8011066:	2200      	movs	r2, #0
 8011068:	2300      	movs	r3, #0
 801106a:	4620      	mov	r0, r4
 801106c:	4629      	mov	r1, r5
 801106e:	f7f5 fda3 	bl	8006bb8 <__aeabi_dcmpeq>
 8011072:	b108      	cbz	r0, 8011078 <__cvt+0xa4>
 8011074:	f8cd 900c 	str.w	r9, [sp, #12]
 8011078:	2230      	movs	r2, #48	; 0x30
 801107a:	9b03      	ldr	r3, [sp, #12]
 801107c:	454b      	cmp	r3, r9
 801107e:	d307      	bcc.n	8011090 <__cvt+0xbc>
 8011080:	9b03      	ldr	r3, [sp, #12]
 8011082:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011084:	1bdb      	subs	r3, r3, r7
 8011086:	4638      	mov	r0, r7
 8011088:	6013      	str	r3, [r2, #0]
 801108a:	b004      	add	sp, #16
 801108c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011090:	1c59      	adds	r1, r3, #1
 8011092:	9103      	str	r1, [sp, #12]
 8011094:	701a      	strb	r2, [r3, #0]
 8011096:	e7f0      	b.n	801107a <__cvt+0xa6>

08011098 <__exponent>:
 8011098:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801109a:	4603      	mov	r3, r0
 801109c:	2900      	cmp	r1, #0
 801109e:	bfb8      	it	lt
 80110a0:	4249      	neglt	r1, r1
 80110a2:	f803 2b02 	strb.w	r2, [r3], #2
 80110a6:	bfb4      	ite	lt
 80110a8:	222d      	movlt	r2, #45	; 0x2d
 80110aa:	222b      	movge	r2, #43	; 0x2b
 80110ac:	2909      	cmp	r1, #9
 80110ae:	7042      	strb	r2, [r0, #1]
 80110b0:	dd2a      	ble.n	8011108 <__exponent+0x70>
 80110b2:	f10d 0407 	add.w	r4, sp, #7
 80110b6:	46a4      	mov	ip, r4
 80110b8:	270a      	movs	r7, #10
 80110ba:	46a6      	mov	lr, r4
 80110bc:	460a      	mov	r2, r1
 80110be:	fb91 f6f7 	sdiv	r6, r1, r7
 80110c2:	fb07 1516 	mls	r5, r7, r6, r1
 80110c6:	3530      	adds	r5, #48	; 0x30
 80110c8:	2a63      	cmp	r2, #99	; 0x63
 80110ca:	f104 34ff 	add.w	r4, r4, #4294967295
 80110ce:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80110d2:	4631      	mov	r1, r6
 80110d4:	dcf1      	bgt.n	80110ba <__exponent+0x22>
 80110d6:	3130      	adds	r1, #48	; 0x30
 80110d8:	f1ae 0502 	sub.w	r5, lr, #2
 80110dc:	f804 1c01 	strb.w	r1, [r4, #-1]
 80110e0:	1c44      	adds	r4, r0, #1
 80110e2:	4629      	mov	r1, r5
 80110e4:	4561      	cmp	r1, ip
 80110e6:	d30a      	bcc.n	80110fe <__exponent+0x66>
 80110e8:	f10d 0209 	add.w	r2, sp, #9
 80110ec:	eba2 020e 	sub.w	r2, r2, lr
 80110f0:	4565      	cmp	r5, ip
 80110f2:	bf88      	it	hi
 80110f4:	2200      	movhi	r2, #0
 80110f6:	4413      	add	r3, r2
 80110f8:	1a18      	subs	r0, r3, r0
 80110fa:	b003      	add	sp, #12
 80110fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80110fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011102:	f804 2f01 	strb.w	r2, [r4, #1]!
 8011106:	e7ed      	b.n	80110e4 <__exponent+0x4c>
 8011108:	2330      	movs	r3, #48	; 0x30
 801110a:	3130      	adds	r1, #48	; 0x30
 801110c:	7083      	strb	r3, [r0, #2]
 801110e:	70c1      	strb	r1, [r0, #3]
 8011110:	1d03      	adds	r3, r0, #4
 8011112:	e7f1      	b.n	80110f8 <__exponent+0x60>

08011114 <_printf_float>:
 8011114:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011118:	ed2d 8b02 	vpush	{d8}
 801111c:	b08d      	sub	sp, #52	; 0x34
 801111e:	460c      	mov	r4, r1
 8011120:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8011124:	4616      	mov	r6, r2
 8011126:	461f      	mov	r7, r3
 8011128:	4605      	mov	r5, r0
 801112a:	f001 fa89 	bl	8012640 <_localeconv_r>
 801112e:	f8d0 a000 	ldr.w	sl, [r0]
 8011132:	4650      	mov	r0, sl
 8011134:	f7f5 f8bd 	bl	80062b2 <strlen>
 8011138:	2300      	movs	r3, #0
 801113a:	930a      	str	r3, [sp, #40]	; 0x28
 801113c:	6823      	ldr	r3, [r4, #0]
 801113e:	9305      	str	r3, [sp, #20]
 8011140:	f8d8 3000 	ldr.w	r3, [r8]
 8011144:	f894 b018 	ldrb.w	fp, [r4, #24]
 8011148:	3307      	adds	r3, #7
 801114a:	f023 0307 	bic.w	r3, r3, #7
 801114e:	f103 0208 	add.w	r2, r3, #8
 8011152:	f8c8 2000 	str.w	r2, [r8]
 8011156:	e9d3 2300 	ldrd	r2, r3, [r3]
 801115a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 801115e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8011162:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011166:	9307      	str	r3, [sp, #28]
 8011168:	f8cd 8018 	str.w	r8, [sp, #24]
 801116c:	ee08 0a10 	vmov	s16, r0
 8011170:	4b9f      	ldr	r3, [pc, #636]	; (80113f0 <_printf_float+0x2dc>)
 8011172:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011176:	f04f 32ff 	mov.w	r2, #4294967295
 801117a:	f7f5 fd4f 	bl	8006c1c <__aeabi_dcmpun>
 801117e:	bb88      	cbnz	r0, 80111e4 <_printf_float+0xd0>
 8011180:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011184:	4b9a      	ldr	r3, [pc, #616]	; (80113f0 <_printf_float+0x2dc>)
 8011186:	f04f 32ff 	mov.w	r2, #4294967295
 801118a:	f7f5 fd29 	bl	8006be0 <__aeabi_dcmple>
 801118e:	bb48      	cbnz	r0, 80111e4 <_printf_float+0xd0>
 8011190:	2200      	movs	r2, #0
 8011192:	2300      	movs	r3, #0
 8011194:	4640      	mov	r0, r8
 8011196:	4649      	mov	r1, r9
 8011198:	f7f5 fd18 	bl	8006bcc <__aeabi_dcmplt>
 801119c:	b110      	cbz	r0, 80111a4 <_printf_float+0x90>
 801119e:	232d      	movs	r3, #45	; 0x2d
 80111a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80111a4:	4b93      	ldr	r3, [pc, #588]	; (80113f4 <_printf_float+0x2e0>)
 80111a6:	4894      	ldr	r0, [pc, #592]	; (80113f8 <_printf_float+0x2e4>)
 80111a8:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80111ac:	bf94      	ite	ls
 80111ae:	4698      	movls	r8, r3
 80111b0:	4680      	movhi	r8, r0
 80111b2:	2303      	movs	r3, #3
 80111b4:	6123      	str	r3, [r4, #16]
 80111b6:	9b05      	ldr	r3, [sp, #20]
 80111b8:	f023 0204 	bic.w	r2, r3, #4
 80111bc:	6022      	str	r2, [r4, #0]
 80111be:	f04f 0900 	mov.w	r9, #0
 80111c2:	9700      	str	r7, [sp, #0]
 80111c4:	4633      	mov	r3, r6
 80111c6:	aa0b      	add	r2, sp, #44	; 0x2c
 80111c8:	4621      	mov	r1, r4
 80111ca:	4628      	mov	r0, r5
 80111cc:	f000 f9d8 	bl	8011580 <_printf_common>
 80111d0:	3001      	adds	r0, #1
 80111d2:	f040 8090 	bne.w	80112f6 <_printf_float+0x1e2>
 80111d6:	f04f 30ff 	mov.w	r0, #4294967295
 80111da:	b00d      	add	sp, #52	; 0x34
 80111dc:	ecbd 8b02 	vpop	{d8}
 80111e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80111e4:	4642      	mov	r2, r8
 80111e6:	464b      	mov	r3, r9
 80111e8:	4640      	mov	r0, r8
 80111ea:	4649      	mov	r1, r9
 80111ec:	f7f5 fd16 	bl	8006c1c <__aeabi_dcmpun>
 80111f0:	b140      	cbz	r0, 8011204 <_printf_float+0xf0>
 80111f2:	464b      	mov	r3, r9
 80111f4:	2b00      	cmp	r3, #0
 80111f6:	bfbc      	itt	lt
 80111f8:	232d      	movlt	r3, #45	; 0x2d
 80111fa:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80111fe:	487f      	ldr	r0, [pc, #508]	; (80113fc <_printf_float+0x2e8>)
 8011200:	4b7f      	ldr	r3, [pc, #508]	; (8011400 <_printf_float+0x2ec>)
 8011202:	e7d1      	b.n	80111a8 <_printf_float+0x94>
 8011204:	6863      	ldr	r3, [r4, #4]
 8011206:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 801120a:	9206      	str	r2, [sp, #24]
 801120c:	1c5a      	adds	r2, r3, #1
 801120e:	d13f      	bne.n	8011290 <_printf_float+0x17c>
 8011210:	2306      	movs	r3, #6
 8011212:	6063      	str	r3, [r4, #4]
 8011214:	9b05      	ldr	r3, [sp, #20]
 8011216:	6861      	ldr	r1, [r4, #4]
 8011218:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 801121c:	2300      	movs	r3, #0
 801121e:	9303      	str	r3, [sp, #12]
 8011220:	ab0a      	add	r3, sp, #40	; 0x28
 8011222:	e9cd b301 	strd	fp, r3, [sp, #4]
 8011226:	ab09      	add	r3, sp, #36	; 0x24
 8011228:	ec49 8b10 	vmov	d0, r8, r9
 801122c:	9300      	str	r3, [sp, #0]
 801122e:	6022      	str	r2, [r4, #0]
 8011230:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011234:	4628      	mov	r0, r5
 8011236:	f7ff fecd 	bl	8010fd4 <__cvt>
 801123a:	9b06      	ldr	r3, [sp, #24]
 801123c:	9909      	ldr	r1, [sp, #36]	; 0x24
 801123e:	2b47      	cmp	r3, #71	; 0x47
 8011240:	4680      	mov	r8, r0
 8011242:	d108      	bne.n	8011256 <_printf_float+0x142>
 8011244:	1cc8      	adds	r0, r1, #3
 8011246:	db02      	blt.n	801124e <_printf_float+0x13a>
 8011248:	6863      	ldr	r3, [r4, #4]
 801124a:	4299      	cmp	r1, r3
 801124c:	dd41      	ble.n	80112d2 <_printf_float+0x1be>
 801124e:	f1ab 0b02 	sub.w	fp, fp, #2
 8011252:	fa5f fb8b 	uxtb.w	fp, fp
 8011256:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 801125a:	d820      	bhi.n	801129e <_printf_float+0x18a>
 801125c:	3901      	subs	r1, #1
 801125e:	465a      	mov	r2, fp
 8011260:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011264:	9109      	str	r1, [sp, #36]	; 0x24
 8011266:	f7ff ff17 	bl	8011098 <__exponent>
 801126a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801126c:	1813      	adds	r3, r2, r0
 801126e:	2a01      	cmp	r2, #1
 8011270:	4681      	mov	r9, r0
 8011272:	6123      	str	r3, [r4, #16]
 8011274:	dc02      	bgt.n	801127c <_printf_float+0x168>
 8011276:	6822      	ldr	r2, [r4, #0]
 8011278:	07d2      	lsls	r2, r2, #31
 801127a:	d501      	bpl.n	8011280 <_printf_float+0x16c>
 801127c:	3301      	adds	r3, #1
 801127e:	6123      	str	r3, [r4, #16]
 8011280:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011284:	2b00      	cmp	r3, #0
 8011286:	d09c      	beq.n	80111c2 <_printf_float+0xae>
 8011288:	232d      	movs	r3, #45	; 0x2d
 801128a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 801128e:	e798      	b.n	80111c2 <_printf_float+0xae>
 8011290:	9a06      	ldr	r2, [sp, #24]
 8011292:	2a47      	cmp	r2, #71	; 0x47
 8011294:	d1be      	bne.n	8011214 <_printf_float+0x100>
 8011296:	2b00      	cmp	r3, #0
 8011298:	d1bc      	bne.n	8011214 <_printf_float+0x100>
 801129a:	2301      	movs	r3, #1
 801129c:	e7b9      	b.n	8011212 <_printf_float+0xfe>
 801129e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80112a2:	d118      	bne.n	80112d6 <_printf_float+0x1c2>
 80112a4:	2900      	cmp	r1, #0
 80112a6:	6863      	ldr	r3, [r4, #4]
 80112a8:	dd0b      	ble.n	80112c2 <_printf_float+0x1ae>
 80112aa:	6121      	str	r1, [r4, #16]
 80112ac:	b913      	cbnz	r3, 80112b4 <_printf_float+0x1a0>
 80112ae:	6822      	ldr	r2, [r4, #0]
 80112b0:	07d0      	lsls	r0, r2, #31
 80112b2:	d502      	bpl.n	80112ba <_printf_float+0x1a6>
 80112b4:	3301      	adds	r3, #1
 80112b6:	440b      	add	r3, r1
 80112b8:	6123      	str	r3, [r4, #16]
 80112ba:	65a1      	str	r1, [r4, #88]	; 0x58
 80112bc:	f04f 0900 	mov.w	r9, #0
 80112c0:	e7de      	b.n	8011280 <_printf_float+0x16c>
 80112c2:	b913      	cbnz	r3, 80112ca <_printf_float+0x1b6>
 80112c4:	6822      	ldr	r2, [r4, #0]
 80112c6:	07d2      	lsls	r2, r2, #31
 80112c8:	d501      	bpl.n	80112ce <_printf_float+0x1ba>
 80112ca:	3302      	adds	r3, #2
 80112cc:	e7f4      	b.n	80112b8 <_printf_float+0x1a4>
 80112ce:	2301      	movs	r3, #1
 80112d0:	e7f2      	b.n	80112b8 <_printf_float+0x1a4>
 80112d2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80112d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80112d8:	4299      	cmp	r1, r3
 80112da:	db05      	blt.n	80112e8 <_printf_float+0x1d4>
 80112dc:	6823      	ldr	r3, [r4, #0]
 80112de:	6121      	str	r1, [r4, #16]
 80112e0:	07d8      	lsls	r0, r3, #31
 80112e2:	d5ea      	bpl.n	80112ba <_printf_float+0x1a6>
 80112e4:	1c4b      	adds	r3, r1, #1
 80112e6:	e7e7      	b.n	80112b8 <_printf_float+0x1a4>
 80112e8:	2900      	cmp	r1, #0
 80112ea:	bfd4      	ite	le
 80112ec:	f1c1 0202 	rsble	r2, r1, #2
 80112f0:	2201      	movgt	r2, #1
 80112f2:	4413      	add	r3, r2
 80112f4:	e7e0      	b.n	80112b8 <_printf_float+0x1a4>
 80112f6:	6823      	ldr	r3, [r4, #0]
 80112f8:	055a      	lsls	r2, r3, #21
 80112fa:	d407      	bmi.n	801130c <_printf_float+0x1f8>
 80112fc:	6923      	ldr	r3, [r4, #16]
 80112fe:	4642      	mov	r2, r8
 8011300:	4631      	mov	r1, r6
 8011302:	4628      	mov	r0, r5
 8011304:	47b8      	blx	r7
 8011306:	3001      	adds	r0, #1
 8011308:	d12c      	bne.n	8011364 <_printf_float+0x250>
 801130a:	e764      	b.n	80111d6 <_printf_float+0xc2>
 801130c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011310:	f240 80e0 	bls.w	80114d4 <_printf_float+0x3c0>
 8011314:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011318:	2200      	movs	r2, #0
 801131a:	2300      	movs	r3, #0
 801131c:	f7f5 fc4c 	bl	8006bb8 <__aeabi_dcmpeq>
 8011320:	2800      	cmp	r0, #0
 8011322:	d034      	beq.n	801138e <_printf_float+0x27a>
 8011324:	4a37      	ldr	r2, [pc, #220]	; (8011404 <_printf_float+0x2f0>)
 8011326:	2301      	movs	r3, #1
 8011328:	4631      	mov	r1, r6
 801132a:	4628      	mov	r0, r5
 801132c:	47b8      	blx	r7
 801132e:	3001      	adds	r0, #1
 8011330:	f43f af51 	beq.w	80111d6 <_printf_float+0xc2>
 8011334:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011338:	429a      	cmp	r2, r3
 801133a:	db02      	blt.n	8011342 <_printf_float+0x22e>
 801133c:	6823      	ldr	r3, [r4, #0]
 801133e:	07d8      	lsls	r0, r3, #31
 8011340:	d510      	bpl.n	8011364 <_printf_float+0x250>
 8011342:	ee18 3a10 	vmov	r3, s16
 8011346:	4652      	mov	r2, sl
 8011348:	4631      	mov	r1, r6
 801134a:	4628      	mov	r0, r5
 801134c:	47b8      	blx	r7
 801134e:	3001      	adds	r0, #1
 8011350:	f43f af41 	beq.w	80111d6 <_printf_float+0xc2>
 8011354:	f04f 0800 	mov.w	r8, #0
 8011358:	f104 091a 	add.w	r9, r4, #26
 801135c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801135e:	3b01      	subs	r3, #1
 8011360:	4543      	cmp	r3, r8
 8011362:	dc09      	bgt.n	8011378 <_printf_float+0x264>
 8011364:	6823      	ldr	r3, [r4, #0]
 8011366:	079b      	lsls	r3, r3, #30
 8011368:	f100 8105 	bmi.w	8011576 <_printf_float+0x462>
 801136c:	68e0      	ldr	r0, [r4, #12]
 801136e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011370:	4298      	cmp	r0, r3
 8011372:	bfb8      	it	lt
 8011374:	4618      	movlt	r0, r3
 8011376:	e730      	b.n	80111da <_printf_float+0xc6>
 8011378:	2301      	movs	r3, #1
 801137a:	464a      	mov	r2, r9
 801137c:	4631      	mov	r1, r6
 801137e:	4628      	mov	r0, r5
 8011380:	47b8      	blx	r7
 8011382:	3001      	adds	r0, #1
 8011384:	f43f af27 	beq.w	80111d6 <_printf_float+0xc2>
 8011388:	f108 0801 	add.w	r8, r8, #1
 801138c:	e7e6      	b.n	801135c <_printf_float+0x248>
 801138e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011390:	2b00      	cmp	r3, #0
 8011392:	dc39      	bgt.n	8011408 <_printf_float+0x2f4>
 8011394:	4a1b      	ldr	r2, [pc, #108]	; (8011404 <_printf_float+0x2f0>)
 8011396:	2301      	movs	r3, #1
 8011398:	4631      	mov	r1, r6
 801139a:	4628      	mov	r0, r5
 801139c:	47b8      	blx	r7
 801139e:	3001      	adds	r0, #1
 80113a0:	f43f af19 	beq.w	80111d6 <_printf_float+0xc2>
 80113a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80113a8:	4313      	orrs	r3, r2
 80113aa:	d102      	bne.n	80113b2 <_printf_float+0x29e>
 80113ac:	6823      	ldr	r3, [r4, #0]
 80113ae:	07d9      	lsls	r1, r3, #31
 80113b0:	d5d8      	bpl.n	8011364 <_printf_float+0x250>
 80113b2:	ee18 3a10 	vmov	r3, s16
 80113b6:	4652      	mov	r2, sl
 80113b8:	4631      	mov	r1, r6
 80113ba:	4628      	mov	r0, r5
 80113bc:	47b8      	blx	r7
 80113be:	3001      	adds	r0, #1
 80113c0:	f43f af09 	beq.w	80111d6 <_printf_float+0xc2>
 80113c4:	f04f 0900 	mov.w	r9, #0
 80113c8:	f104 0a1a 	add.w	sl, r4, #26
 80113cc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80113ce:	425b      	negs	r3, r3
 80113d0:	454b      	cmp	r3, r9
 80113d2:	dc01      	bgt.n	80113d8 <_printf_float+0x2c4>
 80113d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80113d6:	e792      	b.n	80112fe <_printf_float+0x1ea>
 80113d8:	2301      	movs	r3, #1
 80113da:	4652      	mov	r2, sl
 80113dc:	4631      	mov	r1, r6
 80113de:	4628      	mov	r0, r5
 80113e0:	47b8      	blx	r7
 80113e2:	3001      	adds	r0, #1
 80113e4:	f43f aef7 	beq.w	80111d6 <_printf_float+0xc2>
 80113e8:	f109 0901 	add.w	r9, r9, #1
 80113ec:	e7ee      	b.n	80113cc <_printf_float+0x2b8>
 80113ee:	bf00      	nop
 80113f0:	7fefffff 	.word	0x7fefffff
 80113f4:	0807cbd8 	.word	0x0807cbd8
 80113f8:	0807cbdc 	.word	0x0807cbdc
 80113fc:	0807cbe4 	.word	0x0807cbe4
 8011400:	0807cbe0 	.word	0x0807cbe0
 8011404:	0807cbe8 	.word	0x0807cbe8
 8011408:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801140a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801140c:	429a      	cmp	r2, r3
 801140e:	bfa8      	it	ge
 8011410:	461a      	movge	r2, r3
 8011412:	2a00      	cmp	r2, #0
 8011414:	4691      	mov	r9, r2
 8011416:	dc37      	bgt.n	8011488 <_printf_float+0x374>
 8011418:	f04f 0b00 	mov.w	fp, #0
 801141c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011420:	f104 021a 	add.w	r2, r4, #26
 8011424:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8011426:	9305      	str	r3, [sp, #20]
 8011428:	eba3 0309 	sub.w	r3, r3, r9
 801142c:	455b      	cmp	r3, fp
 801142e:	dc33      	bgt.n	8011498 <_printf_float+0x384>
 8011430:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011434:	429a      	cmp	r2, r3
 8011436:	db3b      	blt.n	80114b0 <_printf_float+0x39c>
 8011438:	6823      	ldr	r3, [r4, #0]
 801143a:	07da      	lsls	r2, r3, #31
 801143c:	d438      	bmi.n	80114b0 <_printf_float+0x39c>
 801143e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011440:	9a05      	ldr	r2, [sp, #20]
 8011442:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011444:	1a9a      	subs	r2, r3, r2
 8011446:	eba3 0901 	sub.w	r9, r3, r1
 801144a:	4591      	cmp	r9, r2
 801144c:	bfa8      	it	ge
 801144e:	4691      	movge	r9, r2
 8011450:	f1b9 0f00 	cmp.w	r9, #0
 8011454:	dc35      	bgt.n	80114c2 <_printf_float+0x3ae>
 8011456:	f04f 0800 	mov.w	r8, #0
 801145a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801145e:	f104 0a1a 	add.w	sl, r4, #26
 8011462:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011466:	1a9b      	subs	r3, r3, r2
 8011468:	eba3 0309 	sub.w	r3, r3, r9
 801146c:	4543      	cmp	r3, r8
 801146e:	f77f af79 	ble.w	8011364 <_printf_float+0x250>
 8011472:	2301      	movs	r3, #1
 8011474:	4652      	mov	r2, sl
 8011476:	4631      	mov	r1, r6
 8011478:	4628      	mov	r0, r5
 801147a:	47b8      	blx	r7
 801147c:	3001      	adds	r0, #1
 801147e:	f43f aeaa 	beq.w	80111d6 <_printf_float+0xc2>
 8011482:	f108 0801 	add.w	r8, r8, #1
 8011486:	e7ec      	b.n	8011462 <_printf_float+0x34e>
 8011488:	4613      	mov	r3, r2
 801148a:	4631      	mov	r1, r6
 801148c:	4642      	mov	r2, r8
 801148e:	4628      	mov	r0, r5
 8011490:	47b8      	blx	r7
 8011492:	3001      	adds	r0, #1
 8011494:	d1c0      	bne.n	8011418 <_printf_float+0x304>
 8011496:	e69e      	b.n	80111d6 <_printf_float+0xc2>
 8011498:	2301      	movs	r3, #1
 801149a:	4631      	mov	r1, r6
 801149c:	4628      	mov	r0, r5
 801149e:	9205      	str	r2, [sp, #20]
 80114a0:	47b8      	blx	r7
 80114a2:	3001      	adds	r0, #1
 80114a4:	f43f ae97 	beq.w	80111d6 <_printf_float+0xc2>
 80114a8:	9a05      	ldr	r2, [sp, #20]
 80114aa:	f10b 0b01 	add.w	fp, fp, #1
 80114ae:	e7b9      	b.n	8011424 <_printf_float+0x310>
 80114b0:	ee18 3a10 	vmov	r3, s16
 80114b4:	4652      	mov	r2, sl
 80114b6:	4631      	mov	r1, r6
 80114b8:	4628      	mov	r0, r5
 80114ba:	47b8      	blx	r7
 80114bc:	3001      	adds	r0, #1
 80114be:	d1be      	bne.n	801143e <_printf_float+0x32a>
 80114c0:	e689      	b.n	80111d6 <_printf_float+0xc2>
 80114c2:	9a05      	ldr	r2, [sp, #20]
 80114c4:	464b      	mov	r3, r9
 80114c6:	4442      	add	r2, r8
 80114c8:	4631      	mov	r1, r6
 80114ca:	4628      	mov	r0, r5
 80114cc:	47b8      	blx	r7
 80114ce:	3001      	adds	r0, #1
 80114d0:	d1c1      	bne.n	8011456 <_printf_float+0x342>
 80114d2:	e680      	b.n	80111d6 <_printf_float+0xc2>
 80114d4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80114d6:	2a01      	cmp	r2, #1
 80114d8:	dc01      	bgt.n	80114de <_printf_float+0x3ca>
 80114da:	07db      	lsls	r3, r3, #31
 80114dc:	d538      	bpl.n	8011550 <_printf_float+0x43c>
 80114de:	2301      	movs	r3, #1
 80114e0:	4642      	mov	r2, r8
 80114e2:	4631      	mov	r1, r6
 80114e4:	4628      	mov	r0, r5
 80114e6:	47b8      	blx	r7
 80114e8:	3001      	adds	r0, #1
 80114ea:	f43f ae74 	beq.w	80111d6 <_printf_float+0xc2>
 80114ee:	ee18 3a10 	vmov	r3, s16
 80114f2:	4652      	mov	r2, sl
 80114f4:	4631      	mov	r1, r6
 80114f6:	4628      	mov	r0, r5
 80114f8:	47b8      	blx	r7
 80114fa:	3001      	adds	r0, #1
 80114fc:	f43f ae6b 	beq.w	80111d6 <_printf_float+0xc2>
 8011500:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011504:	2200      	movs	r2, #0
 8011506:	2300      	movs	r3, #0
 8011508:	f7f5 fb56 	bl	8006bb8 <__aeabi_dcmpeq>
 801150c:	b9d8      	cbnz	r0, 8011546 <_printf_float+0x432>
 801150e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011510:	f108 0201 	add.w	r2, r8, #1
 8011514:	3b01      	subs	r3, #1
 8011516:	4631      	mov	r1, r6
 8011518:	4628      	mov	r0, r5
 801151a:	47b8      	blx	r7
 801151c:	3001      	adds	r0, #1
 801151e:	d10e      	bne.n	801153e <_printf_float+0x42a>
 8011520:	e659      	b.n	80111d6 <_printf_float+0xc2>
 8011522:	2301      	movs	r3, #1
 8011524:	4652      	mov	r2, sl
 8011526:	4631      	mov	r1, r6
 8011528:	4628      	mov	r0, r5
 801152a:	47b8      	blx	r7
 801152c:	3001      	adds	r0, #1
 801152e:	f43f ae52 	beq.w	80111d6 <_printf_float+0xc2>
 8011532:	f108 0801 	add.w	r8, r8, #1
 8011536:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011538:	3b01      	subs	r3, #1
 801153a:	4543      	cmp	r3, r8
 801153c:	dcf1      	bgt.n	8011522 <_printf_float+0x40e>
 801153e:	464b      	mov	r3, r9
 8011540:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8011544:	e6dc      	b.n	8011300 <_printf_float+0x1ec>
 8011546:	f04f 0800 	mov.w	r8, #0
 801154a:	f104 0a1a 	add.w	sl, r4, #26
 801154e:	e7f2      	b.n	8011536 <_printf_float+0x422>
 8011550:	2301      	movs	r3, #1
 8011552:	4642      	mov	r2, r8
 8011554:	e7df      	b.n	8011516 <_printf_float+0x402>
 8011556:	2301      	movs	r3, #1
 8011558:	464a      	mov	r2, r9
 801155a:	4631      	mov	r1, r6
 801155c:	4628      	mov	r0, r5
 801155e:	47b8      	blx	r7
 8011560:	3001      	adds	r0, #1
 8011562:	f43f ae38 	beq.w	80111d6 <_printf_float+0xc2>
 8011566:	f108 0801 	add.w	r8, r8, #1
 801156a:	68e3      	ldr	r3, [r4, #12]
 801156c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801156e:	1a5b      	subs	r3, r3, r1
 8011570:	4543      	cmp	r3, r8
 8011572:	dcf0      	bgt.n	8011556 <_printf_float+0x442>
 8011574:	e6fa      	b.n	801136c <_printf_float+0x258>
 8011576:	f04f 0800 	mov.w	r8, #0
 801157a:	f104 0919 	add.w	r9, r4, #25
 801157e:	e7f4      	b.n	801156a <_printf_float+0x456>

08011580 <_printf_common>:
 8011580:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011584:	4616      	mov	r6, r2
 8011586:	4699      	mov	r9, r3
 8011588:	688a      	ldr	r2, [r1, #8]
 801158a:	690b      	ldr	r3, [r1, #16]
 801158c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8011590:	4293      	cmp	r3, r2
 8011592:	bfb8      	it	lt
 8011594:	4613      	movlt	r3, r2
 8011596:	6033      	str	r3, [r6, #0]
 8011598:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801159c:	4607      	mov	r7, r0
 801159e:	460c      	mov	r4, r1
 80115a0:	b10a      	cbz	r2, 80115a6 <_printf_common+0x26>
 80115a2:	3301      	adds	r3, #1
 80115a4:	6033      	str	r3, [r6, #0]
 80115a6:	6823      	ldr	r3, [r4, #0]
 80115a8:	0699      	lsls	r1, r3, #26
 80115aa:	bf42      	ittt	mi
 80115ac:	6833      	ldrmi	r3, [r6, #0]
 80115ae:	3302      	addmi	r3, #2
 80115b0:	6033      	strmi	r3, [r6, #0]
 80115b2:	6825      	ldr	r5, [r4, #0]
 80115b4:	f015 0506 	ands.w	r5, r5, #6
 80115b8:	d106      	bne.n	80115c8 <_printf_common+0x48>
 80115ba:	f104 0a19 	add.w	sl, r4, #25
 80115be:	68e3      	ldr	r3, [r4, #12]
 80115c0:	6832      	ldr	r2, [r6, #0]
 80115c2:	1a9b      	subs	r3, r3, r2
 80115c4:	42ab      	cmp	r3, r5
 80115c6:	dc26      	bgt.n	8011616 <_printf_common+0x96>
 80115c8:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80115cc:	1e13      	subs	r3, r2, #0
 80115ce:	6822      	ldr	r2, [r4, #0]
 80115d0:	bf18      	it	ne
 80115d2:	2301      	movne	r3, #1
 80115d4:	0692      	lsls	r2, r2, #26
 80115d6:	d42b      	bmi.n	8011630 <_printf_common+0xb0>
 80115d8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80115dc:	4649      	mov	r1, r9
 80115de:	4638      	mov	r0, r7
 80115e0:	47c0      	blx	r8
 80115e2:	3001      	adds	r0, #1
 80115e4:	d01e      	beq.n	8011624 <_printf_common+0xa4>
 80115e6:	6823      	ldr	r3, [r4, #0]
 80115e8:	68e5      	ldr	r5, [r4, #12]
 80115ea:	6832      	ldr	r2, [r6, #0]
 80115ec:	f003 0306 	and.w	r3, r3, #6
 80115f0:	2b04      	cmp	r3, #4
 80115f2:	bf08      	it	eq
 80115f4:	1aad      	subeq	r5, r5, r2
 80115f6:	68a3      	ldr	r3, [r4, #8]
 80115f8:	6922      	ldr	r2, [r4, #16]
 80115fa:	bf0c      	ite	eq
 80115fc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011600:	2500      	movne	r5, #0
 8011602:	4293      	cmp	r3, r2
 8011604:	bfc4      	itt	gt
 8011606:	1a9b      	subgt	r3, r3, r2
 8011608:	18ed      	addgt	r5, r5, r3
 801160a:	2600      	movs	r6, #0
 801160c:	341a      	adds	r4, #26
 801160e:	42b5      	cmp	r5, r6
 8011610:	d11a      	bne.n	8011648 <_printf_common+0xc8>
 8011612:	2000      	movs	r0, #0
 8011614:	e008      	b.n	8011628 <_printf_common+0xa8>
 8011616:	2301      	movs	r3, #1
 8011618:	4652      	mov	r2, sl
 801161a:	4649      	mov	r1, r9
 801161c:	4638      	mov	r0, r7
 801161e:	47c0      	blx	r8
 8011620:	3001      	adds	r0, #1
 8011622:	d103      	bne.n	801162c <_printf_common+0xac>
 8011624:	f04f 30ff 	mov.w	r0, #4294967295
 8011628:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801162c:	3501      	adds	r5, #1
 801162e:	e7c6      	b.n	80115be <_printf_common+0x3e>
 8011630:	18e1      	adds	r1, r4, r3
 8011632:	1c5a      	adds	r2, r3, #1
 8011634:	2030      	movs	r0, #48	; 0x30
 8011636:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 801163a:	4422      	add	r2, r4
 801163c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8011640:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8011644:	3302      	adds	r3, #2
 8011646:	e7c7      	b.n	80115d8 <_printf_common+0x58>
 8011648:	2301      	movs	r3, #1
 801164a:	4622      	mov	r2, r4
 801164c:	4649      	mov	r1, r9
 801164e:	4638      	mov	r0, r7
 8011650:	47c0      	blx	r8
 8011652:	3001      	adds	r0, #1
 8011654:	d0e6      	beq.n	8011624 <_printf_common+0xa4>
 8011656:	3601      	adds	r6, #1
 8011658:	e7d9      	b.n	801160e <_printf_common+0x8e>
	...

0801165c <_printf_i>:
 801165c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011660:	7e0f      	ldrb	r7, [r1, #24]
 8011662:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8011664:	2f78      	cmp	r7, #120	; 0x78
 8011666:	4691      	mov	r9, r2
 8011668:	4680      	mov	r8, r0
 801166a:	460c      	mov	r4, r1
 801166c:	469a      	mov	sl, r3
 801166e:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8011672:	d807      	bhi.n	8011684 <_printf_i+0x28>
 8011674:	2f62      	cmp	r7, #98	; 0x62
 8011676:	d80a      	bhi.n	801168e <_printf_i+0x32>
 8011678:	2f00      	cmp	r7, #0
 801167a:	f000 80d8 	beq.w	801182e <_printf_i+0x1d2>
 801167e:	2f58      	cmp	r7, #88	; 0x58
 8011680:	f000 80a3 	beq.w	80117ca <_printf_i+0x16e>
 8011684:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011688:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801168c:	e03a      	b.n	8011704 <_printf_i+0xa8>
 801168e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8011692:	2b15      	cmp	r3, #21
 8011694:	d8f6      	bhi.n	8011684 <_printf_i+0x28>
 8011696:	a101      	add	r1, pc, #4	; (adr r1, 801169c <_printf_i+0x40>)
 8011698:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 801169c:	080116f5 	.word	0x080116f5
 80116a0:	08011709 	.word	0x08011709
 80116a4:	08011685 	.word	0x08011685
 80116a8:	08011685 	.word	0x08011685
 80116ac:	08011685 	.word	0x08011685
 80116b0:	08011685 	.word	0x08011685
 80116b4:	08011709 	.word	0x08011709
 80116b8:	08011685 	.word	0x08011685
 80116bc:	08011685 	.word	0x08011685
 80116c0:	08011685 	.word	0x08011685
 80116c4:	08011685 	.word	0x08011685
 80116c8:	08011815 	.word	0x08011815
 80116cc:	08011739 	.word	0x08011739
 80116d0:	080117f7 	.word	0x080117f7
 80116d4:	08011685 	.word	0x08011685
 80116d8:	08011685 	.word	0x08011685
 80116dc:	08011837 	.word	0x08011837
 80116e0:	08011685 	.word	0x08011685
 80116e4:	08011739 	.word	0x08011739
 80116e8:	08011685 	.word	0x08011685
 80116ec:	08011685 	.word	0x08011685
 80116f0:	080117ff 	.word	0x080117ff
 80116f4:	682b      	ldr	r3, [r5, #0]
 80116f6:	1d1a      	adds	r2, r3, #4
 80116f8:	681b      	ldr	r3, [r3, #0]
 80116fa:	602a      	str	r2, [r5, #0]
 80116fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8011700:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8011704:	2301      	movs	r3, #1
 8011706:	e0a3      	b.n	8011850 <_printf_i+0x1f4>
 8011708:	6820      	ldr	r0, [r4, #0]
 801170a:	6829      	ldr	r1, [r5, #0]
 801170c:	0606      	lsls	r6, r0, #24
 801170e:	f101 0304 	add.w	r3, r1, #4
 8011712:	d50a      	bpl.n	801172a <_printf_i+0xce>
 8011714:	680e      	ldr	r6, [r1, #0]
 8011716:	602b      	str	r3, [r5, #0]
 8011718:	2e00      	cmp	r6, #0
 801171a:	da03      	bge.n	8011724 <_printf_i+0xc8>
 801171c:	232d      	movs	r3, #45	; 0x2d
 801171e:	4276      	negs	r6, r6
 8011720:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011724:	485e      	ldr	r0, [pc, #376]	; (80118a0 <_printf_i+0x244>)
 8011726:	230a      	movs	r3, #10
 8011728:	e019      	b.n	801175e <_printf_i+0x102>
 801172a:	680e      	ldr	r6, [r1, #0]
 801172c:	602b      	str	r3, [r5, #0]
 801172e:	f010 0f40 	tst.w	r0, #64	; 0x40
 8011732:	bf18      	it	ne
 8011734:	b236      	sxthne	r6, r6
 8011736:	e7ef      	b.n	8011718 <_printf_i+0xbc>
 8011738:	682b      	ldr	r3, [r5, #0]
 801173a:	6820      	ldr	r0, [r4, #0]
 801173c:	1d19      	adds	r1, r3, #4
 801173e:	6029      	str	r1, [r5, #0]
 8011740:	0601      	lsls	r1, r0, #24
 8011742:	d501      	bpl.n	8011748 <_printf_i+0xec>
 8011744:	681e      	ldr	r6, [r3, #0]
 8011746:	e002      	b.n	801174e <_printf_i+0xf2>
 8011748:	0646      	lsls	r6, r0, #25
 801174a:	d5fb      	bpl.n	8011744 <_printf_i+0xe8>
 801174c:	881e      	ldrh	r6, [r3, #0]
 801174e:	4854      	ldr	r0, [pc, #336]	; (80118a0 <_printf_i+0x244>)
 8011750:	2f6f      	cmp	r7, #111	; 0x6f
 8011752:	bf0c      	ite	eq
 8011754:	2308      	moveq	r3, #8
 8011756:	230a      	movne	r3, #10
 8011758:	2100      	movs	r1, #0
 801175a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801175e:	6865      	ldr	r5, [r4, #4]
 8011760:	60a5      	str	r5, [r4, #8]
 8011762:	2d00      	cmp	r5, #0
 8011764:	bfa2      	ittt	ge
 8011766:	6821      	ldrge	r1, [r4, #0]
 8011768:	f021 0104 	bicge.w	r1, r1, #4
 801176c:	6021      	strge	r1, [r4, #0]
 801176e:	b90e      	cbnz	r6, 8011774 <_printf_i+0x118>
 8011770:	2d00      	cmp	r5, #0
 8011772:	d04d      	beq.n	8011810 <_printf_i+0x1b4>
 8011774:	4615      	mov	r5, r2
 8011776:	fbb6 f1f3 	udiv	r1, r6, r3
 801177a:	fb03 6711 	mls	r7, r3, r1, r6
 801177e:	5dc7      	ldrb	r7, [r0, r7]
 8011780:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8011784:	4637      	mov	r7, r6
 8011786:	42bb      	cmp	r3, r7
 8011788:	460e      	mov	r6, r1
 801178a:	d9f4      	bls.n	8011776 <_printf_i+0x11a>
 801178c:	2b08      	cmp	r3, #8
 801178e:	d10b      	bne.n	80117a8 <_printf_i+0x14c>
 8011790:	6823      	ldr	r3, [r4, #0]
 8011792:	07de      	lsls	r6, r3, #31
 8011794:	d508      	bpl.n	80117a8 <_printf_i+0x14c>
 8011796:	6923      	ldr	r3, [r4, #16]
 8011798:	6861      	ldr	r1, [r4, #4]
 801179a:	4299      	cmp	r1, r3
 801179c:	bfde      	ittt	le
 801179e:	2330      	movle	r3, #48	; 0x30
 80117a0:	f805 3c01 	strble.w	r3, [r5, #-1]
 80117a4:	f105 35ff 	addle.w	r5, r5, #4294967295
 80117a8:	1b52      	subs	r2, r2, r5
 80117aa:	6122      	str	r2, [r4, #16]
 80117ac:	f8cd a000 	str.w	sl, [sp]
 80117b0:	464b      	mov	r3, r9
 80117b2:	aa03      	add	r2, sp, #12
 80117b4:	4621      	mov	r1, r4
 80117b6:	4640      	mov	r0, r8
 80117b8:	f7ff fee2 	bl	8011580 <_printf_common>
 80117bc:	3001      	adds	r0, #1
 80117be:	d14c      	bne.n	801185a <_printf_i+0x1fe>
 80117c0:	f04f 30ff 	mov.w	r0, #4294967295
 80117c4:	b004      	add	sp, #16
 80117c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80117ca:	4835      	ldr	r0, [pc, #212]	; (80118a0 <_printf_i+0x244>)
 80117cc:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80117d0:	6829      	ldr	r1, [r5, #0]
 80117d2:	6823      	ldr	r3, [r4, #0]
 80117d4:	f851 6b04 	ldr.w	r6, [r1], #4
 80117d8:	6029      	str	r1, [r5, #0]
 80117da:	061d      	lsls	r5, r3, #24
 80117dc:	d514      	bpl.n	8011808 <_printf_i+0x1ac>
 80117de:	07df      	lsls	r7, r3, #31
 80117e0:	bf44      	itt	mi
 80117e2:	f043 0320 	orrmi.w	r3, r3, #32
 80117e6:	6023      	strmi	r3, [r4, #0]
 80117e8:	b91e      	cbnz	r6, 80117f2 <_printf_i+0x196>
 80117ea:	6823      	ldr	r3, [r4, #0]
 80117ec:	f023 0320 	bic.w	r3, r3, #32
 80117f0:	6023      	str	r3, [r4, #0]
 80117f2:	2310      	movs	r3, #16
 80117f4:	e7b0      	b.n	8011758 <_printf_i+0xfc>
 80117f6:	6823      	ldr	r3, [r4, #0]
 80117f8:	f043 0320 	orr.w	r3, r3, #32
 80117fc:	6023      	str	r3, [r4, #0]
 80117fe:	2378      	movs	r3, #120	; 0x78
 8011800:	4828      	ldr	r0, [pc, #160]	; (80118a4 <_printf_i+0x248>)
 8011802:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8011806:	e7e3      	b.n	80117d0 <_printf_i+0x174>
 8011808:	0659      	lsls	r1, r3, #25
 801180a:	bf48      	it	mi
 801180c:	b2b6      	uxthmi	r6, r6
 801180e:	e7e6      	b.n	80117de <_printf_i+0x182>
 8011810:	4615      	mov	r5, r2
 8011812:	e7bb      	b.n	801178c <_printf_i+0x130>
 8011814:	682b      	ldr	r3, [r5, #0]
 8011816:	6826      	ldr	r6, [r4, #0]
 8011818:	6961      	ldr	r1, [r4, #20]
 801181a:	1d18      	adds	r0, r3, #4
 801181c:	6028      	str	r0, [r5, #0]
 801181e:	0635      	lsls	r5, r6, #24
 8011820:	681b      	ldr	r3, [r3, #0]
 8011822:	d501      	bpl.n	8011828 <_printf_i+0x1cc>
 8011824:	6019      	str	r1, [r3, #0]
 8011826:	e002      	b.n	801182e <_printf_i+0x1d2>
 8011828:	0670      	lsls	r0, r6, #25
 801182a:	d5fb      	bpl.n	8011824 <_printf_i+0x1c8>
 801182c:	8019      	strh	r1, [r3, #0]
 801182e:	2300      	movs	r3, #0
 8011830:	6123      	str	r3, [r4, #16]
 8011832:	4615      	mov	r5, r2
 8011834:	e7ba      	b.n	80117ac <_printf_i+0x150>
 8011836:	682b      	ldr	r3, [r5, #0]
 8011838:	1d1a      	adds	r2, r3, #4
 801183a:	602a      	str	r2, [r5, #0]
 801183c:	681d      	ldr	r5, [r3, #0]
 801183e:	6862      	ldr	r2, [r4, #4]
 8011840:	2100      	movs	r1, #0
 8011842:	4628      	mov	r0, r5
 8011844:	f7f4 fd44 	bl	80062d0 <memchr>
 8011848:	b108      	cbz	r0, 801184e <_printf_i+0x1f2>
 801184a:	1b40      	subs	r0, r0, r5
 801184c:	6060      	str	r0, [r4, #4]
 801184e:	6863      	ldr	r3, [r4, #4]
 8011850:	6123      	str	r3, [r4, #16]
 8011852:	2300      	movs	r3, #0
 8011854:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011858:	e7a8      	b.n	80117ac <_printf_i+0x150>
 801185a:	6923      	ldr	r3, [r4, #16]
 801185c:	462a      	mov	r2, r5
 801185e:	4649      	mov	r1, r9
 8011860:	4640      	mov	r0, r8
 8011862:	47d0      	blx	sl
 8011864:	3001      	adds	r0, #1
 8011866:	d0ab      	beq.n	80117c0 <_printf_i+0x164>
 8011868:	6823      	ldr	r3, [r4, #0]
 801186a:	079b      	lsls	r3, r3, #30
 801186c:	d413      	bmi.n	8011896 <_printf_i+0x23a>
 801186e:	68e0      	ldr	r0, [r4, #12]
 8011870:	9b03      	ldr	r3, [sp, #12]
 8011872:	4298      	cmp	r0, r3
 8011874:	bfb8      	it	lt
 8011876:	4618      	movlt	r0, r3
 8011878:	e7a4      	b.n	80117c4 <_printf_i+0x168>
 801187a:	2301      	movs	r3, #1
 801187c:	4632      	mov	r2, r6
 801187e:	4649      	mov	r1, r9
 8011880:	4640      	mov	r0, r8
 8011882:	47d0      	blx	sl
 8011884:	3001      	adds	r0, #1
 8011886:	d09b      	beq.n	80117c0 <_printf_i+0x164>
 8011888:	3501      	adds	r5, #1
 801188a:	68e3      	ldr	r3, [r4, #12]
 801188c:	9903      	ldr	r1, [sp, #12]
 801188e:	1a5b      	subs	r3, r3, r1
 8011890:	42ab      	cmp	r3, r5
 8011892:	dcf2      	bgt.n	801187a <_printf_i+0x21e>
 8011894:	e7eb      	b.n	801186e <_printf_i+0x212>
 8011896:	2500      	movs	r5, #0
 8011898:	f104 0619 	add.w	r6, r4, #25
 801189c:	e7f5      	b.n	801188a <_printf_i+0x22e>
 801189e:	bf00      	nop
 80118a0:	0807cbea 	.word	0x0807cbea
 80118a4:	0807cbfb 	.word	0x0807cbfb

080118a8 <siprintf>:
 80118a8:	b40e      	push	{r1, r2, r3}
 80118aa:	b500      	push	{lr}
 80118ac:	b09c      	sub	sp, #112	; 0x70
 80118ae:	ab1d      	add	r3, sp, #116	; 0x74
 80118b0:	9002      	str	r0, [sp, #8]
 80118b2:	9006      	str	r0, [sp, #24]
 80118b4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80118b8:	4809      	ldr	r0, [pc, #36]	; (80118e0 <siprintf+0x38>)
 80118ba:	9107      	str	r1, [sp, #28]
 80118bc:	9104      	str	r1, [sp, #16]
 80118be:	4909      	ldr	r1, [pc, #36]	; (80118e4 <siprintf+0x3c>)
 80118c0:	f853 2b04 	ldr.w	r2, [r3], #4
 80118c4:	9105      	str	r1, [sp, #20]
 80118c6:	6800      	ldr	r0, [r0, #0]
 80118c8:	9301      	str	r3, [sp, #4]
 80118ca:	a902      	add	r1, sp, #8
 80118cc:	f001 fb9a 	bl	8013004 <_svfiprintf_r>
 80118d0:	9b02      	ldr	r3, [sp, #8]
 80118d2:	2200      	movs	r2, #0
 80118d4:	701a      	strb	r2, [r3, #0]
 80118d6:	b01c      	add	sp, #112	; 0x70
 80118d8:	f85d eb04 	ldr.w	lr, [sp], #4
 80118dc:	b003      	add	sp, #12
 80118de:	4770      	bx	lr
 80118e0:	20000c30 	.word	0x20000c30
 80118e4:	ffff0208 	.word	0xffff0208

080118e8 <__assert_func>:
 80118e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80118ea:	4614      	mov	r4, r2
 80118ec:	461a      	mov	r2, r3
 80118ee:	4b09      	ldr	r3, [pc, #36]	; (8011914 <__assert_func+0x2c>)
 80118f0:	681b      	ldr	r3, [r3, #0]
 80118f2:	4605      	mov	r5, r0
 80118f4:	68d8      	ldr	r0, [r3, #12]
 80118f6:	b14c      	cbz	r4, 801190c <__assert_func+0x24>
 80118f8:	4b07      	ldr	r3, [pc, #28]	; (8011918 <__assert_func+0x30>)
 80118fa:	9100      	str	r1, [sp, #0]
 80118fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011900:	4906      	ldr	r1, [pc, #24]	; (801191c <__assert_func+0x34>)
 8011902:	462b      	mov	r3, r5
 8011904:	f000 fe8a 	bl	801261c <fiprintf>
 8011908:	f001 fea6 	bl	8013658 <abort>
 801190c:	4b04      	ldr	r3, [pc, #16]	; (8011920 <__assert_func+0x38>)
 801190e:	461c      	mov	r4, r3
 8011910:	e7f3      	b.n	80118fa <__assert_func+0x12>
 8011912:	bf00      	nop
 8011914:	20000c30 	.word	0x20000c30
 8011918:	0807cc0c 	.word	0x0807cc0c
 801191c:	0807cc19 	.word	0x0807cc19
 8011920:	0807cc47 	.word	0x0807cc47

08011924 <quorem>:
 8011924:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011928:	6903      	ldr	r3, [r0, #16]
 801192a:	690c      	ldr	r4, [r1, #16]
 801192c:	42a3      	cmp	r3, r4
 801192e:	4607      	mov	r7, r0
 8011930:	f2c0 8081 	blt.w	8011a36 <quorem+0x112>
 8011934:	3c01      	subs	r4, #1
 8011936:	f101 0814 	add.w	r8, r1, #20
 801193a:	f100 0514 	add.w	r5, r0, #20
 801193e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011942:	9301      	str	r3, [sp, #4]
 8011944:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8011948:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801194c:	3301      	adds	r3, #1
 801194e:	429a      	cmp	r2, r3
 8011950:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8011954:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8011958:	fbb2 f6f3 	udiv	r6, r2, r3
 801195c:	d331      	bcc.n	80119c2 <quorem+0x9e>
 801195e:	f04f 0e00 	mov.w	lr, #0
 8011962:	4640      	mov	r0, r8
 8011964:	46ac      	mov	ip, r5
 8011966:	46f2      	mov	sl, lr
 8011968:	f850 2b04 	ldr.w	r2, [r0], #4
 801196c:	b293      	uxth	r3, r2
 801196e:	fb06 e303 	mla	r3, r6, r3, lr
 8011972:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8011976:	b29b      	uxth	r3, r3
 8011978:	ebaa 0303 	sub.w	r3, sl, r3
 801197c:	f8dc a000 	ldr.w	sl, [ip]
 8011980:	0c12      	lsrs	r2, r2, #16
 8011982:	fa13 f38a 	uxtah	r3, r3, sl
 8011986:	fb06 e202 	mla	r2, r6, r2, lr
 801198a:	9300      	str	r3, [sp, #0]
 801198c:	9b00      	ldr	r3, [sp, #0]
 801198e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8011992:	b292      	uxth	r2, r2
 8011994:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8011998:	eb02 4223 	add.w	r2, r2, r3, asr #16
 801199c:	f8bd 3000 	ldrh.w	r3, [sp]
 80119a0:	4581      	cmp	r9, r0
 80119a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80119a6:	f84c 3b04 	str.w	r3, [ip], #4
 80119aa:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80119ae:	d2db      	bcs.n	8011968 <quorem+0x44>
 80119b0:	f855 300b 	ldr.w	r3, [r5, fp]
 80119b4:	b92b      	cbnz	r3, 80119c2 <quorem+0x9e>
 80119b6:	9b01      	ldr	r3, [sp, #4]
 80119b8:	3b04      	subs	r3, #4
 80119ba:	429d      	cmp	r5, r3
 80119bc:	461a      	mov	r2, r3
 80119be:	d32e      	bcc.n	8011a1e <quorem+0xfa>
 80119c0:	613c      	str	r4, [r7, #16]
 80119c2:	4638      	mov	r0, r7
 80119c4:	f001 f8ca 	bl	8012b5c <__mcmp>
 80119c8:	2800      	cmp	r0, #0
 80119ca:	db24      	blt.n	8011a16 <quorem+0xf2>
 80119cc:	3601      	adds	r6, #1
 80119ce:	4628      	mov	r0, r5
 80119d0:	f04f 0c00 	mov.w	ip, #0
 80119d4:	f858 2b04 	ldr.w	r2, [r8], #4
 80119d8:	f8d0 e000 	ldr.w	lr, [r0]
 80119dc:	b293      	uxth	r3, r2
 80119de:	ebac 0303 	sub.w	r3, ip, r3
 80119e2:	0c12      	lsrs	r2, r2, #16
 80119e4:	fa13 f38e 	uxtah	r3, r3, lr
 80119e8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80119ec:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80119f0:	b29b      	uxth	r3, r3
 80119f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80119f6:	45c1      	cmp	r9, r8
 80119f8:	f840 3b04 	str.w	r3, [r0], #4
 80119fc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8011a00:	d2e8      	bcs.n	80119d4 <quorem+0xb0>
 8011a02:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8011a06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8011a0a:	b922      	cbnz	r2, 8011a16 <quorem+0xf2>
 8011a0c:	3b04      	subs	r3, #4
 8011a0e:	429d      	cmp	r5, r3
 8011a10:	461a      	mov	r2, r3
 8011a12:	d30a      	bcc.n	8011a2a <quorem+0x106>
 8011a14:	613c      	str	r4, [r7, #16]
 8011a16:	4630      	mov	r0, r6
 8011a18:	b003      	add	sp, #12
 8011a1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011a1e:	6812      	ldr	r2, [r2, #0]
 8011a20:	3b04      	subs	r3, #4
 8011a22:	2a00      	cmp	r2, #0
 8011a24:	d1cc      	bne.n	80119c0 <quorem+0x9c>
 8011a26:	3c01      	subs	r4, #1
 8011a28:	e7c7      	b.n	80119ba <quorem+0x96>
 8011a2a:	6812      	ldr	r2, [r2, #0]
 8011a2c:	3b04      	subs	r3, #4
 8011a2e:	2a00      	cmp	r2, #0
 8011a30:	d1f0      	bne.n	8011a14 <quorem+0xf0>
 8011a32:	3c01      	subs	r4, #1
 8011a34:	e7eb      	b.n	8011a0e <quorem+0xea>
 8011a36:	2000      	movs	r0, #0
 8011a38:	e7ee      	b.n	8011a18 <quorem+0xf4>
 8011a3a:	0000      	movs	r0, r0
 8011a3c:	0000      	movs	r0, r0
	...

08011a40 <_dtoa_r>:
 8011a40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011a44:	ed2d 8b04 	vpush	{d8-d9}
 8011a48:	ec57 6b10 	vmov	r6, r7, d0
 8011a4c:	b093      	sub	sp, #76	; 0x4c
 8011a4e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8011a50:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8011a54:	9106      	str	r1, [sp, #24]
 8011a56:	ee10 aa10 	vmov	sl, s0
 8011a5a:	4604      	mov	r4, r0
 8011a5c:	9209      	str	r2, [sp, #36]	; 0x24
 8011a5e:	930c      	str	r3, [sp, #48]	; 0x30
 8011a60:	46bb      	mov	fp, r7
 8011a62:	b975      	cbnz	r5, 8011a82 <_dtoa_r+0x42>
 8011a64:	2010      	movs	r0, #16
 8011a66:	f000 fdef 	bl	8012648 <malloc>
 8011a6a:	4602      	mov	r2, r0
 8011a6c:	6260      	str	r0, [r4, #36]	; 0x24
 8011a6e:	b920      	cbnz	r0, 8011a7a <_dtoa_r+0x3a>
 8011a70:	4ba7      	ldr	r3, [pc, #668]	; (8011d10 <_dtoa_r+0x2d0>)
 8011a72:	21ea      	movs	r1, #234	; 0xea
 8011a74:	48a7      	ldr	r0, [pc, #668]	; (8011d14 <_dtoa_r+0x2d4>)
 8011a76:	f7ff ff37 	bl	80118e8 <__assert_func>
 8011a7a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8011a7e:	6005      	str	r5, [r0, #0]
 8011a80:	60c5      	str	r5, [r0, #12]
 8011a82:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011a84:	6819      	ldr	r1, [r3, #0]
 8011a86:	b151      	cbz	r1, 8011a9e <_dtoa_r+0x5e>
 8011a88:	685a      	ldr	r2, [r3, #4]
 8011a8a:	604a      	str	r2, [r1, #4]
 8011a8c:	2301      	movs	r3, #1
 8011a8e:	4093      	lsls	r3, r2
 8011a90:	608b      	str	r3, [r1, #8]
 8011a92:	4620      	mov	r0, r4
 8011a94:	f000 fe20 	bl	80126d8 <_Bfree>
 8011a98:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011a9a:	2200      	movs	r2, #0
 8011a9c:	601a      	str	r2, [r3, #0]
 8011a9e:	1e3b      	subs	r3, r7, #0
 8011aa0:	bfaa      	itet	ge
 8011aa2:	2300      	movge	r3, #0
 8011aa4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8011aa8:	f8c8 3000 	strge.w	r3, [r8]
 8011aac:	4b9a      	ldr	r3, [pc, #616]	; (8011d18 <_dtoa_r+0x2d8>)
 8011aae:	bfbc      	itt	lt
 8011ab0:	2201      	movlt	r2, #1
 8011ab2:	f8c8 2000 	strlt.w	r2, [r8]
 8011ab6:	ea33 030b 	bics.w	r3, r3, fp
 8011aba:	d11b      	bne.n	8011af4 <_dtoa_r+0xb4>
 8011abc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011abe:	f242 730f 	movw	r3, #9999	; 0x270f
 8011ac2:	6013      	str	r3, [r2, #0]
 8011ac4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011ac8:	4333      	orrs	r3, r6
 8011aca:	f000 8592 	beq.w	80125f2 <_dtoa_r+0xbb2>
 8011ace:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011ad0:	b963      	cbnz	r3, 8011aec <_dtoa_r+0xac>
 8011ad2:	4b92      	ldr	r3, [pc, #584]	; (8011d1c <_dtoa_r+0x2dc>)
 8011ad4:	e022      	b.n	8011b1c <_dtoa_r+0xdc>
 8011ad6:	4b92      	ldr	r3, [pc, #584]	; (8011d20 <_dtoa_r+0x2e0>)
 8011ad8:	9301      	str	r3, [sp, #4]
 8011ada:	3308      	adds	r3, #8
 8011adc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8011ade:	6013      	str	r3, [r2, #0]
 8011ae0:	9801      	ldr	r0, [sp, #4]
 8011ae2:	b013      	add	sp, #76	; 0x4c
 8011ae4:	ecbd 8b04 	vpop	{d8-d9}
 8011ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011aec:	4b8b      	ldr	r3, [pc, #556]	; (8011d1c <_dtoa_r+0x2dc>)
 8011aee:	9301      	str	r3, [sp, #4]
 8011af0:	3303      	adds	r3, #3
 8011af2:	e7f3      	b.n	8011adc <_dtoa_r+0x9c>
 8011af4:	2200      	movs	r2, #0
 8011af6:	2300      	movs	r3, #0
 8011af8:	4650      	mov	r0, sl
 8011afa:	4659      	mov	r1, fp
 8011afc:	f7f5 f85c 	bl	8006bb8 <__aeabi_dcmpeq>
 8011b00:	ec4b ab19 	vmov	d9, sl, fp
 8011b04:	4680      	mov	r8, r0
 8011b06:	b158      	cbz	r0, 8011b20 <_dtoa_r+0xe0>
 8011b08:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8011b0a:	2301      	movs	r3, #1
 8011b0c:	6013      	str	r3, [r2, #0]
 8011b0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8011b10:	2b00      	cmp	r3, #0
 8011b12:	f000 856b 	beq.w	80125ec <_dtoa_r+0xbac>
 8011b16:	4883      	ldr	r0, [pc, #524]	; (8011d24 <_dtoa_r+0x2e4>)
 8011b18:	6018      	str	r0, [r3, #0]
 8011b1a:	1e43      	subs	r3, r0, #1
 8011b1c:	9301      	str	r3, [sp, #4]
 8011b1e:	e7df      	b.n	8011ae0 <_dtoa_r+0xa0>
 8011b20:	ec4b ab10 	vmov	d0, sl, fp
 8011b24:	aa10      	add	r2, sp, #64	; 0x40
 8011b26:	a911      	add	r1, sp, #68	; 0x44
 8011b28:	4620      	mov	r0, r4
 8011b2a:	f001 f8bd 	bl	8012ca8 <__d2b>
 8011b2e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8011b32:	ee08 0a10 	vmov	s16, r0
 8011b36:	2d00      	cmp	r5, #0
 8011b38:	f000 8084 	beq.w	8011c44 <_dtoa_r+0x204>
 8011b3c:	ee19 3a90 	vmov	r3, s19
 8011b40:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011b44:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8011b48:	4656      	mov	r6, sl
 8011b4a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8011b4e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8011b52:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8011b56:	4b74      	ldr	r3, [pc, #464]	; (8011d28 <_dtoa_r+0x2e8>)
 8011b58:	2200      	movs	r2, #0
 8011b5a:	4630      	mov	r0, r6
 8011b5c:	4639      	mov	r1, r7
 8011b5e:	f7f4 fc0b 	bl	8006378 <__aeabi_dsub>
 8011b62:	a365      	add	r3, pc, #404	; (adr r3, 8011cf8 <_dtoa_r+0x2b8>)
 8011b64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b68:	f7f4 fdbe 	bl	80066e8 <__aeabi_dmul>
 8011b6c:	a364      	add	r3, pc, #400	; (adr r3, 8011d00 <_dtoa_r+0x2c0>)
 8011b6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b72:	f7f4 fc03 	bl	800637c <__adddf3>
 8011b76:	4606      	mov	r6, r0
 8011b78:	4628      	mov	r0, r5
 8011b7a:	460f      	mov	r7, r1
 8011b7c:	f7f4 fd4a 	bl	8006614 <__aeabi_i2d>
 8011b80:	a361      	add	r3, pc, #388	; (adr r3, 8011d08 <_dtoa_r+0x2c8>)
 8011b82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011b86:	f7f4 fdaf 	bl	80066e8 <__aeabi_dmul>
 8011b8a:	4602      	mov	r2, r0
 8011b8c:	460b      	mov	r3, r1
 8011b8e:	4630      	mov	r0, r6
 8011b90:	4639      	mov	r1, r7
 8011b92:	f7f4 fbf3 	bl	800637c <__adddf3>
 8011b96:	4606      	mov	r6, r0
 8011b98:	460f      	mov	r7, r1
 8011b9a:	f7f5 f855 	bl	8006c48 <__aeabi_d2iz>
 8011b9e:	2200      	movs	r2, #0
 8011ba0:	9000      	str	r0, [sp, #0]
 8011ba2:	2300      	movs	r3, #0
 8011ba4:	4630      	mov	r0, r6
 8011ba6:	4639      	mov	r1, r7
 8011ba8:	f7f5 f810 	bl	8006bcc <__aeabi_dcmplt>
 8011bac:	b150      	cbz	r0, 8011bc4 <_dtoa_r+0x184>
 8011bae:	9800      	ldr	r0, [sp, #0]
 8011bb0:	f7f4 fd30 	bl	8006614 <__aeabi_i2d>
 8011bb4:	4632      	mov	r2, r6
 8011bb6:	463b      	mov	r3, r7
 8011bb8:	f7f4 fffe 	bl	8006bb8 <__aeabi_dcmpeq>
 8011bbc:	b910      	cbnz	r0, 8011bc4 <_dtoa_r+0x184>
 8011bbe:	9b00      	ldr	r3, [sp, #0]
 8011bc0:	3b01      	subs	r3, #1
 8011bc2:	9300      	str	r3, [sp, #0]
 8011bc4:	9b00      	ldr	r3, [sp, #0]
 8011bc6:	2b16      	cmp	r3, #22
 8011bc8:	d85a      	bhi.n	8011c80 <_dtoa_r+0x240>
 8011bca:	9a00      	ldr	r2, [sp, #0]
 8011bcc:	4b57      	ldr	r3, [pc, #348]	; (8011d2c <_dtoa_r+0x2ec>)
 8011bce:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011bd6:	ec51 0b19 	vmov	r0, r1, d9
 8011bda:	f7f4 fff7 	bl	8006bcc <__aeabi_dcmplt>
 8011bde:	2800      	cmp	r0, #0
 8011be0:	d050      	beq.n	8011c84 <_dtoa_r+0x244>
 8011be2:	9b00      	ldr	r3, [sp, #0]
 8011be4:	3b01      	subs	r3, #1
 8011be6:	9300      	str	r3, [sp, #0]
 8011be8:	2300      	movs	r3, #0
 8011bea:	930b      	str	r3, [sp, #44]	; 0x2c
 8011bec:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8011bee:	1b5d      	subs	r5, r3, r5
 8011bf0:	1e6b      	subs	r3, r5, #1
 8011bf2:	9305      	str	r3, [sp, #20]
 8011bf4:	bf45      	ittet	mi
 8011bf6:	f1c5 0301 	rsbmi	r3, r5, #1
 8011bfa:	9304      	strmi	r3, [sp, #16]
 8011bfc:	2300      	movpl	r3, #0
 8011bfe:	2300      	movmi	r3, #0
 8011c00:	bf4c      	ite	mi
 8011c02:	9305      	strmi	r3, [sp, #20]
 8011c04:	9304      	strpl	r3, [sp, #16]
 8011c06:	9b00      	ldr	r3, [sp, #0]
 8011c08:	2b00      	cmp	r3, #0
 8011c0a:	db3d      	blt.n	8011c88 <_dtoa_r+0x248>
 8011c0c:	9b05      	ldr	r3, [sp, #20]
 8011c0e:	9a00      	ldr	r2, [sp, #0]
 8011c10:	920a      	str	r2, [sp, #40]	; 0x28
 8011c12:	4413      	add	r3, r2
 8011c14:	9305      	str	r3, [sp, #20]
 8011c16:	2300      	movs	r3, #0
 8011c18:	9307      	str	r3, [sp, #28]
 8011c1a:	9b06      	ldr	r3, [sp, #24]
 8011c1c:	2b09      	cmp	r3, #9
 8011c1e:	f200 8089 	bhi.w	8011d34 <_dtoa_r+0x2f4>
 8011c22:	2b05      	cmp	r3, #5
 8011c24:	bfc4      	itt	gt
 8011c26:	3b04      	subgt	r3, #4
 8011c28:	9306      	strgt	r3, [sp, #24]
 8011c2a:	9b06      	ldr	r3, [sp, #24]
 8011c2c:	f1a3 0302 	sub.w	r3, r3, #2
 8011c30:	bfcc      	ite	gt
 8011c32:	2500      	movgt	r5, #0
 8011c34:	2501      	movle	r5, #1
 8011c36:	2b03      	cmp	r3, #3
 8011c38:	f200 8087 	bhi.w	8011d4a <_dtoa_r+0x30a>
 8011c3c:	e8df f003 	tbb	[pc, r3]
 8011c40:	59383a2d 	.word	0x59383a2d
 8011c44:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8011c48:	441d      	add	r5, r3
 8011c4a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8011c4e:	2b20      	cmp	r3, #32
 8011c50:	bfc1      	itttt	gt
 8011c52:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8011c56:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8011c5a:	fa0b f303 	lslgt.w	r3, fp, r3
 8011c5e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8011c62:	bfda      	itte	le
 8011c64:	f1c3 0320 	rsble	r3, r3, #32
 8011c68:	fa06 f003 	lslle.w	r0, r6, r3
 8011c6c:	4318      	orrgt	r0, r3
 8011c6e:	f7f4 fcc1 	bl	80065f4 <__aeabi_ui2d>
 8011c72:	2301      	movs	r3, #1
 8011c74:	4606      	mov	r6, r0
 8011c76:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8011c7a:	3d01      	subs	r5, #1
 8011c7c:	930e      	str	r3, [sp, #56]	; 0x38
 8011c7e:	e76a      	b.n	8011b56 <_dtoa_r+0x116>
 8011c80:	2301      	movs	r3, #1
 8011c82:	e7b2      	b.n	8011bea <_dtoa_r+0x1aa>
 8011c84:	900b      	str	r0, [sp, #44]	; 0x2c
 8011c86:	e7b1      	b.n	8011bec <_dtoa_r+0x1ac>
 8011c88:	9b04      	ldr	r3, [sp, #16]
 8011c8a:	9a00      	ldr	r2, [sp, #0]
 8011c8c:	1a9b      	subs	r3, r3, r2
 8011c8e:	9304      	str	r3, [sp, #16]
 8011c90:	4253      	negs	r3, r2
 8011c92:	9307      	str	r3, [sp, #28]
 8011c94:	2300      	movs	r3, #0
 8011c96:	930a      	str	r3, [sp, #40]	; 0x28
 8011c98:	e7bf      	b.n	8011c1a <_dtoa_r+0x1da>
 8011c9a:	2300      	movs	r3, #0
 8011c9c:	9308      	str	r3, [sp, #32]
 8011c9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	dc55      	bgt.n	8011d50 <_dtoa_r+0x310>
 8011ca4:	2301      	movs	r3, #1
 8011ca6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011caa:	461a      	mov	r2, r3
 8011cac:	9209      	str	r2, [sp, #36]	; 0x24
 8011cae:	e00c      	b.n	8011cca <_dtoa_r+0x28a>
 8011cb0:	2301      	movs	r3, #1
 8011cb2:	e7f3      	b.n	8011c9c <_dtoa_r+0x25c>
 8011cb4:	2300      	movs	r3, #0
 8011cb6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8011cb8:	9308      	str	r3, [sp, #32]
 8011cba:	9b00      	ldr	r3, [sp, #0]
 8011cbc:	4413      	add	r3, r2
 8011cbe:	9302      	str	r3, [sp, #8]
 8011cc0:	3301      	adds	r3, #1
 8011cc2:	2b01      	cmp	r3, #1
 8011cc4:	9303      	str	r3, [sp, #12]
 8011cc6:	bfb8      	it	lt
 8011cc8:	2301      	movlt	r3, #1
 8011cca:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8011ccc:	2200      	movs	r2, #0
 8011cce:	6042      	str	r2, [r0, #4]
 8011cd0:	2204      	movs	r2, #4
 8011cd2:	f102 0614 	add.w	r6, r2, #20
 8011cd6:	429e      	cmp	r6, r3
 8011cd8:	6841      	ldr	r1, [r0, #4]
 8011cda:	d93d      	bls.n	8011d58 <_dtoa_r+0x318>
 8011cdc:	4620      	mov	r0, r4
 8011cde:	f000 fcbb 	bl	8012658 <_Balloc>
 8011ce2:	9001      	str	r0, [sp, #4]
 8011ce4:	2800      	cmp	r0, #0
 8011ce6:	d13b      	bne.n	8011d60 <_dtoa_r+0x320>
 8011ce8:	4b11      	ldr	r3, [pc, #68]	; (8011d30 <_dtoa_r+0x2f0>)
 8011cea:	4602      	mov	r2, r0
 8011cec:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8011cf0:	e6c0      	b.n	8011a74 <_dtoa_r+0x34>
 8011cf2:	2301      	movs	r3, #1
 8011cf4:	e7df      	b.n	8011cb6 <_dtoa_r+0x276>
 8011cf6:	bf00      	nop
 8011cf8:	636f4361 	.word	0x636f4361
 8011cfc:	3fd287a7 	.word	0x3fd287a7
 8011d00:	8b60c8b3 	.word	0x8b60c8b3
 8011d04:	3fc68a28 	.word	0x3fc68a28
 8011d08:	509f79fb 	.word	0x509f79fb
 8011d0c:	3fd34413 	.word	0x3fd34413
 8011d10:	0807cc55 	.word	0x0807cc55
 8011d14:	0807cc6c 	.word	0x0807cc6c
 8011d18:	7ff00000 	.word	0x7ff00000
 8011d1c:	0807cc51 	.word	0x0807cc51
 8011d20:	0807cc48 	.word	0x0807cc48
 8011d24:	0807cbe9 	.word	0x0807cbe9
 8011d28:	3ff80000 	.word	0x3ff80000
 8011d2c:	0807cd60 	.word	0x0807cd60
 8011d30:	0807ccc7 	.word	0x0807ccc7
 8011d34:	2501      	movs	r5, #1
 8011d36:	2300      	movs	r3, #0
 8011d38:	9306      	str	r3, [sp, #24]
 8011d3a:	9508      	str	r5, [sp, #32]
 8011d3c:	f04f 33ff 	mov.w	r3, #4294967295
 8011d40:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011d44:	2200      	movs	r2, #0
 8011d46:	2312      	movs	r3, #18
 8011d48:	e7b0      	b.n	8011cac <_dtoa_r+0x26c>
 8011d4a:	2301      	movs	r3, #1
 8011d4c:	9308      	str	r3, [sp, #32]
 8011d4e:	e7f5      	b.n	8011d3c <_dtoa_r+0x2fc>
 8011d50:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011d52:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8011d56:	e7b8      	b.n	8011cca <_dtoa_r+0x28a>
 8011d58:	3101      	adds	r1, #1
 8011d5a:	6041      	str	r1, [r0, #4]
 8011d5c:	0052      	lsls	r2, r2, #1
 8011d5e:	e7b8      	b.n	8011cd2 <_dtoa_r+0x292>
 8011d60:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8011d62:	9a01      	ldr	r2, [sp, #4]
 8011d64:	601a      	str	r2, [r3, #0]
 8011d66:	9b03      	ldr	r3, [sp, #12]
 8011d68:	2b0e      	cmp	r3, #14
 8011d6a:	f200 809d 	bhi.w	8011ea8 <_dtoa_r+0x468>
 8011d6e:	2d00      	cmp	r5, #0
 8011d70:	f000 809a 	beq.w	8011ea8 <_dtoa_r+0x468>
 8011d74:	9b00      	ldr	r3, [sp, #0]
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	dd32      	ble.n	8011de0 <_dtoa_r+0x3a0>
 8011d7a:	4ab7      	ldr	r2, [pc, #732]	; (8012058 <_dtoa_r+0x618>)
 8011d7c:	f003 030f 	and.w	r3, r3, #15
 8011d80:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8011d84:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011d88:	9b00      	ldr	r3, [sp, #0]
 8011d8a:	05d8      	lsls	r0, r3, #23
 8011d8c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8011d90:	d516      	bpl.n	8011dc0 <_dtoa_r+0x380>
 8011d92:	4bb2      	ldr	r3, [pc, #712]	; (801205c <_dtoa_r+0x61c>)
 8011d94:	ec51 0b19 	vmov	r0, r1, d9
 8011d98:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8011d9c:	f7f4 fdce 	bl	800693c <__aeabi_ddiv>
 8011da0:	f007 070f 	and.w	r7, r7, #15
 8011da4:	4682      	mov	sl, r0
 8011da6:	468b      	mov	fp, r1
 8011da8:	2503      	movs	r5, #3
 8011daa:	4eac      	ldr	r6, [pc, #688]	; (801205c <_dtoa_r+0x61c>)
 8011dac:	b957      	cbnz	r7, 8011dc4 <_dtoa_r+0x384>
 8011dae:	4642      	mov	r2, r8
 8011db0:	464b      	mov	r3, r9
 8011db2:	4650      	mov	r0, sl
 8011db4:	4659      	mov	r1, fp
 8011db6:	f7f4 fdc1 	bl	800693c <__aeabi_ddiv>
 8011dba:	4682      	mov	sl, r0
 8011dbc:	468b      	mov	fp, r1
 8011dbe:	e028      	b.n	8011e12 <_dtoa_r+0x3d2>
 8011dc0:	2502      	movs	r5, #2
 8011dc2:	e7f2      	b.n	8011daa <_dtoa_r+0x36a>
 8011dc4:	07f9      	lsls	r1, r7, #31
 8011dc6:	d508      	bpl.n	8011dda <_dtoa_r+0x39a>
 8011dc8:	4640      	mov	r0, r8
 8011dca:	4649      	mov	r1, r9
 8011dcc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8011dd0:	f7f4 fc8a 	bl	80066e8 <__aeabi_dmul>
 8011dd4:	3501      	adds	r5, #1
 8011dd6:	4680      	mov	r8, r0
 8011dd8:	4689      	mov	r9, r1
 8011dda:	107f      	asrs	r7, r7, #1
 8011ddc:	3608      	adds	r6, #8
 8011dde:	e7e5      	b.n	8011dac <_dtoa_r+0x36c>
 8011de0:	f000 809b 	beq.w	8011f1a <_dtoa_r+0x4da>
 8011de4:	9b00      	ldr	r3, [sp, #0]
 8011de6:	4f9d      	ldr	r7, [pc, #628]	; (801205c <_dtoa_r+0x61c>)
 8011de8:	425e      	negs	r6, r3
 8011dea:	4b9b      	ldr	r3, [pc, #620]	; (8012058 <_dtoa_r+0x618>)
 8011dec:	f006 020f 	and.w	r2, r6, #15
 8011df0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011df4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011df8:	ec51 0b19 	vmov	r0, r1, d9
 8011dfc:	f7f4 fc74 	bl	80066e8 <__aeabi_dmul>
 8011e00:	1136      	asrs	r6, r6, #4
 8011e02:	4682      	mov	sl, r0
 8011e04:	468b      	mov	fp, r1
 8011e06:	2300      	movs	r3, #0
 8011e08:	2502      	movs	r5, #2
 8011e0a:	2e00      	cmp	r6, #0
 8011e0c:	d17a      	bne.n	8011f04 <_dtoa_r+0x4c4>
 8011e0e:	2b00      	cmp	r3, #0
 8011e10:	d1d3      	bne.n	8011dba <_dtoa_r+0x37a>
 8011e12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011e14:	2b00      	cmp	r3, #0
 8011e16:	f000 8082 	beq.w	8011f1e <_dtoa_r+0x4de>
 8011e1a:	4b91      	ldr	r3, [pc, #580]	; (8012060 <_dtoa_r+0x620>)
 8011e1c:	2200      	movs	r2, #0
 8011e1e:	4650      	mov	r0, sl
 8011e20:	4659      	mov	r1, fp
 8011e22:	f7f4 fed3 	bl	8006bcc <__aeabi_dcmplt>
 8011e26:	2800      	cmp	r0, #0
 8011e28:	d079      	beq.n	8011f1e <_dtoa_r+0x4de>
 8011e2a:	9b03      	ldr	r3, [sp, #12]
 8011e2c:	2b00      	cmp	r3, #0
 8011e2e:	d076      	beq.n	8011f1e <_dtoa_r+0x4de>
 8011e30:	9b02      	ldr	r3, [sp, #8]
 8011e32:	2b00      	cmp	r3, #0
 8011e34:	dd36      	ble.n	8011ea4 <_dtoa_r+0x464>
 8011e36:	9b00      	ldr	r3, [sp, #0]
 8011e38:	4650      	mov	r0, sl
 8011e3a:	4659      	mov	r1, fp
 8011e3c:	1e5f      	subs	r7, r3, #1
 8011e3e:	2200      	movs	r2, #0
 8011e40:	4b88      	ldr	r3, [pc, #544]	; (8012064 <_dtoa_r+0x624>)
 8011e42:	f7f4 fc51 	bl	80066e8 <__aeabi_dmul>
 8011e46:	9e02      	ldr	r6, [sp, #8]
 8011e48:	4682      	mov	sl, r0
 8011e4a:	468b      	mov	fp, r1
 8011e4c:	3501      	adds	r5, #1
 8011e4e:	4628      	mov	r0, r5
 8011e50:	f7f4 fbe0 	bl	8006614 <__aeabi_i2d>
 8011e54:	4652      	mov	r2, sl
 8011e56:	465b      	mov	r3, fp
 8011e58:	f7f4 fc46 	bl	80066e8 <__aeabi_dmul>
 8011e5c:	4b82      	ldr	r3, [pc, #520]	; (8012068 <_dtoa_r+0x628>)
 8011e5e:	2200      	movs	r2, #0
 8011e60:	f7f4 fa8c 	bl	800637c <__adddf3>
 8011e64:	46d0      	mov	r8, sl
 8011e66:	46d9      	mov	r9, fp
 8011e68:	4682      	mov	sl, r0
 8011e6a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8011e6e:	2e00      	cmp	r6, #0
 8011e70:	d158      	bne.n	8011f24 <_dtoa_r+0x4e4>
 8011e72:	4b7e      	ldr	r3, [pc, #504]	; (801206c <_dtoa_r+0x62c>)
 8011e74:	2200      	movs	r2, #0
 8011e76:	4640      	mov	r0, r8
 8011e78:	4649      	mov	r1, r9
 8011e7a:	f7f4 fa7d 	bl	8006378 <__aeabi_dsub>
 8011e7e:	4652      	mov	r2, sl
 8011e80:	465b      	mov	r3, fp
 8011e82:	4680      	mov	r8, r0
 8011e84:	4689      	mov	r9, r1
 8011e86:	f7f4 febf 	bl	8006c08 <__aeabi_dcmpgt>
 8011e8a:	2800      	cmp	r0, #0
 8011e8c:	f040 8295 	bne.w	80123ba <_dtoa_r+0x97a>
 8011e90:	4652      	mov	r2, sl
 8011e92:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8011e96:	4640      	mov	r0, r8
 8011e98:	4649      	mov	r1, r9
 8011e9a:	f7f4 fe97 	bl	8006bcc <__aeabi_dcmplt>
 8011e9e:	2800      	cmp	r0, #0
 8011ea0:	f040 8289 	bne.w	80123b6 <_dtoa_r+0x976>
 8011ea4:	ec5b ab19 	vmov	sl, fp, d9
 8011ea8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8011eaa:	2b00      	cmp	r3, #0
 8011eac:	f2c0 8148 	blt.w	8012140 <_dtoa_r+0x700>
 8011eb0:	9a00      	ldr	r2, [sp, #0]
 8011eb2:	2a0e      	cmp	r2, #14
 8011eb4:	f300 8144 	bgt.w	8012140 <_dtoa_r+0x700>
 8011eb8:	4b67      	ldr	r3, [pc, #412]	; (8012058 <_dtoa_r+0x618>)
 8011eba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011ebe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8011ec2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8011ec4:	2b00      	cmp	r3, #0
 8011ec6:	f280 80d5 	bge.w	8012074 <_dtoa_r+0x634>
 8011eca:	9b03      	ldr	r3, [sp, #12]
 8011ecc:	2b00      	cmp	r3, #0
 8011ece:	f300 80d1 	bgt.w	8012074 <_dtoa_r+0x634>
 8011ed2:	f040 826f 	bne.w	80123b4 <_dtoa_r+0x974>
 8011ed6:	4b65      	ldr	r3, [pc, #404]	; (801206c <_dtoa_r+0x62c>)
 8011ed8:	2200      	movs	r2, #0
 8011eda:	4640      	mov	r0, r8
 8011edc:	4649      	mov	r1, r9
 8011ede:	f7f4 fc03 	bl	80066e8 <__aeabi_dmul>
 8011ee2:	4652      	mov	r2, sl
 8011ee4:	465b      	mov	r3, fp
 8011ee6:	f7f4 fe85 	bl	8006bf4 <__aeabi_dcmpge>
 8011eea:	9e03      	ldr	r6, [sp, #12]
 8011eec:	4637      	mov	r7, r6
 8011eee:	2800      	cmp	r0, #0
 8011ef0:	f040 8245 	bne.w	801237e <_dtoa_r+0x93e>
 8011ef4:	9d01      	ldr	r5, [sp, #4]
 8011ef6:	2331      	movs	r3, #49	; 0x31
 8011ef8:	f805 3b01 	strb.w	r3, [r5], #1
 8011efc:	9b00      	ldr	r3, [sp, #0]
 8011efe:	3301      	adds	r3, #1
 8011f00:	9300      	str	r3, [sp, #0]
 8011f02:	e240      	b.n	8012386 <_dtoa_r+0x946>
 8011f04:	07f2      	lsls	r2, r6, #31
 8011f06:	d505      	bpl.n	8011f14 <_dtoa_r+0x4d4>
 8011f08:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011f0c:	f7f4 fbec 	bl	80066e8 <__aeabi_dmul>
 8011f10:	3501      	adds	r5, #1
 8011f12:	2301      	movs	r3, #1
 8011f14:	1076      	asrs	r6, r6, #1
 8011f16:	3708      	adds	r7, #8
 8011f18:	e777      	b.n	8011e0a <_dtoa_r+0x3ca>
 8011f1a:	2502      	movs	r5, #2
 8011f1c:	e779      	b.n	8011e12 <_dtoa_r+0x3d2>
 8011f1e:	9f00      	ldr	r7, [sp, #0]
 8011f20:	9e03      	ldr	r6, [sp, #12]
 8011f22:	e794      	b.n	8011e4e <_dtoa_r+0x40e>
 8011f24:	9901      	ldr	r1, [sp, #4]
 8011f26:	4b4c      	ldr	r3, [pc, #304]	; (8012058 <_dtoa_r+0x618>)
 8011f28:	4431      	add	r1, r6
 8011f2a:	910d      	str	r1, [sp, #52]	; 0x34
 8011f2c:	9908      	ldr	r1, [sp, #32]
 8011f2e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8011f32:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8011f36:	2900      	cmp	r1, #0
 8011f38:	d043      	beq.n	8011fc2 <_dtoa_r+0x582>
 8011f3a:	494d      	ldr	r1, [pc, #308]	; (8012070 <_dtoa_r+0x630>)
 8011f3c:	2000      	movs	r0, #0
 8011f3e:	f7f4 fcfd 	bl	800693c <__aeabi_ddiv>
 8011f42:	4652      	mov	r2, sl
 8011f44:	465b      	mov	r3, fp
 8011f46:	f7f4 fa17 	bl	8006378 <__aeabi_dsub>
 8011f4a:	9d01      	ldr	r5, [sp, #4]
 8011f4c:	4682      	mov	sl, r0
 8011f4e:	468b      	mov	fp, r1
 8011f50:	4649      	mov	r1, r9
 8011f52:	4640      	mov	r0, r8
 8011f54:	f7f4 fe78 	bl	8006c48 <__aeabi_d2iz>
 8011f58:	4606      	mov	r6, r0
 8011f5a:	f7f4 fb5b 	bl	8006614 <__aeabi_i2d>
 8011f5e:	4602      	mov	r2, r0
 8011f60:	460b      	mov	r3, r1
 8011f62:	4640      	mov	r0, r8
 8011f64:	4649      	mov	r1, r9
 8011f66:	f7f4 fa07 	bl	8006378 <__aeabi_dsub>
 8011f6a:	3630      	adds	r6, #48	; 0x30
 8011f6c:	f805 6b01 	strb.w	r6, [r5], #1
 8011f70:	4652      	mov	r2, sl
 8011f72:	465b      	mov	r3, fp
 8011f74:	4680      	mov	r8, r0
 8011f76:	4689      	mov	r9, r1
 8011f78:	f7f4 fe28 	bl	8006bcc <__aeabi_dcmplt>
 8011f7c:	2800      	cmp	r0, #0
 8011f7e:	d163      	bne.n	8012048 <_dtoa_r+0x608>
 8011f80:	4642      	mov	r2, r8
 8011f82:	464b      	mov	r3, r9
 8011f84:	4936      	ldr	r1, [pc, #216]	; (8012060 <_dtoa_r+0x620>)
 8011f86:	2000      	movs	r0, #0
 8011f88:	f7f4 f9f6 	bl	8006378 <__aeabi_dsub>
 8011f8c:	4652      	mov	r2, sl
 8011f8e:	465b      	mov	r3, fp
 8011f90:	f7f4 fe1c 	bl	8006bcc <__aeabi_dcmplt>
 8011f94:	2800      	cmp	r0, #0
 8011f96:	f040 80b5 	bne.w	8012104 <_dtoa_r+0x6c4>
 8011f9a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011f9c:	429d      	cmp	r5, r3
 8011f9e:	d081      	beq.n	8011ea4 <_dtoa_r+0x464>
 8011fa0:	4b30      	ldr	r3, [pc, #192]	; (8012064 <_dtoa_r+0x624>)
 8011fa2:	2200      	movs	r2, #0
 8011fa4:	4650      	mov	r0, sl
 8011fa6:	4659      	mov	r1, fp
 8011fa8:	f7f4 fb9e 	bl	80066e8 <__aeabi_dmul>
 8011fac:	4b2d      	ldr	r3, [pc, #180]	; (8012064 <_dtoa_r+0x624>)
 8011fae:	4682      	mov	sl, r0
 8011fb0:	468b      	mov	fp, r1
 8011fb2:	4640      	mov	r0, r8
 8011fb4:	4649      	mov	r1, r9
 8011fb6:	2200      	movs	r2, #0
 8011fb8:	f7f4 fb96 	bl	80066e8 <__aeabi_dmul>
 8011fbc:	4680      	mov	r8, r0
 8011fbe:	4689      	mov	r9, r1
 8011fc0:	e7c6      	b.n	8011f50 <_dtoa_r+0x510>
 8011fc2:	4650      	mov	r0, sl
 8011fc4:	4659      	mov	r1, fp
 8011fc6:	f7f4 fb8f 	bl	80066e8 <__aeabi_dmul>
 8011fca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011fcc:	9d01      	ldr	r5, [sp, #4]
 8011fce:	930f      	str	r3, [sp, #60]	; 0x3c
 8011fd0:	4682      	mov	sl, r0
 8011fd2:	468b      	mov	fp, r1
 8011fd4:	4649      	mov	r1, r9
 8011fd6:	4640      	mov	r0, r8
 8011fd8:	f7f4 fe36 	bl	8006c48 <__aeabi_d2iz>
 8011fdc:	4606      	mov	r6, r0
 8011fde:	f7f4 fb19 	bl	8006614 <__aeabi_i2d>
 8011fe2:	3630      	adds	r6, #48	; 0x30
 8011fe4:	4602      	mov	r2, r0
 8011fe6:	460b      	mov	r3, r1
 8011fe8:	4640      	mov	r0, r8
 8011fea:	4649      	mov	r1, r9
 8011fec:	f7f4 f9c4 	bl	8006378 <__aeabi_dsub>
 8011ff0:	f805 6b01 	strb.w	r6, [r5], #1
 8011ff4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011ff6:	429d      	cmp	r5, r3
 8011ff8:	4680      	mov	r8, r0
 8011ffa:	4689      	mov	r9, r1
 8011ffc:	f04f 0200 	mov.w	r2, #0
 8012000:	d124      	bne.n	801204c <_dtoa_r+0x60c>
 8012002:	4b1b      	ldr	r3, [pc, #108]	; (8012070 <_dtoa_r+0x630>)
 8012004:	4650      	mov	r0, sl
 8012006:	4659      	mov	r1, fp
 8012008:	f7f4 f9b8 	bl	800637c <__adddf3>
 801200c:	4602      	mov	r2, r0
 801200e:	460b      	mov	r3, r1
 8012010:	4640      	mov	r0, r8
 8012012:	4649      	mov	r1, r9
 8012014:	f7f4 fdf8 	bl	8006c08 <__aeabi_dcmpgt>
 8012018:	2800      	cmp	r0, #0
 801201a:	d173      	bne.n	8012104 <_dtoa_r+0x6c4>
 801201c:	4652      	mov	r2, sl
 801201e:	465b      	mov	r3, fp
 8012020:	4913      	ldr	r1, [pc, #76]	; (8012070 <_dtoa_r+0x630>)
 8012022:	2000      	movs	r0, #0
 8012024:	f7f4 f9a8 	bl	8006378 <__aeabi_dsub>
 8012028:	4602      	mov	r2, r0
 801202a:	460b      	mov	r3, r1
 801202c:	4640      	mov	r0, r8
 801202e:	4649      	mov	r1, r9
 8012030:	f7f4 fdcc 	bl	8006bcc <__aeabi_dcmplt>
 8012034:	2800      	cmp	r0, #0
 8012036:	f43f af35 	beq.w	8011ea4 <_dtoa_r+0x464>
 801203a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 801203c:	1e6b      	subs	r3, r5, #1
 801203e:	930f      	str	r3, [sp, #60]	; 0x3c
 8012040:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8012044:	2b30      	cmp	r3, #48	; 0x30
 8012046:	d0f8      	beq.n	801203a <_dtoa_r+0x5fa>
 8012048:	9700      	str	r7, [sp, #0]
 801204a:	e049      	b.n	80120e0 <_dtoa_r+0x6a0>
 801204c:	4b05      	ldr	r3, [pc, #20]	; (8012064 <_dtoa_r+0x624>)
 801204e:	f7f4 fb4b 	bl	80066e8 <__aeabi_dmul>
 8012052:	4680      	mov	r8, r0
 8012054:	4689      	mov	r9, r1
 8012056:	e7bd      	b.n	8011fd4 <_dtoa_r+0x594>
 8012058:	0807cd60 	.word	0x0807cd60
 801205c:	0807cd38 	.word	0x0807cd38
 8012060:	3ff00000 	.word	0x3ff00000
 8012064:	40240000 	.word	0x40240000
 8012068:	401c0000 	.word	0x401c0000
 801206c:	40140000 	.word	0x40140000
 8012070:	3fe00000 	.word	0x3fe00000
 8012074:	9d01      	ldr	r5, [sp, #4]
 8012076:	4656      	mov	r6, sl
 8012078:	465f      	mov	r7, fp
 801207a:	4642      	mov	r2, r8
 801207c:	464b      	mov	r3, r9
 801207e:	4630      	mov	r0, r6
 8012080:	4639      	mov	r1, r7
 8012082:	f7f4 fc5b 	bl	800693c <__aeabi_ddiv>
 8012086:	f7f4 fddf 	bl	8006c48 <__aeabi_d2iz>
 801208a:	4682      	mov	sl, r0
 801208c:	f7f4 fac2 	bl	8006614 <__aeabi_i2d>
 8012090:	4642      	mov	r2, r8
 8012092:	464b      	mov	r3, r9
 8012094:	f7f4 fb28 	bl	80066e8 <__aeabi_dmul>
 8012098:	4602      	mov	r2, r0
 801209a:	460b      	mov	r3, r1
 801209c:	4630      	mov	r0, r6
 801209e:	4639      	mov	r1, r7
 80120a0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80120a4:	f7f4 f968 	bl	8006378 <__aeabi_dsub>
 80120a8:	f805 6b01 	strb.w	r6, [r5], #1
 80120ac:	9e01      	ldr	r6, [sp, #4]
 80120ae:	9f03      	ldr	r7, [sp, #12]
 80120b0:	1bae      	subs	r6, r5, r6
 80120b2:	42b7      	cmp	r7, r6
 80120b4:	4602      	mov	r2, r0
 80120b6:	460b      	mov	r3, r1
 80120b8:	d135      	bne.n	8012126 <_dtoa_r+0x6e6>
 80120ba:	f7f4 f95f 	bl	800637c <__adddf3>
 80120be:	4642      	mov	r2, r8
 80120c0:	464b      	mov	r3, r9
 80120c2:	4606      	mov	r6, r0
 80120c4:	460f      	mov	r7, r1
 80120c6:	f7f4 fd9f 	bl	8006c08 <__aeabi_dcmpgt>
 80120ca:	b9d0      	cbnz	r0, 8012102 <_dtoa_r+0x6c2>
 80120cc:	4642      	mov	r2, r8
 80120ce:	464b      	mov	r3, r9
 80120d0:	4630      	mov	r0, r6
 80120d2:	4639      	mov	r1, r7
 80120d4:	f7f4 fd70 	bl	8006bb8 <__aeabi_dcmpeq>
 80120d8:	b110      	cbz	r0, 80120e0 <_dtoa_r+0x6a0>
 80120da:	f01a 0f01 	tst.w	sl, #1
 80120de:	d110      	bne.n	8012102 <_dtoa_r+0x6c2>
 80120e0:	4620      	mov	r0, r4
 80120e2:	ee18 1a10 	vmov	r1, s16
 80120e6:	f000 faf7 	bl	80126d8 <_Bfree>
 80120ea:	2300      	movs	r3, #0
 80120ec:	9800      	ldr	r0, [sp, #0]
 80120ee:	702b      	strb	r3, [r5, #0]
 80120f0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80120f2:	3001      	adds	r0, #1
 80120f4:	6018      	str	r0, [r3, #0]
 80120f6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80120f8:	2b00      	cmp	r3, #0
 80120fa:	f43f acf1 	beq.w	8011ae0 <_dtoa_r+0xa0>
 80120fe:	601d      	str	r5, [r3, #0]
 8012100:	e4ee      	b.n	8011ae0 <_dtoa_r+0xa0>
 8012102:	9f00      	ldr	r7, [sp, #0]
 8012104:	462b      	mov	r3, r5
 8012106:	461d      	mov	r5, r3
 8012108:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801210c:	2a39      	cmp	r2, #57	; 0x39
 801210e:	d106      	bne.n	801211e <_dtoa_r+0x6de>
 8012110:	9a01      	ldr	r2, [sp, #4]
 8012112:	429a      	cmp	r2, r3
 8012114:	d1f7      	bne.n	8012106 <_dtoa_r+0x6c6>
 8012116:	9901      	ldr	r1, [sp, #4]
 8012118:	2230      	movs	r2, #48	; 0x30
 801211a:	3701      	adds	r7, #1
 801211c:	700a      	strb	r2, [r1, #0]
 801211e:	781a      	ldrb	r2, [r3, #0]
 8012120:	3201      	adds	r2, #1
 8012122:	701a      	strb	r2, [r3, #0]
 8012124:	e790      	b.n	8012048 <_dtoa_r+0x608>
 8012126:	4ba6      	ldr	r3, [pc, #664]	; (80123c0 <_dtoa_r+0x980>)
 8012128:	2200      	movs	r2, #0
 801212a:	f7f4 fadd 	bl	80066e8 <__aeabi_dmul>
 801212e:	2200      	movs	r2, #0
 8012130:	2300      	movs	r3, #0
 8012132:	4606      	mov	r6, r0
 8012134:	460f      	mov	r7, r1
 8012136:	f7f4 fd3f 	bl	8006bb8 <__aeabi_dcmpeq>
 801213a:	2800      	cmp	r0, #0
 801213c:	d09d      	beq.n	801207a <_dtoa_r+0x63a>
 801213e:	e7cf      	b.n	80120e0 <_dtoa_r+0x6a0>
 8012140:	9a08      	ldr	r2, [sp, #32]
 8012142:	2a00      	cmp	r2, #0
 8012144:	f000 80d7 	beq.w	80122f6 <_dtoa_r+0x8b6>
 8012148:	9a06      	ldr	r2, [sp, #24]
 801214a:	2a01      	cmp	r2, #1
 801214c:	f300 80ba 	bgt.w	80122c4 <_dtoa_r+0x884>
 8012150:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8012152:	2a00      	cmp	r2, #0
 8012154:	f000 80b2 	beq.w	80122bc <_dtoa_r+0x87c>
 8012158:	f203 4333 	addw	r3, r3, #1075	; 0x433
 801215c:	9e07      	ldr	r6, [sp, #28]
 801215e:	9d04      	ldr	r5, [sp, #16]
 8012160:	9a04      	ldr	r2, [sp, #16]
 8012162:	441a      	add	r2, r3
 8012164:	9204      	str	r2, [sp, #16]
 8012166:	9a05      	ldr	r2, [sp, #20]
 8012168:	2101      	movs	r1, #1
 801216a:	441a      	add	r2, r3
 801216c:	4620      	mov	r0, r4
 801216e:	9205      	str	r2, [sp, #20]
 8012170:	f000 fb6a 	bl	8012848 <__i2b>
 8012174:	4607      	mov	r7, r0
 8012176:	2d00      	cmp	r5, #0
 8012178:	dd0c      	ble.n	8012194 <_dtoa_r+0x754>
 801217a:	9b05      	ldr	r3, [sp, #20]
 801217c:	2b00      	cmp	r3, #0
 801217e:	dd09      	ble.n	8012194 <_dtoa_r+0x754>
 8012180:	42ab      	cmp	r3, r5
 8012182:	9a04      	ldr	r2, [sp, #16]
 8012184:	bfa8      	it	ge
 8012186:	462b      	movge	r3, r5
 8012188:	1ad2      	subs	r2, r2, r3
 801218a:	9204      	str	r2, [sp, #16]
 801218c:	9a05      	ldr	r2, [sp, #20]
 801218e:	1aed      	subs	r5, r5, r3
 8012190:	1ad3      	subs	r3, r2, r3
 8012192:	9305      	str	r3, [sp, #20]
 8012194:	9b07      	ldr	r3, [sp, #28]
 8012196:	b31b      	cbz	r3, 80121e0 <_dtoa_r+0x7a0>
 8012198:	9b08      	ldr	r3, [sp, #32]
 801219a:	2b00      	cmp	r3, #0
 801219c:	f000 80af 	beq.w	80122fe <_dtoa_r+0x8be>
 80121a0:	2e00      	cmp	r6, #0
 80121a2:	dd13      	ble.n	80121cc <_dtoa_r+0x78c>
 80121a4:	4639      	mov	r1, r7
 80121a6:	4632      	mov	r2, r6
 80121a8:	4620      	mov	r0, r4
 80121aa:	f000 fc0d 	bl	80129c8 <__pow5mult>
 80121ae:	ee18 2a10 	vmov	r2, s16
 80121b2:	4601      	mov	r1, r0
 80121b4:	4607      	mov	r7, r0
 80121b6:	4620      	mov	r0, r4
 80121b8:	f000 fb5c 	bl	8012874 <__multiply>
 80121bc:	ee18 1a10 	vmov	r1, s16
 80121c0:	4680      	mov	r8, r0
 80121c2:	4620      	mov	r0, r4
 80121c4:	f000 fa88 	bl	80126d8 <_Bfree>
 80121c8:	ee08 8a10 	vmov	s16, r8
 80121cc:	9b07      	ldr	r3, [sp, #28]
 80121ce:	1b9a      	subs	r2, r3, r6
 80121d0:	d006      	beq.n	80121e0 <_dtoa_r+0x7a0>
 80121d2:	ee18 1a10 	vmov	r1, s16
 80121d6:	4620      	mov	r0, r4
 80121d8:	f000 fbf6 	bl	80129c8 <__pow5mult>
 80121dc:	ee08 0a10 	vmov	s16, r0
 80121e0:	2101      	movs	r1, #1
 80121e2:	4620      	mov	r0, r4
 80121e4:	f000 fb30 	bl	8012848 <__i2b>
 80121e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80121ea:	2b00      	cmp	r3, #0
 80121ec:	4606      	mov	r6, r0
 80121ee:	f340 8088 	ble.w	8012302 <_dtoa_r+0x8c2>
 80121f2:	461a      	mov	r2, r3
 80121f4:	4601      	mov	r1, r0
 80121f6:	4620      	mov	r0, r4
 80121f8:	f000 fbe6 	bl	80129c8 <__pow5mult>
 80121fc:	9b06      	ldr	r3, [sp, #24]
 80121fe:	2b01      	cmp	r3, #1
 8012200:	4606      	mov	r6, r0
 8012202:	f340 8081 	ble.w	8012308 <_dtoa_r+0x8c8>
 8012206:	f04f 0800 	mov.w	r8, #0
 801220a:	6933      	ldr	r3, [r6, #16]
 801220c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8012210:	6918      	ldr	r0, [r3, #16]
 8012212:	f000 fac9 	bl	80127a8 <__hi0bits>
 8012216:	f1c0 0020 	rsb	r0, r0, #32
 801221a:	9b05      	ldr	r3, [sp, #20]
 801221c:	4418      	add	r0, r3
 801221e:	f010 001f 	ands.w	r0, r0, #31
 8012222:	f000 8092 	beq.w	801234a <_dtoa_r+0x90a>
 8012226:	f1c0 0320 	rsb	r3, r0, #32
 801222a:	2b04      	cmp	r3, #4
 801222c:	f340 808a 	ble.w	8012344 <_dtoa_r+0x904>
 8012230:	f1c0 001c 	rsb	r0, r0, #28
 8012234:	9b04      	ldr	r3, [sp, #16]
 8012236:	4403      	add	r3, r0
 8012238:	9304      	str	r3, [sp, #16]
 801223a:	9b05      	ldr	r3, [sp, #20]
 801223c:	4403      	add	r3, r0
 801223e:	4405      	add	r5, r0
 8012240:	9305      	str	r3, [sp, #20]
 8012242:	9b04      	ldr	r3, [sp, #16]
 8012244:	2b00      	cmp	r3, #0
 8012246:	dd07      	ble.n	8012258 <_dtoa_r+0x818>
 8012248:	ee18 1a10 	vmov	r1, s16
 801224c:	461a      	mov	r2, r3
 801224e:	4620      	mov	r0, r4
 8012250:	f000 fc14 	bl	8012a7c <__lshift>
 8012254:	ee08 0a10 	vmov	s16, r0
 8012258:	9b05      	ldr	r3, [sp, #20]
 801225a:	2b00      	cmp	r3, #0
 801225c:	dd05      	ble.n	801226a <_dtoa_r+0x82a>
 801225e:	4631      	mov	r1, r6
 8012260:	461a      	mov	r2, r3
 8012262:	4620      	mov	r0, r4
 8012264:	f000 fc0a 	bl	8012a7c <__lshift>
 8012268:	4606      	mov	r6, r0
 801226a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801226c:	2b00      	cmp	r3, #0
 801226e:	d06e      	beq.n	801234e <_dtoa_r+0x90e>
 8012270:	ee18 0a10 	vmov	r0, s16
 8012274:	4631      	mov	r1, r6
 8012276:	f000 fc71 	bl	8012b5c <__mcmp>
 801227a:	2800      	cmp	r0, #0
 801227c:	da67      	bge.n	801234e <_dtoa_r+0x90e>
 801227e:	9b00      	ldr	r3, [sp, #0]
 8012280:	3b01      	subs	r3, #1
 8012282:	ee18 1a10 	vmov	r1, s16
 8012286:	9300      	str	r3, [sp, #0]
 8012288:	220a      	movs	r2, #10
 801228a:	2300      	movs	r3, #0
 801228c:	4620      	mov	r0, r4
 801228e:	f000 fa45 	bl	801271c <__multadd>
 8012292:	9b08      	ldr	r3, [sp, #32]
 8012294:	ee08 0a10 	vmov	s16, r0
 8012298:	2b00      	cmp	r3, #0
 801229a:	f000 81b1 	beq.w	8012600 <_dtoa_r+0xbc0>
 801229e:	2300      	movs	r3, #0
 80122a0:	4639      	mov	r1, r7
 80122a2:	220a      	movs	r2, #10
 80122a4:	4620      	mov	r0, r4
 80122a6:	f000 fa39 	bl	801271c <__multadd>
 80122aa:	9b02      	ldr	r3, [sp, #8]
 80122ac:	2b00      	cmp	r3, #0
 80122ae:	4607      	mov	r7, r0
 80122b0:	f300 808e 	bgt.w	80123d0 <_dtoa_r+0x990>
 80122b4:	9b06      	ldr	r3, [sp, #24]
 80122b6:	2b02      	cmp	r3, #2
 80122b8:	dc51      	bgt.n	801235e <_dtoa_r+0x91e>
 80122ba:	e089      	b.n	80123d0 <_dtoa_r+0x990>
 80122bc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80122be:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80122c2:	e74b      	b.n	801215c <_dtoa_r+0x71c>
 80122c4:	9b03      	ldr	r3, [sp, #12]
 80122c6:	1e5e      	subs	r6, r3, #1
 80122c8:	9b07      	ldr	r3, [sp, #28]
 80122ca:	42b3      	cmp	r3, r6
 80122cc:	bfbf      	itttt	lt
 80122ce:	9b07      	ldrlt	r3, [sp, #28]
 80122d0:	9607      	strlt	r6, [sp, #28]
 80122d2:	1af2      	sublt	r2, r6, r3
 80122d4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80122d6:	bfb6      	itet	lt
 80122d8:	189b      	addlt	r3, r3, r2
 80122da:	1b9e      	subge	r6, r3, r6
 80122dc:	930a      	strlt	r3, [sp, #40]	; 0x28
 80122de:	9b03      	ldr	r3, [sp, #12]
 80122e0:	bfb8      	it	lt
 80122e2:	2600      	movlt	r6, #0
 80122e4:	2b00      	cmp	r3, #0
 80122e6:	bfb7      	itett	lt
 80122e8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80122ec:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80122f0:	1a9d      	sublt	r5, r3, r2
 80122f2:	2300      	movlt	r3, #0
 80122f4:	e734      	b.n	8012160 <_dtoa_r+0x720>
 80122f6:	9e07      	ldr	r6, [sp, #28]
 80122f8:	9d04      	ldr	r5, [sp, #16]
 80122fa:	9f08      	ldr	r7, [sp, #32]
 80122fc:	e73b      	b.n	8012176 <_dtoa_r+0x736>
 80122fe:	9a07      	ldr	r2, [sp, #28]
 8012300:	e767      	b.n	80121d2 <_dtoa_r+0x792>
 8012302:	9b06      	ldr	r3, [sp, #24]
 8012304:	2b01      	cmp	r3, #1
 8012306:	dc18      	bgt.n	801233a <_dtoa_r+0x8fa>
 8012308:	f1ba 0f00 	cmp.w	sl, #0
 801230c:	d115      	bne.n	801233a <_dtoa_r+0x8fa>
 801230e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8012312:	b993      	cbnz	r3, 801233a <_dtoa_r+0x8fa>
 8012314:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8012318:	0d1b      	lsrs	r3, r3, #20
 801231a:	051b      	lsls	r3, r3, #20
 801231c:	b183      	cbz	r3, 8012340 <_dtoa_r+0x900>
 801231e:	9b04      	ldr	r3, [sp, #16]
 8012320:	3301      	adds	r3, #1
 8012322:	9304      	str	r3, [sp, #16]
 8012324:	9b05      	ldr	r3, [sp, #20]
 8012326:	3301      	adds	r3, #1
 8012328:	9305      	str	r3, [sp, #20]
 801232a:	f04f 0801 	mov.w	r8, #1
 801232e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012330:	2b00      	cmp	r3, #0
 8012332:	f47f af6a 	bne.w	801220a <_dtoa_r+0x7ca>
 8012336:	2001      	movs	r0, #1
 8012338:	e76f      	b.n	801221a <_dtoa_r+0x7da>
 801233a:	f04f 0800 	mov.w	r8, #0
 801233e:	e7f6      	b.n	801232e <_dtoa_r+0x8ee>
 8012340:	4698      	mov	r8, r3
 8012342:	e7f4      	b.n	801232e <_dtoa_r+0x8ee>
 8012344:	f43f af7d 	beq.w	8012242 <_dtoa_r+0x802>
 8012348:	4618      	mov	r0, r3
 801234a:	301c      	adds	r0, #28
 801234c:	e772      	b.n	8012234 <_dtoa_r+0x7f4>
 801234e:	9b03      	ldr	r3, [sp, #12]
 8012350:	2b00      	cmp	r3, #0
 8012352:	dc37      	bgt.n	80123c4 <_dtoa_r+0x984>
 8012354:	9b06      	ldr	r3, [sp, #24]
 8012356:	2b02      	cmp	r3, #2
 8012358:	dd34      	ble.n	80123c4 <_dtoa_r+0x984>
 801235a:	9b03      	ldr	r3, [sp, #12]
 801235c:	9302      	str	r3, [sp, #8]
 801235e:	9b02      	ldr	r3, [sp, #8]
 8012360:	b96b      	cbnz	r3, 801237e <_dtoa_r+0x93e>
 8012362:	4631      	mov	r1, r6
 8012364:	2205      	movs	r2, #5
 8012366:	4620      	mov	r0, r4
 8012368:	f000 f9d8 	bl	801271c <__multadd>
 801236c:	4601      	mov	r1, r0
 801236e:	4606      	mov	r6, r0
 8012370:	ee18 0a10 	vmov	r0, s16
 8012374:	f000 fbf2 	bl	8012b5c <__mcmp>
 8012378:	2800      	cmp	r0, #0
 801237a:	f73f adbb 	bgt.w	8011ef4 <_dtoa_r+0x4b4>
 801237e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012380:	9d01      	ldr	r5, [sp, #4]
 8012382:	43db      	mvns	r3, r3
 8012384:	9300      	str	r3, [sp, #0]
 8012386:	f04f 0800 	mov.w	r8, #0
 801238a:	4631      	mov	r1, r6
 801238c:	4620      	mov	r0, r4
 801238e:	f000 f9a3 	bl	80126d8 <_Bfree>
 8012392:	2f00      	cmp	r7, #0
 8012394:	f43f aea4 	beq.w	80120e0 <_dtoa_r+0x6a0>
 8012398:	f1b8 0f00 	cmp.w	r8, #0
 801239c:	d005      	beq.n	80123aa <_dtoa_r+0x96a>
 801239e:	45b8      	cmp	r8, r7
 80123a0:	d003      	beq.n	80123aa <_dtoa_r+0x96a>
 80123a2:	4641      	mov	r1, r8
 80123a4:	4620      	mov	r0, r4
 80123a6:	f000 f997 	bl	80126d8 <_Bfree>
 80123aa:	4639      	mov	r1, r7
 80123ac:	4620      	mov	r0, r4
 80123ae:	f000 f993 	bl	80126d8 <_Bfree>
 80123b2:	e695      	b.n	80120e0 <_dtoa_r+0x6a0>
 80123b4:	2600      	movs	r6, #0
 80123b6:	4637      	mov	r7, r6
 80123b8:	e7e1      	b.n	801237e <_dtoa_r+0x93e>
 80123ba:	9700      	str	r7, [sp, #0]
 80123bc:	4637      	mov	r7, r6
 80123be:	e599      	b.n	8011ef4 <_dtoa_r+0x4b4>
 80123c0:	40240000 	.word	0x40240000
 80123c4:	9b08      	ldr	r3, [sp, #32]
 80123c6:	2b00      	cmp	r3, #0
 80123c8:	f000 80ca 	beq.w	8012560 <_dtoa_r+0xb20>
 80123cc:	9b03      	ldr	r3, [sp, #12]
 80123ce:	9302      	str	r3, [sp, #8]
 80123d0:	2d00      	cmp	r5, #0
 80123d2:	dd05      	ble.n	80123e0 <_dtoa_r+0x9a0>
 80123d4:	4639      	mov	r1, r7
 80123d6:	462a      	mov	r2, r5
 80123d8:	4620      	mov	r0, r4
 80123da:	f000 fb4f 	bl	8012a7c <__lshift>
 80123de:	4607      	mov	r7, r0
 80123e0:	f1b8 0f00 	cmp.w	r8, #0
 80123e4:	d05b      	beq.n	801249e <_dtoa_r+0xa5e>
 80123e6:	6879      	ldr	r1, [r7, #4]
 80123e8:	4620      	mov	r0, r4
 80123ea:	f000 f935 	bl	8012658 <_Balloc>
 80123ee:	4605      	mov	r5, r0
 80123f0:	b928      	cbnz	r0, 80123fe <_dtoa_r+0x9be>
 80123f2:	4b87      	ldr	r3, [pc, #540]	; (8012610 <_dtoa_r+0xbd0>)
 80123f4:	4602      	mov	r2, r0
 80123f6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80123fa:	f7ff bb3b 	b.w	8011a74 <_dtoa_r+0x34>
 80123fe:	693a      	ldr	r2, [r7, #16]
 8012400:	3202      	adds	r2, #2
 8012402:	0092      	lsls	r2, r2, #2
 8012404:	f107 010c 	add.w	r1, r7, #12
 8012408:	300c      	adds	r0, #12
 801240a:	f7fe fdcd 	bl	8010fa8 <memcpy>
 801240e:	2201      	movs	r2, #1
 8012410:	4629      	mov	r1, r5
 8012412:	4620      	mov	r0, r4
 8012414:	f000 fb32 	bl	8012a7c <__lshift>
 8012418:	9b01      	ldr	r3, [sp, #4]
 801241a:	f103 0901 	add.w	r9, r3, #1
 801241e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8012422:	4413      	add	r3, r2
 8012424:	9305      	str	r3, [sp, #20]
 8012426:	f00a 0301 	and.w	r3, sl, #1
 801242a:	46b8      	mov	r8, r7
 801242c:	9304      	str	r3, [sp, #16]
 801242e:	4607      	mov	r7, r0
 8012430:	4631      	mov	r1, r6
 8012432:	ee18 0a10 	vmov	r0, s16
 8012436:	f7ff fa75 	bl	8011924 <quorem>
 801243a:	4641      	mov	r1, r8
 801243c:	9002      	str	r0, [sp, #8]
 801243e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8012442:	ee18 0a10 	vmov	r0, s16
 8012446:	f000 fb89 	bl	8012b5c <__mcmp>
 801244a:	463a      	mov	r2, r7
 801244c:	9003      	str	r0, [sp, #12]
 801244e:	4631      	mov	r1, r6
 8012450:	4620      	mov	r0, r4
 8012452:	f000 fb9f 	bl	8012b94 <__mdiff>
 8012456:	68c2      	ldr	r2, [r0, #12]
 8012458:	f109 3bff 	add.w	fp, r9, #4294967295
 801245c:	4605      	mov	r5, r0
 801245e:	bb02      	cbnz	r2, 80124a2 <_dtoa_r+0xa62>
 8012460:	4601      	mov	r1, r0
 8012462:	ee18 0a10 	vmov	r0, s16
 8012466:	f000 fb79 	bl	8012b5c <__mcmp>
 801246a:	4602      	mov	r2, r0
 801246c:	4629      	mov	r1, r5
 801246e:	4620      	mov	r0, r4
 8012470:	9207      	str	r2, [sp, #28]
 8012472:	f000 f931 	bl	80126d8 <_Bfree>
 8012476:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 801247a:	ea43 0102 	orr.w	r1, r3, r2
 801247e:	9b04      	ldr	r3, [sp, #16]
 8012480:	430b      	orrs	r3, r1
 8012482:	464d      	mov	r5, r9
 8012484:	d10f      	bne.n	80124a6 <_dtoa_r+0xa66>
 8012486:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 801248a:	d02a      	beq.n	80124e2 <_dtoa_r+0xaa2>
 801248c:	9b03      	ldr	r3, [sp, #12]
 801248e:	2b00      	cmp	r3, #0
 8012490:	dd02      	ble.n	8012498 <_dtoa_r+0xa58>
 8012492:	9b02      	ldr	r3, [sp, #8]
 8012494:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8012498:	f88b a000 	strb.w	sl, [fp]
 801249c:	e775      	b.n	801238a <_dtoa_r+0x94a>
 801249e:	4638      	mov	r0, r7
 80124a0:	e7ba      	b.n	8012418 <_dtoa_r+0x9d8>
 80124a2:	2201      	movs	r2, #1
 80124a4:	e7e2      	b.n	801246c <_dtoa_r+0xa2c>
 80124a6:	9b03      	ldr	r3, [sp, #12]
 80124a8:	2b00      	cmp	r3, #0
 80124aa:	db04      	blt.n	80124b6 <_dtoa_r+0xa76>
 80124ac:	9906      	ldr	r1, [sp, #24]
 80124ae:	430b      	orrs	r3, r1
 80124b0:	9904      	ldr	r1, [sp, #16]
 80124b2:	430b      	orrs	r3, r1
 80124b4:	d122      	bne.n	80124fc <_dtoa_r+0xabc>
 80124b6:	2a00      	cmp	r2, #0
 80124b8:	ddee      	ble.n	8012498 <_dtoa_r+0xa58>
 80124ba:	ee18 1a10 	vmov	r1, s16
 80124be:	2201      	movs	r2, #1
 80124c0:	4620      	mov	r0, r4
 80124c2:	f000 fadb 	bl	8012a7c <__lshift>
 80124c6:	4631      	mov	r1, r6
 80124c8:	ee08 0a10 	vmov	s16, r0
 80124cc:	f000 fb46 	bl	8012b5c <__mcmp>
 80124d0:	2800      	cmp	r0, #0
 80124d2:	dc03      	bgt.n	80124dc <_dtoa_r+0xa9c>
 80124d4:	d1e0      	bne.n	8012498 <_dtoa_r+0xa58>
 80124d6:	f01a 0f01 	tst.w	sl, #1
 80124da:	d0dd      	beq.n	8012498 <_dtoa_r+0xa58>
 80124dc:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80124e0:	d1d7      	bne.n	8012492 <_dtoa_r+0xa52>
 80124e2:	2339      	movs	r3, #57	; 0x39
 80124e4:	f88b 3000 	strb.w	r3, [fp]
 80124e8:	462b      	mov	r3, r5
 80124ea:	461d      	mov	r5, r3
 80124ec:	3b01      	subs	r3, #1
 80124ee:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80124f2:	2a39      	cmp	r2, #57	; 0x39
 80124f4:	d071      	beq.n	80125da <_dtoa_r+0xb9a>
 80124f6:	3201      	adds	r2, #1
 80124f8:	701a      	strb	r2, [r3, #0]
 80124fa:	e746      	b.n	801238a <_dtoa_r+0x94a>
 80124fc:	2a00      	cmp	r2, #0
 80124fe:	dd07      	ble.n	8012510 <_dtoa_r+0xad0>
 8012500:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8012504:	d0ed      	beq.n	80124e2 <_dtoa_r+0xaa2>
 8012506:	f10a 0301 	add.w	r3, sl, #1
 801250a:	f88b 3000 	strb.w	r3, [fp]
 801250e:	e73c      	b.n	801238a <_dtoa_r+0x94a>
 8012510:	9b05      	ldr	r3, [sp, #20]
 8012512:	f809 ac01 	strb.w	sl, [r9, #-1]
 8012516:	4599      	cmp	r9, r3
 8012518:	d047      	beq.n	80125aa <_dtoa_r+0xb6a>
 801251a:	ee18 1a10 	vmov	r1, s16
 801251e:	2300      	movs	r3, #0
 8012520:	220a      	movs	r2, #10
 8012522:	4620      	mov	r0, r4
 8012524:	f000 f8fa 	bl	801271c <__multadd>
 8012528:	45b8      	cmp	r8, r7
 801252a:	ee08 0a10 	vmov	s16, r0
 801252e:	f04f 0300 	mov.w	r3, #0
 8012532:	f04f 020a 	mov.w	r2, #10
 8012536:	4641      	mov	r1, r8
 8012538:	4620      	mov	r0, r4
 801253a:	d106      	bne.n	801254a <_dtoa_r+0xb0a>
 801253c:	f000 f8ee 	bl	801271c <__multadd>
 8012540:	4680      	mov	r8, r0
 8012542:	4607      	mov	r7, r0
 8012544:	f109 0901 	add.w	r9, r9, #1
 8012548:	e772      	b.n	8012430 <_dtoa_r+0x9f0>
 801254a:	f000 f8e7 	bl	801271c <__multadd>
 801254e:	4639      	mov	r1, r7
 8012550:	4680      	mov	r8, r0
 8012552:	2300      	movs	r3, #0
 8012554:	220a      	movs	r2, #10
 8012556:	4620      	mov	r0, r4
 8012558:	f000 f8e0 	bl	801271c <__multadd>
 801255c:	4607      	mov	r7, r0
 801255e:	e7f1      	b.n	8012544 <_dtoa_r+0xb04>
 8012560:	9b03      	ldr	r3, [sp, #12]
 8012562:	9302      	str	r3, [sp, #8]
 8012564:	9d01      	ldr	r5, [sp, #4]
 8012566:	ee18 0a10 	vmov	r0, s16
 801256a:	4631      	mov	r1, r6
 801256c:	f7ff f9da 	bl	8011924 <quorem>
 8012570:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8012574:	9b01      	ldr	r3, [sp, #4]
 8012576:	f805 ab01 	strb.w	sl, [r5], #1
 801257a:	1aea      	subs	r2, r5, r3
 801257c:	9b02      	ldr	r3, [sp, #8]
 801257e:	4293      	cmp	r3, r2
 8012580:	dd09      	ble.n	8012596 <_dtoa_r+0xb56>
 8012582:	ee18 1a10 	vmov	r1, s16
 8012586:	2300      	movs	r3, #0
 8012588:	220a      	movs	r2, #10
 801258a:	4620      	mov	r0, r4
 801258c:	f000 f8c6 	bl	801271c <__multadd>
 8012590:	ee08 0a10 	vmov	s16, r0
 8012594:	e7e7      	b.n	8012566 <_dtoa_r+0xb26>
 8012596:	9b02      	ldr	r3, [sp, #8]
 8012598:	2b00      	cmp	r3, #0
 801259a:	bfc8      	it	gt
 801259c:	461d      	movgt	r5, r3
 801259e:	9b01      	ldr	r3, [sp, #4]
 80125a0:	bfd8      	it	le
 80125a2:	2501      	movle	r5, #1
 80125a4:	441d      	add	r5, r3
 80125a6:	f04f 0800 	mov.w	r8, #0
 80125aa:	ee18 1a10 	vmov	r1, s16
 80125ae:	2201      	movs	r2, #1
 80125b0:	4620      	mov	r0, r4
 80125b2:	f000 fa63 	bl	8012a7c <__lshift>
 80125b6:	4631      	mov	r1, r6
 80125b8:	ee08 0a10 	vmov	s16, r0
 80125bc:	f000 face 	bl	8012b5c <__mcmp>
 80125c0:	2800      	cmp	r0, #0
 80125c2:	dc91      	bgt.n	80124e8 <_dtoa_r+0xaa8>
 80125c4:	d102      	bne.n	80125cc <_dtoa_r+0xb8c>
 80125c6:	f01a 0f01 	tst.w	sl, #1
 80125ca:	d18d      	bne.n	80124e8 <_dtoa_r+0xaa8>
 80125cc:	462b      	mov	r3, r5
 80125ce:	461d      	mov	r5, r3
 80125d0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80125d4:	2a30      	cmp	r2, #48	; 0x30
 80125d6:	d0fa      	beq.n	80125ce <_dtoa_r+0xb8e>
 80125d8:	e6d7      	b.n	801238a <_dtoa_r+0x94a>
 80125da:	9a01      	ldr	r2, [sp, #4]
 80125dc:	429a      	cmp	r2, r3
 80125de:	d184      	bne.n	80124ea <_dtoa_r+0xaaa>
 80125e0:	9b00      	ldr	r3, [sp, #0]
 80125e2:	3301      	adds	r3, #1
 80125e4:	9300      	str	r3, [sp, #0]
 80125e6:	2331      	movs	r3, #49	; 0x31
 80125e8:	7013      	strb	r3, [r2, #0]
 80125ea:	e6ce      	b.n	801238a <_dtoa_r+0x94a>
 80125ec:	4b09      	ldr	r3, [pc, #36]	; (8012614 <_dtoa_r+0xbd4>)
 80125ee:	f7ff ba95 	b.w	8011b1c <_dtoa_r+0xdc>
 80125f2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	f47f aa6e 	bne.w	8011ad6 <_dtoa_r+0x96>
 80125fa:	4b07      	ldr	r3, [pc, #28]	; (8012618 <_dtoa_r+0xbd8>)
 80125fc:	f7ff ba8e 	b.w	8011b1c <_dtoa_r+0xdc>
 8012600:	9b02      	ldr	r3, [sp, #8]
 8012602:	2b00      	cmp	r3, #0
 8012604:	dcae      	bgt.n	8012564 <_dtoa_r+0xb24>
 8012606:	9b06      	ldr	r3, [sp, #24]
 8012608:	2b02      	cmp	r3, #2
 801260a:	f73f aea8 	bgt.w	801235e <_dtoa_r+0x91e>
 801260e:	e7a9      	b.n	8012564 <_dtoa_r+0xb24>
 8012610:	0807ccc7 	.word	0x0807ccc7
 8012614:	0807cbe8 	.word	0x0807cbe8
 8012618:	0807cc48 	.word	0x0807cc48

0801261c <fiprintf>:
 801261c:	b40e      	push	{r1, r2, r3}
 801261e:	b503      	push	{r0, r1, lr}
 8012620:	4601      	mov	r1, r0
 8012622:	ab03      	add	r3, sp, #12
 8012624:	4805      	ldr	r0, [pc, #20]	; (801263c <fiprintf+0x20>)
 8012626:	f853 2b04 	ldr.w	r2, [r3], #4
 801262a:	6800      	ldr	r0, [r0, #0]
 801262c:	9301      	str	r3, [sp, #4]
 801262e:	f000 fe13 	bl	8013258 <_vfiprintf_r>
 8012632:	b002      	add	sp, #8
 8012634:	f85d eb04 	ldr.w	lr, [sp], #4
 8012638:	b003      	add	sp, #12
 801263a:	4770      	bx	lr
 801263c:	20000c30 	.word	0x20000c30

08012640 <_localeconv_r>:
 8012640:	4800      	ldr	r0, [pc, #0]	; (8012644 <_localeconv_r+0x4>)
 8012642:	4770      	bx	lr
 8012644:	20000d84 	.word	0x20000d84

08012648 <malloc>:
 8012648:	4b02      	ldr	r3, [pc, #8]	; (8012654 <malloc+0xc>)
 801264a:	4601      	mov	r1, r0
 801264c:	6818      	ldr	r0, [r3, #0]
 801264e:	f000 bc09 	b.w	8012e64 <_malloc_r>
 8012652:	bf00      	nop
 8012654:	20000c30 	.word	0x20000c30

08012658 <_Balloc>:
 8012658:	b570      	push	{r4, r5, r6, lr}
 801265a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801265c:	4604      	mov	r4, r0
 801265e:	460d      	mov	r5, r1
 8012660:	b976      	cbnz	r6, 8012680 <_Balloc+0x28>
 8012662:	2010      	movs	r0, #16
 8012664:	f7ff fff0 	bl	8012648 <malloc>
 8012668:	4602      	mov	r2, r0
 801266a:	6260      	str	r0, [r4, #36]	; 0x24
 801266c:	b920      	cbnz	r0, 8012678 <_Balloc+0x20>
 801266e:	4b18      	ldr	r3, [pc, #96]	; (80126d0 <_Balloc+0x78>)
 8012670:	4818      	ldr	r0, [pc, #96]	; (80126d4 <_Balloc+0x7c>)
 8012672:	2166      	movs	r1, #102	; 0x66
 8012674:	f7ff f938 	bl	80118e8 <__assert_func>
 8012678:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801267c:	6006      	str	r6, [r0, #0]
 801267e:	60c6      	str	r6, [r0, #12]
 8012680:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8012682:	68f3      	ldr	r3, [r6, #12]
 8012684:	b183      	cbz	r3, 80126a8 <_Balloc+0x50>
 8012686:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8012688:	68db      	ldr	r3, [r3, #12]
 801268a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801268e:	b9b8      	cbnz	r0, 80126c0 <_Balloc+0x68>
 8012690:	2101      	movs	r1, #1
 8012692:	fa01 f605 	lsl.w	r6, r1, r5
 8012696:	1d72      	adds	r2, r6, #5
 8012698:	0092      	lsls	r2, r2, #2
 801269a:	4620      	mov	r0, r4
 801269c:	f000 fb60 	bl	8012d60 <_calloc_r>
 80126a0:	b160      	cbz	r0, 80126bc <_Balloc+0x64>
 80126a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80126a6:	e00e      	b.n	80126c6 <_Balloc+0x6e>
 80126a8:	2221      	movs	r2, #33	; 0x21
 80126aa:	2104      	movs	r1, #4
 80126ac:	4620      	mov	r0, r4
 80126ae:	f000 fb57 	bl	8012d60 <_calloc_r>
 80126b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80126b4:	60f0      	str	r0, [r6, #12]
 80126b6:	68db      	ldr	r3, [r3, #12]
 80126b8:	2b00      	cmp	r3, #0
 80126ba:	d1e4      	bne.n	8012686 <_Balloc+0x2e>
 80126bc:	2000      	movs	r0, #0
 80126be:	bd70      	pop	{r4, r5, r6, pc}
 80126c0:	6802      	ldr	r2, [r0, #0]
 80126c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80126c6:	2300      	movs	r3, #0
 80126c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80126cc:	e7f7      	b.n	80126be <_Balloc+0x66>
 80126ce:	bf00      	nop
 80126d0:	0807cc55 	.word	0x0807cc55
 80126d4:	0807ccd8 	.word	0x0807ccd8

080126d8 <_Bfree>:
 80126d8:	b570      	push	{r4, r5, r6, lr}
 80126da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80126dc:	4605      	mov	r5, r0
 80126de:	460c      	mov	r4, r1
 80126e0:	b976      	cbnz	r6, 8012700 <_Bfree+0x28>
 80126e2:	2010      	movs	r0, #16
 80126e4:	f7ff ffb0 	bl	8012648 <malloc>
 80126e8:	4602      	mov	r2, r0
 80126ea:	6268      	str	r0, [r5, #36]	; 0x24
 80126ec:	b920      	cbnz	r0, 80126f8 <_Bfree+0x20>
 80126ee:	4b09      	ldr	r3, [pc, #36]	; (8012714 <_Bfree+0x3c>)
 80126f0:	4809      	ldr	r0, [pc, #36]	; (8012718 <_Bfree+0x40>)
 80126f2:	218a      	movs	r1, #138	; 0x8a
 80126f4:	f7ff f8f8 	bl	80118e8 <__assert_func>
 80126f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80126fc:	6006      	str	r6, [r0, #0]
 80126fe:	60c6      	str	r6, [r0, #12]
 8012700:	b13c      	cbz	r4, 8012712 <_Bfree+0x3a>
 8012702:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8012704:	6862      	ldr	r2, [r4, #4]
 8012706:	68db      	ldr	r3, [r3, #12]
 8012708:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801270c:	6021      	str	r1, [r4, #0]
 801270e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8012712:	bd70      	pop	{r4, r5, r6, pc}
 8012714:	0807cc55 	.word	0x0807cc55
 8012718:	0807ccd8 	.word	0x0807ccd8

0801271c <__multadd>:
 801271c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012720:	690d      	ldr	r5, [r1, #16]
 8012722:	4607      	mov	r7, r0
 8012724:	460c      	mov	r4, r1
 8012726:	461e      	mov	r6, r3
 8012728:	f101 0c14 	add.w	ip, r1, #20
 801272c:	2000      	movs	r0, #0
 801272e:	f8dc 3000 	ldr.w	r3, [ip]
 8012732:	b299      	uxth	r1, r3
 8012734:	fb02 6101 	mla	r1, r2, r1, r6
 8012738:	0c1e      	lsrs	r6, r3, #16
 801273a:	0c0b      	lsrs	r3, r1, #16
 801273c:	fb02 3306 	mla	r3, r2, r6, r3
 8012740:	b289      	uxth	r1, r1
 8012742:	3001      	adds	r0, #1
 8012744:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8012748:	4285      	cmp	r5, r0
 801274a:	f84c 1b04 	str.w	r1, [ip], #4
 801274e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8012752:	dcec      	bgt.n	801272e <__multadd+0x12>
 8012754:	b30e      	cbz	r6, 801279a <__multadd+0x7e>
 8012756:	68a3      	ldr	r3, [r4, #8]
 8012758:	42ab      	cmp	r3, r5
 801275a:	dc19      	bgt.n	8012790 <__multadd+0x74>
 801275c:	6861      	ldr	r1, [r4, #4]
 801275e:	4638      	mov	r0, r7
 8012760:	3101      	adds	r1, #1
 8012762:	f7ff ff79 	bl	8012658 <_Balloc>
 8012766:	4680      	mov	r8, r0
 8012768:	b928      	cbnz	r0, 8012776 <__multadd+0x5a>
 801276a:	4602      	mov	r2, r0
 801276c:	4b0c      	ldr	r3, [pc, #48]	; (80127a0 <__multadd+0x84>)
 801276e:	480d      	ldr	r0, [pc, #52]	; (80127a4 <__multadd+0x88>)
 8012770:	21b5      	movs	r1, #181	; 0xb5
 8012772:	f7ff f8b9 	bl	80118e8 <__assert_func>
 8012776:	6922      	ldr	r2, [r4, #16]
 8012778:	3202      	adds	r2, #2
 801277a:	f104 010c 	add.w	r1, r4, #12
 801277e:	0092      	lsls	r2, r2, #2
 8012780:	300c      	adds	r0, #12
 8012782:	f7fe fc11 	bl	8010fa8 <memcpy>
 8012786:	4621      	mov	r1, r4
 8012788:	4638      	mov	r0, r7
 801278a:	f7ff ffa5 	bl	80126d8 <_Bfree>
 801278e:	4644      	mov	r4, r8
 8012790:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8012794:	3501      	adds	r5, #1
 8012796:	615e      	str	r6, [r3, #20]
 8012798:	6125      	str	r5, [r4, #16]
 801279a:	4620      	mov	r0, r4
 801279c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80127a0:	0807ccc7 	.word	0x0807ccc7
 80127a4:	0807ccd8 	.word	0x0807ccd8

080127a8 <__hi0bits>:
 80127a8:	0c03      	lsrs	r3, r0, #16
 80127aa:	041b      	lsls	r3, r3, #16
 80127ac:	b9d3      	cbnz	r3, 80127e4 <__hi0bits+0x3c>
 80127ae:	0400      	lsls	r0, r0, #16
 80127b0:	2310      	movs	r3, #16
 80127b2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80127b6:	bf04      	itt	eq
 80127b8:	0200      	lsleq	r0, r0, #8
 80127ba:	3308      	addeq	r3, #8
 80127bc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80127c0:	bf04      	itt	eq
 80127c2:	0100      	lsleq	r0, r0, #4
 80127c4:	3304      	addeq	r3, #4
 80127c6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80127ca:	bf04      	itt	eq
 80127cc:	0080      	lsleq	r0, r0, #2
 80127ce:	3302      	addeq	r3, #2
 80127d0:	2800      	cmp	r0, #0
 80127d2:	db05      	blt.n	80127e0 <__hi0bits+0x38>
 80127d4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80127d8:	f103 0301 	add.w	r3, r3, #1
 80127dc:	bf08      	it	eq
 80127de:	2320      	moveq	r3, #32
 80127e0:	4618      	mov	r0, r3
 80127e2:	4770      	bx	lr
 80127e4:	2300      	movs	r3, #0
 80127e6:	e7e4      	b.n	80127b2 <__hi0bits+0xa>

080127e8 <__lo0bits>:
 80127e8:	6803      	ldr	r3, [r0, #0]
 80127ea:	f013 0207 	ands.w	r2, r3, #7
 80127ee:	4601      	mov	r1, r0
 80127f0:	d00b      	beq.n	801280a <__lo0bits+0x22>
 80127f2:	07da      	lsls	r2, r3, #31
 80127f4:	d423      	bmi.n	801283e <__lo0bits+0x56>
 80127f6:	0798      	lsls	r0, r3, #30
 80127f8:	bf49      	itett	mi
 80127fa:	085b      	lsrmi	r3, r3, #1
 80127fc:	089b      	lsrpl	r3, r3, #2
 80127fe:	2001      	movmi	r0, #1
 8012800:	600b      	strmi	r3, [r1, #0]
 8012802:	bf5c      	itt	pl
 8012804:	600b      	strpl	r3, [r1, #0]
 8012806:	2002      	movpl	r0, #2
 8012808:	4770      	bx	lr
 801280a:	b298      	uxth	r0, r3
 801280c:	b9a8      	cbnz	r0, 801283a <__lo0bits+0x52>
 801280e:	0c1b      	lsrs	r3, r3, #16
 8012810:	2010      	movs	r0, #16
 8012812:	b2da      	uxtb	r2, r3
 8012814:	b90a      	cbnz	r2, 801281a <__lo0bits+0x32>
 8012816:	3008      	adds	r0, #8
 8012818:	0a1b      	lsrs	r3, r3, #8
 801281a:	071a      	lsls	r2, r3, #28
 801281c:	bf04      	itt	eq
 801281e:	091b      	lsreq	r3, r3, #4
 8012820:	3004      	addeq	r0, #4
 8012822:	079a      	lsls	r2, r3, #30
 8012824:	bf04      	itt	eq
 8012826:	089b      	lsreq	r3, r3, #2
 8012828:	3002      	addeq	r0, #2
 801282a:	07da      	lsls	r2, r3, #31
 801282c:	d403      	bmi.n	8012836 <__lo0bits+0x4e>
 801282e:	085b      	lsrs	r3, r3, #1
 8012830:	f100 0001 	add.w	r0, r0, #1
 8012834:	d005      	beq.n	8012842 <__lo0bits+0x5a>
 8012836:	600b      	str	r3, [r1, #0]
 8012838:	4770      	bx	lr
 801283a:	4610      	mov	r0, r2
 801283c:	e7e9      	b.n	8012812 <__lo0bits+0x2a>
 801283e:	2000      	movs	r0, #0
 8012840:	4770      	bx	lr
 8012842:	2020      	movs	r0, #32
 8012844:	4770      	bx	lr
	...

08012848 <__i2b>:
 8012848:	b510      	push	{r4, lr}
 801284a:	460c      	mov	r4, r1
 801284c:	2101      	movs	r1, #1
 801284e:	f7ff ff03 	bl	8012658 <_Balloc>
 8012852:	4602      	mov	r2, r0
 8012854:	b928      	cbnz	r0, 8012862 <__i2b+0x1a>
 8012856:	4b05      	ldr	r3, [pc, #20]	; (801286c <__i2b+0x24>)
 8012858:	4805      	ldr	r0, [pc, #20]	; (8012870 <__i2b+0x28>)
 801285a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801285e:	f7ff f843 	bl	80118e8 <__assert_func>
 8012862:	2301      	movs	r3, #1
 8012864:	6144      	str	r4, [r0, #20]
 8012866:	6103      	str	r3, [r0, #16]
 8012868:	bd10      	pop	{r4, pc}
 801286a:	bf00      	nop
 801286c:	0807ccc7 	.word	0x0807ccc7
 8012870:	0807ccd8 	.word	0x0807ccd8

08012874 <__multiply>:
 8012874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012878:	4691      	mov	r9, r2
 801287a:	690a      	ldr	r2, [r1, #16]
 801287c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8012880:	429a      	cmp	r2, r3
 8012882:	bfb8      	it	lt
 8012884:	460b      	movlt	r3, r1
 8012886:	460c      	mov	r4, r1
 8012888:	bfbc      	itt	lt
 801288a:	464c      	movlt	r4, r9
 801288c:	4699      	movlt	r9, r3
 801288e:	6927      	ldr	r7, [r4, #16]
 8012890:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8012894:	68a3      	ldr	r3, [r4, #8]
 8012896:	6861      	ldr	r1, [r4, #4]
 8012898:	eb07 060a 	add.w	r6, r7, sl
 801289c:	42b3      	cmp	r3, r6
 801289e:	b085      	sub	sp, #20
 80128a0:	bfb8      	it	lt
 80128a2:	3101      	addlt	r1, #1
 80128a4:	f7ff fed8 	bl	8012658 <_Balloc>
 80128a8:	b930      	cbnz	r0, 80128b8 <__multiply+0x44>
 80128aa:	4602      	mov	r2, r0
 80128ac:	4b44      	ldr	r3, [pc, #272]	; (80129c0 <__multiply+0x14c>)
 80128ae:	4845      	ldr	r0, [pc, #276]	; (80129c4 <__multiply+0x150>)
 80128b0:	f240 115d 	movw	r1, #349	; 0x15d
 80128b4:	f7ff f818 	bl	80118e8 <__assert_func>
 80128b8:	f100 0514 	add.w	r5, r0, #20
 80128bc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80128c0:	462b      	mov	r3, r5
 80128c2:	2200      	movs	r2, #0
 80128c4:	4543      	cmp	r3, r8
 80128c6:	d321      	bcc.n	801290c <__multiply+0x98>
 80128c8:	f104 0314 	add.w	r3, r4, #20
 80128cc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80128d0:	f109 0314 	add.w	r3, r9, #20
 80128d4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80128d8:	9202      	str	r2, [sp, #8]
 80128da:	1b3a      	subs	r2, r7, r4
 80128dc:	3a15      	subs	r2, #21
 80128de:	f022 0203 	bic.w	r2, r2, #3
 80128e2:	3204      	adds	r2, #4
 80128e4:	f104 0115 	add.w	r1, r4, #21
 80128e8:	428f      	cmp	r7, r1
 80128ea:	bf38      	it	cc
 80128ec:	2204      	movcc	r2, #4
 80128ee:	9201      	str	r2, [sp, #4]
 80128f0:	9a02      	ldr	r2, [sp, #8]
 80128f2:	9303      	str	r3, [sp, #12]
 80128f4:	429a      	cmp	r2, r3
 80128f6:	d80c      	bhi.n	8012912 <__multiply+0x9e>
 80128f8:	2e00      	cmp	r6, #0
 80128fa:	dd03      	ble.n	8012904 <__multiply+0x90>
 80128fc:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8012900:	2b00      	cmp	r3, #0
 8012902:	d05a      	beq.n	80129ba <__multiply+0x146>
 8012904:	6106      	str	r6, [r0, #16]
 8012906:	b005      	add	sp, #20
 8012908:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801290c:	f843 2b04 	str.w	r2, [r3], #4
 8012910:	e7d8      	b.n	80128c4 <__multiply+0x50>
 8012912:	f8b3 a000 	ldrh.w	sl, [r3]
 8012916:	f1ba 0f00 	cmp.w	sl, #0
 801291a:	d024      	beq.n	8012966 <__multiply+0xf2>
 801291c:	f104 0e14 	add.w	lr, r4, #20
 8012920:	46a9      	mov	r9, r5
 8012922:	f04f 0c00 	mov.w	ip, #0
 8012926:	f85e 2b04 	ldr.w	r2, [lr], #4
 801292a:	f8d9 1000 	ldr.w	r1, [r9]
 801292e:	fa1f fb82 	uxth.w	fp, r2
 8012932:	b289      	uxth	r1, r1
 8012934:	fb0a 110b 	mla	r1, sl, fp, r1
 8012938:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 801293c:	f8d9 2000 	ldr.w	r2, [r9]
 8012940:	4461      	add	r1, ip
 8012942:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8012946:	fb0a c20b 	mla	r2, sl, fp, ip
 801294a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 801294e:	b289      	uxth	r1, r1
 8012950:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8012954:	4577      	cmp	r7, lr
 8012956:	f849 1b04 	str.w	r1, [r9], #4
 801295a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 801295e:	d8e2      	bhi.n	8012926 <__multiply+0xb2>
 8012960:	9a01      	ldr	r2, [sp, #4]
 8012962:	f845 c002 	str.w	ip, [r5, r2]
 8012966:	9a03      	ldr	r2, [sp, #12]
 8012968:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801296c:	3304      	adds	r3, #4
 801296e:	f1b9 0f00 	cmp.w	r9, #0
 8012972:	d020      	beq.n	80129b6 <__multiply+0x142>
 8012974:	6829      	ldr	r1, [r5, #0]
 8012976:	f104 0c14 	add.w	ip, r4, #20
 801297a:	46ae      	mov	lr, r5
 801297c:	f04f 0a00 	mov.w	sl, #0
 8012980:	f8bc b000 	ldrh.w	fp, [ip]
 8012984:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8012988:	fb09 220b 	mla	r2, r9, fp, r2
 801298c:	4492      	add	sl, r2
 801298e:	b289      	uxth	r1, r1
 8012990:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8012994:	f84e 1b04 	str.w	r1, [lr], #4
 8012998:	f85c 2b04 	ldr.w	r2, [ip], #4
 801299c:	f8be 1000 	ldrh.w	r1, [lr]
 80129a0:	0c12      	lsrs	r2, r2, #16
 80129a2:	fb09 1102 	mla	r1, r9, r2, r1
 80129a6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80129aa:	4567      	cmp	r7, ip
 80129ac:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80129b0:	d8e6      	bhi.n	8012980 <__multiply+0x10c>
 80129b2:	9a01      	ldr	r2, [sp, #4]
 80129b4:	50a9      	str	r1, [r5, r2]
 80129b6:	3504      	adds	r5, #4
 80129b8:	e79a      	b.n	80128f0 <__multiply+0x7c>
 80129ba:	3e01      	subs	r6, #1
 80129bc:	e79c      	b.n	80128f8 <__multiply+0x84>
 80129be:	bf00      	nop
 80129c0:	0807ccc7 	.word	0x0807ccc7
 80129c4:	0807ccd8 	.word	0x0807ccd8

080129c8 <__pow5mult>:
 80129c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80129cc:	4615      	mov	r5, r2
 80129ce:	f012 0203 	ands.w	r2, r2, #3
 80129d2:	4606      	mov	r6, r0
 80129d4:	460f      	mov	r7, r1
 80129d6:	d007      	beq.n	80129e8 <__pow5mult+0x20>
 80129d8:	4c25      	ldr	r4, [pc, #148]	; (8012a70 <__pow5mult+0xa8>)
 80129da:	3a01      	subs	r2, #1
 80129dc:	2300      	movs	r3, #0
 80129de:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80129e2:	f7ff fe9b 	bl	801271c <__multadd>
 80129e6:	4607      	mov	r7, r0
 80129e8:	10ad      	asrs	r5, r5, #2
 80129ea:	d03d      	beq.n	8012a68 <__pow5mult+0xa0>
 80129ec:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80129ee:	b97c      	cbnz	r4, 8012a10 <__pow5mult+0x48>
 80129f0:	2010      	movs	r0, #16
 80129f2:	f7ff fe29 	bl	8012648 <malloc>
 80129f6:	4602      	mov	r2, r0
 80129f8:	6270      	str	r0, [r6, #36]	; 0x24
 80129fa:	b928      	cbnz	r0, 8012a08 <__pow5mult+0x40>
 80129fc:	4b1d      	ldr	r3, [pc, #116]	; (8012a74 <__pow5mult+0xac>)
 80129fe:	481e      	ldr	r0, [pc, #120]	; (8012a78 <__pow5mult+0xb0>)
 8012a00:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8012a04:	f7fe ff70 	bl	80118e8 <__assert_func>
 8012a08:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8012a0c:	6004      	str	r4, [r0, #0]
 8012a0e:	60c4      	str	r4, [r0, #12]
 8012a10:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8012a14:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8012a18:	b94c      	cbnz	r4, 8012a2e <__pow5mult+0x66>
 8012a1a:	f240 2171 	movw	r1, #625	; 0x271
 8012a1e:	4630      	mov	r0, r6
 8012a20:	f7ff ff12 	bl	8012848 <__i2b>
 8012a24:	2300      	movs	r3, #0
 8012a26:	f8c8 0008 	str.w	r0, [r8, #8]
 8012a2a:	4604      	mov	r4, r0
 8012a2c:	6003      	str	r3, [r0, #0]
 8012a2e:	f04f 0900 	mov.w	r9, #0
 8012a32:	07eb      	lsls	r3, r5, #31
 8012a34:	d50a      	bpl.n	8012a4c <__pow5mult+0x84>
 8012a36:	4639      	mov	r1, r7
 8012a38:	4622      	mov	r2, r4
 8012a3a:	4630      	mov	r0, r6
 8012a3c:	f7ff ff1a 	bl	8012874 <__multiply>
 8012a40:	4639      	mov	r1, r7
 8012a42:	4680      	mov	r8, r0
 8012a44:	4630      	mov	r0, r6
 8012a46:	f7ff fe47 	bl	80126d8 <_Bfree>
 8012a4a:	4647      	mov	r7, r8
 8012a4c:	106d      	asrs	r5, r5, #1
 8012a4e:	d00b      	beq.n	8012a68 <__pow5mult+0xa0>
 8012a50:	6820      	ldr	r0, [r4, #0]
 8012a52:	b938      	cbnz	r0, 8012a64 <__pow5mult+0x9c>
 8012a54:	4622      	mov	r2, r4
 8012a56:	4621      	mov	r1, r4
 8012a58:	4630      	mov	r0, r6
 8012a5a:	f7ff ff0b 	bl	8012874 <__multiply>
 8012a5e:	6020      	str	r0, [r4, #0]
 8012a60:	f8c0 9000 	str.w	r9, [r0]
 8012a64:	4604      	mov	r4, r0
 8012a66:	e7e4      	b.n	8012a32 <__pow5mult+0x6a>
 8012a68:	4638      	mov	r0, r7
 8012a6a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8012a6e:	bf00      	nop
 8012a70:	0807ce28 	.word	0x0807ce28
 8012a74:	0807cc55 	.word	0x0807cc55
 8012a78:	0807ccd8 	.word	0x0807ccd8

08012a7c <__lshift>:
 8012a7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012a80:	460c      	mov	r4, r1
 8012a82:	6849      	ldr	r1, [r1, #4]
 8012a84:	6923      	ldr	r3, [r4, #16]
 8012a86:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8012a8a:	68a3      	ldr	r3, [r4, #8]
 8012a8c:	4607      	mov	r7, r0
 8012a8e:	4691      	mov	r9, r2
 8012a90:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8012a94:	f108 0601 	add.w	r6, r8, #1
 8012a98:	42b3      	cmp	r3, r6
 8012a9a:	db0b      	blt.n	8012ab4 <__lshift+0x38>
 8012a9c:	4638      	mov	r0, r7
 8012a9e:	f7ff fddb 	bl	8012658 <_Balloc>
 8012aa2:	4605      	mov	r5, r0
 8012aa4:	b948      	cbnz	r0, 8012aba <__lshift+0x3e>
 8012aa6:	4602      	mov	r2, r0
 8012aa8:	4b2a      	ldr	r3, [pc, #168]	; (8012b54 <__lshift+0xd8>)
 8012aaa:	482b      	ldr	r0, [pc, #172]	; (8012b58 <__lshift+0xdc>)
 8012aac:	f240 11d9 	movw	r1, #473	; 0x1d9
 8012ab0:	f7fe ff1a 	bl	80118e8 <__assert_func>
 8012ab4:	3101      	adds	r1, #1
 8012ab6:	005b      	lsls	r3, r3, #1
 8012ab8:	e7ee      	b.n	8012a98 <__lshift+0x1c>
 8012aba:	2300      	movs	r3, #0
 8012abc:	f100 0114 	add.w	r1, r0, #20
 8012ac0:	f100 0210 	add.w	r2, r0, #16
 8012ac4:	4618      	mov	r0, r3
 8012ac6:	4553      	cmp	r3, sl
 8012ac8:	db37      	blt.n	8012b3a <__lshift+0xbe>
 8012aca:	6920      	ldr	r0, [r4, #16]
 8012acc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8012ad0:	f104 0314 	add.w	r3, r4, #20
 8012ad4:	f019 091f 	ands.w	r9, r9, #31
 8012ad8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012adc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8012ae0:	d02f      	beq.n	8012b42 <__lshift+0xc6>
 8012ae2:	f1c9 0e20 	rsb	lr, r9, #32
 8012ae6:	468a      	mov	sl, r1
 8012ae8:	f04f 0c00 	mov.w	ip, #0
 8012aec:	681a      	ldr	r2, [r3, #0]
 8012aee:	fa02 f209 	lsl.w	r2, r2, r9
 8012af2:	ea42 020c 	orr.w	r2, r2, ip
 8012af6:	f84a 2b04 	str.w	r2, [sl], #4
 8012afa:	f853 2b04 	ldr.w	r2, [r3], #4
 8012afe:	4298      	cmp	r0, r3
 8012b00:	fa22 fc0e 	lsr.w	ip, r2, lr
 8012b04:	d8f2      	bhi.n	8012aec <__lshift+0x70>
 8012b06:	1b03      	subs	r3, r0, r4
 8012b08:	3b15      	subs	r3, #21
 8012b0a:	f023 0303 	bic.w	r3, r3, #3
 8012b0e:	3304      	adds	r3, #4
 8012b10:	f104 0215 	add.w	r2, r4, #21
 8012b14:	4290      	cmp	r0, r2
 8012b16:	bf38      	it	cc
 8012b18:	2304      	movcc	r3, #4
 8012b1a:	f841 c003 	str.w	ip, [r1, r3]
 8012b1e:	f1bc 0f00 	cmp.w	ip, #0
 8012b22:	d001      	beq.n	8012b28 <__lshift+0xac>
 8012b24:	f108 0602 	add.w	r6, r8, #2
 8012b28:	3e01      	subs	r6, #1
 8012b2a:	4638      	mov	r0, r7
 8012b2c:	612e      	str	r6, [r5, #16]
 8012b2e:	4621      	mov	r1, r4
 8012b30:	f7ff fdd2 	bl	80126d8 <_Bfree>
 8012b34:	4628      	mov	r0, r5
 8012b36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012b3a:	f842 0f04 	str.w	r0, [r2, #4]!
 8012b3e:	3301      	adds	r3, #1
 8012b40:	e7c1      	b.n	8012ac6 <__lshift+0x4a>
 8012b42:	3904      	subs	r1, #4
 8012b44:	f853 2b04 	ldr.w	r2, [r3], #4
 8012b48:	f841 2f04 	str.w	r2, [r1, #4]!
 8012b4c:	4298      	cmp	r0, r3
 8012b4e:	d8f9      	bhi.n	8012b44 <__lshift+0xc8>
 8012b50:	e7ea      	b.n	8012b28 <__lshift+0xac>
 8012b52:	bf00      	nop
 8012b54:	0807ccc7 	.word	0x0807ccc7
 8012b58:	0807ccd8 	.word	0x0807ccd8

08012b5c <__mcmp>:
 8012b5c:	b530      	push	{r4, r5, lr}
 8012b5e:	6902      	ldr	r2, [r0, #16]
 8012b60:	690c      	ldr	r4, [r1, #16]
 8012b62:	1b12      	subs	r2, r2, r4
 8012b64:	d10e      	bne.n	8012b84 <__mcmp+0x28>
 8012b66:	f100 0314 	add.w	r3, r0, #20
 8012b6a:	3114      	adds	r1, #20
 8012b6c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8012b70:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8012b74:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8012b78:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8012b7c:	42a5      	cmp	r5, r4
 8012b7e:	d003      	beq.n	8012b88 <__mcmp+0x2c>
 8012b80:	d305      	bcc.n	8012b8e <__mcmp+0x32>
 8012b82:	2201      	movs	r2, #1
 8012b84:	4610      	mov	r0, r2
 8012b86:	bd30      	pop	{r4, r5, pc}
 8012b88:	4283      	cmp	r3, r0
 8012b8a:	d3f3      	bcc.n	8012b74 <__mcmp+0x18>
 8012b8c:	e7fa      	b.n	8012b84 <__mcmp+0x28>
 8012b8e:	f04f 32ff 	mov.w	r2, #4294967295
 8012b92:	e7f7      	b.n	8012b84 <__mcmp+0x28>

08012b94 <__mdiff>:
 8012b94:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012b98:	460c      	mov	r4, r1
 8012b9a:	4606      	mov	r6, r0
 8012b9c:	4611      	mov	r1, r2
 8012b9e:	4620      	mov	r0, r4
 8012ba0:	4690      	mov	r8, r2
 8012ba2:	f7ff ffdb 	bl	8012b5c <__mcmp>
 8012ba6:	1e05      	subs	r5, r0, #0
 8012ba8:	d110      	bne.n	8012bcc <__mdiff+0x38>
 8012baa:	4629      	mov	r1, r5
 8012bac:	4630      	mov	r0, r6
 8012bae:	f7ff fd53 	bl	8012658 <_Balloc>
 8012bb2:	b930      	cbnz	r0, 8012bc2 <__mdiff+0x2e>
 8012bb4:	4b3a      	ldr	r3, [pc, #232]	; (8012ca0 <__mdiff+0x10c>)
 8012bb6:	4602      	mov	r2, r0
 8012bb8:	f240 2132 	movw	r1, #562	; 0x232
 8012bbc:	4839      	ldr	r0, [pc, #228]	; (8012ca4 <__mdiff+0x110>)
 8012bbe:	f7fe fe93 	bl	80118e8 <__assert_func>
 8012bc2:	2301      	movs	r3, #1
 8012bc4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8012bc8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012bcc:	bfa4      	itt	ge
 8012bce:	4643      	movge	r3, r8
 8012bd0:	46a0      	movge	r8, r4
 8012bd2:	4630      	mov	r0, r6
 8012bd4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8012bd8:	bfa6      	itte	ge
 8012bda:	461c      	movge	r4, r3
 8012bdc:	2500      	movge	r5, #0
 8012bde:	2501      	movlt	r5, #1
 8012be0:	f7ff fd3a 	bl	8012658 <_Balloc>
 8012be4:	b920      	cbnz	r0, 8012bf0 <__mdiff+0x5c>
 8012be6:	4b2e      	ldr	r3, [pc, #184]	; (8012ca0 <__mdiff+0x10c>)
 8012be8:	4602      	mov	r2, r0
 8012bea:	f44f 7110 	mov.w	r1, #576	; 0x240
 8012bee:	e7e5      	b.n	8012bbc <__mdiff+0x28>
 8012bf0:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8012bf4:	6926      	ldr	r6, [r4, #16]
 8012bf6:	60c5      	str	r5, [r0, #12]
 8012bf8:	f104 0914 	add.w	r9, r4, #20
 8012bfc:	f108 0514 	add.w	r5, r8, #20
 8012c00:	f100 0e14 	add.w	lr, r0, #20
 8012c04:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8012c08:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8012c0c:	f108 0210 	add.w	r2, r8, #16
 8012c10:	46f2      	mov	sl, lr
 8012c12:	2100      	movs	r1, #0
 8012c14:	f859 3b04 	ldr.w	r3, [r9], #4
 8012c18:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8012c1c:	fa1f f883 	uxth.w	r8, r3
 8012c20:	fa11 f18b 	uxtah	r1, r1, fp
 8012c24:	0c1b      	lsrs	r3, r3, #16
 8012c26:	eba1 0808 	sub.w	r8, r1, r8
 8012c2a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8012c2e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8012c32:	fa1f f888 	uxth.w	r8, r8
 8012c36:	1419      	asrs	r1, r3, #16
 8012c38:	454e      	cmp	r6, r9
 8012c3a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8012c3e:	f84a 3b04 	str.w	r3, [sl], #4
 8012c42:	d8e7      	bhi.n	8012c14 <__mdiff+0x80>
 8012c44:	1b33      	subs	r3, r6, r4
 8012c46:	3b15      	subs	r3, #21
 8012c48:	f023 0303 	bic.w	r3, r3, #3
 8012c4c:	3304      	adds	r3, #4
 8012c4e:	3415      	adds	r4, #21
 8012c50:	42a6      	cmp	r6, r4
 8012c52:	bf38      	it	cc
 8012c54:	2304      	movcc	r3, #4
 8012c56:	441d      	add	r5, r3
 8012c58:	4473      	add	r3, lr
 8012c5a:	469e      	mov	lr, r3
 8012c5c:	462e      	mov	r6, r5
 8012c5e:	4566      	cmp	r6, ip
 8012c60:	d30e      	bcc.n	8012c80 <__mdiff+0xec>
 8012c62:	f10c 0203 	add.w	r2, ip, #3
 8012c66:	1b52      	subs	r2, r2, r5
 8012c68:	f022 0203 	bic.w	r2, r2, #3
 8012c6c:	3d03      	subs	r5, #3
 8012c6e:	45ac      	cmp	ip, r5
 8012c70:	bf38      	it	cc
 8012c72:	2200      	movcc	r2, #0
 8012c74:	441a      	add	r2, r3
 8012c76:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8012c7a:	b17b      	cbz	r3, 8012c9c <__mdiff+0x108>
 8012c7c:	6107      	str	r7, [r0, #16]
 8012c7e:	e7a3      	b.n	8012bc8 <__mdiff+0x34>
 8012c80:	f856 8b04 	ldr.w	r8, [r6], #4
 8012c84:	fa11 f288 	uxtah	r2, r1, r8
 8012c88:	1414      	asrs	r4, r2, #16
 8012c8a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8012c8e:	b292      	uxth	r2, r2
 8012c90:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8012c94:	f84e 2b04 	str.w	r2, [lr], #4
 8012c98:	1421      	asrs	r1, r4, #16
 8012c9a:	e7e0      	b.n	8012c5e <__mdiff+0xca>
 8012c9c:	3f01      	subs	r7, #1
 8012c9e:	e7ea      	b.n	8012c76 <__mdiff+0xe2>
 8012ca0:	0807ccc7 	.word	0x0807ccc7
 8012ca4:	0807ccd8 	.word	0x0807ccd8

08012ca8 <__d2b>:
 8012ca8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012cac:	4689      	mov	r9, r1
 8012cae:	2101      	movs	r1, #1
 8012cb0:	ec57 6b10 	vmov	r6, r7, d0
 8012cb4:	4690      	mov	r8, r2
 8012cb6:	f7ff fccf 	bl	8012658 <_Balloc>
 8012cba:	4604      	mov	r4, r0
 8012cbc:	b930      	cbnz	r0, 8012ccc <__d2b+0x24>
 8012cbe:	4602      	mov	r2, r0
 8012cc0:	4b25      	ldr	r3, [pc, #148]	; (8012d58 <__d2b+0xb0>)
 8012cc2:	4826      	ldr	r0, [pc, #152]	; (8012d5c <__d2b+0xb4>)
 8012cc4:	f240 310a 	movw	r1, #778	; 0x30a
 8012cc8:	f7fe fe0e 	bl	80118e8 <__assert_func>
 8012ccc:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8012cd0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8012cd4:	bb35      	cbnz	r5, 8012d24 <__d2b+0x7c>
 8012cd6:	2e00      	cmp	r6, #0
 8012cd8:	9301      	str	r3, [sp, #4]
 8012cda:	d028      	beq.n	8012d2e <__d2b+0x86>
 8012cdc:	4668      	mov	r0, sp
 8012cde:	9600      	str	r6, [sp, #0]
 8012ce0:	f7ff fd82 	bl	80127e8 <__lo0bits>
 8012ce4:	9900      	ldr	r1, [sp, #0]
 8012ce6:	b300      	cbz	r0, 8012d2a <__d2b+0x82>
 8012ce8:	9a01      	ldr	r2, [sp, #4]
 8012cea:	f1c0 0320 	rsb	r3, r0, #32
 8012cee:	fa02 f303 	lsl.w	r3, r2, r3
 8012cf2:	430b      	orrs	r3, r1
 8012cf4:	40c2      	lsrs	r2, r0
 8012cf6:	6163      	str	r3, [r4, #20]
 8012cf8:	9201      	str	r2, [sp, #4]
 8012cfa:	9b01      	ldr	r3, [sp, #4]
 8012cfc:	61a3      	str	r3, [r4, #24]
 8012cfe:	2b00      	cmp	r3, #0
 8012d00:	bf14      	ite	ne
 8012d02:	2202      	movne	r2, #2
 8012d04:	2201      	moveq	r2, #1
 8012d06:	6122      	str	r2, [r4, #16]
 8012d08:	b1d5      	cbz	r5, 8012d40 <__d2b+0x98>
 8012d0a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8012d0e:	4405      	add	r5, r0
 8012d10:	f8c9 5000 	str.w	r5, [r9]
 8012d14:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8012d18:	f8c8 0000 	str.w	r0, [r8]
 8012d1c:	4620      	mov	r0, r4
 8012d1e:	b003      	add	sp, #12
 8012d20:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012d24:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8012d28:	e7d5      	b.n	8012cd6 <__d2b+0x2e>
 8012d2a:	6161      	str	r1, [r4, #20]
 8012d2c:	e7e5      	b.n	8012cfa <__d2b+0x52>
 8012d2e:	a801      	add	r0, sp, #4
 8012d30:	f7ff fd5a 	bl	80127e8 <__lo0bits>
 8012d34:	9b01      	ldr	r3, [sp, #4]
 8012d36:	6163      	str	r3, [r4, #20]
 8012d38:	2201      	movs	r2, #1
 8012d3a:	6122      	str	r2, [r4, #16]
 8012d3c:	3020      	adds	r0, #32
 8012d3e:	e7e3      	b.n	8012d08 <__d2b+0x60>
 8012d40:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8012d44:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8012d48:	f8c9 0000 	str.w	r0, [r9]
 8012d4c:	6918      	ldr	r0, [r3, #16]
 8012d4e:	f7ff fd2b 	bl	80127a8 <__hi0bits>
 8012d52:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8012d56:	e7df      	b.n	8012d18 <__d2b+0x70>
 8012d58:	0807ccc7 	.word	0x0807ccc7
 8012d5c:	0807ccd8 	.word	0x0807ccd8

08012d60 <_calloc_r>:
 8012d60:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012d62:	fba1 2402 	umull	r2, r4, r1, r2
 8012d66:	b94c      	cbnz	r4, 8012d7c <_calloc_r+0x1c>
 8012d68:	4611      	mov	r1, r2
 8012d6a:	9201      	str	r2, [sp, #4]
 8012d6c:	f000 f87a 	bl	8012e64 <_malloc_r>
 8012d70:	9a01      	ldr	r2, [sp, #4]
 8012d72:	4605      	mov	r5, r0
 8012d74:	b930      	cbnz	r0, 8012d84 <_calloc_r+0x24>
 8012d76:	4628      	mov	r0, r5
 8012d78:	b003      	add	sp, #12
 8012d7a:	bd30      	pop	{r4, r5, pc}
 8012d7c:	220c      	movs	r2, #12
 8012d7e:	6002      	str	r2, [r0, #0]
 8012d80:	2500      	movs	r5, #0
 8012d82:	e7f8      	b.n	8012d76 <_calloc_r+0x16>
 8012d84:	4621      	mov	r1, r4
 8012d86:	f7fe f91d 	bl	8010fc4 <memset>
 8012d8a:	e7f4      	b.n	8012d76 <_calloc_r+0x16>

08012d8c <_free_r>:
 8012d8c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8012d8e:	2900      	cmp	r1, #0
 8012d90:	d044      	beq.n	8012e1c <_free_r+0x90>
 8012d92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012d96:	9001      	str	r0, [sp, #4]
 8012d98:	2b00      	cmp	r3, #0
 8012d9a:	f1a1 0404 	sub.w	r4, r1, #4
 8012d9e:	bfb8      	it	lt
 8012da0:	18e4      	addlt	r4, r4, r3
 8012da2:	f000 fead 	bl	8013b00 <__malloc_lock>
 8012da6:	4a1e      	ldr	r2, [pc, #120]	; (8012e20 <_free_r+0x94>)
 8012da8:	9801      	ldr	r0, [sp, #4]
 8012daa:	6813      	ldr	r3, [r2, #0]
 8012dac:	b933      	cbnz	r3, 8012dbc <_free_r+0x30>
 8012dae:	6063      	str	r3, [r4, #4]
 8012db0:	6014      	str	r4, [r2, #0]
 8012db2:	b003      	add	sp, #12
 8012db4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8012db8:	f000 bea8 	b.w	8013b0c <__malloc_unlock>
 8012dbc:	42a3      	cmp	r3, r4
 8012dbe:	d908      	bls.n	8012dd2 <_free_r+0x46>
 8012dc0:	6825      	ldr	r5, [r4, #0]
 8012dc2:	1961      	adds	r1, r4, r5
 8012dc4:	428b      	cmp	r3, r1
 8012dc6:	bf01      	itttt	eq
 8012dc8:	6819      	ldreq	r1, [r3, #0]
 8012dca:	685b      	ldreq	r3, [r3, #4]
 8012dcc:	1949      	addeq	r1, r1, r5
 8012dce:	6021      	streq	r1, [r4, #0]
 8012dd0:	e7ed      	b.n	8012dae <_free_r+0x22>
 8012dd2:	461a      	mov	r2, r3
 8012dd4:	685b      	ldr	r3, [r3, #4]
 8012dd6:	b10b      	cbz	r3, 8012ddc <_free_r+0x50>
 8012dd8:	42a3      	cmp	r3, r4
 8012dda:	d9fa      	bls.n	8012dd2 <_free_r+0x46>
 8012ddc:	6811      	ldr	r1, [r2, #0]
 8012dde:	1855      	adds	r5, r2, r1
 8012de0:	42a5      	cmp	r5, r4
 8012de2:	d10b      	bne.n	8012dfc <_free_r+0x70>
 8012de4:	6824      	ldr	r4, [r4, #0]
 8012de6:	4421      	add	r1, r4
 8012de8:	1854      	adds	r4, r2, r1
 8012dea:	42a3      	cmp	r3, r4
 8012dec:	6011      	str	r1, [r2, #0]
 8012dee:	d1e0      	bne.n	8012db2 <_free_r+0x26>
 8012df0:	681c      	ldr	r4, [r3, #0]
 8012df2:	685b      	ldr	r3, [r3, #4]
 8012df4:	6053      	str	r3, [r2, #4]
 8012df6:	4421      	add	r1, r4
 8012df8:	6011      	str	r1, [r2, #0]
 8012dfa:	e7da      	b.n	8012db2 <_free_r+0x26>
 8012dfc:	d902      	bls.n	8012e04 <_free_r+0x78>
 8012dfe:	230c      	movs	r3, #12
 8012e00:	6003      	str	r3, [r0, #0]
 8012e02:	e7d6      	b.n	8012db2 <_free_r+0x26>
 8012e04:	6825      	ldr	r5, [r4, #0]
 8012e06:	1961      	adds	r1, r4, r5
 8012e08:	428b      	cmp	r3, r1
 8012e0a:	bf04      	itt	eq
 8012e0c:	6819      	ldreq	r1, [r3, #0]
 8012e0e:	685b      	ldreq	r3, [r3, #4]
 8012e10:	6063      	str	r3, [r4, #4]
 8012e12:	bf04      	itt	eq
 8012e14:	1949      	addeq	r1, r1, r5
 8012e16:	6021      	streq	r1, [r4, #0]
 8012e18:	6054      	str	r4, [r2, #4]
 8012e1a:	e7ca      	b.n	8012db2 <_free_r+0x26>
 8012e1c:	b003      	add	sp, #12
 8012e1e:	bd30      	pop	{r4, r5, pc}
 8012e20:	20019e08 	.word	0x20019e08

08012e24 <sbrk_aligned>:
 8012e24:	b570      	push	{r4, r5, r6, lr}
 8012e26:	4e0e      	ldr	r6, [pc, #56]	; (8012e60 <sbrk_aligned+0x3c>)
 8012e28:	460c      	mov	r4, r1
 8012e2a:	6831      	ldr	r1, [r6, #0]
 8012e2c:	4605      	mov	r5, r0
 8012e2e:	b911      	cbnz	r1, 8012e36 <sbrk_aligned+0x12>
 8012e30:	f000 fb42 	bl	80134b8 <_sbrk_r>
 8012e34:	6030      	str	r0, [r6, #0]
 8012e36:	4621      	mov	r1, r4
 8012e38:	4628      	mov	r0, r5
 8012e3a:	f000 fb3d 	bl	80134b8 <_sbrk_r>
 8012e3e:	1c43      	adds	r3, r0, #1
 8012e40:	d00a      	beq.n	8012e58 <sbrk_aligned+0x34>
 8012e42:	1cc4      	adds	r4, r0, #3
 8012e44:	f024 0403 	bic.w	r4, r4, #3
 8012e48:	42a0      	cmp	r0, r4
 8012e4a:	d007      	beq.n	8012e5c <sbrk_aligned+0x38>
 8012e4c:	1a21      	subs	r1, r4, r0
 8012e4e:	4628      	mov	r0, r5
 8012e50:	f000 fb32 	bl	80134b8 <_sbrk_r>
 8012e54:	3001      	adds	r0, #1
 8012e56:	d101      	bne.n	8012e5c <sbrk_aligned+0x38>
 8012e58:	f04f 34ff 	mov.w	r4, #4294967295
 8012e5c:	4620      	mov	r0, r4
 8012e5e:	bd70      	pop	{r4, r5, r6, pc}
 8012e60:	20019e0c 	.word	0x20019e0c

08012e64 <_malloc_r>:
 8012e64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012e68:	1ccd      	adds	r5, r1, #3
 8012e6a:	f025 0503 	bic.w	r5, r5, #3
 8012e6e:	3508      	adds	r5, #8
 8012e70:	2d0c      	cmp	r5, #12
 8012e72:	bf38      	it	cc
 8012e74:	250c      	movcc	r5, #12
 8012e76:	2d00      	cmp	r5, #0
 8012e78:	4607      	mov	r7, r0
 8012e7a:	db01      	blt.n	8012e80 <_malloc_r+0x1c>
 8012e7c:	42a9      	cmp	r1, r5
 8012e7e:	d905      	bls.n	8012e8c <_malloc_r+0x28>
 8012e80:	230c      	movs	r3, #12
 8012e82:	603b      	str	r3, [r7, #0]
 8012e84:	2600      	movs	r6, #0
 8012e86:	4630      	mov	r0, r6
 8012e88:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8012e8c:	4e2e      	ldr	r6, [pc, #184]	; (8012f48 <_malloc_r+0xe4>)
 8012e8e:	f000 fe37 	bl	8013b00 <__malloc_lock>
 8012e92:	6833      	ldr	r3, [r6, #0]
 8012e94:	461c      	mov	r4, r3
 8012e96:	bb34      	cbnz	r4, 8012ee6 <_malloc_r+0x82>
 8012e98:	4629      	mov	r1, r5
 8012e9a:	4638      	mov	r0, r7
 8012e9c:	f7ff ffc2 	bl	8012e24 <sbrk_aligned>
 8012ea0:	1c43      	adds	r3, r0, #1
 8012ea2:	4604      	mov	r4, r0
 8012ea4:	d14d      	bne.n	8012f42 <_malloc_r+0xde>
 8012ea6:	6834      	ldr	r4, [r6, #0]
 8012ea8:	4626      	mov	r6, r4
 8012eaa:	2e00      	cmp	r6, #0
 8012eac:	d140      	bne.n	8012f30 <_malloc_r+0xcc>
 8012eae:	6823      	ldr	r3, [r4, #0]
 8012eb0:	4631      	mov	r1, r6
 8012eb2:	4638      	mov	r0, r7
 8012eb4:	eb04 0803 	add.w	r8, r4, r3
 8012eb8:	f000 fafe 	bl	80134b8 <_sbrk_r>
 8012ebc:	4580      	cmp	r8, r0
 8012ebe:	d13a      	bne.n	8012f36 <_malloc_r+0xd2>
 8012ec0:	6821      	ldr	r1, [r4, #0]
 8012ec2:	3503      	adds	r5, #3
 8012ec4:	1a6d      	subs	r5, r5, r1
 8012ec6:	f025 0503 	bic.w	r5, r5, #3
 8012eca:	3508      	adds	r5, #8
 8012ecc:	2d0c      	cmp	r5, #12
 8012ece:	bf38      	it	cc
 8012ed0:	250c      	movcc	r5, #12
 8012ed2:	4629      	mov	r1, r5
 8012ed4:	4638      	mov	r0, r7
 8012ed6:	f7ff ffa5 	bl	8012e24 <sbrk_aligned>
 8012eda:	3001      	adds	r0, #1
 8012edc:	d02b      	beq.n	8012f36 <_malloc_r+0xd2>
 8012ede:	6823      	ldr	r3, [r4, #0]
 8012ee0:	442b      	add	r3, r5
 8012ee2:	6023      	str	r3, [r4, #0]
 8012ee4:	e00e      	b.n	8012f04 <_malloc_r+0xa0>
 8012ee6:	6822      	ldr	r2, [r4, #0]
 8012ee8:	1b52      	subs	r2, r2, r5
 8012eea:	d41e      	bmi.n	8012f2a <_malloc_r+0xc6>
 8012eec:	2a0b      	cmp	r2, #11
 8012eee:	d916      	bls.n	8012f1e <_malloc_r+0xba>
 8012ef0:	1961      	adds	r1, r4, r5
 8012ef2:	42a3      	cmp	r3, r4
 8012ef4:	6025      	str	r5, [r4, #0]
 8012ef6:	bf18      	it	ne
 8012ef8:	6059      	strne	r1, [r3, #4]
 8012efa:	6863      	ldr	r3, [r4, #4]
 8012efc:	bf08      	it	eq
 8012efe:	6031      	streq	r1, [r6, #0]
 8012f00:	5162      	str	r2, [r4, r5]
 8012f02:	604b      	str	r3, [r1, #4]
 8012f04:	4638      	mov	r0, r7
 8012f06:	f104 060b 	add.w	r6, r4, #11
 8012f0a:	f000 fdff 	bl	8013b0c <__malloc_unlock>
 8012f0e:	f026 0607 	bic.w	r6, r6, #7
 8012f12:	1d23      	adds	r3, r4, #4
 8012f14:	1af2      	subs	r2, r6, r3
 8012f16:	d0b6      	beq.n	8012e86 <_malloc_r+0x22>
 8012f18:	1b9b      	subs	r3, r3, r6
 8012f1a:	50a3      	str	r3, [r4, r2]
 8012f1c:	e7b3      	b.n	8012e86 <_malloc_r+0x22>
 8012f1e:	6862      	ldr	r2, [r4, #4]
 8012f20:	42a3      	cmp	r3, r4
 8012f22:	bf0c      	ite	eq
 8012f24:	6032      	streq	r2, [r6, #0]
 8012f26:	605a      	strne	r2, [r3, #4]
 8012f28:	e7ec      	b.n	8012f04 <_malloc_r+0xa0>
 8012f2a:	4623      	mov	r3, r4
 8012f2c:	6864      	ldr	r4, [r4, #4]
 8012f2e:	e7b2      	b.n	8012e96 <_malloc_r+0x32>
 8012f30:	4634      	mov	r4, r6
 8012f32:	6876      	ldr	r6, [r6, #4]
 8012f34:	e7b9      	b.n	8012eaa <_malloc_r+0x46>
 8012f36:	230c      	movs	r3, #12
 8012f38:	603b      	str	r3, [r7, #0]
 8012f3a:	4638      	mov	r0, r7
 8012f3c:	f000 fde6 	bl	8013b0c <__malloc_unlock>
 8012f40:	e7a1      	b.n	8012e86 <_malloc_r+0x22>
 8012f42:	6025      	str	r5, [r4, #0]
 8012f44:	e7de      	b.n	8012f04 <_malloc_r+0xa0>
 8012f46:	bf00      	nop
 8012f48:	20019e08 	.word	0x20019e08

08012f4c <__ssputs_r>:
 8012f4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012f50:	688e      	ldr	r6, [r1, #8]
 8012f52:	429e      	cmp	r6, r3
 8012f54:	4682      	mov	sl, r0
 8012f56:	460c      	mov	r4, r1
 8012f58:	4690      	mov	r8, r2
 8012f5a:	461f      	mov	r7, r3
 8012f5c:	d838      	bhi.n	8012fd0 <__ssputs_r+0x84>
 8012f5e:	898a      	ldrh	r2, [r1, #12]
 8012f60:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8012f64:	d032      	beq.n	8012fcc <__ssputs_r+0x80>
 8012f66:	6825      	ldr	r5, [r4, #0]
 8012f68:	6909      	ldr	r1, [r1, #16]
 8012f6a:	eba5 0901 	sub.w	r9, r5, r1
 8012f6e:	6965      	ldr	r5, [r4, #20]
 8012f70:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012f74:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012f78:	3301      	adds	r3, #1
 8012f7a:	444b      	add	r3, r9
 8012f7c:	106d      	asrs	r5, r5, #1
 8012f7e:	429d      	cmp	r5, r3
 8012f80:	bf38      	it	cc
 8012f82:	461d      	movcc	r5, r3
 8012f84:	0553      	lsls	r3, r2, #21
 8012f86:	d531      	bpl.n	8012fec <__ssputs_r+0xa0>
 8012f88:	4629      	mov	r1, r5
 8012f8a:	f7ff ff6b 	bl	8012e64 <_malloc_r>
 8012f8e:	4606      	mov	r6, r0
 8012f90:	b950      	cbnz	r0, 8012fa8 <__ssputs_r+0x5c>
 8012f92:	230c      	movs	r3, #12
 8012f94:	f8ca 3000 	str.w	r3, [sl]
 8012f98:	89a3      	ldrh	r3, [r4, #12]
 8012f9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8012f9e:	81a3      	strh	r3, [r4, #12]
 8012fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8012fa4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012fa8:	6921      	ldr	r1, [r4, #16]
 8012faa:	464a      	mov	r2, r9
 8012fac:	f7fd fffc 	bl	8010fa8 <memcpy>
 8012fb0:	89a3      	ldrh	r3, [r4, #12]
 8012fb2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8012fb6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012fba:	81a3      	strh	r3, [r4, #12]
 8012fbc:	6126      	str	r6, [r4, #16]
 8012fbe:	6165      	str	r5, [r4, #20]
 8012fc0:	444e      	add	r6, r9
 8012fc2:	eba5 0509 	sub.w	r5, r5, r9
 8012fc6:	6026      	str	r6, [r4, #0]
 8012fc8:	60a5      	str	r5, [r4, #8]
 8012fca:	463e      	mov	r6, r7
 8012fcc:	42be      	cmp	r6, r7
 8012fce:	d900      	bls.n	8012fd2 <__ssputs_r+0x86>
 8012fd0:	463e      	mov	r6, r7
 8012fd2:	6820      	ldr	r0, [r4, #0]
 8012fd4:	4632      	mov	r2, r6
 8012fd6:	4641      	mov	r1, r8
 8012fd8:	f000 fd78 	bl	8013acc <memmove>
 8012fdc:	68a3      	ldr	r3, [r4, #8]
 8012fde:	1b9b      	subs	r3, r3, r6
 8012fe0:	60a3      	str	r3, [r4, #8]
 8012fe2:	6823      	ldr	r3, [r4, #0]
 8012fe4:	4433      	add	r3, r6
 8012fe6:	6023      	str	r3, [r4, #0]
 8012fe8:	2000      	movs	r0, #0
 8012fea:	e7db      	b.n	8012fa4 <__ssputs_r+0x58>
 8012fec:	462a      	mov	r2, r5
 8012fee:	f000 fd93 	bl	8013b18 <_realloc_r>
 8012ff2:	4606      	mov	r6, r0
 8012ff4:	2800      	cmp	r0, #0
 8012ff6:	d1e1      	bne.n	8012fbc <__ssputs_r+0x70>
 8012ff8:	6921      	ldr	r1, [r4, #16]
 8012ffa:	4650      	mov	r0, sl
 8012ffc:	f7ff fec6 	bl	8012d8c <_free_r>
 8013000:	e7c7      	b.n	8012f92 <__ssputs_r+0x46>
	...

08013004 <_svfiprintf_r>:
 8013004:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013008:	4698      	mov	r8, r3
 801300a:	898b      	ldrh	r3, [r1, #12]
 801300c:	061b      	lsls	r3, r3, #24
 801300e:	b09d      	sub	sp, #116	; 0x74
 8013010:	4607      	mov	r7, r0
 8013012:	460d      	mov	r5, r1
 8013014:	4614      	mov	r4, r2
 8013016:	d50e      	bpl.n	8013036 <_svfiprintf_r+0x32>
 8013018:	690b      	ldr	r3, [r1, #16]
 801301a:	b963      	cbnz	r3, 8013036 <_svfiprintf_r+0x32>
 801301c:	2140      	movs	r1, #64	; 0x40
 801301e:	f7ff ff21 	bl	8012e64 <_malloc_r>
 8013022:	6028      	str	r0, [r5, #0]
 8013024:	6128      	str	r0, [r5, #16]
 8013026:	b920      	cbnz	r0, 8013032 <_svfiprintf_r+0x2e>
 8013028:	230c      	movs	r3, #12
 801302a:	603b      	str	r3, [r7, #0]
 801302c:	f04f 30ff 	mov.w	r0, #4294967295
 8013030:	e0d1      	b.n	80131d6 <_svfiprintf_r+0x1d2>
 8013032:	2340      	movs	r3, #64	; 0x40
 8013034:	616b      	str	r3, [r5, #20]
 8013036:	2300      	movs	r3, #0
 8013038:	9309      	str	r3, [sp, #36]	; 0x24
 801303a:	2320      	movs	r3, #32
 801303c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8013040:	f8cd 800c 	str.w	r8, [sp, #12]
 8013044:	2330      	movs	r3, #48	; 0x30
 8013046:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80131f0 <_svfiprintf_r+0x1ec>
 801304a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801304e:	f04f 0901 	mov.w	r9, #1
 8013052:	4623      	mov	r3, r4
 8013054:	469a      	mov	sl, r3
 8013056:	f813 2b01 	ldrb.w	r2, [r3], #1
 801305a:	b10a      	cbz	r2, 8013060 <_svfiprintf_r+0x5c>
 801305c:	2a25      	cmp	r2, #37	; 0x25
 801305e:	d1f9      	bne.n	8013054 <_svfiprintf_r+0x50>
 8013060:	ebba 0b04 	subs.w	fp, sl, r4
 8013064:	d00b      	beq.n	801307e <_svfiprintf_r+0x7a>
 8013066:	465b      	mov	r3, fp
 8013068:	4622      	mov	r2, r4
 801306a:	4629      	mov	r1, r5
 801306c:	4638      	mov	r0, r7
 801306e:	f7ff ff6d 	bl	8012f4c <__ssputs_r>
 8013072:	3001      	adds	r0, #1
 8013074:	f000 80aa 	beq.w	80131cc <_svfiprintf_r+0x1c8>
 8013078:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801307a:	445a      	add	r2, fp
 801307c:	9209      	str	r2, [sp, #36]	; 0x24
 801307e:	f89a 3000 	ldrb.w	r3, [sl]
 8013082:	2b00      	cmp	r3, #0
 8013084:	f000 80a2 	beq.w	80131cc <_svfiprintf_r+0x1c8>
 8013088:	2300      	movs	r3, #0
 801308a:	f04f 32ff 	mov.w	r2, #4294967295
 801308e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8013092:	f10a 0a01 	add.w	sl, sl, #1
 8013096:	9304      	str	r3, [sp, #16]
 8013098:	9307      	str	r3, [sp, #28]
 801309a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801309e:	931a      	str	r3, [sp, #104]	; 0x68
 80130a0:	4654      	mov	r4, sl
 80130a2:	2205      	movs	r2, #5
 80130a4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80130a8:	4851      	ldr	r0, [pc, #324]	; (80131f0 <_svfiprintf_r+0x1ec>)
 80130aa:	f7f3 f911 	bl	80062d0 <memchr>
 80130ae:	9a04      	ldr	r2, [sp, #16]
 80130b0:	b9d8      	cbnz	r0, 80130ea <_svfiprintf_r+0xe6>
 80130b2:	06d0      	lsls	r0, r2, #27
 80130b4:	bf44      	itt	mi
 80130b6:	2320      	movmi	r3, #32
 80130b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80130bc:	0711      	lsls	r1, r2, #28
 80130be:	bf44      	itt	mi
 80130c0:	232b      	movmi	r3, #43	; 0x2b
 80130c2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80130c6:	f89a 3000 	ldrb.w	r3, [sl]
 80130ca:	2b2a      	cmp	r3, #42	; 0x2a
 80130cc:	d015      	beq.n	80130fa <_svfiprintf_r+0xf6>
 80130ce:	9a07      	ldr	r2, [sp, #28]
 80130d0:	4654      	mov	r4, sl
 80130d2:	2000      	movs	r0, #0
 80130d4:	f04f 0c0a 	mov.w	ip, #10
 80130d8:	4621      	mov	r1, r4
 80130da:	f811 3b01 	ldrb.w	r3, [r1], #1
 80130de:	3b30      	subs	r3, #48	; 0x30
 80130e0:	2b09      	cmp	r3, #9
 80130e2:	d94e      	bls.n	8013182 <_svfiprintf_r+0x17e>
 80130e4:	b1b0      	cbz	r0, 8013114 <_svfiprintf_r+0x110>
 80130e6:	9207      	str	r2, [sp, #28]
 80130e8:	e014      	b.n	8013114 <_svfiprintf_r+0x110>
 80130ea:	eba0 0308 	sub.w	r3, r0, r8
 80130ee:	fa09 f303 	lsl.w	r3, r9, r3
 80130f2:	4313      	orrs	r3, r2
 80130f4:	9304      	str	r3, [sp, #16]
 80130f6:	46a2      	mov	sl, r4
 80130f8:	e7d2      	b.n	80130a0 <_svfiprintf_r+0x9c>
 80130fa:	9b03      	ldr	r3, [sp, #12]
 80130fc:	1d19      	adds	r1, r3, #4
 80130fe:	681b      	ldr	r3, [r3, #0]
 8013100:	9103      	str	r1, [sp, #12]
 8013102:	2b00      	cmp	r3, #0
 8013104:	bfbb      	ittet	lt
 8013106:	425b      	neglt	r3, r3
 8013108:	f042 0202 	orrlt.w	r2, r2, #2
 801310c:	9307      	strge	r3, [sp, #28]
 801310e:	9307      	strlt	r3, [sp, #28]
 8013110:	bfb8      	it	lt
 8013112:	9204      	strlt	r2, [sp, #16]
 8013114:	7823      	ldrb	r3, [r4, #0]
 8013116:	2b2e      	cmp	r3, #46	; 0x2e
 8013118:	d10c      	bne.n	8013134 <_svfiprintf_r+0x130>
 801311a:	7863      	ldrb	r3, [r4, #1]
 801311c:	2b2a      	cmp	r3, #42	; 0x2a
 801311e:	d135      	bne.n	801318c <_svfiprintf_r+0x188>
 8013120:	9b03      	ldr	r3, [sp, #12]
 8013122:	1d1a      	adds	r2, r3, #4
 8013124:	681b      	ldr	r3, [r3, #0]
 8013126:	9203      	str	r2, [sp, #12]
 8013128:	2b00      	cmp	r3, #0
 801312a:	bfb8      	it	lt
 801312c:	f04f 33ff 	movlt.w	r3, #4294967295
 8013130:	3402      	adds	r4, #2
 8013132:	9305      	str	r3, [sp, #20]
 8013134:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8013200 <_svfiprintf_r+0x1fc>
 8013138:	7821      	ldrb	r1, [r4, #0]
 801313a:	2203      	movs	r2, #3
 801313c:	4650      	mov	r0, sl
 801313e:	f7f3 f8c7 	bl	80062d0 <memchr>
 8013142:	b140      	cbz	r0, 8013156 <_svfiprintf_r+0x152>
 8013144:	2340      	movs	r3, #64	; 0x40
 8013146:	eba0 000a 	sub.w	r0, r0, sl
 801314a:	fa03 f000 	lsl.w	r0, r3, r0
 801314e:	9b04      	ldr	r3, [sp, #16]
 8013150:	4303      	orrs	r3, r0
 8013152:	3401      	adds	r4, #1
 8013154:	9304      	str	r3, [sp, #16]
 8013156:	f814 1b01 	ldrb.w	r1, [r4], #1
 801315a:	4826      	ldr	r0, [pc, #152]	; (80131f4 <_svfiprintf_r+0x1f0>)
 801315c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8013160:	2206      	movs	r2, #6
 8013162:	f7f3 f8b5 	bl	80062d0 <memchr>
 8013166:	2800      	cmp	r0, #0
 8013168:	d038      	beq.n	80131dc <_svfiprintf_r+0x1d8>
 801316a:	4b23      	ldr	r3, [pc, #140]	; (80131f8 <_svfiprintf_r+0x1f4>)
 801316c:	bb1b      	cbnz	r3, 80131b6 <_svfiprintf_r+0x1b2>
 801316e:	9b03      	ldr	r3, [sp, #12]
 8013170:	3307      	adds	r3, #7
 8013172:	f023 0307 	bic.w	r3, r3, #7
 8013176:	3308      	adds	r3, #8
 8013178:	9303      	str	r3, [sp, #12]
 801317a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801317c:	4433      	add	r3, r6
 801317e:	9309      	str	r3, [sp, #36]	; 0x24
 8013180:	e767      	b.n	8013052 <_svfiprintf_r+0x4e>
 8013182:	fb0c 3202 	mla	r2, ip, r2, r3
 8013186:	460c      	mov	r4, r1
 8013188:	2001      	movs	r0, #1
 801318a:	e7a5      	b.n	80130d8 <_svfiprintf_r+0xd4>
 801318c:	2300      	movs	r3, #0
 801318e:	3401      	adds	r4, #1
 8013190:	9305      	str	r3, [sp, #20]
 8013192:	4619      	mov	r1, r3
 8013194:	f04f 0c0a 	mov.w	ip, #10
 8013198:	4620      	mov	r0, r4
 801319a:	f810 2b01 	ldrb.w	r2, [r0], #1
 801319e:	3a30      	subs	r2, #48	; 0x30
 80131a0:	2a09      	cmp	r2, #9
 80131a2:	d903      	bls.n	80131ac <_svfiprintf_r+0x1a8>
 80131a4:	2b00      	cmp	r3, #0
 80131a6:	d0c5      	beq.n	8013134 <_svfiprintf_r+0x130>
 80131a8:	9105      	str	r1, [sp, #20]
 80131aa:	e7c3      	b.n	8013134 <_svfiprintf_r+0x130>
 80131ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80131b0:	4604      	mov	r4, r0
 80131b2:	2301      	movs	r3, #1
 80131b4:	e7f0      	b.n	8013198 <_svfiprintf_r+0x194>
 80131b6:	ab03      	add	r3, sp, #12
 80131b8:	9300      	str	r3, [sp, #0]
 80131ba:	462a      	mov	r2, r5
 80131bc:	4b0f      	ldr	r3, [pc, #60]	; (80131fc <_svfiprintf_r+0x1f8>)
 80131be:	a904      	add	r1, sp, #16
 80131c0:	4638      	mov	r0, r7
 80131c2:	f7fd ffa7 	bl	8011114 <_printf_float>
 80131c6:	1c42      	adds	r2, r0, #1
 80131c8:	4606      	mov	r6, r0
 80131ca:	d1d6      	bne.n	801317a <_svfiprintf_r+0x176>
 80131cc:	89ab      	ldrh	r3, [r5, #12]
 80131ce:	065b      	lsls	r3, r3, #25
 80131d0:	f53f af2c 	bmi.w	801302c <_svfiprintf_r+0x28>
 80131d4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80131d6:	b01d      	add	sp, #116	; 0x74
 80131d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80131dc:	ab03      	add	r3, sp, #12
 80131de:	9300      	str	r3, [sp, #0]
 80131e0:	462a      	mov	r2, r5
 80131e2:	4b06      	ldr	r3, [pc, #24]	; (80131fc <_svfiprintf_r+0x1f8>)
 80131e4:	a904      	add	r1, sp, #16
 80131e6:	4638      	mov	r0, r7
 80131e8:	f7fe fa38 	bl	801165c <_printf_i>
 80131ec:	e7eb      	b.n	80131c6 <_svfiprintf_r+0x1c2>
 80131ee:	bf00      	nop
 80131f0:	0807ce34 	.word	0x0807ce34
 80131f4:	0807ce3e 	.word	0x0807ce3e
 80131f8:	08011115 	.word	0x08011115
 80131fc:	08012f4d 	.word	0x08012f4d
 8013200:	0807ce3a 	.word	0x0807ce3a

08013204 <__sfputc_r>:
 8013204:	6893      	ldr	r3, [r2, #8]
 8013206:	3b01      	subs	r3, #1
 8013208:	2b00      	cmp	r3, #0
 801320a:	b410      	push	{r4}
 801320c:	6093      	str	r3, [r2, #8]
 801320e:	da08      	bge.n	8013222 <__sfputc_r+0x1e>
 8013210:	6994      	ldr	r4, [r2, #24]
 8013212:	42a3      	cmp	r3, r4
 8013214:	db01      	blt.n	801321a <__sfputc_r+0x16>
 8013216:	290a      	cmp	r1, #10
 8013218:	d103      	bne.n	8013222 <__sfputc_r+0x1e>
 801321a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801321e:	f000 b95b 	b.w	80134d8 <__swbuf_r>
 8013222:	6813      	ldr	r3, [r2, #0]
 8013224:	1c58      	adds	r0, r3, #1
 8013226:	6010      	str	r0, [r2, #0]
 8013228:	7019      	strb	r1, [r3, #0]
 801322a:	4608      	mov	r0, r1
 801322c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8013230:	4770      	bx	lr

08013232 <__sfputs_r>:
 8013232:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013234:	4606      	mov	r6, r0
 8013236:	460f      	mov	r7, r1
 8013238:	4614      	mov	r4, r2
 801323a:	18d5      	adds	r5, r2, r3
 801323c:	42ac      	cmp	r4, r5
 801323e:	d101      	bne.n	8013244 <__sfputs_r+0x12>
 8013240:	2000      	movs	r0, #0
 8013242:	e007      	b.n	8013254 <__sfputs_r+0x22>
 8013244:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013248:	463a      	mov	r2, r7
 801324a:	4630      	mov	r0, r6
 801324c:	f7ff ffda 	bl	8013204 <__sfputc_r>
 8013250:	1c43      	adds	r3, r0, #1
 8013252:	d1f3      	bne.n	801323c <__sfputs_r+0xa>
 8013254:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08013258 <_vfiprintf_r>:
 8013258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801325c:	460d      	mov	r5, r1
 801325e:	b09d      	sub	sp, #116	; 0x74
 8013260:	4614      	mov	r4, r2
 8013262:	4698      	mov	r8, r3
 8013264:	4606      	mov	r6, r0
 8013266:	b118      	cbz	r0, 8013270 <_vfiprintf_r+0x18>
 8013268:	6983      	ldr	r3, [r0, #24]
 801326a:	b90b      	cbnz	r3, 8013270 <_vfiprintf_r+0x18>
 801326c:	f000 fb16 	bl	801389c <__sinit>
 8013270:	4b89      	ldr	r3, [pc, #548]	; (8013498 <_vfiprintf_r+0x240>)
 8013272:	429d      	cmp	r5, r3
 8013274:	d11b      	bne.n	80132ae <_vfiprintf_r+0x56>
 8013276:	6875      	ldr	r5, [r6, #4]
 8013278:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801327a:	07d9      	lsls	r1, r3, #31
 801327c:	d405      	bmi.n	801328a <_vfiprintf_r+0x32>
 801327e:	89ab      	ldrh	r3, [r5, #12]
 8013280:	059a      	lsls	r2, r3, #22
 8013282:	d402      	bmi.n	801328a <_vfiprintf_r+0x32>
 8013284:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013286:	f000 fba7 	bl	80139d8 <__retarget_lock_acquire_recursive>
 801328a:	89ab      	ldrh	r3, [r5, #12]
 801328c:	071b      	lsls	r3, r3, #28
 801328e:	d501      	bpl.n	8013294 <_vfiprintf_r+0x3c>
 8013290:	692b      	ldr	r3, [r5, #16]
 8013292:	b9eb      	cbnz	r3, 80132d0 <_vfiprintf_r+0x78>
 8013294:	4629      	mov	r1, r5
 8013296:	4630      	mov	r0, r6
 8013298:	f000 f970 	bl	801357c <__swsetup_r>
 801329c:	b1c0      	cbz	r0, 80132d0 <_vfiprintf_r+0x78>
 801329e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80132a0:	07dc      	lsls	r4, r3, #31
 80132a2:	d50e      	bpl.n	80132c2 <_vfiprintf_r+0x6a>
 80132a4:	f04f 30ff 	mov.w	r0, #4294967295
 80132a8:	b01d      	add	sp, #116	; 0x74
 80132aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80132ae:	4b7b      	ldr	r3, [pc, #492]	; (801349c <_vfiprintf_r+0x244>)
 80132b0:	429d      	cmp	r5, r3
 80132b2:	d101      	bne.n	80132b8 <_vfiprintf_r+0x60>
 80132b4:	68b5      	ldr	r5, [r6, #8]
 80132b6:	e7df      	b.n	8013278 <_vfiprintf_r+0x20>
 80132b8:	4b79      	ldr	r3, [pc, #484]	; (80134a0 <_vfiprintf_r+0x248>)
 80132ba:	429d      	cmp	r5, r3
 80132bc:	bf08      	it	eq
 80132be:	68f5      	ldreq	r5, [r6, #12]
 80132c0:	e7da      	b.n	8013278 <_vfiprintf_r+0x20>
 80132c2:	89ab      	ldrh	r3, [r5, #12]
 80132c4:	0598      	lsls	r0, r3, #22
 80132c6:	d4ed      	bmi.n	80132a4 <_vfiprintf_r+0x4c>
 80132c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80132ca:	f000 fb86 	bl	80139da <__retarget_lock_release_recursive>
 80132ce:	e7e9      	b.n	80132a4 <_vfiprintf_r+0x4c>
 80132d0:	2300      	movs	r3, #0
 80132d2:	9309      	str	r3, [sp, #36]	; 0x24
 80132d4:	2320      	movs	r3, #32
 80132d6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80132da:	f8cd 800c 	str.w	r8, [sp, #12]
 80132de:	2330      	movs	r3, #48	; 0x30
 80132e0:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80134a4 <_vfiprintf_r+0x24c>
 80132e4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80132e8:	f04f 0901 	mov.w	r9, #1
 80132ec:	4623      	mov	r3, r4
 80132ee:	469a      	mov	sl, r3
 80132f0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80132f4:	b10a      	cbz	r2, 80132fa <_vfiprintf_r+0xa2>
 80132f6:	2a25      	cmp	r2, #37	; 0x25
 80132f8:	d1f9      	bne.n	80132ee <_vfiprintf_r+0x96>
 80132fa:	ebba 0b04 	subs.w	fp, sl, r4
 80132fe:	d00b      	beq.n	8013318 <_vfiprintf_r+0xc0>
 8013300:	465b      	mov	r3, fp
 8013302:	4622      	mov	r2, r4
 8013304:	4629      	mov	r1, r5
 8013306:	4630      	mov	r0, r6
 8013308:	f7ff ff93 	bl	8013232 <__sfputs_r>
 801330c:	3001      	adds	r0, #1
 801330e:	f000 80aa 	beq.w	8013466 <_vfiprintf_r+0x20e>
 8013312:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8013314:	445a      	add	r2, fp
 8013316:	9209      	str	r2, [sp, #36]	; 0x24
 8013318:	f89a 3000 	ldrb.w	r3, [sl]
 801331c:	2b00      	cmp	r3, #0
 801331e:	f000 80a2 	beq.w	8013466 <_vfiprintf_r+0x20e>
 8013322:	2300      	movs	r3, #0
 8013324:	f04f 32ff 	mov.w	r2, #4294967295
 8013328:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801332c:	f10a 0a01 	add.w	sl, sl, #1
 8013330:	9304      	str	r3, [sp, #16]
 8013332:	9307      	str	r3, [sp, #28]
 8013334:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8013338:	931a      	str	r3, [sp, #104]	; 0x68
 801333a:	4654      	mov	r4, sl
 801333c:	2205      	movs	r2, #5
 801333e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013342:	4858      	ldr	r0, [pc, #352]	; (80134a4 <_vfiprintf_r+0x24c>)
 8013344:	f7f2 ffc4 	bl	80062d0 <memchr>
 8013348:	9a04      	ldr	r2, [sp, #16]
 801334a:	b9d8      	cbnz	r0, 8013384 <_vfiprintf_r+0x12c>
 801334c:	06d1      	lsls	r1, r2, #27
 801334e:	bf44      	itt	mi
 8013350:	2320      	movmi	r3, #32
 8013352:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013356:	0713      	lsls	r3, r2, #28
 8013358:	bf44      	itt	mi
 801335a:	232b      	movmi	r3, #43	; 0x2b
 801335c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8013360:	f89a 3000 	ldrb.w	r3, [sl]
 8013364:	2b2a      	cmp	r3, #42	; 0x2a
 8013366:	d015      	beq.n	8013394 <_vfiprintf_r+0x13c>
 8013368:	9a07      	ldr	r2, [sp, #28]
 801336a:	4654      	mov	r4, sl
 801336c:	2000      	movs	r0, #0
 801336e:	f04f 0c0a 	mov.w	ip, #10
 8013372:	4621      	mov	r1, r4
 8013374:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013378:	3b30      	subs	r3, #48	; 0x30
 801337a:	2b09      	cmp	r3, #9
 801337c:	d94e      	bls.n	801341c <_vfiprintf_r+0x1c4>
 801337e:	b1b0      	cbz	r0, 80133ae <_vfiprintf_r+0x156>
 8013380:	9207      	str	r2, [sp, #28]
 8013382:	e014      	b.n	80133ae <_vfiprintf_r+0x156>
 8013384:	eba0 0308 	sub.w	r3, r0, r8
 8013388:	fa09 f303 	lsl.w	r3, r9, r3
 801338c:	4313      	orrs	r3, r2
 801338e:	9304      	str	r3, [sp, #16]
 8013390:	46a2      	mov	sl, r4
 8013392:	e7d2      	b.n	801333a <_vfiprintf_r+0xe2>
 8013394:	9b03      	ldr	r3, [sp, #12]
 8013396:	1d19      	adds	r1, r3, #4
 8013398:	681b      	ldr	r3, [r3, #0]
 801339a:	9103      	str	r1, [sp, #12]
 801339c:	2b00      	cmp	r3, #0
 801339e:	bfbb      	ittet	lt
 80133a0:	425b      	neglt	r3, r3
 80133a2:	f042 0202 	orrlt.w	r2, r2, #2
 80133a6:	9307      	strge	r3, [sp, #28]
 80133a8:	9307      	strlt	r3, [sp, #28]
 80133aa:	bfb8      	it	lt
 80133ac:	9204      	strlt	r2, [sp, #16]
 80133ae:	7823      	ldrb	r3, [r4, #0]
 80133b0:	2b2e      	cmp	r3, #46	; 0x2e
 80133b2:	d10c      	bne.n	80133ce <_vfiprintf_r+0x176>
 80133b4:	7863      	ldrb	r3, [r4, #1]
 80133b6:	2b2a      	cmp	r3, #42	; 0x2a
 80133b8:	d135      	bne.n	8013426 <_vfiprintf_r+0x1ce>
 80133ba:	9b03      	ldr	r3, [sp, #12]
 80133bc:	1d1a      	adds	r2, r3, #4
 80133be:	681b      	ldr	r3, [r3, #0]
 80133c0:	9203      	str	r2, [sp, #12]
 80133c2:	2b00      	cmp	r3, #0
 80133c4:	bfb8      	it	lt
 80133c6:	f04f 33ff 	movlt.w	r3, #4294967295
 80133ca:	3402      	adds	r4, #2
 80133cc:	9305      	str	r3, [sp, #20]
 80133ce:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80134b4 <_vfiprintf_r+0x25c>
 80133d2:	7821      	ldrb	r1, [r4, #0]
 80133d4:	2203      	movs	r2, #3
 80133d6:	4650      	mov	r0, sl
 80133d8:	f7f2 ff7a 	bl	80062d0 <memchr>
 80133dc:	b140      	cbz	r0, 80133f0 <_vfiprintf_r+0x198>
 80133de:	2340      	movs	r3, #64	; 0x40
 80133e0:	eba0 000a 	sub.w	r0, r0, sl
 80133e4:	fa03 f000 	lsl.w	r0, r3, r0
 80133e8:	9b04      	ldr	r3, [sp, #16]
 80133ea:	4303      	orrs	r3, r0
 80133ec:	3401      	adds	r4, #1
 80133ee:	9304      	str	r3, [sp, #16]
 80133f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80133f4:	482c      	ldr	r0, [pc, #176]	; (80134a8 <_vfiprintf_r+0x250>)
 80133f6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80133fa:	2206      	movs	r2, #6
 80133fc:	f7f2 ff68 	bl	80062d0 <memchr>
 8013400:	2800      	cmp	r0, #0
 8013402:	d03f      	beq.n	8013484 <_vfiprintf_r+0x22c>
 8013404:	4b29      	ldr	r3, [pc, #164]	; (80134ac <_vfiprintf_r+0x254>)
 8013406:	bb1b      	cbnz	r3, 8013450 <_vfiprintf_r+0x1f8>
 8013408:	9b03      	ldr	r3, [sp, #12]
 801340a:	3307      	adds	r3, #7
 801340c:	f023 0307 	bic.w	r3, r3, #7
 8013410:	3308      	adds	r3, #8
 8013412:	9303      	str	r3, [sp, #12]
 8013414:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013416:	443b      	add	r3, r7
 8013418:	9309      	str	r3, [sp, #36]	; 0x24
 801341a:	e767      	b.n	80132ec <_vfiprintf_r+0x94>
 801341c:	fb0c 3202 	mla	r2, ip, r2, r3
 8013420:	460c      	mov	r4, r1
 8013422:	2001      	movs	r0, #1
 8013424:	e7a5      	b.n	8013372 <_vfiprintf_r+0x11a>
 8013426:	2300      	movs	r3, #0
 8013428:	3401      	adds	r4, #1
 801342a:	9305      	str	r3, [sp, #20]
 801342c:	4619      	mov	r1, r3
 801342e:	f04f 0c0a 	mov.w	ip, #10
 8013432:	4620      	mov	r0, r4
 8013434:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013438:	3a30      	subs	r2, #48	; 0x30
 801343a:	2a09      	cmp	r2, #9
 801343c:	d903      	bls.n	8013446 <_vfiprintf_r+0x1ee>
 801343e:	2b00      	cmp	r3, #0
 8013440:	d0c5      	beq.n	80133ce <_vfiprintf_r+0x176>
 8013442:	9105      	str	r1, [sp, #20]
 8013444:	e7c3      	b.n	80133ce <_vfiprintf_r+0x176>
 8013446:	fb0c 2101 	mla	r1, ip, r1, r2
 801344a:	4604      	mov	r4, r0
 801344c:	2301      	movs	r3, #1
 801344e:	e7f0      	b.n	8013432 <_vfiprintf_r+0x1da>
 8013450:	ab03      	add	r3, sp, #12
 8013452:	9300      	str	r3, [sp, #0]
 8013454:	462a      	mov	r2, r5
 8013456:	4b16      	ldr	r3, [pc, #88]	; (80134b0 <_vfiprintf_r+0x258>)
 8013458:	a904      	add	r1, sp, #16
 801345a:	4630      	mov	r0, r6
 801345c:	f7fd fe5a 	bl	8011114 <_printf_float>
 8013460:	4607      	mov	r7, r0
 8013462:	1c78      	adds	r0, r7, #1
 8013464:	d1d6      	bne.n	8013414 <_vfiprintf_r+0x1bc>
 8013466:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8013468:	07d9      	lsls	r1, r3, #31
 801346a:	d405      	bmi.n	8013478 <_vfiprintf_r+0x220>
 801346c:	89ab      	ldrh	r3, [r5, #12]
 801346e:	059a      	lsls	r2, r3, #22
 8013470:	d402      	bmi.n	8013478 <_vfiprintf_r+0x220>
 8013472:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8013474:	f000 fab1 	bl	80139da <__retarget_lock_release_recursive>
 8013478:	89ab      	ldrh	r3, [r5, #12]
 801347a:	065b      	lsls	r3, r3, #25
 801347c:	f53f af12 	bmi.w	80132a4 <_vfiprintf_r+0x4c>
 8013480:	9809      	ldr	r0, [sp, #36]	; 0x24
 8013482:	e711      	b.n	80132a8 <_vfiprintf_r+0x50>
 8013484:	ab03      	add	r3, sp, #12
 8013486:	9300      	str	r3, [sp, #0]
 8013488:	462a      	mov	r2, r5
 801348a:	4b09      	ldr	r3, [pc, #36]	; (80134b0 <_vfiprintf_r+0x258>)
 801348c:	a904      	add	r1, sp, #16
 801348e:	4630      	mov	r0, r6
 8013490:	f7fe f8e4 	bl	801165c <_printf_i>
 8013494:	e7e4      	b.n	8013460 <_vfiprintf_r+0x208>
 8013496:	bf00      	nop
 8013498:	0807ce68 	.word	0x0807ce68
 801349c:	0807ce88 	.word	0x0807ce88
 80134a0:	0807ce48 	.word	0x0807ce48
 80134a4:	0807ce34 	.word	0x0807ce34
 80134a8:	0807ce3e 	.word	0x0807ce3e
 80134ac:	08011115 	.word	0x08011115
 80134b0:	08013233 	.word	0x08013233
 80134b4:	0807ce3a 	.word	0x0807ce3a

080134b8 <_sbrk_r>:
 80134b8:	b538      	push	{r3, r4, r5, lr}
 80134ba:	4d06      	ldr	r5, [pc, #24]	; (80134d4 <_sbrk_r+0x1c>)
 80134bc:	2300      	movs	r3, #0
 80134be:	4604      	mov	r4, r0
 80134c0:	4608      	mov	r0, r1
 80134c2:	602b      	str	r3, [r5, #0]
 80134c4:	f7f4 fd5c 	bl	8007f80 <_sbrk>
 80134c8:	1c43      	adds	r3, r0, #1
 80134ca:	d102      	bne.n	80134d2 <_sbrk_r+0x1a>
 80134cc:	682b      	ldr	r3, [r5, #0]
 80134ce:	b103      	cbz	r3, 80134d2 <_sbrk_r+0x1a>
 80134d0:	6023      	str	r3, [r4, #0]
 80134d2:	bd38      	pop	{r3, r4, r5, pc}
 80134d4:	20019e14 	.word	0x20019e14

080134d8 <__swbuf_r>:
 80134d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80134da:	460e      	mov	r6, r1
 80134dc:	4614      	mov	r4, r2
 80134de:	4605      	mov	r5, r0
 80134e0:	b118      	cbz	r0, 80134ea <__swbuf_r+0x12>
 80134e2:	6983      	ldr	r3, [r0, #24]
 80134e4:	b90b      	cbnz	r3, 80134ea <__swbuf_r+0x12>
 80134e6:	f000 f9d9 	bl	801389c <__sinit>
 80134ea:	4b21      	ldr	r3, [pc, #132]	; (8013570 <__swbuf_r+0x98>)
 80134ec:	429c      	cmp	r4, r3
 80134ee:	d12b      	bne.n	8013548 <__swbuf_r+0x70>
 80134f0:	686c      	ldr	r4, [r5, #4]
 80134f2:	69a3      	ldr	r3, [r4, #24]
 80134f4:	60a3      	str	r3, [r4, #8]
 80134f6:	89a3      	ldrh	r3, [r4, #12]
 80134f8:	071a      	lsls	r2, r3, #28
 80134fa:	d52f      	bpl.n	801355c <__swbuf_r+0x84>
 80134fc:	6923      	ldr	r3, [r4, #16]
 80134fe:	b36b      	cbz	r3, 801355c <__swbuf_r+0x84>
 8013500:	6923      	ldr	r3, [r4, #16]
 8013502:	6820      	ldr	r0, [r4, #0]
 8013504:	1ac0      	subs	r0, r0, r3
 8013506:	6963      	ldr	r3, [r4, #20]
 8013508:	b2f6      	uxtb	r6, r6
 801350a:	4283      	cmp	r3, r0
 801350c:	4637      	mov	r7, r6
 801350e:	dc04      	bgt.n	801351a <__swbuf_r+0x42>
 8013510:	4621      	mov	r1, r4
 8013512:	4628      	mov	r0, r5
 8013514:	f000 f92e 	bl	8013774 <_fflush_r>
 8013518:	bb30      	cbnz	r0, 8013568 <__swbuf_r+0x90>
 801351a:	68a3      	ldr	r3, [r4, #8]
 801351c:	3b01      	subs	r3, #1
 801351e:	60a3      	str	r3, [r4, #8]
 8013520:	6823      	ldr	r3, [r4, #0]
 8013522:	1c5a      	adds	r2, r3, #1
 8013524:	6022      	str	r2, [r4, #0]
 8013526:	701e      	strb	r6, [r3, #0]
 8013528:	6963      	ldr	r3, [r4, #20]
 801352a:	3001      	adds	r0, #1
 801352c:	4283      	cmp	r3, r0
 801352e:	d004      	beq.n	801353a <__swbuf_r+0x62>
 8013530:	89a3      	ldrh	r3, [r4, #12]
 8013532:	07db      	lsls	r3, r3, #31
 8013534:	d506      	bpl.n	8013544 <__swbuf_r+0x6c>
 8013536:	2e0a      	cmp	r6, #10
 8013538:	d104      	bne.n	8013544 <__swbuf_r+0x6c>
 801353a:	4621      	mov	r1, r4
 801353c:	4628      	mov	r0, r5
 801353e:	f000 f919 	bl	8013774 <_fflush_r>
 8013542:	b988      	cbnz	r0, 8013568 <__swbuf_r+0x90>
 8013544:	4638      	mov	r0, r7
 8013546:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013548:	4b0a      	ldr	r3, [pc, #40]	; (8013574 <__swbuf_r+0x9c>)
 801354a:	429c      	cmp	r4, r3
 801354c:	d101      	bne.n	8013552 <__swbuf_r+0x7a>
 801354e:	68ac      	ldr	r4, [r5, #8]
 8013550:	e7cf      	b.n	80134f2 <__swbuf_r+0x1a>
 8013552:	4b09      	ldr	r3, [pc, #36]	; (8013578 <__swbuf_r+0xa0>)
 8013554:	429c      	cmp	r4, r3
 8013556:	bf08      	it	eq
 8013558:	68ec      	ldreq	r4, [r5, #12]
 801355a:	e7ca      	b.n	80134f2 <__swbuf_r+0x1a>
 801355c:	4621      	mov	r1, r4
 801355e:	4628      	mov	r0, r5
 8013560:	f000 f80c 	bl	801357c <__swsetup_r>
 8013564:	2800      	cmp	r0, #0
 8013566:	d0cb      	beq.n	8013500 <__swbuf_r+0x28>
 8013568:	f04f 37ff 	mov.w	r7, #4294967295
 801356c:	e7ea      	b.n	8013544 <__swbuf_r+0x6c>
 801356e:	bf00      	nop
 8013570:	0807ce68 	.word	0x0807ce68
 8013574:	0807ce88 	.word	0x0807ce88
 8013578:	0807ce48 	.word	0x0807ce48

0801357c <__swsetup_r>:
 801357c:	4b32      	ldr	r3, [pc, #200]	; (8013648 <__swsetup_r+0xcc>)
 801357e:	b570      	push	{r4, r5, r6, lr}
 8013580:	681d      	ldr	r5, [r3, #0]
 8013582:	4606      	mov	r6, r0
 8013584:	460c      	mov	r4, r1
 8013586:	b125      	cbz	r5, 8013592 <__swsetup_r+0x16>
 8013588:	69ab      	ldr	r3, [r5, #24]
 801358a:	b913      	cbnz	r3, 8013592 <__swsetup_r+0x16>
 801358c:	4628      	mov	r0, r5
 801358e:	f000 f985 	bl	801389c <__sinit>
 8013592:	4b2e      	ldr	r3, [pc, #184]	; (801364c <__swsetup_r+0xd0>)
 8013594:	429c      	cmp	r4, r3
 8013596:	d10f      	bne.n	80135b8 <__swsetup_r+0x3c>
 8013598:	686c      	ldr	r4, [r5, #4]
 801359a:	89a3      	ldrh	r3, [r4, #12]
 801359c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80135a0:	0719      	lsls	r1, r3, #28
 80135a2:	d42c      	bmi.n	80135fe <__swsetup_r+0x82>
 80135a4:	06dd      	lsls	r5, r3, #27
 80135a6:	d411      	bmi.n	80135cc <__swsetup_r+0x50>
 80135a8:	2309      	movs	r3, #9
 80135aa:	6033      	str	r3, [r6, #0]
 80135ac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80135b0:	81a3      	strh	r3, [r4, #12]
 80135b2:	f04f 30ff 	mov.w	r0, #4294967295
 80135b6:	e03e      	b.n	8013636 <__swsetup_r+0xba>
 80135b8:	4b25      	ldr	r3, [pc, #148]	; (8013650 <__swsetup_r+0xd4>)
 80135ba:	429c      	cmp	r4, r3
 80135bc:	d101      	bne.n	80135c2 <__swsetup_r+0x46>
 80135be:	68ac      	ldr	r4, [r5, #8]
 80135c0:	e7eb      	b.n	801359a <__swsetup_r+0x1e>
 80135c2:	4b24      	ldr	r3, [pc, #144]	; (8013654 <__swsetup_r+0xd8>)
 80135c4:	429c      	cmp	r4, r3
 80135c6:	bf08      	it	eq
 80135c8:	68ec      	ldreq	r4, [r5, #12]
 80135ca:	e7e6      	b.n	801359a <__swsetup_r+0x1e>
 80135cc:	0758      	lsls	r0, r3, #29
 80135ce:	d512      	bpl.n	80135f6 <__swsetup_r+0x7a>
 80135d0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80135d2:	b141      	cbz	r1, 80135e6 <__swsetup_r+0x6a>
 80135d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80135d8:	4299      	cmp	r1, r3
 80135da:	d002      	beq.n	80135e2 <__swsetup_r+0x66>
 80135dc:	4630      	mov	r0, r6
 80135de:	f7ff fbd5 	bl	8012d8c <_free_r>
 80135e2:	2300      	movs	r3, #0
 80135e4:	6363      	str	r3, [r4, #52]	; 0x34
 80135e6:	89a3      	ldrh	r3, [r4, #12]
 80135e8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80135ec:	81a3      	strh	r3, [r4, #12]
 80135ee:	2300      	movs	r3, #0
 80135f0:	6063      	str	r3, [r4, #4]
 80135f2:	6923      	ldr	r3, [r4, #16]
 80135f4:	6023      	str	r3, [r4, #0]
 80135f6:	89a3      	ldrh	r3, [r4, #12]
 80135f8:	f043 0308 	orr.w	r3, r3, #8
 80135fc:	81a3      	strh	r3, [r4, #12]
 80135fe:	6923      	ldr	r3, [r4, #16]
 8013600:	b94b      	cbnz	r3, 8013616 <__swsetup_r+0x9a>
 8013602:	89a3      	ldrh	r3, [r4, #12]
 8013604:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013608:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 801360c:	d003      	beq.n	8013616 <__swsetup_r+0x9a>
 801360e:	4621      	mov	r1, r4
 8013610:	4630      	mov	r0, r6
 8013612:	f000 fa09 	bl	8013a28 <__smakebuf_r>
 8013616:	89a0      	ldrh	r0, [r4, #12]
 8013618:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 801361c:	f010 0301 	ands.w	r3, r0, #1
 8013620:	d00a      	beq.n	8013638 <__swsetup_r+0xbc>
 8013622:	2300      	movs	r3, #0
 8013624:	60a3      	str	r3, [r4, #8]
 8013626:	6963      	ldr	r3, [r4, #20]
 8013628:	425b      	negs	r3, r3
 801362a:	61a3      	str	r3, [r4, #24]
 801362c:	6923      	ldr	r3, [r4, #16]
 801362e:	b943      	cbnz	r3, 8013642 <__swsetup_r+0xc6>
 8013630:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013634:	d1ba      	bne.n	80135ac <__swsetup_r+0x30>
 8013636:	bd70      	pop	{r4, r5, r6, pc}
 8013638:	0781      	lsls	r1, r0, #30
 801363a:	bf58      	it	pl
 801363c:	6963      	ldrpl	r3, [r4, #20]
 801363e:	60a3      	str	r3, [r4, #8]
 8013640:	e7f4      	b.n	801362c <__swsetup_r+0xb0>
 8013642:	2000      	movs	r0, #0
 8013644:	e7f7      	b.n	8013636 <__swsetup_r+0xba>
 8013646:	bf00      	nop
 8013648:	20000c30 	.word	0x20000c30
 801364c:	0807ce68 	.word	0x0807ce68
 8013650:	0807ce88 	.word	0x0807ce88
 8013654:	0807ce48 	.word	0x0807ce48

08013658 <abort>:
 8013658:	b508      	push	{r3, lr}
 801365a:	2006      	movs	r0, #6
 801365c:	f000 fab4 	bl	8013bc8 <raise>
 8013660:	2001      	movs	r0, #1
 8013662:	f7f4 fc15 	bl	8007e90 <_exit>
	...

08013668 <__sflush_r>:
 8013668:	898a      	ldrh	r2, [r1, #12]
 801366a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801366e:	4605      	mov	r5, r0
 8013670:	0710      	lsls	r0, r2, #28
 8013672:	460c      	mov	r4, r1
 8013674:	d458      	bmi.n	8013728 <__sflush_r+0xc0>
 8013676:	684b      	ldr	r3, [r1, #4]
 8013678:	2b00      	cmp	r3, #0
 801367a:	dc05      	bgt.n	8013688 <__sflush_r+0x20>
 801367c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 801367e:	2b00      	cmp	r3, #0
 8013680:	dc02      	bgt.n	8013688 <__sflush_r+0x20>
 8013682:	2000      	movs	r0, #0
 8013684:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013688:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801368a:	2e00      	cmp	r6, #0
 801368c:	d0f9      	beq.n	8013682 <__sflush_r+0x1a>
 801368e:	2300      	movs	r3, #0
 8013690:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8013694:	682f      	ldr	r7, [r5, #0]
 8013696:	602b      	str	r3, [r5, #0]
 8013698:	d032      	beq.n	8013700 <__sflush_r+0x98>
 801369a:	6d60      	ldr	r0, [r4, #84]	; 0x54
 801369c:	89a3      	ldrh	r3, [r4, #12]
 801369e:	075a      	lsls	r2, r3, #29
 80136a0:	d505      	bpl.n	80136ae <__sflush_r+0x46>
 80136a2:	6863      	ldr	r3, [r4, #4]
 80136a4:	1ac0      	subs	r0, r0, r3
 80136a6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80136a8:	b10b      	cbz	r3, 80136ae <__sflush_r+0x46>
 80136aa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80136ac:	1ac0      	subs	r0, r0, r3
 80136ae:	2300      	movs	r3, #0
 80136b0:	4602      	mov	r2, r0
 80136b2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80136b4:	6a21      	ldr	r1, [r4, #32]
 80136b6:	4628      	mov	r0, r5
 80136b8:	47b0      	blx	r6
 80136ba:	1c43      	adds	r3, r0, #1
 80136bc:	89a3      	ldrh	r3, [r4, #12]
 80136be:	d106      	bne.n	80136ce <__sflush_r+0x66>
 80136c0:	6829      	ldr	r1, [r5, #0]
 80136c2:	291d      	cmp	r1, #29
 80136c4:	d82c      	bhi.n	8013720 <__sflush_r+0xb8>
 80136c6:	4a2a      	ldr	r2, [pc, #168]	; (8013770 <__sflush_r+0x108>)
 80136c8:	40ca      	lsrs	r2, r1
 80136ca:	07d6      	lsls	r6, r2, #31
 80136cc:	d528      	bpl.n	8013720 <__sflush_r+0xb8>
 80136ce:	2200      	movs	r2, #0
 80136d0:	6062      	str	r2, [r4, #4]
 80136d2:	04d9      	lsls	r1, r3, #19
 80136d4:	6922      	ldr	r2, [r4, #16]
 80136d6:	6022      	str	r2, [r4, #0]
 80136d8:	d504      	bpl.n	80136e4 <__sflush_r+0x7c>
 80136da:	1c42      	adds	r2, r0, #1
 80136dc:	d101      	bne.n	80136e2 <__sflush_r+0x7a>
 80136de:	682b      	ldr	r3, [r5, #0]
 80136e0:	b903      	cbnz	r3, 80136e4 <__sflush_r+0x7c>
 80136e2:	6560      	str	r0, [r4, #84]	; 0x54
 80136e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80136e6:	602f      	str	r7, [r5, #0]
 80136e8:	2900      	cmp	r1, #0
 80136ea:	d0ca      	beq.n	8013682 <__sflush_r+0x1a>
 80136ec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80136f0:	4299      	cmp	r1, r3
 80136f2:	d002      	beq.n	80136fa <__sflush_r+0x92>
 80136f4:	4628      	mov	r0, r5
 80136f6:	f7ff fb49 	bl	8012d8c <_free_r>
 80136fa:	2000      	movs	r0, #0
 80136fc:	6360      	str	r0, [r4, #52]	; 0x34
 80136fe:	e7c1      	b.n	8013684 <__sflush_r+0x1c>
 8013700:	6a21      	ldr	r1, [r4, #32]
 8013702:	2301      	movs	r3, #1
 8013704:	4628      	mov	r0, r5
 8013706:	47b0      	blx	r6
 8013708:	1c41      	adds	r1, r0, #1
 801370a:	d1c7      	bne.n	801369c <__sflush_r+0x34>
 801370c:	682b      	ldr	r3, [r5, #0]
 801370e:	2b00      	cmp	r3, #0
 8013710:	d0c4      	beq.n	801369c <__sflush_r+0x34>
 8013712:	2b1d      	cmp	r3, #29
 8013714:	d001      	beq.n	801371a <__sflush_r+0xb2>
 8013716:	2b16      	cmp	r3, #22
 8013718:	d101      	bne.n	801371e <__sflush_r+0xb6>
 801371a:	602f      	str	r7, [r5, #0]
 801371c:	e7b1      	b.n	8013682 <__sflush_r+0x1a>
 801371e:	89a3      	ldrh	r3, [r4, #12]
 8013720:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8013724:	81a3      	strh	r3, [r4, #12]
 8013726:	e7ad      	b.n	8013684 <__sflush_r+0x1c>
 8013728:	690f      	ldr	r7, [r1, #16]
 801372a:	2f00      	cmp	r7, #0
 801372c:	d0a9      	beq.n	8013682 <__sflush_r+0x1a>
 801372e:	0793      	lsls	r3, r2, #30
 8013730:	680e      	ldr	r6, [r1, #0]
 8013732:	bf08      	it	eq
 8013734:	694b      	ldreq	r3, [r1, #20]
 8013736:	600f      	str	r7, [r1, #0]
 8013738:	bf18      	it	ne
 801373a:	2300      	movne	r3, #0
 801373c:	eba6 0807 	sub.w	r8, r6, r7
 8013740:	608b      	str	r3, [r1, #8]
 8013742:	f1b8 0f00 	cmp.w	r8, #0
 8013746:	dd9c      	ble.n	8013682 <__sflush_r+0x1a>
 8013748:	6a21      	ldr	r1, [r4, #32]
 801374a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 801374c:	4643      	mov	r3, r8
 801374e:	463a      	mov	r2, r7
 8013750:	4628      	mov	r0, r5
 8013752:	47b0      	blx	r6
 8013754:	2800      	cmp	r0, #0
 8013756:	dc06      	bgt.n	8013766 <__sflush_r+0xfe>
 8013758:	89a3      	ldrh	r3, [r4, #12]
 801375a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801375e:	81a3      	strh	r3, [r4, #12]
 8013760:	f04f 30ff 	mov.w	r0, #4294967295
 8013764:	e78e      	b.n	8013684 <__sflush_r+0x1c>
 8013766:	4407      	add	r7, r0
 8013768:	eba8 0800 	sub.w	r8, r8, r0
 801376c:	e7e9      	b.n	8013742 <__sflush_r+0xda>
 801376e:	bf00      	nop
 8013770:	20400001 	.word	0x20400001

08013774 <_fflush_r>:
 8013774:	b538      	push	{r3, r4, r5, lr}
 8013776:	690b      	ldr	r3, [r1, #16]
 8013778:	4605      	mov	r5, r0
 801377a:	460c      	mov	r4, r1
 801377c:	b913      	cbnz	r3, 8013784 <_fflush_r+0x10>
 801377e:	2500      	movs	r5, #0
 8013780:	4628      	mov	r0, r5
 8013782:	bd38      	pop	{r3, r4, r5, pc}
 8013784:	b118      	cbz	r0, 801378e <_fflush_r+0x1a>
 8013786:	6983      	ldr	r3, [r0, #24]
 8013788:	b90b      	cbnz	r3, 801378e <_fflush_r+0x1a>
 801378a:	f000 f887 	bl	801389c <__sinit>
 801378e:	4b14      	ldr	r3, [pc, #80]	; (80137e0 <_fflush_r+0x6c>)
 8013790:	429c      	cmp	r4, r3
 8013792:	d11b      	bne.n	80137cc <_fflush_r+0x58>
 8013794:	686c      	ldr	r4, [r5, #4]
 8013796:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801379a:	2b00      	cmp	r3, #0
 801379c:	d0ef      	beq.n	801377e <_fflush_r+0xa>
 801379e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80137a0:	07d0      	lsls	r0, r2, #31
 80137a2:	d404      	bmi.n	80137ae <_fflush_r+0x3a>
 80137a4:	0599      	lsls	r1, r3, #22
 80137a6:	d402      	bmi.n	80137ae <_fflush_r+0x3a>
 80137a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80137aa:	f000 f915 	bl	80139d8 <__retarget_lock_acquire_recursive>
 80137ae:	4628      	mov	r0, r5
 80137b0:	4621      	mov	r1, r4
 80137b2:	f7ff ff59 	bl	8013668 <__sflush_r>
 80137b6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80137b8:	07da      	lsls	r2, r3, #31
 80137ba:	4605      	mov	r5, r0
 80137bc:	d4e0      	bmi.n	8013780 <_fflush_r+0xc>
 80137be:	89a3      	ldrh	r3, [r4, #12]
 80137c0:	059b      	lsls	r3, r3, #22
 80137c2:	d4dd      	bmi.n	8013780 <_fflush_r+0xc>
 80137c4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80137c6:	f000 f908 	bl	80139da <__retarget_lock_release_recursive>
 80137ca:	e7d9      	b.n	8013780 <_fflush_r+0xc>
 80137cc:	4b05      	ldr	r3, [pc, #20]	; (80137e4 <_fflush_r+0x70>)
 80137ce:	429c      	cmp	r4, r3
 80137d0:	d101      	bne.n	80137d6 <_fflush_r+0x62>
 80137d2:	68ac      	ldr	r4, [r5, #8]
 80137d4:	e7df      	b.n	8013796 <_fflush_r+0x22>
 80137d6:	4b04      	ldr	r3, [pc, #16]	; (80137e8 <_fflush_r+0x74>)
 80137d8:	429c      	cmp	r4, r3
 80137da:	bf08      	it	eq
 80137dc:	68ec      	ldreq	r4, [r5, #12]
 80137de:	e7da      	b.n	8013796 <_fflush_r+0x22>
 80137e0:	0807ce68 	.word	0x0807ce68
 80137e4:	0807ce88 	.word	0x0807ce88
 80137e8:	0807ce48 	.word	0x0807ce48

080137ec <std>:
 80137ec:	2300      	movs	r3, #0
 80137ee:	b510      	push	{r4, lr}
 80137f0:	4604      	mov	r4, r0
 80137f2:	e9c0 3300 	strd	r3, r3, [r0]
 80137f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80137fa:	6083      	str	r3, [r0, #8]
 80137fc:	8181      	strh	r1, [r0, #12]
 80137fe:	6643      	str	r3, [r0, #100]	; 0x64
 8013800:	81c2      	strh	r2, [r0, #14]
 8013802:	6183      	str	r3, [r0, #24]
 8013804:	4619      	mov	r1, r3
 8013806:	2208      	movs	r2, #8
 8013808:	305c      	adds	r0, #92	; 0x5c
 801380a:	f7fd fbdb 	bl	8010fc4 <memset>
 801380e:	4b05      	ldr	r3, [pc, #20]	; (8013824 <std+0x38>)
 8013810:	6263      	str	r3, [r4, #36]	; 0x24
 8013812:	4b05      	ldr	r3, [pc, #20]	; (8013828 <std+0x3c>)
 8013814:	62a3      	str	r3, [r4, #40]	; 0x28
 8013816:	4b05      	ldr	r3, [pc, #20]	; (801382c <std+0x40>)
 8013818:	62e3      	str	r3, [r4, #44]	; 0x2c
 801381a:	4b05      	ldr	r3, [pc, #20]	; (8013830 <std+0x44>)
 801381c:	6224      	str	r4, [r4, #32]
 801381e:	6323      	str	r3, [r4, #48]	; 0x30
 8013820:	bd10      	pop	{r4, pc}
 8013822:	bf00      	nop
 8013824:	08013c01 	.word	0x08013c01
 8013828:	08013c23 	.word	0x08013c23
 801382c:	08013c5b 	.word	0x08013c5b
 8013830:	08013c7f 	.word	0x08013c7f

08013834 <_cleanup_r>:
 8013834:	4901      	ldr	r1, [pc, #4]	; (801383c <_cleanup_r+0x8>)
 8013836:	f000 b8af 	b.w	8013998 <_fwalk_reent>
 801383a:	bf00      	nop
 801383c:	08013775 	.word	0x08013775

08013840 <__sfmoreglue>:
 8013840:	b570      	push	{r4, r5, r6, lr}
 8013842:	2268      	movs	r2, #104	; 0x68
 8013844:	1e4d      	subs	r5, r1, #1
 8013846:	4355      	muls	r5, r2
 8013848:	460e      	mov	r6, r1
 801384a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 801384e:	f7ff fb09 	bl	8012e64 <_malloc_r>
 8013852:	4604      	mov	r4, r0
 8013854:	b140      	cbz	r0, 8013868 <__sfmoreglue+0x28>
 8013856:	2100      	movs	r1, #0
 8013858:	e9c0 1600 	strd	r1, r6, [r0]
 801385c:	300c      	adds	r0, #12
 801385e:	60a0      	str	r0, [r4, #8]
 8013860:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8013864:	f7fd fbae 	bl	8010fc4 <memset>
 8013868:	4620      	mov	r0, r4
 801386a:	bd70      	pop	{r4, r5, r6, pc}

0801386c <__sfp_lock_acquire>:
 801386c:	4801      	ldr	r0, [pc, #4]	; (8013874 <__sfp_lock_acquire+0x8>)
 801386e:	f000 b8b3 	b.w	80139d8 <__retarget_lock_acquire_recursive>
 8013872:	bf00      	nop
 8013874:	20019e11 	.word	0x20019e11

08013878 <__sfp_lock_release>:
 8013878:	4801      	ldr	r0, [pc, #4]	; (8013880 <__sfp_lock_release+0x8>)
 801387a:	f000 b8ae 	b.w	80139da <__retarget_lock_release_recursive>
 801387e:	bf00      	nop
 8013880:	20019e11 	.word	0x20019e11

08013884 <__sinit_lock_acquire>:
 8013884:	4801      	ldr	r0, [pc, #4]	; (801388c <__sinit_lock_acquire+0x8>)
 8013886:	f000 b8a7 	b.w	80139d8 <__retarget_lock_acquire_recursive>
 801388a:	bf00      	nop
 801388c:	20019e12 	.word	0x20019e12

08013890 <__sinit_lock_release>:
 8013890:	4801      	ldr	r0, [pc, #4]	; (8013898 <__sinit_lock_release+0x8>)
 8013892:	f000 b8a2 	b.w	80139da <__retarget_lock_release_recursive>
 8013896:	bf00      	nop
 8013898:	20019e12 	.word	0x20019e12

0801389c <__sinit>:
 801389c:	b510      	push	{r4, lr}
 801389e:	4604      	mov	r4, r0
 80138a0:	f7ff fff0 	bl	8013884 <__sinit_lock_acquire>
 80138a4:	69a3      	ldr	r3, [r4, #24]
 80138a6:	b11b      	cbz	r3, 80138b0 <__sinit+0x14>
 80138a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80138ac:	f7ff bff0 	b.w	8013890 <__sinit_lock_release>
 80138b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80138b4:	6523      	str	r3, [r4, #80]	; 0x50
 80138b6:	4b13      	ldr	r3, [pc, #76]	; (8013904 <__sinit+0x68>)
 80138b8:	4a13      	ldr	r2, [pc, #76]	; (8013908 <__sinit+0x6c>)
 80138ba:	681b      	ldr	r3, [r3, #0]
 80138bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80138be:	42a3      	cmp	r3, r4
 80138c0:	bf04      	itt	eq
 80138c2:	2301      	moveq	r3, #1
 80138c4:	61a3      	streq	r3, [r4, #24]
 80138c6:	4620      	mov	r0, r4
 80138c8:	f000 f820 	bl	801390c <__sfp>
 80138cc:	6060      	str	r0, [r4, #4]
 80138ce:	4620      	mov	r0, r4
 80138d0:	f000 f81c 	bl	801390c <__sfp>
 80138d4:	60a0      	str	r0, [r4, #8]
 80138d6:	4620      	mov	r0, r4
 80138d8:	f000 f818 	bl	801390c <__sfp>
 80138dc:	2200      	movs	r2, #0
 80138de:	60e0      	str	r0, [r4, #12]
 80138e0:	2104      	movs	r1, #4
 80138e2:	6860      	ldr	r0, [r4, #4]
 80138e4:	f7ff ff82 	bl	80137ec <std>
 80138e8:	68a0      	ldr	r0, [r4, #8]
 80138ea:	2201      	movs	r2, #1
 80138ec:	2109      	movs	r1, #9
 80138ee:	f7ff ff7d 	bl	80137ec <std>
 80138f2:	68e0      	ldr	r0, [r4, #12]
 80138f4:	2202      	movs	r2, #2
 80138f6:	2112      	movs	r1, #18
 80138f8:	f7ff ff78 	bl	80137ec <std>
 80138fc:	2301      	movs	r3, #1
 80138fe:	61a3      	str	r3, [r4, #24]
 8013900:	e7d2      	b.n	80138a8 <__sinit+0xc>
 8013902:	bf00      	nop
 8013904:	0807cbd4 	.word	0x0807cbd4
 8013908:	08013835 	.word	0x08013835

0801390c <__sfp>:
 801390c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801390e:	4607      	mov	r7, r0
 8013910:	f7ff ffac 	bl	801386c <__sfp_lock_acquire>
 8013914:	4b1e      	ldr	r3, [pc, #120]	; (8013990 <__sfp+0x84>)
 8013916:	681e      	ldr	r6, [r3, #0]
 8013918:	69b3      	ldr	r3, [r6, #24]
 801391a:	b913      	cbnz	r3, 8013922 <__sfp+0x16>
 801391c:	4630      	mov	r0, r6
 801391e:	f7ff ffbd 	bl	801389c <__sinit>
 8013922:	3648      	adds	r6, #72	; 0x48
 8013924:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8013928:	3b01      	subs	r3, #1
 801392a:	d503      	bpl.n	8013934 <__sfp+0x28>
 801392c:	6833      	ldr	r3, [r6, #0]
 801392e:	b30b      	cbz	r3, 8013974 <__sfp+0x68>
 8013930:	6836      	ldr	r6, [r6, #0]
 8013932:	e7f7      	b.n	8013924 <__sfp+0x18>
 8013934:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8013938:	b9d5      	cbnz	r5, 8013970 <__sfp+0x64>
 801393a:	4b16      	ldr	r3, [pc, #88]	; (8013994 <__sfp+0x88>)
 801393c:	60e3      	str	r3, [r4, #12]
 801393e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8013942:	6665      	str	r5, [r4, #100]	; 0x64
 8013944:	f000 f847 	bl	80139d6 <__retarget_lock_init_recursive>
 8013948:	f7ff ff96 	bl	8013878 <__sfp_lock_release>
 801394c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8013950:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8013954:	6025      	str	r5, [r4, #0]
 8013956:	61a5      	str	r5, [r4, #24]
 8013958:	2208      	movs	r2, #8
 801395a:	4629      	mov	r1, r5
 801395c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8013960:	f7fd fb30 	bl	8010fc4 <memset>
 8013964:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8013968:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 801396c:	4620      	mov	r0, r4
 801396e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013970:	3468      	adds	r4, #104	; 0x68
 8013972:	e7d9      	b.n	8013928 <__sfp+0x1c>
 8013974:	2104      	movs	r1, #4
 8013976:	4638      	mov	r0, r7
 8013978:	f7ff ff62 	bl	8013840 <__sfmoreglue>
 801397c:	4604      	mov	r4, r0
 801397e:	6030      	str	r0, [r6, #0]
 8013980:	2800      	cmp	r0, #0
 8013982:	d1d5      	bne.n	8013930 <__sfp+0x24>
 8013984:	f7ff ff78 	bl	8013878 <__sfp_lock_release>
 8013988:	230c      	movs	r3, #12
 801398a:	603b      	str	r3, [r7, #0]
 801398c:	e7ee      	b.n	801396c <__sfp+0x60>
 801398e:	bf00      	nop
 8013990:	0807cbd4 	.word	0x0807cbd4
 8013994:	ffff0001 	.word	0xffff0001

08013998 <_fwalk_reent>:
 8013998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801399c:	4606      	mov	r6, r0
 801399e:	4688      	mov	r8, r1
 80139a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80139a4:	2700      	movs	r7, #0
 80139a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80139aa:	f1b9 0901 	subs.w	r9, r9, #1
 80139ae:	d505      	bpl.n	80139bc <_fwalk_reent+0x24>
 80139b0:	6824      	ldr	r4, [r4, #0]
 80139b2:	2c00      	cmp	r4, #0
 80139b4:	d1f7      	bne.n	80139a6 <_fwalk_reent+0xe>
 80139b6:	4638      	mov	r0, r7
 80139b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80139bc:	89ab      	ldrh	r3, [r5, #12]
 80139be:	2b01      	cmp	r3, #1
 80139c0:	d907      	bls.n	80139d2 <_fwalk_reent+0x3a>
 80139c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80139c6:	3301      	adds	r3, #1
 80139c8:	d003      	beq.n	80139d2 <_fwalk_reent+0x3a>
 80139ca:	4629      	mov	r1, r5
 80139cc:	4630      	mov	r0, r6
 80139ce:	47c0      	blx	r8
 80139d0:	4307      	orrs	r7, r0
 80139d2:	3568      	adds	r5, #104	; 0x68
 80139d4:	e7e9      	b.n	80139aa <_fwalk_reent+0x12>

080139d6 <__retarget_lock_init_recursive>:
 80139d6:	4770      	bx	lr

080139d8 <__retarget_lock_acquire_recursive>:
 80139d8:	4770      	bx	lr

080139da <__retarget_lock_release_recursive>:
 80139da:	4770      	bx	lr

080139dc <__swhatbuf_r>:
 80139dc:	b570      	push	{r4, r5, r6, lr}
 80139de:	460e      	mov	r6, r1
 80139e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80139e4:	2900      	cmp	r1, #0
 80139e6:	b096      	sub	sp, #88	; 0x58
 80139e8:	4614      	mov	r4, r2
 80139ea:	461d      	mov	r5, r3
 80139ec:	da08      	bge.n	8013a00 <__swhatbuf_r+0x24>
 80139ee:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 80139f2:	2200      	movs	r2, #0
 80139f4:	602a      	str	r2, [r5, #0]
 80139f6:	061a      	lsls	r2, r3, #24
 80139f8:	d410      	bmi.n	8013a1c <__swhatbuf_r+0x40>
 80139fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80139fe:	e00e      	b.n	8013a1e <__swhatbuf_r+0x42>
 8013a00:	466a      	mov	r2, sp
 8013a02:	f000 f96f 	bl	8013ce4 <_fstat_r>
 8013a06:	2800      	cmp	r0, #0
 8013a08:	dbf1      	blt.n	80139ee <__swhatbuf_r+0x12>
 8013a0a:	9a01      	ldr	r2, [sp, #4]
 8013a0c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8013a10:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8013a14:	425a      	negs	r2, r3
 8013a16:	415a      	adcs	r2, r3
 8013a18:	602a      	str	r2, [r5, #0]
 8013a1a:	e7ee      	b.n	80139fa <__swhatbuf_r+0x1e>
 8013a1c:	2340      	movs	r3, #64	; 0x40
 8013a1e:	2000      	movs	r0, #0
 8013a20:	6023      	str	r3, [r4, #0]
 8013a22:	b016      	add	sp, #88	; 0x58
 8013a24:	bd70      	pop	{r4, r5, r6, pc}
	...

08013a28 <__smakebuf_r>:
 8013a28:	898b      	ldrh	r3, [r1, #12]
 8013a2a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8013a2c:	079d      	lsls	r5, r3, #30
 8013a2e:	4606      	mov	r6, r0
 8013a30:	460c      	mov	r4, r1
 8013a32:	d507      	bpl.n	8013a44 <__smakebuf_r+0x1c>
 8013a34:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8013a38:	6023      	str	r3, [r4, #0]
 8013a3a:	6123      	str	r3, [r4, #16]
 8013a3c:	2301      	movs	r3, #1
 8013a3e:	6163      	str	r3, [r4, #20]
 8013a40:	b002      	add	sp, #8
 8013a42:	bd70      	pop	{r4, r5, r6, pc}
 8013a44:	ab01      	add	r3, sp, #4
 8013a46:	466a      	mov	r2, sp
 8013a48:	f7ff ffc8 	bl	80139dc <__swhatbuf_r>
 8013a4c:	9900      	ldr	r1, [sp, #0]
 8013a4e:	4605      	mov	r5, r0
 8013a50:	4630      	mov	r0, r6
 8013a52:	f7ff fa07 	bl	8012e64 <_malloc_r>
 8013a56:	b948      	cbnz	r0, 8013a6c <__smakebuf_r+0x44>
 8013a58:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013a5c:	059a      	lsls	r2, r3, #22
 8013a5e:	d4ef      	bmi.n	8013a40 <__smakebuf_r+0x18>
 8013a60:	f023 0303 	bic.w	r3, r3, #3
 8013a64:	f043 0302 	orr.w	r3, r3, #2
 8013a68:	81a3      	strh	r3, [r4, #12]
 8013a6a:	e7e3      	b.n	8013a34 <__smakebuf_r+0xc>
 8013a6c:	4b0d      	ldr	r3, [pc, #52]	; (8013aa4 <__smakebuf_r+0x7c>)
 8013a6e:	62b3      	str	r3, [r6, #40]	; 0x28
 8013a70:	89a3      	ldrh	r3, [r4, #12]
 8013a72:	6020      	str	r0, [r4, #0]
 8013a74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8013a78:	81a3      	strh	r3, [r4, #12]
 8013a7a:	9b00      	ldr	r3, [sp, #0]
 8013a7c:	6163      	str	r3, [r4, #20]
 8013a7e:	9b01      	ldr	r3, [sp, #4]
 8013a80:	6120      	str	r0, [r4, #16]
 8013a82:	b15b      	cbz	r3, 8013a9c <__smakebuf_r+0x74>
 8013a84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013a88:	4630      	mov	r0, r6
 8013a8a:	f000 f93d 	bl	8013d08 <_isatty_r>
 8013a8e:	b128      	cbz	r0, 8013a9c <__smakebuf_r+0x74>
 8013a90:	89a3      	ldrh	r3, [r4, #12]
 8013a92:	f023 0303 	bic.w	r3, r3, #3
 8013a96:	f043 0301 	orr.w	r3, r3, #1
 8013a9a:	81a3      	strh	r3, [r4, #12]
 8013a9c:	89a0      	ldrh	r0, [r4, #12]
 8013a9e:	4305      	orrs	r5, r0
 8013aa0:	81a5      	strh	r5, [r4, #12]
 8013aa2:	e7cd      	b.n	8013a40 <__smakebuf_r+0x18>
 8013aa4:	08013835 	.word	0x08013835

08013aa8 <__ascii_mbtowc>:
 8013aa8:	b082      	sub	sp, #8
 8013aaa:	b901      	cbnz	r1, 8013aae <__ascii_mbtowc+0x6>
 8013aac:	a901      	add	r1, sp, #4
 8013aae:	b142      	cbz	r2, 8013ac2 <__ascii_mbtowc+0x1a>
 8013ab0:	b14b      	cbz	r3, 8013ac6 <__ascii_mbtowc+0x1e>
 8013ab2:	7813      	ldrb	r3, [r2, #0]
 8013ab4:	600b      	str	r3, [r1, #0]
 8013ab6:	7812      	ldrb	r2, [r2, #0]
 8013ab8:	1e10      	subs	r0, r2, #0
 8013aba:	bf18      	it	ne
 8013abc:	2001      	movne	r0, #1
 8013abe:	b002      	add	sp, #8
 8013ac0:	4770      	bx	lr
 8013ac2:	4610      	mov	r0, r2
 8013ac4:	e7fb      	b.n	8013abe <__ascii_mbtowc+0x16>
 8013ac6:	f06f 0001 	mvn.w	r0, #1
 8013aca:	e7f8      	b.n	8013abe <__ascii_mbtowc+0x16>

08013acc <memmove>:
 8013acc:	4288      	cmp	r0, r1
 8013ace:	b510      	push	{r4, lr}
 8013ad0:	eb01 0402 	add.w	r4, r1, r2
 8013ad4:	d902      	bls.n	8013adc <memmove+0x10>
 8013ad6:	4284      	cmp	r4, r0
 8013ad8:	4623      	mov	r3, r4
 8013ada:	d807      	bhi.n	8013aec <memmove+0x20>
 8013adc:	1e43      	subs	r3, r0, #1
 8013ade:	42a1      	cmp	r1, r4
 8013ae0:	d008      	beq.n	8013af4 <memmove+0x28>
 8013ae2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8013ae6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013aea:	e7f8      	b.n	8013ade <memmove+0x12>
 8013aec:	4402      	add	r2, r0
 8013aee:	4601      	mov	r1, r0
 8013af0:	428a      	cmp	r2, r1
 8013af2:	d100      	bne.n	8013af6 <memmove+0x2a>
 8013af4:	bd10      	pop	{r4, pc}
 8013af6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013afa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013afe:	e7f7      	b.n	8013af0 <memmove+0x24>

08013b00 <__malloc_lock>:
 8013b00:	4801      	ldr	r0, [pc, #4]	; (8013b08 <__malloc_lock+0x8>)
 8013b02:	f7ff bf69 	b.w	80139d8 <__retarget_lock_acquire_recursive>
 8013b06:	bf00      	nop
 8013b08:	20019e10 	.word	0x20019e10

08013b0c <__malloc_unlock>:
 8013b0c:	4801      	ldr	r0, [pc, #4]	; (8013b14 <__malloc_unlock+0x8>)
 8013b0e:	f7ff bf64 	b.w	80139da <__retarget_lock_release_recursive>
 8013b12:	bf00      	nop
 8013b14:	20019e10 	.word	0x20019e10

08013b18 <_realloc_r>:
 8013b18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013b1c:	4680      	mov	r8, r0
 8013b1e:	4614      	mov	r4, r2
 8013b20:	460e      	mov	r6, r1
 8013b22:	b921      	cbnz	r1, 8013b2e <_realloc_r+0x16>
 8013b24:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013b28:	4611      	mov	r1, r2
 8013b2a:	f7ff b99b 	b.w	8012e64 <_malloc_r>
 8013b2e:	b92a      	cbnz	r2, 8013b3c <_realloc_r+0x24>
 8013b30:	f7ff f92c 	bl	8012d8c <_free_r>
 8013b34:	4625      	mov	r5, r4
 8013b36:	4628      	mov	r0, r5
 8013b38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013b3c:	f000 f906 	bl	8013d4c <_malloc_usable_size_r>
 8013b40:	4284      	cmp	r4, r0
 8013b42:	4607      	mov	r7, r0
 8013b44:	d802      	bhi.n	8013b4c <_realloc_r+0x34>
 8013b46:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8013b4a:	d812      	bhi.n	8013b72 <_realloc_r+0x5a>
 8013b4c:	4621      	mov	r1, r4
 8013b4e:	4640      	mov	r0, r8
 8013b50:	f7ff f988 	bl	8012e64 <_malloc_r>
 8013b54:	4605      	mov	r5, r0
 8013b56:	2800      	cmp	r0, #0
 8013b58:	d0ed      	beq.n	8013b36 <_realloc_r+0x1e>
 8013b5a:	42bc      	cmp	r4, r7
 8013b5c:	4622      	mov	r2, r4
 8013b5e:	4631      	mov	r1, r6
 8013b60:	bf28      	it	cs
 8013b62:	463a      	movcs	r2, r7
 8013b64:	f7fd fa20 	bl	8010fa8 <memcpy>
 8013b68:	4631      	mov	r1, r6
 8013b6a:	4640      	mov	r0, r8
 8013b6c:	f7ff f90e 	bl	8012d8c <_free_r>
 8013b70:	e7e1      	b.n	8013b36 <_realloc_r+0x1e>
 8013b72:	4635      	mov	r5, r6
 8013b74:	e7df      	b.n	8013b36 <_realloc_r+0x1e>

08013b76 <_raise_r>:
 8013b76:	291f      	cmp	r1, #31
 8013b78:	b538      	push	{r3, r4, r5, lr}
 8013b7a:	4604      	mov	r4, r0
 8013b7c:	460d      	mov	r5, r1
 8013b7e:	d904      	bls.n	8013b8a <_raise_r+0x14>
 8013b80:	2316      	movs	r3, #22
 8013b82:	6003      	str	r3, [r0, #0]
 8013b84:	f04f 30ff 	mov.w	r0, #4294967295
 8013b88:	bd38      	pop	{r3, r4, r5, pc}
 8013b8a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8013b8c:	b112      	cbz	r2, 8013b94 <_raise_r+0x1e>
 8013b8e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8013b92:	b94b      	cbnz	r3, 8013ba8 <_raise_r+0x32>
 8013b94:	4620      	mov	r0, r4
 8013b96:	f000 f831 	bl	8013bfc <_getpid_r>
 8013b9a:	462a      	mov	r2, r5
 8013b9c:	4601      	mov	r1, r0
 8013b9e:	4620      	mov	r0, r4
 8013ba0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013ba4:	f000 b818 	b.w	8013bd8 <_kill_r>
 8013ba8:	2b01      	cmp	r3, #1
 8013baa:	d00a      	beq.n	8013bc2 <_raise_r+0x4c>
 8013bac:	1c59      	adds	r1, r3, #1
 8013bae:	d103      	bne.n	8013bb8 <_raise_r+0x42>
 8013bb0:	2316      	movs	r3, #22
 8013bb2:	6003      	str	r3, [r0, #0]
 8013bb4:	2001      	movs	r0, #1
 8013bb6:	e7e7      	b.n	8013b88 <_raise_r+0x12>
 8013bb8:	2400      	movs	r4, #0
 8013bba:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8013bbe:	4628      	mov	r0, r5
 8013bc0:	4798      	blx	r3
 8013bc2:	2000      	movs	r0, #0
 8013bc4:	e7e0      	b.n	8013b88 <_raise_r+0x12>
	...

08013bc8 <raise>:
 8013bc8:	4b02      	ldr	r3, [pc, #8]	; (8013bd4 <raise+0xc>)
 8013bca:	4601      	mov	r1, r0
 8013bcc:	6818      	ldr	r0, [r3, #0]
 8013bce:	f7ff bfd2 	b.w	8013b76 <_raise_r>
 8013bd2:	bf00      	nop
 8013bd4:	20000c30 	.word	0x20000c30

08013bd8 <_kill_r>:
 8013bd8:	b538      	push	{r3, r4, r5, lr}
 8013bda:	4d07      	ldr	r5, [pc, #28]	; (8013bf8 <_kill_r+0x20>)
 8013bdc:	2300      	movs	r3, #0
 8013bde:	4604      	mov	r4, r0
 8013be0:	4608      	mov	r0, r1
 8013be2:	4611      	mov	r1, r2
 8013be4:	602b      	str	r3, [r5, #0]
 8013be6:	f7f4 f943 	bl	8007e70 <_kill>
 8013bea:	1c43      	adds	r3, r0, #1
 8013bec:	d102      	bne.n	8013bf4 <_kill_r+0x1c>
 8013bee:	682b      	ldr	r3, [r5, #0]
 8013bf0:	b103      	cbz	r3, 8013bf4 <_kill_r+0x1c>
 8013bf2:	6023      	str	r3, [r4, #0]
 8013bf4:	bd38      	pop	{r3, r4, r5, pc}
 8013bf6:	bf00      	nop
 8013bf8:	20019e14 	.word	0x20019e14

08013bfc <_getpid_r>:
 8013bfc:	f7f4 b930 	b.w	8007e60 <_getpid>

08013c00 <__sread>:
 8013c00:	b510      	push	{r4, lr}
 8013c02:	460c      	mov	r4, r1
 8013c04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013c08:	f000 f8a8 	bl	8013d5c <_read_r>
 8013c0c:	2800      	cmp	r0, #0
 8013c0e:	bfab      	itete	ge
 8013c10:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8013c12:	89a3      	ldrhlt	r3, [r4, #12]
 8013c14:	181b      	addge	r3, r3, r0
 8013c16:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8013c1a:	bfac      	ite	ge
 8013c1c:	6563      	strge	r3, [r4, #84]	; 0x54
 8013c1e:	81a3      	strhlt	r3, [r4, #12]
 8013c20:	bd10      	pop	{r4, pc}

08013c22 <__swrite>:
 8013c22:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013c26:	461f      	mov	r7, r3
 8013c28:	898b      	ldrh	r3, [r1, #12]
 8013c2a:	05db      	lsls	r3, r3, #23
 8013c2c:	4605      	mov	r5, r0
 8013c2e:	460c      	mov	r4, r1
 8013c30:	4616      	mov	r6, r2
 8013c32:	d505      	bpl.n	8013c40 <__swrite+0x1e>
 8013c34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013c38:	2302      	movs	r3, #2
 8013c3a:	2200      	movs	r2, #0
 8013c3c:	f000 f874 	bl	8013d28 <_lseek_r>
 8013c40:	89a3      	ldrh	r3, [r4, #12]
 8013c42:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8013c46:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8013c4a:	81a3      	strh	r3, [r4, #12]
 8013c4c:	4632      	mov	r2, r6
 8013c4e:	463b      	mov	r3, r7
 8013c50:	4628      	mov	r0, r5
 8013c52:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8013c56:	f000 b823 	b.w	8013ca0 <_write_r>

08013c5a <__sseek>:
 8013c5a:	b510      	push	{r4, lr}
 8013c5c:	460c      	mov	r4, r1
 8013c5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013c62:	f000 f861 	bl	8013d28 <_lseek_r>
 8013c66:	1c43      	adds	r3, r0, #1
 8013c68:	89a3      	ldrh	r3, [r4, #12]
 8013c6a:	bf15      	itete	ne
 8013c6c:	6560      	strne	r0, [r4, #84]	; 0x54
 8013c6e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8013c72:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8013c76:	81a3      	strheq	r3, [r4, #12]
 8013c78:	bf18      	it	ne
 8013c7a:	81a3      	strhne	r3, [r4, #12]
 8013c7c:	bd10      	pop	{r4, pc}

08013c7e <__sclose>:
 8013c7e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8013c82:	f000 b81f 	b.w	8013cc4 <_close_r>

08013c86 <__ascii_wctomb>:
 8013c86:	b149      	cbz	r1, 8013c9c <__ascii_wctomb+0x16>
 8013c88:	2aff      	cmp	r2, #255	; 0xff
 8013c8a:	bf85      	ittet	hi
 8013c8c:	238a      	movhi	r3, #138	; 0x8a
 8013c8e:	6003      	strhi	r3, [r0, #0]
 8013c90:	700a      	strbls	r2, [r1, #0]
 8013c92:	f04f 30ff 	movhi.w	r0, #4294967295
 8013c96:	bf98      	it	ls
 8013c98:	2001      	movls	r0, #1
 8013c9a:	4770      	bx	lr
 8013c9c:	4608      	mov	r0, r1
 8013c9e:	4770      	bx	lr

08013ca0 <_write_r>:
 8013ca0:	b538      	push	{r3, r4, r5, lr}
 8013ca2:	4d07      	ldr	r5, [pc, #28]	; (8013cc0 <_write_r+0x20>)
 8013ca4:	4604      	mov	r4, r0
 8013ca6:	4608      	mov	r0, r1
 8013ca8:	4611      	mov	r1, r2
 8013caa:	2200      	movs	r2, #0
 8013cac:	602a      	str	r2, [r5, #0]
 8013cae:	461a      	mov	r2, r3
 8013cb0:	f7f4 f915 	bl	8007ede <_write>
 8013cb4:	1c43      	adds	r3, r0, #1
 8013cb6:	d102      	bne.n	8013cbe <_write_r+0x1e>
 8013cb8:	682b      	ldr	r3, [r5, #0]
 8013cba:	b103      	cbz	r3, 8013cbe <_write_r+0x1e>
 8013cbc:	6023      	str	r3, [r4, #0]
 8013cbe:	bd38      	pop	{r3, r4, r5, pc}
 8013cc0:	20019e14 	.word	0x20019e14

08013cc4 <_close_r>:
 8013cc4:	b538      	push	{r3, r4, r5, lr}
 8013cc6:	4d06      	ldr	r5, [pc, #24]	; (8013ce0 <_close_r+0x1c>)
 8013cc8:	2300      	movs	r3, #0
 8013cca:	4604      	mov	r4, r0
 8013ccc:	4608      	mov	r0, r1
 8013cce:	602b      	str	r3, [r5, #0]
 8013cd0:	f7f4 f921 	bl	8007f16 <_close>
 8013cd4:	1c43      	adds	r3, r0, #1
 8013cd6:	d102      	bne.n	8013cde <_close_r+0x1a>
 8013cd8:	682b      	ldr	r3, [r5, #0]
 8013cda:	b103      	cbz	r3, 8013cde <_close_r+0x1a>
 8013cdc:	6023      	str	r3, [r4, #0]
 8013cde:	bd38      	pop	{r3, r4, r5, pc}
 8013ce0:	20019e14 	.word	0x20019e14

08013ce4 <_fstat_r>:
 8013ce4:	b538      	push	{r3, r4, r5, lr}
 8013ce6:	4d07      	ldr	r5, [pc, #28]	; (8013d04 <_fstat_r+0x20>)
 8013ce8:	2300      	movs	r3, #0
 8013cea:	4604      	mov	r4, r0
 8013cec:	4608      	mov	r0, r1
 8013cee:	4611      	mov	r1, r2
 8013cf0:	602b      	str	r3, [r5, #0]
 8013cf2:	f7f4 f91c 	bl	8007f2e <_fstat>
 8013cf6:	1c43      	adds	r3, r0, #1
 8013cf8:	d102      	bne.n	8013d00 <_fstat_r+0x1c>
 8013cfa:	682b      	ldr	r3, [r5, #0]
 8013cfc:	b103      	cbz	r3, 8013d00 <_fstat_r+0x1c>
 8013cfe:	6023      	str	r3, [r4, #0]
 8013d00:	bd38      	pop	{r3, r4, r5, pc}
 8013d02:	bf00      	nop
 8013d04:	20019e14 	.word	0x20019e14

08013d08 <_isatty_r>:
 8013d08:	b538      	push	{r3, r4, r5, lr}
 8013d0a:	4d06      	ldr	r5, [pc, #24]	; (8013d24 <_isatty_r+0x1c>)
 8013d0c:	2300      	movs	r3, #0
 8013d0e:	4604      	mov	r4, r0
 8013d10:	4608      	mov	r0, r1
 8013d12:	602b      	str	r3, [r5, #0]
 8013d14:	f7f4 f91b 	bl	8007f4e <_isatty>
 8013d18:	1c43      	adds	r3, r0, #1
 8013d1a:	d102      	bne.n	8013d22 <_isatty_r+0x1a>
 8013d1c:	682b      	ldr	r3, [r5, #0]
 8013d1e:	b103      	cbz	r3, 8013d22 <_isatty_r+0x1a>
 8013d20:	6023      	str	r3, [r4, #0]
 8013d22:	bd38      	pop	{r3, r4, r5, pc}
 8013d24:	20019e14 	.word	0x20019e14

08013d28 <_lseek_r>:
 8013d28:	b538      	push	{r3, r4, r5, lr}
 8013d2a:	4d07      	ldr	r5, [pc, #28]	; (8013d48 <_lseek_r+0x20>)
 8013d2c:	4604      	mov	r4, r0
 8013d2e:	4608      	mov	r0, r1
 8013d30:	4611      	mov	r1, r2
 8013d32:	2200      	movs	r2, #0
 8013d34:	602a      	str	r2, [r5, #0]
 8013d36:	461a      	mov	r2, r3
 8013d38:	f7f4 f914 	bl	8007f64 <_lseek>
 8013d3c:	1c43      	adds	r3, r0, #1
 8013d3e:	d102      	bne.n	8013d46 <_lseek_r+0x1e>
 8013d40:	682b      	ldr	r3, [r5, #0]
 8013d42:	b103      	cbz	r3, 8013d46 <_lseek_r+0x1e>
 8013d44:	6023      	str	r3, [r4, #0]
 8013d46:	bd38      	pop	{r3, r4, r5, pc}
 8013d48:	20019e14 	.word	0x20019e14

08013d4c <_malloc_usable_size_r>:
 8013d4c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013d50:	1f18      	subs	r0, r3, #4
 8013d52:	2b00      	cmp	r3, #0
 8013d54:	bfbc      	itt	lt
 8013d56:	580b      	ldrlt	r3, [r1, r0]
 8013d58:	18c0      	addlt	r0, r0, r3
 8013d5a:	4770      	bx	lr

08013d5c <_read_r>:
 8013d5c:	b538      	push	{r3, r4, r5, lr}
 8013d5e:	4d07      	ldr	r5, [pc, #28]	; (8013d7c <_read_r+0x20>)
 8013d60:	4604      	mov	r4, r0
 8013d62:	4608      	mov	r0, r1
 8013d64:	4611      	mov	r1, r2
 8013d66:	2200      	movs	r2, #0
 8013d68:	602a      	str	r2, [r5, #0]
 8013d6a:	461a      	mov	r2, r3
 8013d6c:	f7f4 f89a 	bl	8007ea4 <_read>
 8013d70:	1c43      	adds	r3, r0, #1
 8013d72:	d102      	bne.n	8013d7a <_read_r+0x1e>
 8013d74:	682b      	ldr	r3, [r5, #0]
 8013d76:	b103      	cbz	r3, 8013d7a <_read_r+0x1e>
 8013d78:	6023      	str	r3, [r4, #0]
 8013d7a:	bd38      	pop	{r3, r4, r5, pc}
 8013d7c:	20019e14 	.word	0x20019e14

08013d80 <asinhf>:
 8013d80:	b510      	push	{r4, lr}
 8013d82:	ee10 4a10 	vmov	r4, s0
 8013d86:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8013d8a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8013d8e:	ed2d 8b04 	vpush	{d8-d9}
 8013d92:	eeb0 8a40 	vmov.f32	s16, s0
 8013d96:	db06      	blt.n	8013da6 <asinhf+0x26>
 8013d98:	ee30 8a00 	vadd.f32	s16, s0, s0
 8013d9c:	eeb0 0a48 	vmov.f32	s0, s16
 8013da0:	ecbd 8b04 	vpop	{d8-d9}
 8013da4:	bd10      	pop	{r4, pc}
 8013da6:	f1b3 5f46 	cmp.w	r3, #830472192	; 0x31800000
 8013daa:	da21      	bge.n	8013df0 <asinhf+0x70>
 8013dac:	eddf 7a26 	vldr	s15, [pc, #152]	; 8013e48 <asinhf+0xc8>
 8013db0:	ee70 7a27 	vadd.f32	s15, s0, s15
 8013db4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8013db8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8013dbc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013dc0:	dcec      	bgt.n	8013d9c <asinhf+0x1c>
 8013dc2:	eeb0 0a48 	vmov.f32	s0, s16
 8013dc6:	f000 fb77 	bl	80144b8 <fabsf>
 8013dca:	ee68 8a08 	vmul.f32	s17, s16, s16
 8013dce:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8013dd2:	eeb0 8a40 	vmov.f32	s16, s0
 8013dd6:	ee38 0a89 	vadd.f32	s0, s17, s18
 8013dda:	f002 f905 	bl	8015fe8 <__ieee754_sqrtf>
 8013dde:	ee30 0a09 	vadd.f32	s0, s0, s18
 8013de2:	eec8 7a80 	vdiv.f32	s15, s17, s0
 8013de6:	ee37 0a88 	vadd.f32	s0, s15, s16
 8013dea:	f000 fbaf 	bl	801454c <log1pf>
 8013dee:	e028      	b.n	8013e42 <asinhf+0xc2>
 8013df0:	f1b3 4f9b 	cmp.w	r3, #1300234240	; 0x4d800000
 8013df4:	dd0c      	ble.n	8013e10 <asinhf+0x90>
 8013df6:	f000 fb5f 	bl	80144b8 <fabsf>
 8013dfa:	f001 fb8b 	bl	8015514 <__ieee754_logf>
 8013dfe:	ed9f 8a13 	vldr	s16, [pc, #76]	; 8013e4c <asinhf+0xcc>
 8013e02:	ee30 8a08 	vadd.f32	s16, s0, s16
 8013e06:	2c00      	cmp	r4, #0
 8013e08:	bfd8      	it	le
 8013e0a:	eeb1 8a48 	vnegle.f32	s16, s16
 8013e0e:	e7c5      	b.n	8013d9c <asinhf+0x1c>
 8013e10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8013e14:	ddd5      	ble.n	8013dc2 <asinhf+0x42>
 8013e16:	f000 fb4f 	bl	80144b8 <fabsf>
 8013e1a:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8013e1e:	eef0 8a40 	vmov.f32	s17, s0
 8013e22:	eeb0 0a49 	vmov.f32	s0, s18
 8013e26:	eea8 0a08 	vfma.f32	s0, s16, s16
 8013e2a:	f002 f8dd 	bl	8015fe8 <__ieee754_sqrtf>
 8013e2e:	ee70 7a28 	vadd.f32	s15, s0, s17
 8013e32:	ee89 0a27 	vdiv.f32	s0, s18, s15
 8013e36:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8013e3a:	eea8 0aa7 	vfma.f32	s0, s17, s15
 8013e3e:	f001 fb69 	bl	8015514 <__ieee754_logf>
 8013e42:	eeb0 8a40 	vmov.f32	s16, s0
 8013e46:	e7de      	b.n	8013e06 <asinhf+0x86>
 8013e48:	7149f2ca 	.word	0x7149f2ca
 8013e4c:	3f317218 	.word	0x3f317218

08013e50 <atanf>:
 8013e50:	b538      	push	{r3, r4, r5, lr}
 8013e52:	ee10 5a10 	vmov	r5, s0
 8013e56:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8013e5a:	f1b4 4fa1 	cmp.w	r4, #1350565888	; 0x50800000
 8013e5e:	eef0 7a40 	vmov.f32	s15, s0
 8013e62:	db10      	blt.n	8013e86 <atanf+0x36>
 8013e64:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8013e68:	dd04      	ble.n	8013e74 <atanf+0x24>
 8013e6a:	ee70 7a00 	vadd.f32	s15, s0, s0
 8013e6e:	eeb0 0a67 	vmov.f32	s0, s15
 8013e72:	bd38      	pop	{r3, r4, r5, pc}
 8013e74:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8013fac <atanf+0x15c>
 8013e78:	ed9f 0a4d 	vldr	s0, [pc, #308]	; 8013fb0 <atanf+0x160>
 8013e7c:	2d00      	cmp	r5, #0
 8013e7e:	bfd8      	it	le
 8013e80:	eef0 7a40 	vmovle.f32	s15, s0
 8013e84:	e7f3      	b.n	8013e6e <atanf+0x1e>
 8013e86:	4b4b      	ldr	r3, [pc, #300]	; (8013fb4 <atanf+0x164>)
 8013e88:	429c      	cmp	r4, r3
 8013e8a:	dc10      	bgt.n	8013eae <atanf+0x5e>
 8013e8c:	f1b4 5f44 	cmp.w	r4, #822083584	; 0x31000000
 8013e90:	da0a      	bge.n	8013ea8 <atanf+0x58>
 8013e92:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8013fb8 <atanf+0x168>
 8013e96:	ee30 7a07 	vadd.f32	s14, s0, s14
 8013e9a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8013e9e:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8013ea2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8013ea6:	dce2      	bgt.n	8013e6e <atanf+0x1e>
 8013ea8:	f04f 33ff 	mov.w	r3, #4294967295
 8013eac:	e013      	b.n	8013ed6 <atanf+0x86>
 8013eae:	f000 fb03 	bl	80144b8 <fabsf>
 8013eb2:	4b42      	ldr	r3, [pc, #264]	; (8013fbc <atanf+0x16c>)
 8013eb4:	429c      	cmp	r4, r3
 8013eb6:	dc4f      	bgt.n	8013f58 <atanf+0x108>
 8013eb8:	f5a3 03d0 	sub.w	r3, r3, #6815744	; 0x680000
 8013ebc:	429c      	cmp	r4, r3
 8013ebe:	dc41      	bgt.n	8013f44 <atanf+0xf4>
 8013ec0:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8013ec4:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8013ec8:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013ecc:	2300      	movs	r3, #0
 8013ece:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013ed2:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013ed6:	1c5a      	adds	r2, r3, #1
 8013ed8:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8013edc:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8013fc0 <atanf+0x170>
 8013ee0:	eddf 5a38 	vldr	s11, [pc, #224]	; 8013fc4 <atanf+0x174>
 8013ee4:	ed9f 5a38 	vldr	s10, [pc, #224]	; 8013fc8 <atanf+0x178>
 8013ee8:	ee66 6a06 	vmul.f32	s13, s12, s12
 8013eec:	eee6 5a87 	vfma.f32	s11, s13, s14
 8013ef0:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8013fcc <atanf+0x17c>
 8013ef4:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013ef8:	eddf 5a35 	vldr	s11, [pc, #212]	; 8013fd0 <atanf+0x180>
 8013efc:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013f00:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8013fd4 <atanf+0x184>
 8013f04:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8013f08:	eddf 5a33 	vldr	s11, [pc, #204]	; 8013fd8 <atanf+0x188>
 8013f0c:	eee7 5a26 	vfma.f32	s11, s14, s13
 8013f10:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8013fdc <atanf+0x18c>
 8013f14:	eea6 5a87 	vfma.f32	s10, s13, s14
 8013f18:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8013fe0 <atanf+0x190>
 8013f1c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8013f20:	ed9f 5a30 	vldr	s10, [pc, #192]	; 8013fe4 <atanf+0x194>
 8013f24:	eea7 5a26 	vfma.f32	s10, s14, s13
 8013f28:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8013fe8 <atanf+0x198>
 8013f2c:	eea5 7a26 	vfma.f32	s14, s10, s13
 8013f30:	ee27 7a26 	vmul.f32	s14, s14, s13
 8013f34:	eea5 7a86 	vfma.f32	s14, s11, s12
 8013f38:	ee27 7a87 	vmul.f32	s14, s15, s14
 8013f3c:	d121      	bne.n	8013f82 <atanf+0x132>
 8013f3e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8013f42:	e794      	b.n	8013e6e <atanf+0x1e>
 8013f44:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8013f48:	ee30 7a67 	vsub.f32	s14, s0, s15
 8013f4c:	ee30 0a27 	vadd.f32	s0, s0, s15
 8013f50:	2301      	movs	r3, #1
 8013f52:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013f56:	e7be      	b.n	8013ed6 <atanf+0x86>
 8013f58:	4b24      	ldr	r3, [pc, #144]	; (8013fec <atanf+0x19c>)
 8013f5a:	429c      	cmp	r4, r3
 8013f5c:	dc0b      	bgt.n	8013f76 <atanf+0x126>
 8013f5e:	eef7 7a08 	vmov.f32	s15, #120	; 0x3fc00000  1.5
 8013f62:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8013f66:	eea0 7a27 	vfma.f32	s14, s0, s15
 8013f6a:	2302      	movs	r3, #2
 8013f6c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8013f70:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8013f74:	e7af      	b.n	8013ed6 <atanf+0x86>
 8013f76:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8013f7a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8013f7e:	2303      	movs	r3, #3
 8013f80:	e7a9      	b.n	8013ed6 <atanf+0x86>
 8013f82:	4a1b      	ldr	r2, [pc, #108]	; (8013ff0 <atanf+0x1a0>)
 8013f84:	491b      	ldr	r1, [pc, #108]	; (8013ff4 <atanf+0x1a4>)
 8013f86:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8013f8a:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8013f8e:	ed93 0a00 	vldr	s0, [r3]
 8013f92:	ee37 7a40 	vsub.f32	s14, s14, s0
 8013f96:	ed92 0a00 	vldr	s0, [r2]
 8013f9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8013f9e:	2d00      	cmp	r5, #0
 8013fa0:	ee70 7a67 	vsub.f32	s15, s0, s15
 8013fa4:	bfb8      	it	lt
 8013fa6:	eef1 7a67 	vneglt.f32	s15, s15
 8013faa:	e760      	b.n	8013e6e <atanf+0x1e>
 8013fac:	3fc90fdb 	.word	0x3fc90fdb
 8013fb0:	bfc90fdb 	.word	0xbfc90fdb
 8013fb4:	3edfffff 	.word	0x3edfffff
 8013fb8:	7149f2ca 	.word	0x7149f2ca
 8013fbc:	3f97ffff 	.word	0x3f97ffff
 8013fc0:	3c8569d7 	.word	0x3c8569d7
 8013fc4:	3d4bda59 	.word	0x3d4bda59
 8013fc8:	bd6ef16b 	.word	0xbd6ef16b
 8013fcc:	3d886b35 	.word	0x3d886b35
 8013fd0:	3dba2e6e 	.word	0x3dba2e6e
 8013fd4:	3e124925 	.word	0x3e124925
 8013fd8:	3eaaaaab 	.word	0x3eaaaaab
 8013fdc:	bd15a221 	.word	0xbd15a221
 8013fe0:	bd9d8795 	.word	0xbd9d8795
 8013fe4:	bde38e38 	.word	0xbde38e38
 8013fe8:	be4ccccd 	.word	0xbe4ccccd
 8013fec:	401bffff 	.word	0x401bffff
 8013ff0:	0807cfb4 	.word	0x0807cfb4
 8013ff4:	0807cfc4 	.word	0x0807cfc4

08013ff8 <ceilf>:
 8013ff8:	ee10 3a10 	vmov	r3, s0
 8013ffc:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8014000:	3a7f      	subs	r2, #127	; 0x7f
 8014002:	2a16      	cmp	r2, #22
 8014004:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8014008:	dc2a      	bgt.n	8014060 <ceilf+0x68>
 801400a:	2a00      	cmp	r2, #0
 801400c:	da11      	bge.n	8014032 <ceilf+0x3a>
 801400e:	eddf 7a19 	vldr	s15, [pc, #100]	; 8014074 <ceilf+0x7c>
 8014012:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014016:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801401a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801401e:	dd05      	ble.n	801402c <ceilf+0x34>
 8014020:	2b00      	cmp	r3, #0
 8014022:	db23      	blt.n	801406c <ceilf+0x74>
 8014024:	2900      	cmp	r1, #0
 8014026:	bf18      	it	ne
 8014028:	f04f 537e 	movne.w	r3, #1065353216	; 0x3f800000
 801402c:	ee00 3a10 	vmov	s0, r3
 8014030:	4770      	bx	lr
 8014032:	4911      	ldr	r1, [pc, #68]	; (8014078 <ceilf+0x80>)
 8014034:	4111      	asrs	r1, r2
 8014036:	420b      	tst	r3, r1
 8014038:	d0fa      	beq.n	8014030 <ceilf+0x38>
 801403a:	eddf 7a0e 	vldr	s15, [pc, #56]	; 8014074 <ceilf+0x7c>
 801403e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014042:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8014046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801404a:	ddef      	ble.n	801402c <ceilf+0x34>
 801404c:	2b00      	cmp	r3, #0
 801404e:	bfc2      	ittt	gt
 8014050:	f44f 0000 	movgt.w	r0, #8388608	; 0x800000
 8014054:	fa40 f202 	asrgt.w	r2, r0, r2
 8014058:	189b      	addgt	r3, r3, r2
 801405a:	ea23 0301 	bic.w	r3, r3, r1
 801405e:	e7e5      	b.n	801402c <ceilf+0x34>
 8014060:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8014064:	d3e4      	bcc.n	8014030 <ceilf+0x38>
 8014066:	ee30 0a00 	vadd.f32	s0, s0, s0
 801406a:	4770      	bx	lr
 801406c:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8014070:	e7dc      	b.n	801402c <ceilf+0x34>
 8014072:	bf00      	nop
 8014074:	7149f2ca 	.word	0x7149f2ca
 8014078:	007fffff 	.word	0x007fffff

0801407c <cosf>:
 801407c:	ee10 3a10 	vmov	r3, s0
 8014080:	b507      	push	{r0, r1, r2, lr}
 8014082:	4a1e      	ldr	r2, [pc, #120]	; (80140fc <cosf+0x80>)
 8014084:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014088:	4293      	cmp	r3, r2
 801408a:	dc06      	bgt.n	801409a <cosf+0x1e>
 801408c:	eddf 0a1c 	vldr	s1, [pc, #112]	; 8014100 <cosf+0x84>
 8014090:	b003      	add	sp, #12
 8014092:	f85d eb04 	ldr.w	lr, [sp], #4
 8014096:	f001 bfab 	b.w	8015ff0 <__kernel_cosf>
 801409a:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801409e:	db04      	blt.n	80140aa <cosf+0x2e>
 80140a0:	ee30 0a40 	vsub.f32	s0, s0, s0
 80140a4:	b003      	add	sp, #12
 80140a6:	f85d fb04 	ldr.w	pc, [sp], #4
 80140aa:	4668      	mov	r0, sp
 80140ac:	f001 fdf0 	bl	8015c90 <__ieee754_rem_pio2f>
 80140b0:	f000 0003 	and.w	r0, r0, #3
 80140b4:	2801      	cmp	r0, #1
 80140b6:	d009      	beq.n	80140cc <cosf+0x50>
 80140b8:	2802      	cmp	r0, #2
 80140ba:	d010      	beq.n	80140de <cosf+0x62>
 80140bc:	b9b0      	cbnz	r0, 80140ec <cosf+0x70>
 80140be:	eddd 0a01 	vldr	s1, [sp, #4]
 80140c2:	ed9d 0a00 	vldr	s0, [sp]
 80140c6:	f001 ff93 	bl	8015ff0 <__kernel_cosf>
 80140ca:	e7eb      	b.n	80140a4 <cosf+0x28>
 80140cc:	eddd 0a01 	vldr	s1, [sp, #4]
 80140d0:	ed9d 0a00 	vldr	s0, [sp]
 80140d4:	f002 fa62 	bl	801659c <__kernel_sinf>
 80140d8:	eeb1 0a40 	vneg.f32	s0, s0
 80140dc:	e7e2      	b.n	80140a4 <cosf+0x28>
 80140de:	eddd 0a01 	vldr	s1, [sp, #4]
 80140e2:	ed9d 0a00 	vldr	s0, [sp]
 80140e6:	f001 ff83 	bl	8015ff0 <__kernel_cosf>
 80140ea:	e7f5      	b.n	80140d8 <cosf+0x5c>
 80140ec:	eddd 0a01 	vldr	s1, [sp, #4]
 80140f0:	ed9d 0a00 	vldr	s0, [sp]
 80140f4:	2001      	movs	r0, #1
 80140f6:	f002 fa51 	bl	801659c <__kernel_sinf>
 80140fa:	e7d3      	b.n	80140a4 <cosf+0x28>
 80140fc:	3f490fd8 	.word	0x3f490fd8
 8014100:	00000000 	.word	0x00000000

08014104 <erff>:
 8014104:	b538      	push	{r3, r4, r5, lr}
 8014106:	ee10 4a10 	vmov	r4, s0
 801410a:	f024 4500 	bic.w	r5, r4, #2147483648	; 0x80000000
 801410e:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8014112:	ed2d 8b06 	vpush	{d8-d10}
 8014116:	eef0 7a40 	vmov.f32	s15, s0
 801411a:	db10      	blt.n	801413e <erff+0x3a>
 801411c:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8014120:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8014124:	0fe4      	lsrs	r4, r4, #31
 8014126:	0064      	lsls	r4, r4, #1
 8014128:	f1c4 0301 	rsb	r3, r4, #1
 801412c:	ee00 3a10 	vmov	s0, r3
 8014130:	eeb8 0ac0 	vcvt.f32.s32	s0, s0
 8014134:	ee30 0a07 	vadd.f32	s0, s0, s14
 8014138:	ecbd 8b06 	vpop	{d8-d10}
 801413c:	bd38      	pop	{r3, r4, r5, pc}
 801413e:	4ba2      	ldr	r3, [pc, #648]	; (80143c8 <erff+0x2c4>)
 8014140:	429d      	cmp	r5, r3
 8014142:	dc48      	bgt.n	80141d6 <erff+0xd2>
 8014144:	f1b5 5f46 	cmp.w	r5, #830472192	; 0x31800000
 8014148:	da18      	bge.n	801417c <erff+0x78>
 801414a:	f014 4ff8 	tst.w	r4, #2080374784	; 0x7c000000
 801414e:	d10e      	bne.n	801416e <erff+0x6a>
 8014150:	ed9f 0a9e 	vldr	s0, [pc, #632]	; 80143cc <erff+0x2c8>
 8014154:	ee27 0a80 	vmul.f32	s0, s15, s0
 8014158:	eef2 6a00 	vmov.f32	s13, #32	; 0x41000000  8.0
 801415c:	eeb0 7a40 	vmov.f32	s14, s0
 8014160:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8014164:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 8014168:	ee27 0a00 	vmul.f32	s0, s14, s0
 801416c:	e7e4      	b.n	8014138 <erff+0x34>
 801416e:	ed9f 7a98 	vldr	s14, [pc, #608]	; 80143d0 <erff+0x2cc>
 8014172:	eee7 7a87 	vfma.f32	s15, s15, s14
 8014176:	eeb0 0a67 	vmov.f32	s0, s15
 801417a:	e7dd      	b.n	8014138 <erff+0x34>
 801417c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8014180:	ed9f 6a94 	vldr	s12, [pc, #592]	; 80143d4 <erff+0x2d0>
 8014184:	eddf 6a94 	vldr	s13, [pc, #592]	; 80143d8 <erff+0x2d4>
 8014188:	eddf 5a94 	vldr	s11, [pc, #592]	; 80143dc <erff+0x2d8>
 801418c:	eee7 6a06 	vfma.f32	s13, s14, s12
 8014190:	ed9f 6a93 	vldr	s12, [pc, #588]	; 80143e0 <erff+0x2dc>
 8014194:	eea6 6a87 	vfma.f32	s12, s13, s14
 8014198:	eddf 6a92 	vldr	s13, [pc, #584]	; 80143e4 <erff+0x2e0>
 801419c:	eee6 6a07 	vfma.f32	s13, s12, s14
 80141a0:	ed9f 6a8b 	vldr	s12, [pc, #556]	; 80143d0 <erff+0x2cc>
 80141a4:	eea6 6a87 	vfma.f32	s12, s13, s14
 80141a8:	eddf 6a8f 	vldr	s13, [pc, #572]	; 80143e8 <erff+0x2e4>
 80141ac:	eee7 6a25 	vfma.f32	s13, s14, s11
 80141b0:	eddf 5a8e 	vldr	s11, [pc, #568]	; 80143ec <erff+0x2e8>
 80141b4:	eee6 5a87 	vfma.f32	s11, s13, s14
 80141b8:	eddf 6a8d 	vldr	s13, [pc, #564]	; 80143f0 <erff+0x2ec>
 80141bc:	eee5 6a87 	vfma.f32	s13, s11, s14
 80141c0:	eddf 5a8c 	vldr	s11, [pc, #560]	; 80143f4 <erff+0x2f0>
 80141c4:	eee6 5a87 	vfma.f32	s11, s13, s14
 80141c8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80141cc:	eee5 6a87 	vfma.f32	s13, s11, s14
 80141d0:	ee86 7a26 	vdiv.f32	s14, s12, s13
 80141d4:	e7cd      	b.n	8014172 <erff+0x6e>
 80141d6:	4b88      	ldr	r3, [pc, #544]	; (80143f8 <erff+0x2f4>)
 80141d8:	429d      	cmp	r5, r3
 80141da:	dc44      	bgt.n	8014266 <erff+0x162>
 80141dc:	f000 f96c 	bl	80144b8 <fabsf>
 80141e0:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80141e4:	ee30 0a67 	vsub.f32	s0, s0, s15
 80141e8:	ed9f 7a84 	vldr	s14, [pc, #528]	; 80143fc <erff+0x2f8>
 80141ec:	eddf 6a84 	vldr	s13, [pc, #528]	; 8014400 <erff+0x2fc>
 80141f0:	ed9f 6a84 	vldr	s12, [pc, #528]	; 8014404 <erff+0x300>
 80141f4:	eee0 6a07 	vfma.f32	s13, s0, s14
 80141f8:	2c00      	cmp	r4, #0
 80141fa:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8014408 <erff+0x304>
 80141fe:	eea6 7a80 	vfma.f32	s14, s13, s0
 8014202:	eddf 6a82 	vldr	s13, [pc, #520]	; 801440c <erff+0x308>
 8014206:	eee7 6a00 	vfma.f32	s13, s14, s0
 801420a:	ed9f 7a81 	vldr	s14, [pc, #516]	; 8014410 <erff+0x30c>
 801420e:	eea6 7a80 	vfma.f32	s14, s13, s0
 8014212:	eddf 6a80 	vldr	s13, [pc, #512]	; 8014414 <erff+0x310>
 8014216:	eee7 6a00 	vfma.f32	s13, s14, s0
 801421a:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8014418 <erff+0x314>
 801421e:	eea6 7a80 	vfma.f32	s14, s13, s0
 8014222:	eddf 6a7e 	vldr	s13, [pc, #504]	; 801441c <erff+0x318>
 8014226:	eee0 6a06 	vfma.f32	s13, s0, s12
 801422a:	ed9f 6a7d 	vldr	s12, [pc, #500]	; 8014420 <erff+0x31c>
 801422e:	eea6 6a80 	vfma.f32	s12, s13, s0
 8014232:	eddf 6a7c 	vldr	s13, [pc, #496]	; 8014424 <erff+0x320>
 8014236:	eee6 6a00 	vfma.f32	s13, s12, s0
 801423a:	ed9f 6a7b 	vldr	s12, [pc, #492]	; 8014428 <erff+0x324>
 801423e:	eea6 6a80 	vfma.f32	s12, s13, s0
 8014242:	eddf 6a7a 	vldr	s13, [pc, #488]	; 801442c <erff+0x328>
 8014246:	eee6 6a00 	vfma.f32	s13, s12, s0
 801424a:	eee6 7a80 	vfma.f32	s15, s13, s0
 801424e:	ee87 0a27 	vdiv.f32	s0, s14, s15
 8014252:	bfab      	itete	ge
 8014254:	eddf 7a76 	vldrge	s15, [pc, #472]	; 8014430 <erff+0x32c>
 8014258:	eddf 7a76 	vldrlt	s15, [pc, #472]	; 8014434 <erff+0x330>
 801425c:	ee30 0a27 	vaddge.f32	s0, s0, s15
 8014260:	ee37 0ac0 	vsublt.f32	s0, s15, s0
 8014264:	e768      	b.n	8014138 <erff+0x34>
 8014266:	4b74      	ldr	r3, [pc, #464]	; (8014438 <erff+0x334>)
 8014268:	429d      	cmp	r5, r3
 801426a:	dd08      	ble.n	801427e <erff+0x17a>
 801426c:	2c00      	cmp	r4, #0
 801426e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8014272:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8014276:	bfb8      	it	lt
 8014278:	eeb0 0a67 	vmovlt.f32	s0, s15
 801427c:	e75c      	b.n	8014138 <erff+0x34>
 801427e:	f000 f91b 	bl	80144b8 <fabsf>
 8014282:	4b6e      	ldr	r3, [pc, #440]	; (801443c <erff+0x338>)
 8014284:	ee60 7a00 	vmul.f32	s15, s0, s0
 8014288:	eef7 9a00 	vmov.f32	s19, #112	; 0x3f800000  1.0
 801428c:	429d      	cmp	r5, r3
 801428e:	ee89 7aa7 	vdiv.f32	s14, s19, s15
 8014292:	eeb0 8a40 	vmov.f32	s16, s0
 8014296:	dc64      	bgt.n	8014362 <erff+0x25e>
 8014298:	eddf 7a69 	vldr	s15, [pc, #420]	; 8014440 <erff+0x33c>
 801429c:	eddf 6a69 	vldr	s13, [pc, #420]	; 8014444 <erff+0x340>
 80142a0:	ed9f 9a69 	vldr	s18, [pc, #420]	; 8014448 <erff+0x344>
 80142a4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80142a8:	eddf 7a68 	vldr	s15, [pc, #416]	; 801444c <erff+0x348>
 80142ac:	eee6 7a87 	vfma.f32	s15, s13, s14
 80142b0:	eddf 6a67 	vldr	s13, [pc, #412]	; 8014450 <erff+0x34c>
 80142b4:	eee7 6a87 	vfma.f32	s13, s15, s14
 80142b8:	eddf 7a66 	vldr	s15, [pc, #408]	; 8014454 <erff+0x350>
 80142bc:	eee6 7a87 	vfma.f32	s15, s13, s14
 80142c0:	eddf 6a65 	vldr	s13, [pc, #404]	; 8014458 <erff+0x354>
 80142c4:	eee7 6a87 	vfma.f32	s13, s15, s14
 80142c8:	eddf 7a64 	vldr	s15, [pc, #400]	; 801445c <erff+0x358>
 80142cc:	eee6 7a87 	vfma.f32	s15, s13, s14
 80142d0:	eddf 6a63 	vldr	s13, [pc, #396]	; 8014460 <erff+0x35c>
 80142d4:	eea7 9a87 	vfma.f32	s18, s15, s14
 80142d8:	eddf 7a62 	vldr	s15, [pc, #392]	; 8014464 <erff+0x360>
 80142dc:	eee7 7a26 	vfma.f32	s15, s14, s13
 80142e0:	eddf 6a61 	vldr	s13, [pc, #388]	; 8014468 <erff+0x364>
 80142e4:	eee7 6a87 	vfma.f32	s13, s15, s14
 80142e8:	eddf 7a60 	vldr	s15, [pc, #384]	; 801446c <erff+0x368>
 80142ec:	eee6 7a87 	vfma.f32	s15, s13, s14
 80142f0:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8014470 <erff+0x36c>
 80142f4:	eee7 6a87 	vfma.f32	s13, s15, s14
 80142f8:	eddf 7a5e 	vldr	s15, [pc, #376]	; 8014474 <erff+0x370>
 80142fc:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014300:	eddf 6a5d 	vldr	s13, [pc, #372]	; 8014478 <erff+0x374>
 8014304:	eee7 6a87 	vfma.f32	s13, s15, s14
 8014308:	eddf 7a5c 	vldr	s15, [pc, #368]	; 801447c <erff+0x378>
 801430c:	ee18 3a10 	vmov	r3, s16
 8014310:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014314:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8014318:	f023 030f 	bic.w	r3, r3, #15
 801431c:	ee08 3a90 	vmov	s17, r3
 8014320:	eef0 aa69 	vmov.f32	s21, s19
 8014324:	eebe 0a02 	vmov.f32	s0, #226	; 0xbf100000 -0.5625000
 8014328:	eee7 aa87 	vfma.f32	s21, s15, s14
 801432c:	eea8 0ae8 	vfms.f32	s0, s17, s17
 8014330:	f000 ffa0 	bl	8015274 <__ieee754_expf>
 8014334:	eeb0 aa40 	vmov.f32	s20, s0
 8014338:	ee89 0a2a 	vdiv.f32	s0, s18, s21
 801433c:	ee78 7ac8 	vsub.f32	s15, s17, s16
 8014340:	ee78 8a28 	vadd.f32	s17, s16, s17
 8014344:	eea7 0aa8 	vfma.f32	s0, s15, s17
 8014348:	f000 ff94 	bl	8015274 <__ieee754_expf>
 801434c:	ee2a 0a00 	vmul.f32	s0, s20, s0
 8014350:	2c00      	cmp	r4, #0
 8014352:	eec0 7a08 	vdiv.f32	s15, s0, s16
 8014356:	bfac      	ite	ge
 8014358:	ee39 0ae7 	vsubge.f32	s0, s19, s15
 801435c:	ee37 0ae9 	vsublt.f32	s0, s15, s19
 8014360:	e6ea      	b.n	8014138 <erff+0x34>
 8014362:	eddf 6a47 	vldr	s13, [pc, #284]	; 8014480 <erff+0x37c>
 8014366:	eddf 7a47 	vldr	s15, [pc, #284]	; 8014484 <erff+0x380>
 801436a:	ed9f 9a47 	vldr	s18, [pc, #284]	; 8014488 <erff+0x384>
 801436e:	eee7 7a26 	vfma.f32	s15, s14, s13
 8014372:	eddf 6a46 	vldr	s13, [pc, #280]	; 801448c <erff+0x388>
 8014376:	eee7 6a87 	vfma.f32	s13, s15, s14
 801437a:	eddf 7a45 	vldr	s15, [pc, #276]	; 8014490 <erff+0x38c>
 801437e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014382:	eddf 6a44 	vldr	s13, [pc, #272]	; 8014494 <erff+0x390>
 8014386:	eee7 6a87 	vfma.f32	s13, s15, s14
 801438a:	eddf 7a43 	vldr	s15, [pc, #268]	; 8014498 <erff+0x394>
 801438e:	eee6 7a87 	vfma.f32	s15, s13, s14
 8014392:	eddf 6a42 	vldr	s13, [pc, #264]	; 801449c <erff+0x398>
 8014396:	eea7 9a87 	vfma.f32	s18, s15, s14
 801439a:	eddf 7a41 	vldr	s15, [pc, #260]	; 80144a0 <erff+0x39c>
 801439e:	eee7 6a27 	vfma.f32	s13, s14, s15
 80143a2:	eddf 7a40 	vldr	s15, [pc, #256]	; 80144a4 <erff+0x3a0>
 80143a6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80143aa:	eddf 6a3f 	vldr	s13, [pc, #252]	; 80144a8 <erff+0x3a4>
 80143ae:	eee7 6a87 	vfma.f32	s13, s15, s14
 80143b2:	eddf 7a3e 	vldr	s15, [pc, #248]	; 80144ac <erff+0x3a8>
 80143b6:	eee6 7a87 	vfma.f32	s15, s13, s14
 80143ba:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80144b0 <erff+0x3ac>
 80143be:	eee7 6a87 	vfma.f32	s13, s15, s14
 80143c2:	eddf 7a3c 	vldr	s15, [pc, #240]	; 80144b4 <erff+0x3b0>
 80143c6:	e7a1      	b.n	801430c <erff+0x208>
 80143c8:	3f57ffff 	.word	0x3f57ffff
 80143cc:	3f8375d4 	.word	0x3f8375d4
 80143d0:	3e0375d4 	.word	0x3e0375d4
 80143d4:	b7c756b1 	.word	0xb7c756b1
 80143d8:	bbbd1489 	.word	0xbbbd1489
 80143dc:	b684e21a 	.word	0xb684e21a
 80143e0:	bce9528f 	.word	0xbce9528f
 80143e4:	bea66beb 	.word	0xbea66beb
 80143e8:	390aee49 	.word	0x390aee49
 80143ec:	3ba68116 	.word	0x3ba68116
 80143f0:	3d852a63 	.word	0x3d852a63
 80143f4:	3ecbbbce 	.word	0x3ecbbbce
 80143f8:	3f9fffff 	.word	0x3f9fffff
 80143fc:	bb0df9c0 	.word	0xbb0df9c0
 8014400:	3d1151b3 	.word	0x3d1151b3
 8014404:	3c445aa3 	.word	0x3c445aa3
 8014408:	bde31cc2 	.word	0xbde31cc2
 801440c:	3ea2fe54 	.word	0x3ea2fe54
 8014410:	bebe9208 	.word	0xbebe9208
 8014414:	3ed46805 	.word	0x3ed46805
 8014418:	bb1acdc6 	.word	0xbb1acdc6
 801441c:	3c5f6e13 	.word	0x3c5f6e13
 8014420:	3e013307 	.word	0x3e013307
 8014424:	3d931ae7 	.word	0x3d931ae7
 8014428:	3f0a5785 	.word	0x3f0a5785
 801442c:	3dd9f331 	.word	0x3dd9f331
 8014430:	3f58560b 	.word	0x3f58560b
 8014434:	bf58560b 	.word	0xbf58560b
 8014438:	40bfffff 	.word	0x40bfffff
 801443c:	4036db6d 	.word	0x4036db6d
 8014440:	c11d077e 	.word	0xc11d077e
 8014444:	c2a2932b 	.word	0xc2a2932b
 8014448:	bc21a093 	.word	0xbc21a093
 801444c:	c3389ae7 	.word	0xc3389ae7
 8014450:	c322658c 	.word	0xc322658c
 8014454:	c2798057 	.word	0xc2798057
 8014458:	c128f022 	.word	0xc128f022
 801445c:	bf31a0b7 	.word	0xbf31a0b7
 8014460:	bd777f97 	.word	0xbd777f97
 8014464:	40d23f7c 	.word	0x40d23f7c
 8014468:	42d9451f 	.word	0x42d9451f
 801446c:	43d6810b 	.word	0x43d6810b
 8014470:	442158c9 	.word	0x442158c9
 8014474:	43d9486f 	.word	0x43d9486f
 8014478:	4309a863 	.word	0x4309a863
 801447c:	419d35ce 	.word	0x419d35ce
 8014480:	c3f1c275 	.word	0xc3f1c275
 8014484:	c480230b 	.word	0xc480230b
 8014488:	bc21a092 	.word	0xbc21a092
 801448c:	c41f6441 	.word	0xc41f6441
 8014490:	c320a2ea 	.word	0xc320a2ea
 8014494:	c18e104b 	.word	0xc18e104b
 8014498:	bf4c9dd4 	.word	0xbf4c9dd4
 801449c:	43ed43a7 	.word	0x43ed43a7
 80144a0:	c1b38712 	.word	0xc1b38712
 80144a4:	451f90ce 	.word	0x451f90ce
 80144a8:	4547fdbb 	.word	0x4547fdbb
 80144ac:	44c01759 	.word	0x44c01759
 80144b0:	43a2e571 	.word	0x43a2e571
 80144b4:	41f2b459 	.word	0x41f2b459

080144b8 <fabsf>:
 80144b8:	ee10 3a10 	vmov	r3, s0
 80144bc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80144c0:	ee00 3a10 	vmov	s0, r3
 80144c4:	4770      	bx	lr
	...

080144c8 <floorf>:
 80144c8:	ee10 3a10 	vmov	r3, s0
 80144cc:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80144d0:	3a7f      	subs	r2, #127	; 0x7f
 80144d2:	2a16      	cmp	r2, #22
 80144d4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80144d8:	dc2a      	bgt.n	8014530 <floorf+0x68>
 80144da:	2a00      	cmp	r2, #0
 80144dc:	da11      	bge.n	8014502 <floorf+0x3a>
 80144de:	eddf 7a18 	vldr	s15, [pc, #96]	; 8014540 <floorf+0x78>
 80144e2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80144e6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80144ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80144ee:	dd05      	ble.n	80144fc <floorf+0x34>
 80144f0:	2b00      	cmp	r3, #0
 80144f2:	da23      	bge.n	801453c <floorf+0x74>
 80144f4:	4a13      	ldr	r2, [pc, #76]	; (8014544 <floorf+0x7c>)
 80144f6:	2900      	cmp	r1, #0
 80144f8:	bf18      	it	ne
 80144fa:	4613      	movne	r3, r2
 80144fc:	ee00 3a10 	vmov	s0, r3
 8014500:	4770      	bx	lr
 8014502:	4911      	ldr	r1, [pc, #68]	; (8014548 <floorf+0x80>)
 8014504:	4111      	asrs	r1, r2
 8014506:	420b      	tst	r3, r1
 8014508:	d0fa      	beq.n	8014500 <floorf+0x38>
 801450a:	eddf 7a0d 	vldr	s15, [pc, #52]	; 8014540 <floorf+0x78>
 801450e:	ee30 0a27 	vadd.f32	s0, s0, s15
 8014512:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8014516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801451a:	ddef      	ble.n	80144fc <floorf+0x34>
 801451c:	2b00      	cmp	r3, #0
 801451e:	bfbe      	ittt	lt
 8014520:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 8014524:	fa40 f202 	asrlt.w	r2, r0, r2
 8014528:	189b      	addlt	r3, r3, r2
 801452a:	ea23 0301 	bic.w	r3, r3, r1
 801452e:	e7e5      	b.n	80144fc <floorf+0x34>
 8014530:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8014534:	d3e4      	bcc.n	8014500 <floorf+0x38>
 8014536:	ee30 0a00 	vadd.f32	s0, s0, s0
 801453a:	4770      	bx	lr
 801453c:	2300      	movs	r3, #0
 801453e:	e7dd      	b.n	80144fc <floorf+0x34>
 8014540:	7149f2ca 	.word	0x7149f2ca
 8014544:	bf800000 	.word	0xbf800000
 8014548:	007fffff 	.word	0x007fffff

0801454c <log1pf>:
 801454c:	ee10 2a10 	vmov	r2, s0
 8014550:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8014554:	eef0 7a40 	vmov.f32	s15, s0
 8014558:	db04      	blt.n	8014564 <log1pf+0x18>
 801455a:	ee70 7a00 	vadd.f32	s15, s0, s0
 801455e:	eeb0 0a67 	vmov.f32	s0, s15
 8014562:	4770      	bx	lr
 8014564:	4b6a      	ldr	r3, [pc, #424]	; (8014710 <log1pf+0x1c4>)
 8014566:	429a      	cmp	r2, r3
 8014568:	dc6f      	bgt.n	801464a <log1pf+0xfe>
 801456a:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 801456e:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8014572:	db0b      	blt.n	801458c <log1pf+0x40>
 8014574:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8014578:	eeb4 0a47 	vcmp.f32	s0, s14
 801457c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014580:	d102      	bne.n	8014588 <log1pf+0x3c>
 8014582:	2001      	movs	r0, #1
 8014584:	f002 b954 	b.w	8016830 <__math_divzerof>
 8014588:	f002 b964 	b.w	8016854 <__math_invalidf>
 801458c:	f1b3 5f44 	cmp.w	r3, #822083584	; 0x31000000
 8014590:	da12      	bge.n	80145b8 <log1pf+0x6c>
 8014592:	ed9f 7a60 	vldr	s14, [pc, #384]	; 8014714 <log1pf+0x1c8>
 8014596:	ee30 7a07 	vadd.f32	s14, s0, s14
 801459a:	eeb5 7ac0 	vcmpe.f32	s14, #0.0
 801459e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80145a2:	dd02      	ble.n	80145aa <log1pf+0x5e>
 80145a4:	f1b3 5f12 	cmp.w	r3, #612368384	; 0x24800000
 80145a8:	dbd9      	blt.n	801455e <log1pf+0x12>
 80145aa:	ee67 6ae7 	vnmul.f32	s13, s15, s15
 80145ae:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80145b2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80145b6:	e7d2      	b.n	801455e <log1pf+0x12>
 80145b8:	4b57      	ldr	r3, [pc, #348]	; (8014718 <log1pf+0x1cc>)
 80145ba:	441a      	add	r2, r3
 80145bc:	429a      	cmp	r2, r3
 80145be:	d84c      	bhi.n	801465a <log1pf+0x10e>
 80145c0:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80145c4:	ee77 6a87 	vadd.f32	s13, s15, s14
 80145c8:	ee16 2a90 	vmov	r2, s13
 80145cc:	15d3      	asrs	r3, r2, #23
 80145ce:	3b7f      	subs	r3, #127	; 0x7f
 80145d0:	2b00      	cmp	r3, #0
 80145d2:	bfcb      	itete	gt
 80145d4:	ee76 7ae7 	vsubgt.f32	s15, s13, s15
 80145d8:	ee36 7ac7 	vsuble.f32	s14, s13, s14
 80145dc:	ee77 7a67 	vsubgt.f32	s15, s14, s15
 80145e0:	ee77 7ac7 	vsuble.f32	s15, s15, s14
 80145e4:	ee87 6aa6 	vdiv.f32	s12, s15, s13
 80145e8:	494c      	ldr	r1, [pc, #304]	; (801471c <log1pf+0x1d0>)
 80145ea:	f3c2 0216 	ubfx	r2, r2, #0, #23
 80145ee:	428a      	cmp	r2, r1
 80145f0:	bfc9      	itett	gt
 80145f2:	f042 517c 	orrgt.w	r1, r2, #1056964608	; 0x3f000000
 80145f6:	f042 517e 	orrle.w	r1, r2, #1065353216	; 0x3f800000
 80145fa:	f5c2 0200 	rsbgt	r2, r2, #8388608	; 0x800000
 80145fe:	3301      	addgt	r3, #1
 8014600:	bfc8      	it	gt
 8014602:	1092      	asrgt	r2, r2, #2
 8014604:	ee07 1a10 	vmov	s14, r1
 8014608:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801460c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8014610:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8014614:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8014618:	ee66 6aa7 	vmul.f32	s13, s13, s15
 801461c:	bbea      	cbnz	r2, 801469a <log1pf+0x14e>
 801461e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8014622:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014626:	d11b      	bne.n	8014660 <log1pf+0x114>
 8014628:	2b00      	cmp	r3, #0
 801462a:	d06d      	beq.n	8014708 <log1pf+0x1bc>
 801462c:	ee07 3a90 	vmov	s15, r3
 8014630:	eddf 6a3b 	vldr	s13, [pc, #236]	; 8014720 <log1pf+0x1d4>
 8014634:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8014638:	eef0 7a46 	vmov.f32	s15, s12
 801463c:	eee7 7a26 	vfma.f32	s15, s14, s13
 8014640:	eddf 6a38 	vldr	s13, [pc, #224]	; 8014724 <log1pf+0x1d8>
 8014644:	eee7 7a26 	vfma.f32	s15, s14, s13
 8014648:	e789      	b.n	801455e <log1pf+0x12>
 801464a:	f1b2 4fb4 	cmp.w	r2, #1509949440	; 0x5a000000
 801464e:	dbb7      	blt.n	80145c0 <log1pf+0x74>
 8014650:	15d3      	asrs	r3, r2, #23
 8014652:	ed9f 6a35 	vldr	s12, [pc, #212]	; 8014728 <log1pf+0x1dc>
 8014656:	3b7f      	subs	r3, #127	; 0x7f
 8014658:	e7c6      	b.n	80145e8 <log1pf+0x9c>
 801465a:	2201      	movs	r2, #1
 801465c:	2300      	movs	r3, #0
 801465e:	e7d7      	b.n	8014610 <log1pf+0xc4>
 8014660:	eddf 5a32 	vldr	s11, [pc, #200]	; 801472c <log1pf+0x1e0>
 8014664:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8014668:	eea7 7ae5 	vfms.f32	s14, s15, s11
 801466c:	ee67 6a26 	vmul.f32	s13, s14, s13
 8014670:	b913      	cbnz	r3, 8014678 <log1pf+0x12c>
 8014672:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8014676:	e772      	b.n	801455e <log1pf+0x12>
 8014678:	ee07 3a10 	vmov	s14, r3
 801467c:	eddf 5a28 	vldr	s11, [pc, #160]	; 8014720 <log1pf+0x1d4>
 8014680:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8014684:	eea7 6a25 	vfma.f32	s12, s14, s11
 8014688:	ee76 6ac6 	vsub.f32	s13, s13, s12
 801468c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8014690:	eddf 6a24 	vldr	s13, [pc, #144]	; 8014724 <log1pf+0x1d8>
 8014694:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8014698:	e761      	b.n	801455e <log1pf+0x12>
 801469a:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 801469e:	ee37 7a87 	vadd.f32	s14, s15, s14
 80146a2:	ed9f 5a23 	vldr	s10, [pc, #140]	; 8014730 <log1pf+0x1e4>
 80146a6:	eddf 4a23 	vldr	s9, [pc, #140]	; 8014734 <log1pf+0x1e8>
 80146aa:	eec7 5a87 	vdiv.f32	s11, s15, s14
 80146ae:	ee25 7aa5 	vmul.f32	s14, s11, s11
 80146b2:	eee7 4a05 	vfma.f32	s9, s14, s10
 80146b6:	ed9f 5a20 	vldr	s10, [pc, #128]	; 8014738 <log1pf+0x1ec>
 80146ba:	eea4 5a87 	vfma.f32	s10, s9, s14
 80146be:	eddf 4a1f 	vldr	s9, [pc, #124]	; 801473c <log1pf+0x1f0>
 80146c2:	eee5 4a07 	vfma.f32	s9, s10, s14
 80146c6:	ed9f 5a1e 	vldr	s10, [pc, #120]	; 8014740 <log1pf+0x1f4>
 80146ca:	eea4 5a87 	vfma.f32	s10, s9, s14
 80146ce:	eddf 4a1d 	vldr	s9, [pc, #116]	; 8014744 <log1pf+0x1f8>
 80146d2:	eee5 4a07 	vfma.f32	s9, s10, s14
 80146d6:	ed9f 5a15 	vldr	s10, [pc, #84]	; 801472c <log1pf+0x1e0>
 80146da:	eea4 5a87 	vfma.f32	s10, s9, s14
 80146de:	eef0 4a66 	vmov.f32	s9, s13
 80146e2:	eee5 4a07 	vfma.f32	s9, s10, s14
 80146e6:	ee65 5aa4 	vmul.f32	s11, s11, s9
 80146ea:	b913      	cbnz	r3, 80146f2 <log1pf+0x1a6>
 80146ec:	ee76 6ae5 	vsub.f32	s13, s13, s11
 80146f0:	e7bf      	b.n	8014672 <log1pf+0x126>
 80146f2:	ee07 3a10 	vmov	s14, r3
 80146f6:	ed9f 5a0a 	vldr	s10, [pc, #40]	; 8014720 <log1pf+0x1d4>
 80146fa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80146fe:	eea7 6a05 	vfma.f32	s12, s14, s10
 8014702:	ee36 6a25 	vadd.f32	s12, s12, s11
 8014706:	e7bf      	b.n	8014688 <log1pf+0x13c>
 8014708:	eddf 7a07 	vldr	s15, [pc, #28]	; 8014728 <log1pf+0x1dc>
 801470c:	e727      	b.n	801455e <log1pf+0x12>
 801470e:	bf00      	nop
 8014710:	3ed413d6 	.word	0x3ed413d6
 8014714:	4c000000 	.word	0x4c000000
 8014718:	416a09e0 	.word	0x416a09e0
 801471c:	003504f6 	.word	0x003504f6
 8014720:	3717f7d1 	.word	0x3717f7d1
 8014724:	3f317180 	.word	0x3f317180
 8014728:	00000000 	.word	0x00000000
 801472c:	3f2aaaab 	.word	0x3f2aaaab
 8014730:	3e178897 	.word	0x3e178897
 8014734:	3e1cd04f 	.word	0x3e1cd04f
 8014738:	3e3a3325 	.word	0x3e3a3325
 801473c:	3e638e29 	.word	0x3e638e29
 8014740:	3e924925 	.word	0x3e924925
 8014744:	3ecccccd 	.word	0x3ecccccd

08014748 <roundf>:
 8014748:	ee10 0a10 	vmov	r0, s0
 801474c:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 8014750:	3a7f      	subs	r2, #127	; 0x7f
 8014752:	2a16      	cmp	r2, #22
 8014754:	dc15      	bgt.n	8014782 <roundf+0x3a>
 8014756:	2a00      	cmp	r2, #0
 8014758:	da08      	bge.n	801476c <roundf+0x24>
 801475a:	3201      	adds	r2, #1
 801475c:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8014760:	d101      	bne.n	8014766 <roundf+0x1e>
 8014762:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 8014766:	ee00 3a10 	vmov	s0, r3
 801476a:	4770      	bx	lr
 801476c:	4907      	ldr	r1, [pc, #28]	; (801478c <roundf+0x44>)
 801476e:	4111      	asrs	r1, r2
 8014770:	4208      	tst	r0, r1
 8014772:	d0fa      	beq.n	801476a <roundf+0x22>
 8014774:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8014778:	4113      	asrs	r3, r2
 801477a:	4403      	add	r3, r0
 801477c:	ea23 0301 	bic.w	r3, r3, r1
 8014780:	e7f1      	b.n	8014766 <roundf+0x1e>
 8014782:	2a80      	cmp	r2, #128	; 0x80
 8014784:	d1f1      	bne.n	801476a <roundf+0x22>
 8014786:	ee30 0a00 	vadd.f32	s0, s0, s0
 801478a:	4770      	bx	lr
 801478c:	007fffff 	.word	0x007fffff

08014790 <sinf>:
 8014790:	ee10 3a10 	vmov	r3, s0
 8014794:	b507      	push	{r0, r1, r2, lr}
 8014796:	4a1f      	ldr	r2, [pc, #124]	; (8014814 <sinf+0x84>)
 8014798:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 801479c:	4293      	cmp	r3, r2
 801479e:	dc07      	bgt.n	80147b0 <sinf+0x20>
 80147a0:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8014818 <sinf+0x88>
 80147a4:	2000      	movs	r0, #0
 80147a6:	b003      	add	sp, #12
 80147a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80147ac:	f001 bef6 	b.w	801659c <__kernel_sinf>
 80147b0:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 80147b4:	db04      	blt.n	80147c0 <sinf+0x30>
 80147b6:	ee30 0a40 	vsub.f32	s0, s0, s0
 80147ba:	b003      	add	sp, #12
 80147bc:	f85d fb04 	ldr.w	pc, [sp], #4
 80147c0:	4668      	mov	r0, sp
 80147c2:	f001 fa65 	bl	8015c90 <__ieee754_rem_pio2f>
 80147c6:	f000 0003 	and.w	r0, r0, #3
 80147ca:	2801      	cmp	r0, #1
 80147cc:	d00a      	beq.n	80147e4 <sinf+0x54>
 80147ce:	2802      	cmp	r0, #2
 80147d0:	d00f      	beq.n	80147f2 <sinf+0x62>
 80147d2:	b9c0      	cbnz	r0, 8014806 <sinf+0x76>
 80147d4:	eddd 0a01 	vldr	s1, [sp, #4]
 80147d8:	ed9d 0a00 	vldr	s0, [sp]
 80147dc:	2001      	movs	r0, #1
 80147de:	f001 fedd 	bl	801659c <__kernel_sinf>
 80147e2:	e7ea      	b.n	80147ba <sinf+0x2a>
 80147e4:	eddd 0a01 	vldr	s1, [sp, #4]
 80147e8:	ed9d 0a00 	vldr	s0, [sp]
 80147ec:	f001 fc00 	bl	8015ff0 <__kernel_cosf>
 80147f0:	e7e3      	b.n	80147ba <sinf+0x2a>
 80147f2:	eddd 0a01 	vldr	s1, [sp, #4]
 80147f6:	ed9d 0a00 	vldr	s0, [sp]
 80147fa:	2001      	movs	r0, #1
 80147fc:	f001 fece 	bl	801659c <__kernel_sinf>
 8014800:	eeb1 0a40 	vneg.f32	s0, s0
 8014804:	e7d9      	b.n	80147ba <sinf+0x2a>
 8014806:	eddd 0a01 	vldr	s1, [sp, #4]
 801480a:	ed9d 0a00 	vldr	s0, [sp]
 801480e:	f001 fbef 	bl	8015ff0 <__kernel_cosf>
 8014812:	e7f5      	b.n	8014800 <sinf+0x70>
 8014814:	3f490fd8 	.word	0x3f490fd8
 8014818:	00000000 	.word	0x00000000

0801481c <tanf>:
 801481c:	ee10 3a10 	vmov	r3, s0
 8014820:	b507      	push	{r0, r1, r2, lr}
 8014822:	4a12      	ldr	r2, [pc, #72]	; (801486c <tanf+0x50>)
 8014824:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014828:	4293      	cmp	r3, r2
 801482a:	dc07      	bgt.n	801483c <tanf+0x20>
 801482c:	eddf 0a10 	vldr	s1, [pc, #64]	; 8014870 <tanf+0x54>
 8014830:	2001      	movs	r0, #1
 8014832:	b003      	add	sp, #12
 8014834:	f85d eb04 	ldr.w	lr, [sp], #4
 8014838:	f001 bef8 	b.w	801662c <__kernel_tanf>
 801483c:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8014840:	db04      	blt.n	801484c <tanf+0x30>
 8014842:	ee30 0a40 	vsub.f32	s0, s0, s0
 8014846:	b003      	add	sp, #12
 8014848:	f85d fb04 	ldr.w	pc, [sp], #4
 801484c:	4668      	mov	r0, sp
 801484e:	f001 fa1f 	bl	8015c90 <__ieee754_rem_pio2f>
 8014852:	0040      	lsls	r0, r0, #1
 8014854:	f000 0002 	and.w	r0, r0, #2
 8014858:	eddd 0a01 	vldr	s1, [sp, #4]
 801485c:	ed9d 0a00 	vldr	s0, [sp]
 8014860:	f1c0 0001 	rsb	r0, r0, #1
 8014864:	f001 fee2 	bl	801662c <__kernel_tanf>
 8014868:	e7ed      	b.n	8014846 <tanf+0x2a>
 801486a:	bf00      	nop
 801486c:	3f490fda 	.word	0x3f490fda
 8014870:	00000000 	.word	0x00000000

08014874 <tanhf>:
 8014874:	b510      	push	{r4, lr}
 8014876:	ee10 4a10 	vmov	r4, s0
 801487a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 801487e:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8014882:	ed2d 8b02 	vpush	{d8}
 8014886:	eeb0 7a40 	vmov.f32	s14, s0
 801488a:	db0c      	blt.n	80148a6 <tanhf+0x32>
 801488c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8014890:	eec0 7a07 	vdiv.f32	s15, s0, s14
 8014894:	2c00      	cmp	r4, #0
 8014896:	bfac      	ite	ge
 8014898:	ee37 0a80 	vaddge.f32	s0, s15, s0
 801489c:	ee37 0ac0 	vsublt.f32	s0, s15, s0
 80148a0:	ecbd 8b02 	vpop	{d8}
 80148a4:	bd10      	pop	{r4, pc}
 80148a6:	4a1b      	ldr	r2, [pc, #108]	; (8014914 <tanhf+0xa0>)
 80148a8:	4293      	cmp	r3, r2
 80148aa:	dc30      	bgt.n	801490e <tanhf+0x9a>
 80148ac:	f1b3 5f10 	cmp.w	r3, #603979776	; 0x24000000
 80148b0:	da06      	bge.n	80148c0 <tanhf+0x4c>
 80148b2:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80148b6:	ee70 7a27 	vadd.f32	s15, s0, s15
 80148ba:	ee27 0a80 	vmul.f32	s0, s15, s0
 80148be:	e7ef      	b.n	80148a0 <tanhf+0x2c>
 80148c0:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 80148c4:	eeb0 8a00 	vmov.f32	s16, #0	; 0x40000000  2.0
 80148c8:	db12      	blt.n	80148f0 <tanhf+0x7c>
 80148ca:	f7ff fdf5 	bl	80144b8 <fabsf>
 80148ce:	ee30 0a00 	vadd.f32	s0, s0, s0
 80148d2:	f001 ffcf 	bl	8016874 <expm1f>
 80148d6:	ee30 0a08 	vadd.f32	s0, s0, s16
 80148da:	eec8 7a00 	vdiv.f32	s15, s16, s0
 80148de:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80148e2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80148e6:	2c00      	cmp	r4, #0
 80148e8:	bfb8      	it	lt
 80148ea:	eeb1 0a40 	vneglt.f32	s0, s0
 80148ee:	e7d7      	b.n	80148a0 <tanhf+0x2c>
 80148f0:	f7ff fde2 	bl	80144b8 <fabsf>
 80148f4:	eef8 7a00 	vmov.f32	s15, #128	; 0xc0000000 -2.0
 80148f8:	ee20 0a27 	vmul.f32	s0, s0, s15
 80148fc:	f001 ffba 	bl	8016874 <expm1f>
 8014900:	ee70 7a08 	vadd.f32	s15, s0, s16
 8014904:	eeb1 7a40 	vneg.f32	s14, s0
 8014908:	ee87 0a27 	vdiv.f32	s0, s14, s15
 801490c:	e7eb      	b.n	80148e6 <tanhf+0x72>
 801490e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8014912:	e7e8      	b.n	80148e6 <tanhf+0x72>
 8014914:	41afffff 	.word	0x41afffff

08014918 <acosf>:
 8014918:	b508      	push	{r3, lr}
 801491a:	ed2d 8b02 	vpush	{d8}
 801491e:	eeb0 8a40 	vmov.f32	s16, s0
 8014922:	f000 f9cf 	bl	8014cc4 <__ieee754_acosf>
 8014926:	eeb4 8a48 	vcmp.f32	s16, s16
 801492a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801492e:	eef0 8a40 	vmov.f32	s17, s0
 8014932:	d615      	bvs.n	8014960 <acosf+0x48>
 8014934:	eeb0 0a48 	vmov.f32	s0, s16
 8014938:	f7ff fdbe 	bl	80144b8 <fabsf>
 801493c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8014940:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8014944:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014948:	dd0a      	ble.n	8014960 <acosf+0x48>
 801494a:	f7fc faf3 	bl	8010f34 <__errno>
 801494e:	ecbd 8b02 	vpop	{d8}
 8014952:	2321      	movs	r3, #33	; 0x21
 8014954:	6003      	str	r3, [r0, #0]
 8014956:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 801495a:	4804      	ldr	r0, [pc, #16]	; (801496c <acosf+0x54>)
 801495c:	f002 b8b4 	b.w	8016ac8 <nanf>
 8014960:	eeb0 0a68 	vmov.f32	s0, s17
 8014964:	ecbd 8b02 	vpop	{d8}
 8014968:	bd08      	pop	{r3, pc}
 801496a:	bf00      	nop
 801496c:	0807cc47 	.word	0x0807cc47

08014970 <acoshf>:
 8014970:	b508      	push	{r3, lr}
 8014972:	ed2d 8b02 	vpush	{d8}
 8014976:	eeb0 8a40 	vmov.f32	s16, s0
 801497a:	f000 fa9b 	bl	8014eb4 <__ieee754_acoshf>
 801497e:	eeb4 8a48 	vcmp.f32	s16, s16
 8014982:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014986:	d60e      	bvs.n	80149a6 <acoshf+0x36>
 8014988:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801498c:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8014990:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014994:	d507      	bpl.n	80149a6 <acoshf+0x36>
 8014996:	f7fc facd 	bl	8010f34 <__errno>
 801499a:	eddf 7a04 	vldr	s15, [pc, #16]	; 80149ac <acoshf+0x3c>
 801499e:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 80149a2:	2321      	movs	r3, #33	; 0x21
 80149a4:	6003      	str	r3, [r0, #0]
 80149a6:	ecbd 8b02 	vpop	{d8}
 80149aa:	bd08      	pop	{r3, pc}
 80149ac:	00000000 	.word	0x00000000

080149b0 <asinf>:
 80149b0:	b508      	push	{r3, lr}
 80149b2:	ed2d 8b02 	vpush	{d8}
 80149b6:	eeb0 8a40 	vmov.f32	s16, s0
 80149ba:	f000 facf 	bl	8014f5c <__ieee754_asinf>
 80149be:	eeb4 8a48 	vcmp.f32	s16, s16
 80149c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80149c6:	eef0 8a40 	vmov.f32	s17, s0
 80149ca:	d615      	bvs.n	80149f8 <asinf+0x48>
 80149cc:	eeb0 0a48 	vmov.f32	s0, s16
 80149d0:	f7ff fd72 	bl	80144b8 <fabsf>
 80149d4:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80149d8:	eeb4 0ae7 	vcmpe.f32	s0, s15
 80149dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80149e0:	dd0a      	ble.n	80149f8 <asinf+0x48>
 80149e2:	f7fc faa7 	bl	8010f34 <__errno>
 80149e6:	ecbd 8b02 	vpop	{d8}
 80149ea:	2321      	movs	r3, #33	; 0x21
 80149ec:	6003      	str	r3, [r0, #0]
 80149ee:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80149f2:	4804      	ldr	r0, [pc, #16]	; (8014a04 <asinf+0x54>)
 80149f4:	f002 b868 	b.w	8016ac8 <nanf>
 80149f8:	eeb0 0a68 	vmov.f32	s0, s17
 80149fc:	ecbd 8b02 	vpop	{d8}
 8014a00:	bd08      	pop	{r3, pc}
 8014a02:	bf00      	nop
 8014a04:	0807cc47 	.word	0x0807cc47

08014a08 <atanhf>:
 8014a08:	b510      	push	{r4, lr}
 8014a0a:	ed2d 8b04 	vpush	{d8-d9}
 8014a0e:	eeb0 8a40 	vmov.f32	s16, s0
 8014a12:	f000 fb89 	bl	8015128 <__ieee754_atanhf>
 8014a16:	eeb4 8a48 	vcmp.f32	s16, s16
 8014a1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a1e:	eef0 8a40 	vmov.f32	s17, s0
 8014a22:	d614      	bvs.n	8014a4e <atanhf+0x46>
 8014a24:	eeb0 0a48 	vmov.f32	s0, s16
 8014a28:	f7ff fd46 	bl	80144b8 <fabsf>
 8014a2c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8014a30:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8014a34:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a38:	db09      	blt.n	8014a4e <atanhf+0x46>
 8014a3a:	ed9f 9a0a 	vldr	s18, [pc, #40]	; 8014a64 <atanhf+0x5c>
 8014a3e:	f04f 0421 	mov.w	r4, #33	; 0x21
 8014a42:	dd09      	ble.n	8014a58 <atanhf+0x50>
 8014a44:	f7fc fa76 	bl	8010f34 <__errno>
 8014a48:	eec9 8a09 	vdiv.f32	s17, s18, s18
 8014a4c:	6004      	str	r4, [r0, #0]
 8014a4e:	eeb0 0a68 	vmov.f32	s0, s17
 8014a52:	ecbd 8b04 	vpop	{d8-d9}
 8014a56:	bd10      	pop	{r4, pc}
 8014a58:	f7fc fa6c 	bl	8010f34 <__errno>
 8014a5c:	eec8 8a09 	vdiv.f32	s17, s16, s18
 8014a60:	6004      	str	r4, [r0, #0]
 8014a62:	e7f4      	b.n	8014a4e <atanhf+0x46>
 8014a64:	00000000 	.word	0x00000000

08014a68 <coshf>:
 8014a68:	b508      	push	{r3, lr}
 8014a6a:	ed2d 8b02 	vpush	{d8}
 8014a6e:	eeb0 8a40 	vmov.f32	s16, s0
 8014a72:	f000 fb9f 	bl	80151b4 <__ieee754_coshf>
 8014a76:	eeb4 8a48 	vcmp.f32	s16, s16
 8014a7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a7e:	eef0 8a40 	vmov.f32	s17, s0
 8014a82:	d610      	bvs.n	8014aa6 <coshf+0x3e>
 8014a84:	eeb0 0a48 	vmov.f32	s0, s16
 8014a88:	f7ff fd16 	bl	80144b8 <fabsf>
 8014a8c:	eddf 7a08 	vldr	s15, [pc, #32]	; 8014ab0 <coshf+0x48>
 8014a90:	eeb4 0ae7 	vcmpe.f32	s0, s15
 8014a94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014a98:	dd05      	ble.n	8014aa6 <coshf+0x3e>
 8014a9a:	f7fc fa4b 	bl	8010f34 <__errno>
 8014a9e:	eddf 8a05 	vldr	s17, [pc, #20]	; 8014ab4 <coshf+0x4c>
 8014aa2:	2322      	movs	r3, #34	; 0x22
 8014aa4:	6003      	str	r3, [r0, #0]
 8014aa6:	eeb0 0a68 	vmov.f32	s0, s17
 8014aaa:	ecbd 8b02 	vpop	{d8}
 8014aae:	bd08      	pop	{r3, pc}
 8014ab0:	42b2d4fc 	.word	0x42b2d4fc
 8014ab4:	7f800000 	.word	0x7f800000

08014ab8 <expf>:
 8014ab8:	b508      	push	{r3, lr}
 8014aba:	ed2d 8b02 	vpush	{d8}
 8014abe:	eef0 8a40 	vmov.f32	s17, s0
 8014ac2:	f000 fbd7 	bl	8015274 <__ieee754_expf>
 8014ac6:	eeb0 8a40 	vmov.f32	s16, s0
 8014aca:	eeb0 0a68 	vmov.f32	s0, s17
 8014ace:	f001 ffed 	bl	8016aac <finitef>
 8014ad2:	b160      	cbz	r0, 8014aee <expf+0x36>
 8014ad4:	eddf 7a0f 	vldr	s15, [pc, #60]	; 8014b14 <expf+0x5c>
 8014ad8:	eef4 8ae7 	vcmpe.f32	s17, s15
 8014adc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ae0:	dd0a      	ble.n	8014af8 <expf+0x40>
 8014ae2:	f7fc fa27 	bl	8010f34 <__errno>
 8014ae6:	ed9f 8a0c 	vldr	s16, [pc, #48]	; 8014b18 <expf+0x60>
 8014aea:	2322      	movs	r3, #34	; 0x22
 8014aec:	6003      	str	r3, [r0, #0]
 8014aee:	eeb0 0a48 	vmov.f32	s0, s16
 8014af2:	ecbd 8b02 	vpop	{d8}
 8014af6:	bd08      	pop	{r3, pc}
 8014af8:	eddf 7a08 	vldr	s15, [pc, #32]	; 8014b1c <expf+0x64>
 8014afc:	eef4 8ae7 	vcmpe.f32	s17, s15
 8014b00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b04:	d5f3      	bpl.n	8014aee <expf+0x36>
 8014b06:	f7fc fa15 	bl	8010f34 <__errno>
 8014b0a:	2322      	movs	r3, #34	; 0x22
 8014b0c:	ed9f 8a04 	vldr	s16, [pc, #16]	; 8014b20 <expf+0x68>
 8014b10:	6003      	str	r3, [r0, #0]
 8014b12:	e7ec      	b.n	8014aee <expf+0x36>
 8014b14:	42b17180 	.word	0x42b17180
 8014b18:	7f800000 	.word	0x7f800000
 8014b1c:	c2cff1b5 	.word	0xc2cff1b5
 8014b20:	00000000 	.word	0x00000000

08014b24 <fmodf>:
 8014b24:	b508      	push	{r3, lr}
 8014b26:	ed2d 8b02 	vpush	{d8}
 8014b2a:	eef0 8a40 	vmov.f32	s17, s0
 8014b2e:	eeb0 8a60 	vmov.f32	s16, s1
 8014b32:	f000 fc6d 	bl	8015410 <__ieee754_fmodf>
 8014b36:	eef4 8a48 	vcmp.f32	s17, s16
 8014b3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b3e:	d60c      	bvs.n	8014b5a <fmodf+0x36>
 8014b40:	eddf 8a07 	vldr	s17, [pc, #28]	; 8014b60 <fmodf+0x3c>
 8014b44:	eeb4 8a68 	vcmp.f32	s16, s17
 8014b48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b4c:	d105      	bne.n	8014b5a <fmodf+0x36>
 8014b4e:	f7fc f9f1 	bl	8010f34 <__errno>
 8014b52:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8014b56:	2321      	movs	r3, #33	; 0x21
 8014b58:	6003      	str	r3, [r0, #0]
 8014b5a:	ecbd 8b02 	vpop	{d8}
 8014b5e:	bd08      	pop	{r3, pc}
 8014b60:	00000000 	.word	0x00000000

08014b64 <logf>:
 8014b64:	b508      	push	{r3, lr}
 8014b66:	ed2d 8b02 	vpush	{d8}
 8014b6a:	eeb0 8a40 	vmov.f32	s16, s0
 8014b6e:	f000 fcd1 	bl	8015514 <__ieee754_logf>
 8014b72:	eeb4 8a48 	vcmp.f32	s16, s16
 8014b76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b7a:	d60f      	bvs.n	8014b9c <logf+0x38>
 8014b7c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8014b80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b84:	dc0a      	bgt.n	8014b9c <logf+0x38>
 8014b86:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8014b8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014b8e:	d108      	bne.n	8014ba2 <logf+0x3e>
 8014b90:	f7fc f9d0 	bl	8010f34 <__errno>
 8014b94:	2322      	movs	r3, #34	; 0x22
 8014b96:	ed9f 0a08 	vldr	s0, [pc, #32]	; 8014bb8 <logf+0x54>
 8014b9a:	6003      	str	r3, [r0, #0]
 8014b9c:	ecbd 8b02 	vpop	{d8}
 8014ba0:	bd08      	pop	{r3, pc}
 8014ba2:	f7fc f9c7 	bl	8010f34 <__errno>
 8014ba6:	ecbd 8b02 	vpop	{d8}
 8014baa:	2321      	movs	r3, #33	; 0x21
 8014bac:	6003      	str	r3, [r0, #0]
 8014bae:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8014bb2:	4802      	ldr	r0, [pc, #8]	; (8014bbc <logf+0x58>)
 8014bb4:	f001 bf88 	b.w	8016ac8 <nanf>
 8014bb8:	ff800000 	.word	0xff800000
 8014bbc:	0807cc47 	.word	0x0807cc47

08014bc0 <powf>:
 8014bc0:	b508      	push	{r3, lr}
 8014bc2:	ed2d 8b04 	vpush	{d8-d9}
 8014bc6:	eeb0 8a60 	vmov.f32	s16, s1
 8014bca:	eeb0 9a40 	vmov.f32	s18, s0
 8014bce:	f000 fd91 	bl	80156f4 <__ieee754_powf>
 8014bd2:	eeb4 8a48 	vcmp.f32	s16, s16
 8014bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014bda:	eef0 8a40 	vmov.f32	s17, s0
 8014bde:	d63e      	bvs.n	8014c5e <powf+0x9e>
 8014be0:	eeb5 9a40 	vcmp.f32	s18, #0.0
 8014be4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014be8:	d112      	bne.n	8014c10 <powf+0x50>
 8014bea:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8014bee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014bf2:	d039      	beq.n	8014c68 <powf+0xa8>
 8014bf4:	eeb0 0a48 	vmov.f32	s0, s16
 8014bf8:	f001 ff58 	bl	8016aac <finitef>
 8014bfc:	b378      	cbz	r0, 8014c5e <powf+0x9e>
 8014bfe:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8014c02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c06:	d52a      	bpl.n	8014c5e <powf+0x9e>
 8014c08:	f7fc f994 	bl	8010f34 <__errno>
 8014c0c:	2322      	movs	r3, #34	; 0x22
 8014c0e:	e014      	b.n	8014c3a <powf+0x7a>
 8014c10:	f001 ff4c 	bl	8016aac <finitef>
 8014c14:	b998      	cbnz	r0, 8014c3e <powf+0x7e>
 8014c16:	eeb0 0a49 	vmov.f32	s0, s18
 8014c1a:	f001 ff47 	bl	8016aac <finitef>
 8014c1e:	b170      	cbz	r0, 8014c3e <powf+0x7e>
 8014c20:	eeb0 0a48 	vmov.f32	s0, s16
 8014c24:	f001 ff42 	bl	8016aac <finitef>
 8014c28:	b148      	cbz	r0, 8014c3e <powf+0x7e>
 8014c2a:	eef4 8a68 	vcmp.f32	s17, s17
 8014c2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c32:	d7e9      	bvc.n	8014c08 <powf+0x48>
 8014c34:	f7fc f97e 	bl	8010f34 <__errno>
 8014c38:	2321      	movs	r3, #33	; 0x21
 8014c3a:	6003      	str	r3, [r0, #0]
 8014c3c:	e00f      	b.n	8014c5e <powf+0x9e>
 8014c3e:	eef5 8a40 	vcmp.f32	s17, #0.0
 8014c42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014c46:	d10a      	bne.n	8014c5e <powf+0x9e>
 8014c48:	eeb0 0a49 	vmov.f32	s0, s18
 8014c4c:	f001 ff2e 	bl	8016aac <finitef>
 8014c50:	b128      	cbz	r0, 8014c5e <powf+0x9e>
 8014c52:	eeb0 0a48 	vmov.f32	s0, s16
 8014c56:	f001 ff29 	bl	8016aac <finitef>
 8014c5a:	2800      	cmp	r0, #0
 8014c5c:	d1d4      	bne.n	8014c08 <powf+0x48>
 8014c5e:	eeb0 0a68 	vmov.f32	s0, s17
 8014c62:	ecbd 8b04 	vpop	{d8-d9}
 8014c66:	bd08      	pop	{r3, pc}
 8014c68:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8014c6c:	e7f7      	b.n	8014c5e <powf+0x9e>
	...

08014c70 <sinhf>:
 8014c70:	b508      	push	{r3, lr}
 8014c72:	ed2d 8b02 	vpush	{d8}
 8014c76:	eef0 8a40 	vmov.f32	s17, s0
 8014c7a:	f001 f945 	bl	8015f08 <__ieee754_sinhf>
 8014c7e:	eeb0 8a40 	vmov.f32	s16, s0
 8014c82:	f001 ff13 	bl	8016aac <finitef>
 8014c86:	b998      	cbnz	r0, 8014cb0 <sinhf+0x40>
 8014c88:	eeb0 0a68 	vmov.f32	s0, s17
 8014c8c:	f001 ff0e 	bl	8016aac <finitef>
 8014c90:	b170      	cbz	r0, 8014cb0 <sinhf+0x40>
 8014c92:	f7fc f94f 	bl	8010f34 <__errno>
 8014c96:	ed9f 8a09 	vldr	s16, [pc, #36]	; 8014cbc <sinhf+0x4c>
 8014c9a:	ed9f 0a09 	vldr	s0, [pc, #36]	; 8014cc0 <sinhf+0x50>
 8014c9e:	eef5 8ac0 	vcmpe.f32	s17, #0.0
 8014ca2:	2322      	movs	r3, #34	; 0x22
 8014ca4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014ca8:	6003      	str	r3, [r0, #0]
 8014caa:	bfd8      	it	le
 8014cac:	eeb0 8a40 	vmovle.f32	s16, s0
 8014cb0:	eeb0 0a48 	vmov.f32	s0, s16
 8014cb4:	ecbd 8b02 	vpop	{d8}
 8014cb8:	bd08      	pop	{r3, pc}
 8014cba:	bf00      	nop
 8014cbc:	7f800000 	.word	0x7f800000
 8014cc0:	ff800000 	.word	0xff800000

08014cc4 <__ieee754_acosf>:
 8014cc4:	b508      	push	{r3, lr}
 8014cc6:	ee10 3a10 	vmov	r3, s0
 8014cca:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8014cce:	f1b2 5f7e 	cmp.w	r2, #1065353216	; 0x3f800000
 8014cd2:	ed2d 8b0c 	vpush	{d8-d13}
 8014cd6:	d10a      	bne.n	8014cee <__ieee754_acosf+0x2a>
 8014cd8:	ed9f 0a65 	vldr	s0, [pc, #404]	; 8014e70 <__ieee754_acosf+0x1ac>
 8014cdc:	ed9f 8a65 	vldr	s16, [pc, #404]	; 8014e74 <__ieee754_acosf+0x1b0>
 8014ce0:	2b00      	cmp	r3, #0
 8014ce2:	bfd8      	it	le
 8014ce4:	eeb0 0a48 	vmovle.f32	s0, s16
 8014ce8:	ecbd 8b0c 	vpop	{d8-d13}
 8014cec:	bd08      	pop	{r3, pc}
 8014cee:	dd04      	ble.n	8014cfa <__ieee754_acosf+0x36>
 8014cf0:	ee30 8a40 	vsub.f32	s16, s0, s0
 8014cf4:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8014cf8:	e7f6      	b.n	8014ce8 <__ieee754_acosf+0x24>
 8014cfa:	f1b2 5f7c 	cmp.w	r2, #1056964608	; 0x3f000000
 8014cfe:	da3c      	bge.n	8014d7a <__ieee754_acosf+0xb6>
 8014d00:	f1b2 5f0c 	cmp.w	r2, #587202560	; 0x23000000
 8014d04:	f340 80b1 	ble.w	8014e6a <__ieee754_acosf+0x1a6>
 8014d08:	ee60 7a00 	vmul.f32	s15, s0, s0
 8014d0c:	eddf 6a5a 	vldr	s13, [pc, #360]	; 8014e78 <__ieee754_acosf+0x1b4>
 8014d10:	ed9f 7a5a 	vldr	s14, [pc, #360]	; 8014e7c <__ieee754_acosf+0x1b8>
 8014d14:	ed9f 6a5a 	vldr	s12, [pc, #360]	; 8014e80 <__ieee754_acosf+0x1bc>
 8014d18:	ed9f 8a5a 	vldr	s16, [pc, #360]	; 8014e84 <__ieee754_acosf+0x1c0>
 8014d1c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8014d20:	eddf 6a59 	vldr	s13, [pc, #356]	; 8014e88 <__ieee754_acosf+0x1c4>
 8014d24:	eee7 6a27 	vfma.f32	s13, s14, s15
 8014d28:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8014e8c <__ieee754_acosf+0x1c8>
 8014d2c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014d30:	eddf 6a57 	vldr	s13, [pc, #348]	; 8014e90 <__ieee754_acosf+0x1cc>
 8014d34:	eee7 6a27 	vfma.f32	s13, s14, s15
 8014d38:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8014e94 <__ieee754_acosf+0x1d0>
 8014d3c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8014d40:	eddf 6a55 	vldr	s13, [pc, #340]	; 8014e98 <__ieee754_acosf+0x1d4>
 8014d44:	eea7 6aa6 	vfma.f32	s12, s15, s13
 8014d48:	eddf 6a54 	vldr	s13, [pc, #336]	; 8014e9c <__ieee754_acosf+0x1d8>
 8014d4c:	eee6 6a27 	vfma.f32	s13, s12, s15
 8014d50:	ed9f 6a53 	vldr	s12, [pc, #332]	; 8014ea0 <__ieee754_acosf+0x1dc>
 8014d54:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8014d58:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8014d5c:	eee6 6a27 	vfma.f32	s13, s12, s15
 8014d60:	ee27 7a27 	vmul.f32	s14, s14, s15
 8014d64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8014d68:	eea0 8a67 	vfms.f32	s16, s0, s15
 8014d6c:	eddf 7a4d 	vldr	s15, [pc, #308]	; 8014ea4 <__ieee754_acosf+0x1e0>
 8014d70:	ee30 0a48 	vsub.f32	s0, s0, s16
 8014d74:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8014d78:	e7b6      	b.n	8014ce8 <__ieee754_acosf+0x24>
 8014d7a:	2b00      	cmp	r3, #0
 8014d7c:	eddf da3e 	vldr	s27, [pc, #248]	; 8014e78 <__ieee754_acosf+0x1b4>
 8014d80:	eddf ca3e 	vldr	s25, [pc, #248]	; 8014e7c <__ieee754_acosf+0x1b8>
 8014d84:	ed9f ca40 	vldr	s24, [pc, #256]	; 8014e88 <__ieee754_acosf+0x1c4>
 8014d88:	eddf ba40 	vldr	s23, [pc, #256]	; 8014e8c <__ieee754_acosf+0x1c8>
 8014d8c:	ed9f ba40 	vldr	s22, [pc, #256]	; 8014e90 <__ieee754_acosf+0x1cc>
 8014d90:	eddf 8a40 	vldr	s17, [pc, #256]	; 8014e94 <__ieee754_acosf+0x1d0>
 8014d94:	ed9f da40 	vldr	s26, [pc, #256]	; 8014e98 <__ieee754_acosf+0x1d4>
 8014d98:	eddf aa39 	vldr	s21, [pc, #228]	; 8014e80 <__ieee754_acosf+0x1bc>
 8014d9c:	ed9f aa3f 	vldr	s20, [pc, #252]	; 8014e9c <__ieee754_acosf+0x1d8>
 8014da0:	eddf 9a3f 	vldr	s19, [pc, #252]	; 8014ea0 <__ieee754_acosf+0x1dc>
 8014da4:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8014da8:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8014dac:	da28      	bge.n	8014e00 <__ieee754_acosf+0x13c>
 8014dae:	ee30 0a09 	vadd.f32	s0, s0, s18
 8014db2:	ee20 0a27 	vmul.f32	s0, s0, s15
 8014db6:	eee0 ca2d 	vfma.f32	s25, s0, s27
 8014dba:	eee0 aa0d 	vfma.f32	s21, s0, s26
 8014dbe:	eeac ca80 	vfma.f32	s24, s25, s0
 8014dc2:	eeaa aa80 	vfma.f32	s20, s21, s0
 8014dc6:	eeec ba00 	vfma.f32	s23, s24, s0
 8014dca:	eeea 9a00 	vfma.f32	s19, s20, s0
 8014dce:	eeab ba80 	vfma.f32	s22, s23, s0
 8014dd2:	eea9 9a80 	vfma.f32	s18, s19, s0
 8014dd6:	eeeb 8a00 	vfma.f32	s17, s22, s0
 8014dda:	ee68 8a80 	vmul.f32	s17, s17, s0
 8014dde:	f001 f903 	bl	8015fe8 <__ieee754_sqrtf>
 8014de2:	ee88 7a89 	vdiv.f32	s14, s17, s18
 8014de6:	eddf 7a30 	vldr	s15, [pc, #192]	; 8014ea8 <__ieee754_acosf+0x1e4>
 8014dea:	eee0 7a07 	vfma.f32	s15, s0, s14
 8014dee:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8014df2:	ee77 7a80 	vadd.f32	s15, s15, s0
 8014df6:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 8014eac <__ieee754_acosf+0x1e8>
 8014dfa:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8014dfe:	e773      	b.n	8014ce8 <__ieee754_acosf+0x24>
 8014e00:	ee39 8a40 	vsub.f32	s16, s18, s0
 8014e04:	ee28 8a27 	vmul.f32	s16, s16, s15
 8014e08:	eeb0 0a48 	vmov.f32	s0, s16
 8014e0c:	f001 f8ec 	bl	8015fe8 <__ieee754_sqrtf>
 8014e10:	eee8 ca2d 	vfma.f32	s25, s16, s27
 8014e14:	eee8 aa0d 	vfma.f32	s21, s16, s26
 8014e18:	eeac ca88 	vfma.f32	s24, s25, s16
 8014e1c:	eeaa aa88 	vfma.f32	s20, s21, s16
 8014e20:	eeec ba08 	vfma.f32	s23, s24, s16
 8014e24:	ee10 3a10 	vmov	r3, s0
 8014e28:	eeab ba88 	vfma.f32	s22, s23, s16
 8014e2c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8014e30:	f023 030f 	bic.w	r3, r3, #15
 8014e34:	eeea 9a08 	vfma.f32	s19, s20, s16
 8014e38:	ee07 3a90 	vmov	s15, r3
 8014e3c:	eeeb 8a08 	vfma.f32	s17, s22, s16
 8014e40:	eeb0 6a48 	vmov.f32	s12, s16
 8014e44:	eea7 6ae7 	vfms.f32	s12, s15, s15
 8014e48:	eea9 9a88 	vfma.f32	s18, s19, s16
 8014e4c:	ee70 6a27 	vadd.f32	s13, s0, s15
 8014e50:	ee68 8a88 	vmul.f32	s17, s17, s16
 8014e54:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8014e58:	eec8 6a89 	vdiv.f32	s13, s17, s18
 8014e5c:	eea0 7a26 	vfma.f32	s14, s0, s13
 8014e60:	ee37 0a87 	vadd.f32	s0, s15, s14
 8014e64:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014e68:	e73e      	b.n	8014ce8 <__ieee754_acosf+0x24>
 8014e6a:	ed9f 0a11 	vldr	s0, [pc, #68]	; 8014eb0 <__ieee754_acosf+0x1ec>
 8014e6e:	e73b      	b.n	8014ce8 <__ieee754_acosf+0x24>
 8014e70:	00000000 	.word	0x00000000
 8014e74:	40490fdb 	.word	0x40490fdb
 8014e78:	3811ef08 	.word	0x3811ef08
 8014e7c:	3a4f7f04 	.word	0x3a4f7f04
 8014e80:	bf303361 	.word	0xbf303361
 8014e84:	33a22168 	.word	0x33a22168
 8014e88:	bd241146 	.word	0xbd241146
 8014e8c:	3e4e0aa8 	.word	0x3e4e0aa8
 8014e90:	bea6b090 	.word	0xbea6b090
 8014e94:	3e2aaaab 	.word	0x3e2aaaab
 8014e98:	3d9dc62e 	.word	0x3d9dc62e
 8014e9c:	4001572d 	.word	0x4001572d
 8014ea0:	c019d139 	.word	0xc019d139
 8014ea4:	3fc90fda 	.word	0x3fc90fda
 8014ea8:	b3a22168 	.word	0xb3a22168
 8014eac:	40490fda 	.word	0x40490fda
 8014eb0:	3fc90fdb 	.word	0x3fc90fdb

08014eb4 <__ieee754_acoshf>:
 8014eb4:	b508      	push	{r3, lr}
 8014eb6:	ee10 3a10 	vmov	r3, s0
 8014eba:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8014ebe:	ed2d 8b04 	vpush	{d8-d9}
 8014ec2:	eeb0 8a40 	vmov.f32	s16, s0
 8014ec6:	da06      	bge.n	8014ed6 <__ieee754_acoshf+0x22>
 8014ec8:	ee30 8a40 	vsub.f32	s16, s0, s0
 8014ecc:	ee88 0a08 	vdiv.f32	s0, s16, s16
 8014ed0:	ecbd 8b04 	vpop	{d8-d9}
 8014ed4:	bd08      	pop	{r3, pc}
 8014ed6:	f1b3 4f9b 	cmp.w	r3, #1300234240	; 0x4d800000
 8014eda:	db0c      	blt.n	8014ef6 <__ieee754_acoshf+0x42>
 8014edc:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8014ee0:	db02      	blt.n	8014ee8 <__ieee754_acoshf+0x34>
 8014ee2:	ee30 0a00 	vadd.f32	s0, s0, s0
 8014ee6:	e7f3      	b.n	8014ed0 <__ieee754_acoshf+0x1c>
 8014ee8:	f000 fb14 	bl	8015514 <__ieee754_logf>
 8014eec:	ed9f 8a19 	vldr	s16, [pc, #100]	; 8014f54 <__ieee754_acoshf+0xa0>
 8014ef0:	ee30 0a08 	vadd.f32	s0, s0, s16
 8014ef4:	e7ec      	b.n	8014ed0 <__ieee754_acoshf+0x1c>
 8014ef6:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8014efa:	d028      	beq.n	8014f4e <__ieee754_acoshf+0x9a>
 8014efc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8014f00:	eeb7 9a00 	vmov.f32	s18, #112	; 0x3f800000  1.0
 8014f04:	eef0 8a00 	vmov.f32	s17, #0	; 0x40000000  2.0
 8014f08:	dd11      	ble.n	8014f2e <__ieee754_acoshf+0x7a>
 8014f0a:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8014f0e:	eea8 0a08 	vfma.f32	s0, s16, s16
 8014f12:	f001 f869 	bl	8015fe8 <__ieee754_sqrtf>
 8014f16:	ee70 7a08 	vadd.f32	s15, s0, s16
 8014f1a:	ee89 0a27 	vdiv.f32	s0, s18, s15
 8014f1e:	ee98 0a28 	vfnms.f32	s0, s16, s17
 8014f22:	ecbd 8b04 	vpop	{d8-d9}
 8014f26:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8014f2a:	f000 baf3 	b.w	8015514 <__ieee754_logf>
 8014f2e:	ee30 8a49 	vsub.f32	s16, s0, s18
 8014f32:	ee28 0a08 	vmul.f32	s0, s16, s16
 8014f36:	eea8 0a28 	vfma.f32	s0, s16, s17
 8014f3a:	f001 f855 	bl	8015fe8 <__ieee754_sqrtf>
 8014f3e:	ee30 0a08 	vadd.f32	s0, s0, s16
 8014f42:	ecbd 8b04 	vpop	{d8-d9}
 8014f46:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 8014f4a:	f7ff baff 	b.w	801454c <log1pf>
 8014f4e:	ed9f 0a02 	vldr	s0, [pc, #8]	; 8014f58 <__ieee754_acoshf+0xa4>
 8014f52:	e7bd      	b.n	8014ed0 <__ieee754_acoshf+0x1c>
 8014f54:	3f317218 	.word	0x3f317218
 8014f58:	00000000 	.word	0x00000000

08014f5c <__ieee754_asinf>:
 8014f5c:	b538      	push	{r3, r4, r5, lr}
 8014f5e:	ee10 5a10 	vmov	r5, s0
 8014f62:	f025 4400 	bic.w	r4, r5, #2147483648	; 0x80000000
 8014f66:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8014f6a:	ed2d 8b04 	vpush	{d8-d9}
 8014f6e:	d10c      	bne.n	8014f8a <__ieee754_asinf+0x2e>
 8014f70:	eddf 7a5d 	vldr	s15, [pc, #372]	; 80150e8 <__ieee754_asinf+0x18c>
 8014f74:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 80150ec <__ieee754_asinf+0x190>
 8014f78:	ee60 7a27 	vmul.f32	s15, s0, s15
 8014f7c:	eee0 7a07 	vfma.f32	s15, s0, s14
 8014f80:	eeb0 0a67 	vmov.f32	s0, s15
 8014f84:	ecbd 8b04 	vpop	{d8-d9}
 8014f88:	bd38      	pop	{r3, r4, r5, pc}
 8014f8a:	dd04      	ble.n	8014f96 <__ieee754_asinf+0x3a>
 8014f8c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8014f90:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8014f94:	e7f6      	b.n	8014f84 <__ieee754_asinf+0x28>
 8014f96:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8014f9a:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8014f9e:	da0b      	bge.n	8014fb8 <__ieee754_asinf+0x5c>
 8014fa0:	f1b4 5f48 	cmp.w	r4, #838860800	; 0x32000000
 8014fa4:	da52      	bge.n	801504c <__ieee754_asinf+0xf0>
 8014fa6:	eddf 7a52 	vldr	s15, [pc, #328]	; 80150f0 <__ieee754_asinf+0x194>
 8014faa:	ee70 7a27 	vadd.f32	s15, s0, s15
 8014fae:	eef4 7ae8 	vcmpe.f32	s15, s17
 8014fb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014fb6:	dce5      	bgt.n	8014f84 <__ieee754_asinf+0x28>
 8014fb8:	f7ff fa7e 	bl	80144b8 <fabsf>
 8014fbc:	ee38 0ac0 	vsub.f32	s0, s17, s0
 8014fc0:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8014fc4:	ee20 8a08 	vmul.f32	s16, s0, s16
 8014fc8:	eddf 7a4a 	vldr	s15, [pc, #296]	; 80150f4 <__ieee754_asinf+0x198>
 8014fcc:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80150f8 <__ieee754_asinf+0x19c>
 8014fd0:	ed9f 9a4a 	vldr	s18, [pc, #296]	; 80150fc <__ieee754_asinf+0x1a0>
 8014fd4:	eea8 7a27 	vfma.f32	s14, s16, s15
 8014fd8:	eddf 7a49 	vldr	s15, [pc, #292]	; 8015100 <__ieee754_asinf+0x1a4>
 8014fdc:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014fe0:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8015104 <__ieee754_asinf+0x1a8>
 8014fe4:	eea7 7a88 	vfma.f32	s14, s15, s16
 8014fe8:	eddf 7a47 	vldr	s15, [pc, #284]	; 8015108 <__ieee754_asinf+0x1ac>
 8014fec:	eee7 7a08 	vfma.f32	s15, s14, s16
 8014ff0:	ed9f 7a46 	vldr	s14, [pc, #280]	; 801510c <__ieee754_asinf+0x1b0>
 8014ff4:	eea7 9a88 	vfma.f32	s18, s15, s16
 8014ff8:	eddf 7a45 	vldr	s15, [pc, #276]	; 8015110 <__ieee754_asinf+0x1b4>
 8014ffc:	eee8 7a07 	vfma.f32	s15, s16, s14
 8015000:	ed9f 7a44 	vldr	s14, [pc, #272]	; 8015114 <__ieee754_asinf+0x1b8>
 8015004:	eea7 7a88 	vfma.f32	s14, s15, s16
 8015008:	eddf 7a43 	vldr	s15, [pc, #268]	; 8015118 <__ieee754_asinf+0x1bc>
 801500c:	eee7 7a08 	vfma.f32	s15, s14, s16
 8015010:	eeb0 0a48 	vmov.f32	s0, s16
 8015014:	eee7 8a88 	vfma.f32	s17, s15, s16
 8015018:	f000 ffe6 	bl	8015fe8 <__ieee754_sqrtf>
 801501c:	4b3f      	ldr	r3, [pc, #252]	; (801511c <__ieee754_asinf+0x1c0>)
 801501e:	ee29 9a08 	vmul.f32	s18, s18, s16
 8015022:	429c      	cmp	r4, r3
 8015024:	ee89 6a28 	vdiv.f32	s12, s18, s17
 8015028:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 801502c:	dd3d      	ble.n	80150aa <__ieee754_asinf+0x14e>
 801502e:	eea0 0a06 	vfma.f32	s0, s0, s12
 8015032:	eddf 7a3b 	vldr	s15, [pc, #236]	; 8015120 <__ieee754_asinf+0x1c4>
 8015036:	eee0 7a26 	vfma.f32	s15, s0, s13
 801503a:	ed9f 0a2c 	vldr	s0, [pc, #176]	; 80150ec <__ieee754_asinf+0x190>
 801503e:	ee30 0a67 	vsub.f32	s0, s0, s15
 8015042:	2d00      	cmp	r5, #0
 8015044:	bfd8      	it	le
 8015046:	eeb1 0a40 	vnegle.f32	s0, s0
 801504a:	e79b      	b.n	8014f84 <__ieee754_asinf+0x28>
 801504c:	ee60 7a00 	vmul.f32	s15, s0, s0
 8015050:	eddf 6a28 	vldr	s13, [pc, #160]	; 80150f4 <__ieee754_asinf+0x198>
 8015054:	ed9f 7a28 	vldr	s14, [pc, #160]	; 80150f8 <__ieee754_asinf+0x19c>
 8015058:	ed9f 6a2c 	vldr	s12, [pc, #176]	; 801510c <__ieee754_asinf+0x1b0>
 801505c:	eea7 7aa6 	vfma.f32	s14, s15, s13
 8015060:	eddf 6a27 	vldr	s13, [pc, #156]	; 8015100 <__ieee754_asinf+0x1a4>
 8015064:	eee7 6a27 	vfma.f32	s13, s14, s15
 8015068:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8015104 <__ieee754_asinf+0x1a8>
 801506c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8015070:	eddf 6a25 	vldr	s13, [pc, #148]	; 8015108 <__ieee754_asinf+0x1ac>
 8015074:	eee7 6a27 	vfma.f32	s13, s14, s15
 8015078:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80150fc <__ieee754_asinf+0x1a0>
 801507c:	eea6 7aa7 	vfma.f32	s14, s13, s15
 8015080:	eddf 6a23 	vldr	s13, [pc, #140]	; 8015110 <__ieee754_asinf+0x1b4>
 8015084:	eee7 6a86 	vfma.f32	s13, s15, s12
 8015088:	ed9f 6a22 	vldr	s12, [pc, #136]	; 8015114 <__ieee754_asinf+0x1b8>
 801508c:	eea6 6aa7 	vfma.f32	s12, s13, s15
 8015090:	eddf 6a21 	vldr	s13, [pc, #132]	; 8015118 <__ieee754_asinf+0x1bc>
 8015094:	eee6 6a27 	vfma.f32	s13, s12, s15
 8015098:	ee27 7a27 	vmul.f32	s14, s14, s15
 801509c:	eee6 8aa7 	vfma.f32	s17, s13, s15
 80150a0:	eec7 7a28 	vdiv.f32	s15, s14, s17
 80150a4:	eea0 0a27 	vfma.f32	s0, s0, s15
 80150a8:	e76c      	b.n	8014f84 <__ieee754_asinf+0x28>
 80150aa:	ee10 3a10 	vmov	r3, s0
 80150ae:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80150b2:	f023 030f 	bic.w	r3, r3, #15
 80150b6:	ee07 3a10 	vmov	s14, r3
 80150ba:	eea7 8a47 	vfms.f32	s16, s14, s14
 80150be:	ee70 7a07 	vadd.f32	s15, s0, s14
 80150c2:	ee30 0a00 	vadd.f32	s0, s0, s0
 80150c6:	eec8 5a27 	vdiv.f32	s11, s16, s15
 80150ca:	eddf 7a07 	vldr	s15, [pc, #28]	; 80150e8 <__ieee754_asinf+0x18c>
 80150ce:	eee5 7ae6 	vfms.f32	s15, s11, s13
 80150d2:	eed0 7a06 	vfnms.f32	s15, s0, s12
 80150d6:	ed9f 0a13 	vldr	s0, [pc, #76]	; 8015124 <__ieee754_asinf+0x1c8>
 80150da:	eeb0 6a40 	vmov.f32	s12, s0
 80150de:	eea7 6a66 	vfms.f32	s12, s14, s13
 80150e2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80150e6:	e7aa      	b.n	801503e <__ieee754_asinf+0xe2>
 80150e8:	b33bbd2e 	.word	0xb33bbd2e
 80150ec:	3fc90fdb 	.word	0x3fc90fdb
 80150f0:	7149f2ca 	.word	0x7149f2ca
 80150f4:	3811ef08 	.word	0x3811ef08
 80150f8:	3a4f7f04 	.word	0x3a4f7f04
 80150fc:	3e2aaaab 	.word	0x3e2aaaab
 8015100:	bd241146 	.word	0xbd241146
 8015104:	3e4e0aa8 	.word	0x3e4e0aa8
 8015108:	bea6b090 	.word	0xbea6b090
 801510c:	3d9dc62e 	.word	0x3d9dc62e
 8015110:	bf303361 	.word	0xbf303361
 8015114:	4001572d 	.word	0x4001572d
 8015118:	c019d139 	.word	0xc019d139
 801511c:	3f799999 	.word	0x3f799999
 8015120:	333bbd2e 	.word	0x333bbd2e
 8015124:	3f490fdb 	.word	0x3f490fdb

08015128 <__ieee754_atanhf>:
 8015128:	b510      	push	{r4, lr}
 801512a:	ee10 4a10 	vmov	r4, s0
 801512e:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8015132:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8015136:	ed2d 8b02 	vpush	{d8}
 801513a:	dd06      	ble.n	801514a <__ieee754_atanhf+0x22>
 801513c:	ee70 7a40 	vsub.f32	s15, s0, s0
 8015140:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 8015144:	ecbd 8b02 	vpop	{d8}
 8015148:	bd10      	pop	{r4, pc}
 801514a:	d104      	bne.n	8015156 <__ieee754_atanhf+0x2e>
 801514c:	eddf 7a17 	vldr	s15, [pc, #92]	; 80151ac <__ieee754_atanhf+0x84>
 8015150:	ee80 0a27 	vdiv.f32	s0, s0, s15
 8015154:	e7f6      	b.n	8015144 <__ieee754_atanhf+0x1c>
 8015156:	f1b3 5f46 	cmp.w	r3, #830472192	; 0x31800000
 801515a:	da08      	bge.n	801516e <__ieee754_atanhf+0x46>
 801515c:	eddf 7a14 	vldr	s15, [pc, #80]	; 80151b0 <__ieee754_atanhf+0x88>
 8015160:	ee70 7a27 	vadd.f32	s15, s0, s15
 8015164:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8015168:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801516c:	dcea      	bgt.n	8015144 <__ieee754_atanhf+0x1c>
 801516e:	ee07 3a90 	vmov	s15, r3
 8015172:	ee37 0aa7 	vadd.f32	s0, s15, s15
 8015176:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 801517a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 801517e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015182:	bfb6      	itet	lt
 8015184:	ee67 7a80 	vmullt.f32	s15, s15, s0
 8015188:	ee80 0a07 	vdivge.f32	s0, s0, s14
 801518c:	eec7 6a87 	vdivlt.f32	s13, s15, s14
 8015190:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8015194:	bfb8      	it	lt
 8015196:	ee36 0a80 	vaddlt.f32	s0, s13, s0
 801519a:	f7ff f9d7 	bl	801454c <log1pf>
 801519e:	ee20 0a08 	vmul.f32	s0, s0, s16
 80151a2:	2c00      	cmp	r4, #0
 80151a4:	bfb8      	it	lt
 80151a6:	eeb1 0a40 	vneglt.f32	s0, s0
 80151aa:	e7cb      	b.n	8015144 <__ieee754_atanhf+0x1c>
 80151ac:	00000000 	.word	0x00000000
 80151b0:	7149f2ca 	.word	0x7149f2ca

080151b4 <__ieee754_coshf>:
 80151b4:	b510      	push	{r4, lr}
 80151b6:	ee10 4a10 	vmov	r4, s0
 80151ba:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 80151be:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 80151c2:	ed2d 8b02 	vpush	{d8}
 80151c6:	db06      	blt.n	80151d6 <__ieee754_coshf+0x22>
 80151c8:	ee60 7a00 	vmul.f32	s15, s0, s0
 80151cc:	ecbd 8b02 	vpop	{d8}
 80151d0:	eeb0 0a67 	vmov.f32	s0, s15
 80151d4:	bd10      	pop	{r4, pc}
 80151d6:	4b23      	ldr	r3, [pc, #140]	; (8015264 <__ieee754_coshf+0xb0>)
 80151d8:	429c      	cmp	r4, r3
 80151da:	dc13      	bgt.n	8015204 <__ieee754_coshf+0x50>
 80151dc:	f7ff f96c 	bl	80144b8 <fabsf>
 80151e0:	f001 fb48 	bl	8016874 <expm1f>
 80151e4:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80151e8:	f1b4 5f10 	cmp.w	r4, #603979776	; 0x24000000
 80151ec:	ee70 7a26 	vadd.f32	s15, s0, s13
 80151f0:	dbec      	blt.n	80151cc <__ieee754_coshf+0x18>
 80151f2:	ee20 7a00 	vmul.f32	s14, s0, s0
 80151f6:	ee37 0aa7 	vadd.f32	s0, s15, s15
 80151fa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80151fe:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8015202:	e7e3      	b.n	80151cc <__ieee754_coshf+0x18>
 8015204:	4b18      	ldr	r3, [pc, #96]	; (8015268 <__ieee754_coshf+0xb4>)
 8015206:	429c      	cmp	r4, r3
 8015208:	dc0a      	bgt.n	8015220 <__ieee754_coshf+0x6c>
 801520a:	f7ff f955 	bl	80144b8 <fabsf>
 801520e:	f000 f831 	bl	8015274 <__ieee754_expf>
 8015212:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8015216:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801521a:	eee0 7a07 	vfma.f32	s15, s0, s14
 801521e:	e7d5      	b.n	80151cc <__ieee754_coshf+0x18>
 8015220:	4b12      	ldr	r3, [pc, #72]	; (801526c <__ieee754_coshf+0xb8>)
 8015222:	429c      	cmp	r4, r3
 8015224:	dc08      	bgt.n	8015238 <__ieee754_coshf+0x84>
 8015226:	f7ff f947 	bl	80144b8 <fabsf>
 801522a:	f000 f823 	bl	8015274 <__ieee754_expf>
 801522e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8015232:	ee67 7a80 	vmul.f32	s15, s15, s0
 8015236:	e7c9      	b.n	80151cc <__ieee754_coshf+0x18>
 8015238:	4b0d      	ldr	r3, [pc, #52]	; (8015270 <__ieee754_coshf+0xbc>)
 801523a:	429c      	cmp	r4, r3
 801523c:	dc0a      	bgt.n	8015254 <__ieee754_coshf+0xa0>
 801523e:	f7ff f93b 	bl	80144b8 <fabsf>
 8015242:	eeb6 8a00 	vmov.f32	s16, #96	; 0x3f000000  0.5
 8015246:	ee20 0a08 	vmul.f32	s0, s0, s16
 801524a:	f000 f813 	bl	8015274 <__ieee754_expf>
 801524e:	ee60 7a08 	vmul.f32	s15, s0, s16
 8015252:	e7ee      	b.n	8015232 <__ieee754_coshf+0x7e>
 8015254:	ecbd 8b02 	vpop	{d8}
 8015258:	2000      	movs	r0, #0
 801525a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801525e:	f001 bae1 	b.w	8016824 <__math_oflowf>
 8015262:	bf00      	nop
 8015264:	3eb17217 	.word	0x3eb17217
 8015268:	41afffff 	.word	0x41afffff
 801526c:	42b17217 	.word	0x42b17217
 8015270:	42b2d4fc 	.word	0x42b2d4fc

08015274 <__ieee754_expf>:
 8015274:	ee10 2a10 	vmov	r2, s0
 8015278:	f022 4100 	bic.w	r1, r2, #2147483648	; 0x80000000
 801527c:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 8015280:	d902      	bls.n	8015288 <__ieee754_expf+0x14>
 8015282:	ee30 0a00 	vadd.f32	s0, s0, s0
 8015286:	4770      	bx	lr
 8015288:	ea4f 73d2 	mov.w	r3, r2, lsr #31
 801528c:	d106      	bne.n	801529c <__ieee754_expf+0x28>
 801528e:	eddf 7a4e 	vldr	s15, [pc, #312]	; 80153c8 <__ieee754_expf+0x154>
 8015292:	2b00      	cmp	r3, #0
 8015294:	bf18      	it	ne
 8015296:	eeb0 0a67 	vmovne.f32	s0, s15
 801529a:	4770      	bx	lr
 801529c:	484b      	ldr	r0, [pc, #300]	; (80153cc <__ieee754_expf+0x158>)
 801529e:	4282      	cmp	r2, r0
 80152a0:	dd02      	ble.n	80152a8 <__ieee754_expf+0x34>
 80152a2:	2000      	movs	r0, #0
 80152a4:	f001 babe 	b.w	8016824 <__math_oflowf>
 80152a8:	2a00      	cmp	r2, #0
 80152aa:	da05      	bge.n	80152b8 <__ieee754_expf+0x44>
 80152ac:	4a48      	ldr	r2, [pc, #288]	; (80153d0 <__ieee754_expf+0x15c>)
 80152ae:	4291      	cmp	r1, r2
 80152b0:	d902      	bls.n	80152b8 <__ieee754_expf+0x44>
 80152b2:	2000      	movs	r0, #0
 80152b4:	f001 bab0 	b.w	8016818 <__math_uflowf>
 80152b8:	4a46      	ldr	r2, [pc, #280]	; (80153d4 <__ieee754_expf+0x160>)
 80152ba:	4291      	cmp	r1, r2
 80152bc:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 80152c0:	d952      	bls.n	8015368 <__ieee754_expf+0xf4>
 80152c2:	4a45      	ldr	r2, [pc, #276]	; (80153d8 <__ieee754_expf+0x164>)
 80152c4:	4291      	cmp	r1, r2
 80152c6:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80152ca:	d834      	bhi.n	8015336 <__ieee754_expf+0xc2>
 80152cc:	4943      	ldr	r1, [pc, #268]	; (80153dc <__ieee754_expf+0x168>)
 80152ce:	4411      	add	r1, r2
 80152d0:	ed91 7a00 	vldr	s14, [r1]
 80152d4:	4942      	ldr	r1, [pc, #264]	; (80153e0 <__ieee754_expf+0x16c>)
 80152d6:	440a      	add	r2, r1
 80152d8:	edd2 7a00 	vldr	s15, [r2]
 80152dc:	ee30 7a47 	vsub.f32	s14, s0, s14
 80152e0:	f1c3 0201 	rsb	r2, r3, #1
 80152e4:	1ad2      	subs	r2, r2, r3
 80152e6:	ee37 0a67 	vsub.f32	s0, s14, s15
 80152ea:	ee20 6a00 	vmul.f32	s12, s0, s0
 80152ee:	ed9f 5a3d 	vldr	s10, [pc, #244]	; 80153e4 <__ieee754_expf+0x170>
 80152f2:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80153e8 <__ieee754_expf+0x174>
 80152f6:	eee6 6a05 	vfma.f32	s13, s12, s10
 80152fa:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 80153ec <__ieee754_expf+0x178>
 80152fe:	eea6 5a86 	vfma.f32	s10, s13, s12
 8015302:	eddf 6a3b 	vldr	s13, [pc, #236]	; 80153f0 <__ieee754_expf+0x17c>
 8015306:	eee5 6a06 	vfma.f32	s13, s10, s12
 801530a:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 80153f4 <__ieee754_expf+0x180>
 801530e:	eea6 5a86 	vfma.f32	s10, s13, s12
 8015312:	eef0 6a40 	vmov.f32	s13, s0
 8015316:	eee5 6a46 	vfms.f32	s13, s10, s12
 801531a:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 801531e:	ee20 5a26 	vmul.f32	s10, s0, s13
 8015322:	bb92      	cbnz	r2, 801538a <__ieee754_expf+0x116>
 8015324:	ee76 6ac6 	vsub.f32	s13, s13, s12
 8015328:	eec5 7a26 	vdiv.f32	s15, s10, s13
 801532c:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8015330:	ee35 0ac0 	vsub.f32	s0, s11, s0
 8015334:	4770      	bx	lr
 8015336:	4b30      	ldr	r3, [pc, #192]	; (80153f8 <__ieee754_expf+0x184>)
 8015338:	ed9f 7a30 	vldr	s14, [pc, #192]	; 80153fc <__ieee754_expf+0x188>
 801533c:	eddf 6a30 	vldr	s13, [pc, #192]	; 8015400 <__ieee754_expf+0x18c>
 8015340:	4413      	add	r3, r2
 8015342:	edd3 7a00 	vldr	s15, [r3]
 8015346:	eee0 7a07 	vfma.f32	s15, s0, s14
 801534a:	eeb0 7a40 	vmov.f32	s14, s0
 801534e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8015352:	ee17 2a90 	vmov	r2, s15
 8015356:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801535a:	eea7 7ae6 	vfms.f32	s14, s15, s13
 801535e:	eddf 6a29 	vldr	s13, [pc, #164]	; 8015404 <__ieee754_expf+0x190>
 8015362:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8015366:	e7be      	b.n	80152e6 <__ieee754_expf+0x72>
 8015368:	f1b1 5f50 	cmp.w	r1, #872415232	; 0x34000000
 801536c:	d20b      	bcs.n	8015386 <__ieee754_expf+0x112>
 801536e:	eddf 6a26 	vldr	s13, [pc, #152]	; 8015408 <__ieee754_expf+0x194>
 8015372:	ee70 6a26 	vadd.f32	s13, s0, s13
 8015376:	eef4 6ae5 	vcmpe.f32	s13, s11
 801537a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801537e:	dd02      	ble.n	8015386 <__ieee754_expf+0x112>
 8015380:	ee30 0a25 	vadd.f32	s0, s0, s11
 8015384:	4770      	bx	lr
 8015386:	2200      	movs	r2, #0
 8015388:	e7af      	b.n	80152ea <__ieee754_expf+0x76>
 801538a:	ee76 6a66 	vsub.f32	s13, s12, s13
 801538e:	f112 0f7d 	cmn.w	r2, #125	; 0x7d
 8015392:	ee85 0a26 	vdiv.f32	s0, s10, s13
 8015396:	bfb8      	it	lt
 8015398:	3264      	addlt	r2, #100	; 0x64
 801539a:	ee77 7ac0 	vsub.f32	s15, s15, s0
 801539e:	ee37 0ac7 	vsub.f32	s0, s15, s14
 80153a2:	ee75 7ac0 	vsub.f32	s15, s11, s0
 80153a6:	ee17 3a90 	vmov	r3, s15
 80153aa:	bfab      	itete	ge
 80153ac:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 80153b0:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 80153b4:	ee00 3a10 	vmovge	s0, r3
 80153b8:	eddf 7a14 	vldrlt	s15, [pc, #80]	; 801540c <__ieee754_expf+0x198>
 80153bc:	bfbc      	itt	lt
 80153be:	ee00 3a10 	vmovlt	s0, r3
 80153c2:	ee20 0a27 	vmullt.f32	s0, s0, s15
 80153c6:	4770      	bx	lr
 80153c8:	00000000 	.word	0x00000000
 80153cc:	42b17217 	.word	0x42b17217
 80153d0:	42cff1b5 	.word	0x42cff1b5
 80153d4:	3eb17218 	.word	0x3eb17218
 80153d8:	3f851591 	.word	0x3f851591
 80153dc:	0807cfdc 	.word	0x0807cfdc
 80153e0:	0807cfe4 	.word	0x0807cfe4
 80153e4:	3331bb4c 	.word	0x3331bb4c
 80153e8:	b5ddea0e 	.word	0xb5ddea0e
 80153ec:	388ab355 	.word	0x388ab355
 80153f0:	bb360b61 	.word	0xbb360b61
 80153f4:	3e2aaaab 	.word	0x3e2aaaab
 80153f8:	0807cfd4 	.word	0x0807cfd4
 80153fc:	3fb8aa3b 	.word	0x3fb8aa3b
 8015400:	3f317180 	.word	0x3f317180
 8015404:	3717f7d1 	.word	0x3717f7d1
 8015408:	7149f2ca 	.word	0x7149f2ca
 801540c:	0d800000 	.word	0x0d800000

08015410 <__ieee754_fmodf>:
 8015410:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015412:	ee10 5a90 	vmov	r5, s1
 8015416:	f035 4400 	bics.w	r4, r5, #2147483648	; 0x80000000
 801541a:	d009      	beq.n	8015430 <__ieee754_fmodf+0x20>
 801541c:	ee10 2a10 	vmov	r2, s0
 8015420:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 8015424:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8015428:	da02      	bge.n	8015430 <__ieee754_fmodf+0x20>
 801542a:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 801542e:	dd04      	ble.n	801543a <__ieee754_fmodf+0x2a>
 8015430:	ee60 0a20 	vmul.f32	s1, s0, s1
 8015434:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 8015438:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801543a:	42a3      	cmp	r3, r4
 801543c:	dbfc      	blt.n	8015438 <__ieee754_fmodf+0x28>
 801543e:	f002 4600 	and.w	r6, r2, #2147483648	; 0x80000000
 8015442:	d105      	bne.n	8015450 <__ieee754_fmodf+0x40>
 8015444:	4b32      	ldr	r3, [pc, #200]	; (8015510 <__ieee754_fmodf+0x100>)
 8015446:	eb03 7356 	add.w	r3, r3, r6, lsr #29
 801544a:	ed93 0a00 	vldr	s0, [r3]
 801544e:	e7f3      	b.n	8015438 <__ieee754_fmodf+0x28>
 8015450:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 8015454:	d13f      	bne.n	80154d6 <__ieee754_fmodf+0xc6>
 8015456:	0219      	lsls	r1, r3, #8
 8015458:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 801545c:	2900      	cmp	r1, #0
 801545e:	dc37      	bgt.n	80154d0 <__ieee754_fmodf+0xc0>
 8015460:	f015 4fff 	tst.w	r5, #2139095040	; 0x7f800000
 8015464:	d13d      	bne.n	80154e2 <__ieee754_fmodf+0xd2>
 8015466:	0227      	lsls	r7, r4, #8
 8015468:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 801546c:	2f00      	cmp	r7, #0
 801546e:	da35      	bge.n	80154dc <__ieee754_fmodf+0xcc>
 8015470:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 8015474:	bfbb      	ittet	lt
 8015476:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 801547a:	1a12      	sublt	r2, r2, r0
 801547c:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 8015480:	4093      	lsllt	r3, r2
 8015482:	bfa8      	it	ge
 8015484:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 8015488:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 801548c:	bfb5      	itete	lt
 801548e:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 8015492:	f3c5 0416 	ubfxge	r4, r5, #0, #23
 8015496:	1a52      	sublt	r2, r2, r1
 8015498:	f444 0400 	orrge.w	r4, r4, #8388608	; 0x800000
 801549c:	bfb8      	it	lt
 801549e:	4094      	lsllt	r4, r2
 80154a0:	1a40      	subs	r0, r0, r1
 80154a2:	1b1a      	subs	r2, r3, r4
 80154a4:	bb00      	cbnz	r0, 80154e8 <__ieee754_fmodf+0xd8>
 80154a6:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 80154aa:	bf38      	it	cc
 80154ac:	4613      	movcc	r3, r2
 80154ae:	2b00      	cmp	r3, #0
 80154b0:	d0c8      	beq.n	8015444 <__ieee754_fmodf+0x34>
 80154b2:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80154b6:	db1f      	blt.n	80154f8 <__ieee754_fmodf+0xe8>
 80154b8:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 80154bc:	db1f      	blt.n	80154fe <__ieee754_fmodf+0xee>
 80154be:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 80154c2:	317f      	adds	r1, #127	; 0x7f
 80154c4:	4333      	orrs	r3, r6
 80154c6:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 80154ca:	ee00 3a10 	vmov	s0, r3
 80154ce:	e7b3      	b.n	8015438 <__ieee754_fmodf+0x28>
 80154d0:	3801      	subs	r0, #1
 80154d2:	0049      	lsls	r1, r1, #1
 80154d4:	e7c2      	b.n	801545c <__ieee754_fmodf+0x4c>
 80154d6:	15d8      	asrs	r0, r3, #23
 80154d8:	387f      	subs	r0, #127	; 0x7f
 80154da:	e7c1      	b.n	8015460 <__ieee754_fmodf+0x50>
 80154dc:	3901      	subs	r1, #1
 80154de:	007f      	lsls	r7, r7, #1
 80154e0:	e7c4      	b.n	801546c <__ieee754_fmodf+0x5c>
 80154e2:	15e1      	asrs	r1, r4, #23
 80154e4:	397f      	subs	r1, #127	; 0x7f
 80154e6:	e7c3      	b.n	8015470 <__ieee754_fmodf+0x60>
 80154e8:	2a00      	cmp	r2, #0
 80154ea:	da02      	bge.n	80154f2 <__ieee754_fmodf+0xe2>
 80154ec:	005b      	lsls	r3, r3, #1
 80154ee:	3801      	subs	r0, #1
 80154f0:	e7d7      	b.n	80154a2 <__ieee754_fmodf+0x92>
 80154f2:	d0a7      	beq.n	8015444 <__ieee754_fmodf+0x34>
 80154f4:	0053      	lsls	r3, r2, #1
 80154f6:	e7fa      	b.n	80154ee <__ieee754_fmodf+0xde>
 80154f8:	005b      	lsls	r3, r3, #1
 80154fa:	3901      	subs	r1, #1
 80154fc:	e7d9      	b.n	80154b2 <__ieee754_fmodf+0xa2>
 80154fe:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 8015502:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 8015506:	3182      	adds	r1, #130	; 0x82
 8015508:	410b      	asrs	r3, r1
 801550a:	4333      	orrs	r3, r6
 801550c:	e7dd      	b.n	80154ca <__ieee754_fmodf+0xba>
 801550e:	bf00      	nop
 8015510:	0807cfec 	.word	0x0807cfec

08015514 <__ieee754_logf>:
 8015514:	ee10 3a10 	vmov	r3, s0
 8015518:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 801551c:	d106      	bne.n	801552c <__ieee754_logf+0x18>
 801551e:	ed9f 7a65 	vldr	s14, [pc, #404]	; 80156b4 <__ieee754_logf+0x1a0>
 8015522:	eddf 7a65 	vldr	s15, [pc, #404]	; 80156b8 <__ieee754_logf+0x1a4>
 8015526:	ee87 0a27 	vdiv.f32	s0, s14, s15
 801552a:	4770      	bx	lr
 801552c:	2b00      	cmp	r3, #0
 801552e:	da02      	bge.n	8015536 <__ieee754_logf+0x22>
 8015530:	ee30 7a40 	vsub.f32	s14, s0, s0
 8015534:	e7f5      	b.n	8015522 <__ieee754_logf+0xe>
 8015536:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 801553a:	db02      	blt.n	8015542 <__ieee754_logf+0x2e>
 801553c:	ee30 0a00 	vadd.f32	s0, s0, s0
 8015540:	4770      	bx	lr
 8015542:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8015546:	bfb8      	it	lt
 8015548:	eddf 7a5c 	vldrlt	s15, [pc, #368]	; 80156bc <__ieee754_logf+0x1a8>
 801554c:	485c      	ldr	r0, [pc, #368]	; (80156c0 <__ieee754_logf+0x1ac>)
 801554e:	bfbe      	ittt	lt
 8015550:	ee60 7a27 	vmullt.f32	s15, s0, s15
 8015554:	f06f 0118 	mvnlt.w	r1, #24
 8015558:	ee17 3a90 	vmovlt	r3, s15
 801555c:	ea4f 52e3 	mov.w	r2, r3, asr #23
 8015560:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8015564:	4418      	add	r0, r3
 8015566:	bfa8      	it	ge
 8015568:	2100      	movge	r1, #0
 801556a:	3a7f      	subs	r2, #127	; 0x7f
 801556c:	440a      	add	r2, r1
 801556e:	f400 0100 	and.w	r1, r0, #8388608	; 0x800000
 8015572:	f081 517e 	eor.w	r1, r1, #1065353216	; 0x3f800000
 8015576:	4319      	orrs	r1, r3
 8015578:	ee00 1a10 	vmov	s0, r1
 801557c:	4951      	ldr	r1, [pc, #324]	; (80156c4 <__ieee754_logf+0x1b0>)
 801557e:	eb02 52d0 	add.w	r2, r2, r0, lsr #23
 8015582:	f103 000f 	add.w	r0, r3, #15
 8015586:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801558a:	4001      	ands	r1, r0
 801558c:	ee30 0a67 	vsub.f32	s0, s0, s15
 8015590:	bb89      	cbnz	r1, 80155f6 <__ieee754_logf+0xe2>
 8015592:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8015596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801559a:	d10f      	bne.n	80155bc <__ieee754_logf+0xa8>
 801559c:	2a00      	cmp	r2, #0
 801559e:	f000 8085 	beq.w	80156ac <__ieee754_logf+0x198>
 80155a2:	ee07 2a90 	vmov	s15, r2
 80155a6:	ed9f 0a48 	vldr	s0, [pc, #288]	; 80156c8 <__ieee754_logf+0x1b4>
 80155aa:	ed9f 7a48 	vldr	s14, [pc, #288]	; 80156cc <__ieee754_logf+0x1b8>
 80155ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80155b2:	ee27 0a80 	vmul.f32	s0, s15, s0
 80155b6:	eea7 0a87 	vfma.f32	s0, s15, s14
 80155ba:	4770      	bx	lr
 80155bc:	eddf 6a44 	vldr	s13, [pc, #272]	; 80156d0 <__ieee754_logf+0x1bc>
 80155c0:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 80155c4:	eee0 7a66 	vfms.f32	s15, s0, s13
 80155c8:	ee20 7a00 	vmul.f32	s14, s0, s0
 80155cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80155d0:	b912      	cbnz	r2, 80155d8 <__ieee754_logf+0xc4>
 80155d2:	ee30 0a47 	vsub.f32	s0, s0, s14
 80155d6:	4770      	bx	lr
 80155d8:	ee07 2a90 	vmov	s15, r2
 80155dc:	eddf 6a3a 	vldr	s13, [pc, #232]	; 80156c8 <__ieee754_logf+0x1b4>
 80155e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80155e4:	eea7 7ae6 	vfms.f32	s14, s15, s13
 80155e8:	ee37 0a40 	vsub.f32	s0, s14, s0
 80155ec:	ed9f 7a37 	vldr	s14, [pc, #220]	; 80156cc <__ieee754_logf+0x1b8>
 80155f0:	ee97 0a87 	vfnms.f32	s0, s15, s14
 80155f4:	4770      	bx	lr
 80155f6:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 80155fa:	ee70 7a27 	vadd.f32	s15, s0, s15
 80155fe:	eddf 5a35 	vldr	s11, [pc, #212]	; 80156d4 <__ieee754_logf+0x1c0>
 8015602:	eddf 4a35 	vldr	s9, [pc, #212]	; 80156d8 <__ieee754_logf+0x1c4>
 8015606:	4935      	ldr	r1, [pc, #212]	; (80156dc <__ieee754_logf+0x1c8>)
 8015608:	ee80 6a27 	vdiv.f32	s12, s0, s15
 801560c:	4419      	add	r1, r3
 801560e:	f5c3 1357 	rsb	r3, r3, #3522560	; 0x35c000
 8015612:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8015616:	430b      	orrs	r3, r1
 8015618:	2b00      	cmp	r3, #0
 801561a:	ee07 2a90 	vmov	s15, r2
 801561e:	ee26 5a06 	vmul.f32	s10, s12, s12
 8015622:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8015626:	ee25 7a05 	vmul.f32	s14, s10, s10
 801562a:	eddf 7a2d 	vldr	s15, [pc, #180]	; 80156e0 <__ieee754_logf+0x1cc>
 801562e:	eee7 7a25 	vfma.f32	s15, s14, s11
 8015632:	eddf 5a2c 	vldr	s11, [pc, #176]	; 80156e4 <__ieee754_logf+0x1d0>
 8015636:	eee7 5a87 	vfma.f32	s11, s15, s14
 801563a:	eddf 7a2b 	vldr	s15, [pc, #172]	; 80156e8 <__ieee754_logf+0x1d4>
 801563e:	eee7 7a24 	vfma.f32	s15, s14, s9
 8015642:	eddf 4a2a 	vldr	s9, [pc, #168]	; 80156ec <__ieee754_logf+0x1d8>
 8015646:	eee7 4a87 	vfma.f32	s9, s15, s14
 801564a:	eddf 7a29 	vldr	s15, [pc, #164]	; 80156f0 <__ieee754_logf+0x1dc>
 801564e:	eee4 7a87 	vfma.f32	s15, s9, s14
 8015652:	ee67 7a85 	vmul.f32	s15, s15, s10
 8015656:	eee5 7a87 	vfma.f32	s15, s11, s14
 801565a:	dd1c      	ble.n	8015696 <__ieee754_logf+0x182>
 801565c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8015660:	ee20 7a07 	vmul.f32	s14, s0, s14
 8015664:	ee27 7a00 	vmul.f32	s14, s14, s0
 8015668:	ee77 7a87 	vadd.f32	s15, s15, s14
 801566c:	ee67 7a86 	vmul.f32	s15, s15, s12
 8015670:	b922      	cbnz	r2, 801567c <__ieee754_logf+0x168>
 8015672:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015676:	ee30 0a67 	vsub.f32	s0, s0, s15
 801567a:	4770      	bx	lr
 801567c:	ed9f 6a12 	vldr	s12, [pc, #72]	; 80156c8 <__ieee754_logf+0x1b4>
 8015680:	eee6 7a86 	vfma.f32	s15, s13, s12
 8015684:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015688:	ee37 0ac0 	vsub.f32	s0, s15, s0
 801568c:	eddf 7a0f 	vldr	s15, [pc, #60]	; 80156cc <__ieee754_logf+0x1b8>
 8015690:	ee96 0aa7 	vfnms.f32	s0, s13, s15
 8015694:	4770      	bx	lr
 8015696:	ee70 7a67 	vsub.f32	s15, s0, s15
 801569a:	ee67 7a86 	vmul.f32	s15, s15, s12
 801569e:	2a00      	cmp	r2, #0
 80156a0:	d0e9      	beq.n	8015676 <__ieee754_logf+0x162>
 80156a2:	ed9f 7a09 	vldr	s14, [pc, #36]	; 80156c8 <__ieee754_logf+0x1b4>
 80156a6:	eee6 7ac7 	vfms.f32	s15, s13, s14
 80156aa:	e7ed      	b.n	8015688 <__ieee754_logf+0x174>
 80156ac:	ed9f 0a02 	vldr	s0, [pc, #8]	; 80156b8 <__ieee754_logf+0x1a4>
 80156b0:	4770      	bx	lr
 80156b2:	bf00      	nop
 80156b4:	cc000000 	.word	0xcc000000
 80156b8:	00000000 	.word	0x00000000
 80156bc:	4c000000 	.word	0x4c000000
 80156c0:	004afb20 	.word	0x004afb20
 80156c4:	007ffff0 	.word	0x007ffff0
 80156c8:	3717f7d1 	.word	0x3717f7d1
 80156cc:	3f317180 	.word	0x3f317180
 80156d0:	3eaaaaab 	.word	0x3eaaaaab
 80156d4:	3e1cd04f 	.word	0x3e1cd04f
 80156d8:	3e178897 	.word	0x3e178897
 80156dc:	ffcf5c30 	.word	0xffcf5c30
 80156e0:	3e638e29 	.word	0x3e638e29
 80156e4:	3ecccccd 	.word	0x3ecccccd
 80156e8:	3e3a3325 	.word	0x3e3a3325
 80156ec:	3e924925 	.word	0x3e924925
 80156f0:	3f2aaaab 	.word	0x3f2aaaab

080156f4 <__ieee754_powf>:
 80156f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80156f8:	ee10 4a90 	vmov	r4, s1
 80156fc:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 8015700:	ed2d 8b02 	vpush	{d8}
 8015704:	ee10 6a10 	vmov	r6, s0
 8015708:	eeb0 8a40 	vmov.f32	s16, s0
 801570c:	eef0 8a60 	vmov.f32	s17, s1
 8015710:	d10c      	bne.n	801572c <__ieee754_powf+0x38>
 8015712:	f486 0680 	eor.w	r6, r6, #4194304	; 0x400000
 8015716:	0076      	lsls	r6, r6, #1
 8015718:	f516 0f00 	cmn.w	r6, #8388608	; 0x800000
 801571c:	f240 8296 	bls.w	8015c4c <__ieee754_powf+0x558>
 8015720:	ee38 0a28 	vadd.f32	s0, s16, s17
 8015724:	ecbd 8b02 	vpop	{d8}
 8015728:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801572c:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8015730:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8015734:	dcf4      	bgt.n	8015720 <__ieee754_powf+0x2c>
 8015736:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 801573a:	dd08      	ble.n	801574e <__ieee754_powf+0x5a>
 801573c:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 8015740:	d1ee      	bne.n	8015720 <__ieee754_powf+0x2c>
 8015742:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 8015746:	0064      	lsls	r4, r4, #1
 8015748:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 801574c:	e7e6      	b.n	801571c <__ieee754_powf+0x28>
 801574e:	2e00      	cmp	r6, #0
 8015750:	da20      	bge.n	8015794 <__ieee754_powf+0xa0>
 8015752:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 8015756:	da2d      	bge.n	80157b4 <__ieee754_powf+0xc0>
 8015758:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 801575c:	f2c0 827f 	blt.w	8015c5e <__ieee754_powf+0x56a>
 8015760:	ea4f 53e8 	mov.w	r3, r8, asr #23
 8015764:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8015768:	fa48 f703 	asr.w	r7, r8, r3
 801576c:	fa07 f303 	lsl.w	r3, r7, r3
 8015770:	4543      	cmp	r3, r8
 8015772:	f040 8274 	bne.w	8015c5e <__ieee754_powf+0x56a>
 8015776:	f007 0701 	and.w	r7, r7, #1
 801577a:	f1c7 0702 	rsb	r7, r7, #2
 801577e:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 8015782:	d11f      	bne.n	80157c4 <__ieee754_powf+0xd0>
 8015784:	2c00      	cmp	r4, #0
 8015786:	f280 8267 	bge.w	8015c58 <__ieee754_powf+0x564>
 801578a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 801578e:	ee87 0a88 	vdiv.f32	s0, s15, s16
 8015792:	e7c7      	b.n	8015724 <__ieee754_powf+0x30>
 8015794:	2700      	movs	r7, #0
 8015796:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 801579a:	d1f0      	bne.n	801577e <__ieee754_powf+0x8a>
 801579c:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 80157a0:	f000 8254 	beq.w	8015c4c <__ieee754_powf+0x558>
 80157a4:	dd08      	ble.n	80157b8 <__ieee754_powf+0xc4>
 80157a6:	ed9f 0ac2 	vldr	s0, [pc, #776]	; 8015ab0 <__ieee754_powf+0x3bc>
 80157aa:	2c00      	cmp	r4, #0
 80157ac:	bfa8      	it	ge
 80157ae:	eeb0 0a68 	vmovge.f32	s0, s17
 80157b2:	e7b7      	b.n	8015724 <__ieee754_powf+0x30>
 80157b4:	2702      	movs	r7, #2
 80157b6:	e7ee      	b.n	8015796 <__ieee754_powf+0xa2>
 80157b8:	2c00      	cmp	r4, #0
 80157ba:	f280 824a 	bge.w	8015c52 <__ieee754_powf+0x55e>
 80157be:	eeb1 0a68 	vneg.f32	s0, s17
 80157c2:	e7af      	b.n	8015724 <__ieee754_powf+0x30>
 80157c4:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 80157c8:	d102      	bne.n	80157d0 <__ieee754_powf+0xdc>
 80157ca:	ee28 0a08 	vmul.f32	s0, s16, s16
 80157ce:	e7a9      	b.n	8015724 <__ieee754_powf+0x30>
 80157d0:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 80157d4:	eeb0 0a48 	vmov.f32	s0, s16
 80157d8:	d107      	bne.n	80157ea <__ieee754_powf+0xf6>
 80157da:	2e00      	cmp	r6, #0
 80157dc:	db05      	blt.n	80157ea <__ieee754_powf+0xf6>
 80157de:	ecbd 8b02 	vpop	{d8}
 80157e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80157e6:	f000 bbff 	b.w	8015fe8 <__ieee754_sqrtf>
 80157ea:	f7fe fe65 	bl	80144b8 <fabsf>
 80157ee:	b125      	cbz	r5, 80157fa <__ieee754_powf+0x106>
 80157f0:	f026 4340 	bic.w	r3, r6, #3221225472	; 0xc0000000
 80157f4:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 80157f8:	d116      	bne.n	8015828 <__ieee754_powf+0x134>
 80157fa:	2c00      	cmp	r4, #0
 80157fc:	bfbc      	itt	lt
 80157fe:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 8015802:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 8015806:	2e00      	cmp	r6, #0
 8015808:	da8c      	bge.n	8015724 <__ieee754_powf+0x30>
 801580a:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 801580e:	ea55 0307 	orrs.w	r3, r5, r7
 8015812:	d104      	bne.n	801581e <__ieee754_powf+0x12a>
 8015814:	ee70 7a40 	vsub.f32	s15, s0, s0
 8015818:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 801581c:	e782      	b.n	8015724 <__ieee754_powf+0x30>
 801581e:	2f01      	cmp	r7, #1
 8015820:	d180      	bne.n	8015724 <__ieee754_powf+0x30>
 8015822:	eeb1 0a40 	vneg.f32	s0, s0
 8015826:	e77d      	b.n	8015724 <__ieee754_powf+0x30>
 8015828:	0ff0      	lsrs	r0, r6, #31
 801582a:	3801      	subs	r0, #1
 801582c:	ea57 0300 	orrs.w	r3, r7, r0
 8015830:	d104      	bne.n	801583c <__ieee754_powf+0x148>
 8015832:	ee38 8a48 	vsub.f32	s16, s16, s16
 8015836:	ee88 0a08 	vdiv.f32	s0, s16, s16
 801583a:	e773      	b.n	8015724 <__ieee754_powf+0x30>
 801583c:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 8015840:	dd74      	ble.n	801592c <__ieee754_powf+0x238>
 8015842:	4b9c      	ldr	r3, [pc, #624]	; (8015ab4 <__ieee754_powf+0x3c0>)
 8015844:	429d      	cmp	r5, r3
 8015846:	dc08      	bgt.n	801585a <__ieee754_powf+0x166>
 8015848:	2c00      	cmp	r4, #0
 801584a:	da0b      	bge.n	8015864 <__ieee754_powf+0x170>
 801584c:	2000      	movs	r0, #0
 801584e:	ecbd 8b02 	vpop	{d8}
 8015852:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8015856:	f000 bfe5 	b.w	8016824 <__math_oflowf>
 801585a:	4b97      	ldr	r3, [pc, #604]	; (8015ab8 <__ieee754_powf+0x3c4>)
 801585c:	429d      	cmp	r5, r3
 801585e:	dd08      	ble.n	8015872 <__ieee754_powf+0x17e>
 8015860:	2c00      	cmp	r4, #0
 8015862:	dcf3      	bgt.n	801584c <__ieee754_powf+0x158>
 8015864:	2000      	movs	r0, #0
 8015866:	ecbd 8b02 	vpop	{d8}
 801586a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801586e:	f000 bfd3 	b.w	8016818 <__math_uflowf>
 8015872:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8015876:	ee30 0a67 	vsub.f32	s0, s0, s15
 801587a:	eddf 6a90 	vldr	s13, [pc, #576]	; 8015abc <__ieee754_powf+0x3c8>
 801587e:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 8015882:	eee0 6a67 	vfms.f32	s13, s0, s15
 8015886:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801588a:	eee6 7ac0 	vfms.f32	s15, s13, s0
 801588e:	ee20 7a00 	vmul.f32	s14, s0, s0
 8015892:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015896:	ed9f 7a8a 	vldr	s14, [pc, #552]	; 8015ac0 <__ieee754_powf+0x3cc>
 801589a:	ee67 7a67 	vnmul.f32	s15, s14, s15
 801589e:	ed9f 7a89 	vldr	s14, [pc, #548]	; 8015ac4 <__ieee754_powf+0x3d0>
 80158a2:	eee0 7a07 	vfma.f32	s15, s0, s14
 80158a6:	ed9f 7a88 	vldr	s14, [pc, #544]	; 8015ac8 <__ieee754_powf+0x3d4>
 80158aa:	eef0 6a67 	vmov.f32	s13, s15
 80158ae:	eee0 6a07 	vfma.f32	s13, s0, s14
 80158b2:	ee16 3a90 	vmov	r3, s13
 80158b6:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 80158ba:	f023 030f 	bic.w	r3, r3, #15
 80158be:	ee00 3a90 	vmov	s1, r3
 80158c2:	eee0 0a47 	vfms.f32	s1, s0, s14
 80158c6:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80158ca:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 80158ce:	f024 040f 	bic.w	r4, r4, #15
 80158d2:	ee07 4a10 	vmov	s14, r4
 80158d6:	ee67 0aa8 	vmul.f32	s1, s15, s17
 80158da:	ee38 7ac7 	vsub.f32	s14, s17, s14
 80158de:	ee07 3a90 	vmov	s15, r3
 80158e2:	eee7 0a27 	vfma.f32	s1, s14, s15
 80158e6:	3f01      	subs	r7, #1
 80158e8:	ea57 0200 	orrs.w	r2, r7, r0
 80158ec:	ee07 4a10 	vmov	s14, r4
 80158f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80158f4:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 80158f8:	ee30 7aa7 	vadd.f32	s14, s1, s15
 80158fc:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 8015900:	ee17 4a10 	vmov	r4, s14
 8015904:	bf08      	it	eq
 8015906:	eeb0 8a40 	vmoveq.f32	s16, s0
 801590a:	2c00      	cmp	r4, #0
 801590c:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8015910:	f340 817e 	ble.w	8015c10 <__ieee754_powf+0x51c>
 8015914:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 8015918:	f340 80f8 	ble.w	8015b0c <__ieee754_powf+0x418>
 801591c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8015920:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015924:	bf4c      	ite	mi
 8015926:	2001      	movmi	r0, #1
 8015928:	2000      	movpl	r0, #0
 801592a:	e790      	b.n	801584e <__ieee754_powf+0x15a>
 801592c:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 8015930:	bf01      	itttt	eq
 8015932:	eddf 7a66 	vldreq	s15, [pc, #408]	; 8015acc <__ieee754_powf+0x3d8>
 8015936:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 801593a:	f06f 0217 	mvneq.w	r2, #23
 801593e:	ee17 5a90 	vmoveq	r5, s15
 8015942:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8015946:	bf18      	it	ne
 8015948:	2200      	movne	r2, #0
 801594a:	3b7f      	subs	r3, #127	; 0x7f
 801594c:	4413      	add	r3, r2
 801594e:	4a60      	ldr	r2, [pc, #384]	; (8015ad0 <__ieee754_powf+0x3dc>)
 8015950:	f3c5 0516 	ubfx	r5, r5, #0, #23
 8015954:	4295      	cmp	r5, r2
 8015956:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 801595a:	dd06      	ble.n	801596a <__ieee754_powf+0x276>
 801595c:	4a5d      	ldr	r2, [pc, #372]	; (8015ad4 <__ieee754_powf+0x3e0>)
 801595e:	4295      	cmp	r5, r2
 8015960:	f340 80a4 	ble.w	8015aac <__ieee754_powf+0x3b8>
 8015964:	3301      	adds	r3, #1
 8015966:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 801596a:	2500      	movs	r5, #0
 801596c:	4a5a      	ldr	r2, [pc, #360]	; (8015ad8 <__ieee754_powf+0x3e4>)
 801596e:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 8015972:	ee07 1a90 	vmov	s15, r1
 8015976:	ed92 7a00 	vldr	s14, [r2]
 801597a:	4a58      	ldr	r2, [pc, #352]	; (8015adc <__ieee754_powf+0x3e8>)
 801597c:	ee37 6a27 	vadd.f32	s12, s14, s15
 8015980:	eef7 5a00 	vmov.f32	s11, #112	; 0x3f800000  1.0
 8015984:	eec5 6a86 	vdiv.f32	s13, s11, s12
 8015988:	1049      	asrs	r1, r1, #1
 801598a:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 801598e:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 8015992:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 8015996:	ee37 5ac7 	vsub.f32	s10, s15, s14
 801599a:	ee06 1a10 	vmov	s12, r1
 801599e:	ee65 4a26 	vmul.f32	s9, s10, s13
 80159a2:	ee36 7a47 	vsub.f32	s14, s12, s14
 80159a6:	ee14 6a90 	vmov	r6, s9
 80159aa:	4016      	ands	r6, r2
 80159ac:	ee05 6a90 	vmov	s11, r6
 80159b0:	eea5 5ac6 	vfms.f32	s10, s11, s12
 80159b4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80159b8:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8015ae0 <__ieee754_powf+0x3ec>
 80159bc:	eea5 5ae7 	vfms.f32	s10, s11, s15
 80159c0:	ee64 7aa4 	vmul.f32	s15, s9, s9
 80159c4:	ee25 6a26 	vmul.f32	s12, s10, s13
 80159c8:	eddf 6a46 	vldr	s13, [pc, #280]	; 8015ae4 <__ieee754_powf+0x3f0>
 80159cc:	eea7 7aa6 	vfma.f32	s14, s15, s13
 80159d0:	eddf 6a45 	vldr	s13, [pc, #276]	; 8015ae8 <__ieee754_powf+0x3f4>
 80159d4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80159d8:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8015abc <__ieee754_powf+0x3c8>
 80159dc:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80159e0:	eddf 6a42 	vldr	s13, [pc, #264]	; 8015aec <__ieee754_powf+0x3f8>
 80159e4:	eee7 6a27 	vfma.f32	s13, s14, s15
 80159e8:	ed9f 7a41 	vldr	s14, [pc, #260]	; 8015af0 <__ieee754_powf+0x3fc>
 80159ec:	eea6 7aa7 	vfma.f32	s14, s13, s15
 80159f0:	ee74 6aa5 	vadd.f32	s13, s9, s11
 80159f4:	ee27 5aa7 	vmul.f32	s10, s15, s15
 80159f8:	ee66 6a86 	vmul.f32	s13, s13, s12
 80159fc:	eee5 6a07 	vfma.f32	s13, s10, s14
 8015a00:	eeb0 5a08 	vmov.f32	s10, #8	; 0x40400000  3.0
 8015a04:	eef0 7a45 	vmov.f32	s15, s10
 8015a08:	eee5 7aa5 	vfma.f32	s15, s11, s11
 8015a0c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8015a10:	ee17 1a90 	vmov	r1, s15
 8015a14:	4011      	ands	r1, r2
 8015a16:	ee07 1a90 	vmov	s15, r1
 8015a1a:	ee37 7ac5 	vsub.f32	s14, s15, s10
 8015a1e:	eea5 7ae5 	vfms.f32	s14, s11, s11
 8015a22:	ee36 7ac7 	vsub.f32	s14, s13, s14
 8015a26:	ee27 7a24 	vmul.f32	s14, s14, s9
 8015a2a:	eea6 7a27 	vfma.f32	s14, s12, s15
 8015a2e:	eeb0 6a47 	vmov.f32	s12, s14
 8015a32:	eea5 6aa7 	vfma.f32	s12, s11, s15
 8015a36:	ee16 1a10 	vmov	r1, s12
 8015a3a:	4011      	ands	r1, r2
 8015a3c:	ee06 1a90 	vmov	s13, r1
 8015a40:	eee5 6ae7 	vfms.f32	s13, s11, s15
 8015a44:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8015af4 <__ieee754_powf+0x400>
 8015a48:	eddf 5a2b 	vldr	s11, [pc, #172]	; 8015af8 <__ieee754_powf+0x404>
 8015a4c:	ee37 7a66 	vsub.f32	s14, s14, s13
 8015a50:	ee06 1a10 	vmov	s12, r1
 8015a54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8015a58:	eddf 7a28 	vldr	s15, [pc, #160]	; 8015afc <__ieee754_powf+0x408>
 8015a5c:	4928      	ldr	r1, [pc, #160]	; (8015b00 <__ieee754_powf+0x40c>)
 8015a5e:	eea6 7a27 	vfma.f32	s14, s12, s15
 8015a62:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 8015a66:	edd1 7a00 	vldr	s15, [r1]
 8015a6a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8015a6e:	ee07 3a90 	vmov	s15, r3
 8015a72:	4b24      	ldr	r3, [pc, #144]	; (8015b04 <__ieee754_powf+0x410>)
 8015a74:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8015a78:	eef0 7a47 	vmov.f32	s15, s14
 8015a7c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8015a80:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 8015a84:	edd5 0a00 	vldr	s1, [r5]
 8015a88:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8015a8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8015a90:	ee17 3a90 	vmov	r3, s15
 8015a94:	4013      	ands	r3, r2
 8015a96:	ee07 3a90 	vmov	s15, r3
 8015a9a:	ee77 6ae6 	vsub.f32	s13, s15, s13
 8015a9e:	ee76 6ae0 	vsub.f32	s13, s13, s1
 8015aa2:	eee6 6a65 	vfms.f32	s13, s12, s11
 8015aa6:	ee77 7a66 	vsub.f32	s15, s14, s13
 8015aaa:	e70e      	b.n	80158ca <__ieee754_powf+0x1d6>
 8015aac:	2501      	movs	r5, #1
 8015aae:	e75d      	b.n	801596c <__ieee754_powf+0x278>
 8015ab0:	00000000 	.word	0x00000000
 8015ab4:	3f7ffff3 	.word	0x3f7ffff3
 8015ab8:	3f800007 	.word	0x3f800007
 8015abc:	3eaaaaab 	.word	0x3eaaaaab
 8015ac0:	3fb8aa3b 	.word	0x3fb8aa3b
 8015ac4:	36eca570 	.word	0x36eca570
 8015ac8:	3fb8aa00 	.word	0x3fb8aa00
 8015acc:	4b800000 	.word	0x4b800000
 8015ad0:	001cc471 	.word	0x001cc471
 8015ad4:	005db3d6 	.word	0x005db3d6
 8015ad8:	0807cff4 	.word	0x0807cff4
 8015adc:	fffff000 	.word	0xfffff000
 8015ae0:	3e6c3255 	.word	0x3e6c3255
 8015ae4:	3e53f142 	.word	0x3e53f142
 8015ae8:	3e8ba305 	.word	0x3e8ba305
 8015aec:	3edb6db7 	.word	0x3edb6db7
 8015af0:	3f19999a 	.word	0x3f19999a
 8015af4:	3f76384f 	.word	0x3f76384f
 8015af8:	3f763800 	.word	0x3f763800
 8015afc:	369dc3a0 	.word	0x369dc3a0
 8015b00:	0807d004 	.word	0x0807d004
 8015b04:	0807cffc 	.word	0x0807cffc
 8015b08:	3338aa3c 	.word	0x3338aa3c
 8015b0c:	f040 8095 	bne.w	8015c3a <__ieee754_powf+0x546>
 8015b10:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 8015b08 <__ieee754_powf+0x414>
 8015b14:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015b18:	ee70 6aa6 	vadd.f32	s13, s1, s13
 8015b1c:	eef4 6ac7 	vcmpe.f32	s13, s14
 8015b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b24:	f73f aefa 	bgt.w	801591c <__ieee754_powf+0x228>
 8015b28:	15db      	asrs	r3, r3, #23
 8015b2a:	f1a3 007e 	sub.w	r0, r3, #126	; 0x7e
 8015b2e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8015b32:	4103      	asrs	r3, r0
 8015b34:	4423      	add	r3, r4
 8015b36:	494b      	ldr	r1, [pc, #300]	; (8015c64 <__ieee754_powf+0x570>)
 8015b38:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8015b3c:	3a7f      	subs	r2, #127	; 0x7f
 8015b3e:	4111      	asrs	r1, r2
 8015b40:	ea23 0101 	bic.w	r1, r3, r1
 8015b44:	ee07 1a10 	vmov	s14, r1
 8015b48:	f3c3 0016 	ubfx	r0, r3, #0, #23
 8015b4c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8015b50:	f1c2 0217 	rsb	r2, r2, #23
 8015b54:	4110      	asrs	r0, r2
 8015b56:	2c00      	cmp	r4, #0
 8015b58:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015b5c:	bfb8      	it	lt
 8015b5e:	4240      	neglt	r0, r0
 8015b60:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8015b64:	ed9f 0a40 	vldr	s0, [pc, #256]	; 8015c68 <__ieee754_powf+0x574>
 8015b68:	eddf 6a40 	vldr	s13, [pc, #256]	; 8015c6c <__ieee754_powf+0x578>
 8015b6c:	ee17 3a10 	vmov	r3, s14
 8015b70:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8015b74:	f023 030f 	bic.w	r3, r3, #15
 8015b78:	ee07 3a10 	vmov	s14, r3
 8015b7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8015b80:	ee27 0a00 	vmul.f32	s0, s14, s0
 8015b84:	ee70 0ae7 	vsub.f32	s1, s1, s15
 8015b88:	eddf 7a39 	vldr	s15, [pc, #228]	; 8015c70 <__ieee754_powf+0x57c>
 8015b8c:	eea0 0aa7 	vfma.f32	s0, s1, s15
 8015b90:	eef0 7a40 	vmov.f32	s15, s0
 8015b94:	eee7 7a26 	vfma.f32	s15, s14, s13
 8015b98:	eeb0 6a67 	vmov.f32	s12, s15
 8015b9c:	eea7 6a66 	vfms.f32	s12, s14, s13
 8015ba0:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8015ba4:	ee30 0a46 	vsub.f32	s0, s0, s12
 8015ba8:	eddf 6a32 	vldr	s13, [pc, #200]	; 8015c74 <__ieee754_powf+0x580>
 8015bac:	ed9f 6a32 	vldr	s12, [pc, #200]	; 8015c78 <__ieee754_powf+0x584>
 8015bb0:	eee7 6a06 	vfma.f32	s13, s14, s12
 8015bb4:	ed9f 6a31 	vldr	s12, [pc, #196]	; 8015c7c <__ieee754_powf+0x588>
 8015bb8:	eea6 6a87 	vfma.f32	s12, s13, s14
 8015bbc:	eddf 6a30 	vldr	s13, [pc, #192]	; 8015c80 <__ieee754_powf+0x58c>
 8015bc0:	eee6 6a07 	vfma.f32	s13, s12, s14
 8015bc4:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 8015c84 <__ieee754_powf+0x590>
 8015bc8:	eea6 6a87 	vfma.f32	s12, s13, s14
 8015bcc:	eef0 6a67 	vmov.f32	s13, s15
 8015bd0:	eee6 6a47 	vfms.f32	s13, s12, s14
 8015bd4:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8015bd8:	ee27 6aa6 	vmul.f32	s12, s15, s13
 8015bdc:	ee76 6ac7 	vsub.f32	s13, s13, s14
 8015be0:	eea7 0a80 	vfma.f32	s0, s15, s0
 8015be4:	ee86 7a26 	vdiv.f32	s14, s12, s13
 8015be8:	ee37 0a40 	vsub.f32	s0, s14, s0
 8015bec:	ee70 7a67 	vsub.f32	s15, s0, s15
 8015bf0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8015bf4:	ee30 0a67 	vsub.f32	s0, s0, s15
 8015bf8:	ee10 3a10 	vmov	r3, s0
 8015bfc:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 8015c00:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8015c04:	da1f      	bge.n	8015c46 <__ieee754_powf+0x552>
 8015c06:	f000 ff65 	bl	8016ad4 <scalbnf>
 8015c0a:	ee20 0a08 	vmul.f32	s0, s0, s16
 8015c0e:	e589      	b.n	8015724 <__ieee754_powf+0x30>
 8015c10:	4a1d      	ldr	r2, [pc, #116]	; (8015c88 <__ieee754_powf+0x594>)
 8015c12:	4293      	cmp	r3, r2
 8015c14:	dd07      	ble.n	8015c26 <__ieee754_powf+0x532>
 8015c16:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 8015c1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c1e:	bf4c      	ite	mi
 8015c20:	2001      	movmi	r0, #1
 8015c22:	2000      	movpl	r0, #0
 8015c24:	e61f      	b.n	8015866 <__ieee754_powf+0x172>
 8015c26:	d108      	bne.n	8015c3a <__ieee754_powf+0x546>
 8015c28:	ee37 7a67 	vsub.f32	s14, s14, s15
 8015c2c:	eeb4 7ae0 	vcmpe.f32	s14, s1
 8015c30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015c34:	f6ff af78 	blt.w	8015b28 <__ieee754_powf+0x434>
 8015c38:	e7ed      	b.n	8015c16 <__ieee754_powf+0x522>
 8015c3a:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 8015c3e:	f73f af73 	bgt.w	8015b28 <__ieee754_powf+0x434>
 8015c42:	2000      	movs	r0, #0
 8015c44:	e78c      	b.n	8015b60 <__ieee754_powf+0x46c>
 8015c46:	ee00 3a10 	vmov	s0, r3
 8015c4a:	e7de      	b.n	8015c0a <__ieee754_powf+0x516>
 8015c4c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8015c50:	e568      	b.n	8015724 <__ieee754_powf+0x30>
 8015c52:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 8015c8c <__ieee754_powf+0x598>
 8015c56:	e565      	b.n	8015724 <__ieee754_powf+0x30>
 8015c58:	eeb0 0a48 	vmov.f32	s0, s16
 8015c5c:	e562      	b.n	8015724 <__ieee754_powf+0x30>
 8015c5e:	2700      	movs	r7, #0
 8015c60:	e58d      	b.n	801577e <__ieee754_powf+0x8a>
 8015c62:	bf00      	nop
 8015c64:	007fffff 	.word	0x007fffff
 8015c68:	35bfbe8c 	.word	0x35bfbe8c
 8015c6c:	3f317200 	.word	0x3f317200
 8015c70:	3f317218 	.word	0x3f317218
 8015c74:	b5ddea0e 	.word	0xb5ddea0e
 8015c78:	3331bb4c 	.word	0x3331bb4c
 8015c7c:	388ab355 	.word	0x388ab355
 8015c80:	bb360b61 	.word	0xbb360b61
 8015c84:	3e2aaaab 	.word	0x3e2aaaab
 8015c88:	43160000 	.word	0x43160000
 8015c8c:	00000000 	.word	0x00000000

08015c90 <__ieee754_rem_pio2f>:
 8015c90:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015c92:	ee10 6a10 	vmov	r6, s0
 8015c96:	4b8e      	ldr	r3, [pc, #568]	; (8015ed0 <__ieee754_rem_pio2f+0x240>)
 8015c98:	f026 4500 	bic.w	r5, r6, #2147483648	; 0x80000000
 8015c9c:	429d      	cmp	r5, r3
 8015c9e:	b087      	sub	sp, #28
 8015ca0:	eef0 7a40 	vmov.f32	s15, s0
 8015ca4:	4604      	mov	r4, r0
 8015ca6:	dc05      	bgt.n	8015cb4 <__ieee754_rem_pio2f+0x24>
 8015ca8:	2300      	movs	r3, #0
 8015caa:	ed80 0a00 	vstr	s0, [r0]
 8015cae:	6043      	str	r3, [r0, #4]
 8015cb0:	2000      	movs	r0, #0
 8015cb2:	e01a      	b.n	8015cea <__ieee754_rem_pio2f+0x5a>
 8015cb4:	4b87      	ldr	r3, [pc, #540]	; (8015ed4 <__ieee754_rem_pio2f+0x244>)
 8015cb6:	429d      	cmp	r5, r3
 8015cb8:	dc46      	bgt.n	8015d48 <__ieee754_rem_pio2f+0xb8>
 8015cba:	2e00      	cmp	r6, #0
 8015cbc:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8015ed8 <__ieee754_rem_pio2f+0x248>
 8015cc0:	4b86      	ldr	r3, [pc, #536]	; (8015edc <__ieee754_rem_pio2f+0x24c>)
 8015cc2:	f025 050f 	bic.w	r5, r5, #15
 8015cc6:	dd1f      	ble.n	8015d08 <__ieee754_rem_pio2f+0x78>
 8015cc8:	429d      	cmp	r5, r3
 8015cca:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8015cce:	d00e      	beq.n	8015cee <__ieee754_rem_pio2f+0x5e>
 8015cd0:	ed9f 7a83 	vldr	s14, [pc, #524]	; 8015ee0 <__ieee754_rem_pio2f+0x250>
 8015cd4:	ee37 0ac7 	vsub.f32	s0, s15, s14
 8015cd8:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8015cdc:	ed80 0a00 	vstr	s0, [r0]
 8015ce0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015ce4:	2001      	movs	r0, #1
 8015ce6:	edc4 7a01 	vstr	s15, [r4, #4]
 8015cea:	b007      	add	sp, #28
 8015cec:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015cee:	ed9f 0a7d 	vldr	s0, [pc, #500]	; 8015ee4 <__ieee754_rem_pio2f+0x254>
 8015cf2:	ed9f 7a7d 	vldr	s14, [pc, #500]	; 8015ee8 <__ieee754_rem_pio2f+0x258>
 8015cf6:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8015cfa:	ee77 6ac7 	vsub.f32	s13, s15, s14
 8015cfe:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8015d02:	edc0 6a00 	vstr	s13, [r0]
 8015d06:	e7eb      	b.n	8015ce0 <__ieee754_rem_pio2f+0x50>
 8015d08:	429d      	cmp	r5, r3
 8015d0a:	ee77 7a80 	vadd.f32	s15, s15, s0
 8015d0e:	d00e      	beq.n	8015d2e <__ieee754_rem_pio2f+0x9e>
 8015d10:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8015ee0 <__ieee754_rem_pio2f+0x250>
 8015d14:	ee37 0a87 	vadd.f32	s0, s15, s14
 8015d18:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8015d1c:	ed80 0a00 	vstr	s0, [r0]
 8015d20:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015d24:	f04f 30ff 	mov.w	r0, #4294967295
 8015d28:	edc4 7a01 	vstr	s15, [r4, #4]
 8015d2c:	e7dd      	b.n	8015cea <__ieee754_rem_pio2f+0x5a>
 8015d2e:	ed9f 0a6d 	vldr	s0, [pc, #436]	; 8015ee4 <__ieee754_rem_pio2f+0x254>
 8015d32:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8015ee8 <__ieee754_rem_pio2f+0x258>
 8015d36:	ee77 7a80 	vadd.f32	s15, s15, s0
 8015d3a:	ee77 6a87 	vadd.f32	s13, s15, s14
 8015d3e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8015d42:	edc0 6a00 	vstr	s13, [r0]
 8015d46:	e7eb      	b.n	8015d20 <__ieee754_rem_pio2f+0x90>
 8015d48:	4b68      	ldr	r3, [pc, #416]	; (8015eec <__ieee754_rem_pio2f+0x25c>)
 8015d4a:	429d      	cmp	r5, r3
 8015d4c:	dc72      	bgt.n	8015e34 <__ieee754_rem_pio2f+0x1a4>
 8015d4e:	f7fe fbb3 	bl	80144b8 <fabsf>
 8015d52:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8015ef0 <__ieee754_rem_pio2f+0x260>
 8015d56:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8015d5a:	eee0 7a07 	vfma.f32	s15, s0, s14
 8015d5e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8015d62:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8015d66:	ee17 0a90 	vmov	r0, s15
 8015d6a:	eddf 7a5b 	vldr	s15, [pc, #364]	; 8015ed8 <__ieee754_rem_pio2f+0x248>
 8015d6e:	eea7 0a67 	vfms.f32	s0, s14, s15
 8015d72:	281f      	cmp	r0, #31
 8015d74:	eddf 7a5a 	vldr	s15, [pc, #360]	; 8015ee0 <__ieee754_rem_pio2f+0x250>
 8015d78:	ee67 7a27 	vmul.f32	s15, s14, s15
 8015d7c:	eeb1 6a47 	vneg.f32	s12, s14
 8015d80:	ee70 6a67 	vsub.f32	s13, s0, s15
 8015d84:	ee16 2a90 	vmov	r2, s13
 8015d88:	dc1c      	bgt.n	8015dc4 <__ieee754_rem_pio2f+0x134>
 8015d8a:	495a      	ldr	r1, [pc, #360]	; (8015ef4 <__ieee754_rem_pio2f+0x264>)
 8015d8c:	1e47      	subs	r7, r0, #1
 8015d8e:	f025 03ff 	bic.w	r3, r5, #255	; 0xff
 8015d92:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 8015d96:	428b      	cmp	r3, r1
 8015d98:	d014      	beq.n	8015dc4 <__ieee754_rem_pio2f+0x134>
 8015d9a:	6022      	str	r2, [r4, #0]
 8015d9c:	ed94 7a00 	vldr	s14, [r4]
 8015da0:	ee30 0a47 	vsub.f32	s0, s0, s14
 8015da4:	2e00      	cmp	r6, #0
 8015da6:	ee30 0a67 	vsub.f32	s0, s0, s15
 8015daa:	ed84 0a01 	vstr	s0, [r4, #4]
 8015dae:	da9c      	bge.n	8015cea <__ieee754_rem_pio2f+0x5a>
 8015db0:	eeb1 7a47 	vneg.f32	s14, s14
 8015db4:	eeb1 0a40 	vneg.f32	s0, s0
 8015db8:	ed84 7a00 	vstr	s14, [r4]
 8015dbc:	ed84 0a01 	vstr	s0, [r4, #4]
 8015dc0:	4240      	negs	r0, r0
 8015dc2:	e792      	b.n	8015cea <__ieee754_rem_pio2f+0x5a>
 8015dc4:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8015dc8:	15eb      	asrs	r3, r5, #23
 8015dca:	ebc1 55d5 	rsb	r5, r1, r5, lsr #23
 8015dce:	2d08      	cmp	r5, #8
 8015dd0:	dde3      	ble.n	8015d9a <__ieee754_rem_pio2f+0x10a>
 8015dd2:	eddf 7a44 	vldr	s15, [pc, #272]	; 8015ee4 <__ieee754_rem_pio2f+0x254>
 8015dd6:	eddf 5a44 	vldr	s11, [pc, #272]	; 8015ee8 <__ieee754_rem_pio2f+0x258>
 8015dda:	eef0 6a40 	vmov.f32	s13, s0
 8015dde:	eee6 6a27 	vfma.f32	s13, s12, s15
 8015de2:	ee30 0a66 	vsub.f32	s0, s0, s13
 8015de6:	eea6 0a27 	vfma.f32	s0, s12, s15
 8015dea:	eef0 7a40 	vmov.f32	s15, s0
 8015dee:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8015df2:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8015df6:	ee15 2a90 	vmov	r2, s11
 8015dfa:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8015dfe:	1a5b      	subs	r3, r3, r1
 8015e00:	2b19      	cmp	r3, #25
 8015e02:	dc04      	bgt.n	8015e0e <__ieee754_rem_pio2f+0x17e>
 8015e04:	edc4 5a00 	vstr	s11, [r4]
 8015e08:	eeb0 0a66 	vmov.f32	s0, s13
 8015e0c:	e7c6      	b.n	8015d9c <__ieee754_rem_pio2f+0x10c>
 8015e0e:	eddf 5a3a 	vldr	s11, [pc, #232]	; 8015ef8 <__ieee754_rem_pio2f+0x268>
 8015e12:	eeb0 0a66 	vmov.f32	s0, s13
 8015e16:	eea6 0a25 	vfma.f32	s0, s12, s11
 8015e1a:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8015e1e:	eddf 6a37 	vldr	s13, [pc, #220]	; 8015efc <__ieee754_rem_pio2f+0x26c>
 8015e22:	eee6 7a25 	vfma.f32	s15, s12, s11
 8015e26:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8015e2a:	ee30 7a67 	vsub.f32	s14, s0, s15
 8015e2e:	ed84 7a00 	vstr	s14, [r4]
 8015e32:	e7b3      	b.n	8015d9c <__ieee754_rem_pio2f+0x10c>
 8015e34:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 8015e38:	db06      	blt.n	8015e48 <__ieee754_rem_pio2f+0x1b8>
 8015e3a:	ee70 7a40 	vsub.f32	s15, s0, s0
 8015e3e:	edc0 7a01 	vstr	s15, [r0, #4]
 8015e42:	edc0 7a00 	vstr	s15, [r0]
 8015e46:	e733      	b.n	8015cb0 <__ieee754_rem_pio2f+0x20>
 8015e48:	15ea      	asrs	r2, r5, #23
 8015e4a:	3a86      	subs	r2, #134	; 0x86
 8015e4c:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8015e50:	ee07 3a90 	vmov	s15, r3
 8015e54:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8015e58:	eddf 6a29 	vldr	s13, [pc, #164]	; 8015f00 <__ieee754_rem_pio2f+0x270>
 8015e5c:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8015e60:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015e64:	ed8d 7a03 	vstr	s14, [sp, #12]
 8015e68:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8015e6c:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8015e70:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8015e74:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015e78:	ed8d 7a04 	vstr	s14, [sp, #16]
 8015e7c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8015e80:	eef5 7a40 	vcmp.f32	s15, #0.0
 8015e84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015e88:	edcd 7a05 	vstr	s15, [sp, #20]
 8015e8c:	d11e      	bne.n	8015ecc <__ieee754_rem_pio2f+0x23c>
 8015e8e:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8015e92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015e96:	bf14      	ite	ne
 8015e98:	2302      	movne	r3, #2
 8015e9a:	2301      	moveq	r3, #1
 8015e9c:	4919      	ldr	r1, [pc, #100]	; (8015f04 <__ieee754_rem_pio2f+0x274>)
 8015e9e:	9101      	str	r1, [sp, #4]
 8015ea0:	2102      	movs	r1, #2
 8015ea2:	9100      	str	r1, [sp, #0]
 8015ea4:	a803      	add	r0, sp, #12
 8015ea6:	4621      	mov	r1, r4
 8015ea8:	f000 f902 	bl	80160b0 <__kernel_rem_pio2f>
 8015eac:	2e00      	cmp	r6, #0
 8015eae:	f6bf af1c 	bge.w	8015cea <__ieee754_rem_pio2f+0x5a>
 8015eb2:	edd4 7a00 	vldr	s15, [r4]
 8015eb6:	eef1 7a67 	vneg.f32	s15, s15
 8015eba:	edc4 7a00 	vstr	s15, [r4]
 8015ebe:	edd4 7a01 	vldr	s15, [r4, #4]
 8015ec2:	eef1 7a67 	vneg.f32	s15, s15
 8015ec6:	edc4 7a01 	vstr	s15, [r4, #4]
 8015eca:	e779      	b.n	8015dc0 <__ieee754_rem_pio2f+0x130>
 8015ecc:	2303      	movs	r3, #3
 8015ece:	e7e5      	b.n	8015e9c <__ieee754_rem_pio2f+0x20c>
 8015ed0:	3f490fd8 	.word	0x3f490fd8
 8015ed4:	4016cbe3 	.word	0x4016cbe3
 8015ed8:	3fc90f80 	.word	0x3fc90f80
 8015edc:	3fc90fd0 	.word	0x3fc90fd0
 8015ee0:	37354443 	.word	0x37354443
 8015ee4:	37354400 	.word	0x37354400
 8015ee8:	2e85a308 	.word	0x2e85a308
 8015eec:	43490f80 	.word	0x43490f80
 8015ef0:	3f22f984 	.word	0x3f22f984
 8015ef4:	0807d00c 	.word	0x0807d00c
 8015ef8:	2e85a300 	.word	0x2e85a300
 8015efc:	248d3132 	.word	0x248d3132
 8015f00:	43800000 	.word	0x43800000
 8015f04:	0807d08c 	.word	0x0807d08c

08015f08 <__ieee754_sinhf>:
 8015f08:	b510      	push	{r4, lr}
 8015f0a:	ee10 3a10 	vmov	r3, s0
 8015f0e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 8015f12:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 8015f16:	ed2d 8b02 	vpush	{d8}
 8015f1a:	eef0 7a40 	vmov.f32	s15, s0
 8015f1e:	db06      	blt.n	8015f2e <__ieee754_sinhf+0x26>
 8015f20:	ee70 7a00 	vadd.f32	s15, s0, s0
 8015f24:	ecbd 8b02 	vpop	{d8}
 8015f28:	eeb0 0a67 	vmov.f32	s0, s15
 8015f2c:	bd10      	pop	{r4, pc}
 8015f2e:	2b00      	cmp	r3, #0
 8015f30:	4b29      	ldr	r3, [pc, #164]	; (8015fd8 <__ieee754_sinhf+0xd0>)
 8015f32:	eef6 8a00 	vmov.f32	s17, #96	; 0x3f000000  0.5
 8015f36:	eebe 8a00 	vmov.f32	s16, #224	; 0xbf000000 -0.5
 8015f3a:	bfa8      	it	ge
 8015f3c:	eeb0 8a68 	vmovge.f32	s16, s17
 8015f40:	429c      	cmp	r4, r3
 8015f42:	dc2c      	bgt.n	8015f9e <__ieee754_sinhf+0x96>
 8015f44:	f1b4 5f46 	cmp.w	r4, #830472192	; 0x31800000
 8015f48:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 8015f4c:	da08      	bge.n	8015f60 <__ieee754_sinhf+0x58>
 8015f4e:	ed9f 7a23 	vldr	s14, [pc, #140]	; 8015fdc <__ieee754_sinhf+0xd4>
 8015f52:	ee30 7a07 	vadd.f32	s14, s0, s14
 8015f56:	eeb4 7ae8 	vcmpe.f32	s14, s17
 8015f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015f5e:	dce1      	bgt.n	8015f24 <__ieee754_sinhf+0x1c>
 8015f60:	eeb0 0a67 	vmov.f32	s0, s15
 8015f64:	f7fe faa8 	bl	80144b8 <fabsf>
 8015f68:	f000 fc84 	bl	8016874 <expm1f>
 8015f6c:	f1b4 5f7e 	cmp.w	r4, #1065353216	; 0x3f800000
 8015f70:	da0c      	bge.n	8015f8c <__ieee754_sinhf+0x84>
 8015f72:	ee60 7a00 	vmul.f32	s15, s0, s0
 8015f76:	ee70 8a28 	vadd.f32	s17, s0, s17
 8015f7a:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 8015f7e:	eef0 7a00 	vmov.f32	s15, #0	; 0x40000000  2.0
 8015f82:	ee90 7a27 	vfnms.f32	s14, s0, s15
 8015f86:	ee67 7a08 	vmul.f32	s15, s14, s16
 8015f8a:	e7cb      	b.n	8015f24 <__ieee754_sinhf+0x1c>
 8015f8c:	ee70 8a28 	vadd.f32	s17, s0, s17
 8015f90:	ee80 7a28 	vdiv.f32	s14, s0, s17
 8015f94:	ee77 7a00 	vadd.f32	s15, s14, s0
 8015f98:	ee67 7a88 	vmul.f32	s15, s15, s16
 8015f9c:	e7c2      	b.n	8015f24 <__ieee754_sinhf+0x1c>
 8015f9e:	4b10      	ldr	r3, [pc, #64]	; (8015fe0 <__ieee754_sinhf+0xd8>)
 8015fa0:	429c      	cmp	r4, r3
 8015fa2:	dc06      	bgt.n	8015fb2 <__ieee754_sinhf+0xaa>
 8015fa4:	f7fe fa88 	bl	80144b8 <fabsf>
 8015fa8:	f7ff f964 	bl	8015274 <__ieee754_expf>
 8015fac:	ee60 7a08 	vmul.f32	s15, s0, s16
 8015fb0:	e7b8      	b.n	8015f24 <__ieee754_sinhf+0x1c>
 8015fb2:	4b0c      	ldr	r3, [pc, #48]	; (8015fe4 <__ieee754_sinhf+0xdc>)
 8015fb4:	429c      	cmp	r4, r3
 8015fb6:	dc0a      	bgt.n	8015fce <__ieee754_sinhf+0xc6>
 8015fb8:	f7fe fa7e 	bl	80144b8 <fabsf>
 8015fbc:	ee20 0a28 	vmul.f32	s0, s0, s17
 8015fc0:	f7ff f958 	bl	8015274 <__ieee754_expf>
 8015fc4:	ee68 7a00 	vmul.f32	s15, s16, s0
 8015fc8:	ee67 7a80 	vmul.f32	s15, s15, s0
 8015fcc:	e7aa      	b.n	8015f24 <__ieee754_sinhf+0x1c>
 8015fce:	ed9f 7a03 	vldr	s14, [pc, #12]	; 8015fdc <__ieee754_sinhf+0xd4>
 8015fd2:	ee60 7a07 	vmul.f32	s15, s0, s14
 8015fd6:	e7a5      	b.n	8015f24 <__ieee754_sinhf+0x1c>
 8015fd8:	41afffff 	.word	0x41afffff
 8015fdc:	7cf0bdc2 	.word	0x7cf0bdc2
 8015fe0:	42b17217 	.word	0x42b17217
 8015fe4:	42b2d4fc 	.word	0x42b2d4fc

08015fe8 <__ieee754_sqrtf>:
 8015fe8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8015fec:	4770      	bx	lr
	...

08015ff0 <__kernel_cosf>:
 8015ff0:	ee10 3a10 	vmov	r3, s0
 8015ff4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8015ff8:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 8015ffc:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8016000:	da05      	bge.n	801600e <__kernel_cosf+0x1e>
 8016002:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8016006:	ee17 2a90 	vmov	r2, s15
 801600a:	2a00      	cmp	r2, #0
 801600c:	d03d      	beq.n	801608a <__kernel_cosf+0x9a>
 801600e:	ee60 5a00 	vmul.f32	s11, s0, s0
 8016012:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8016090 <__kernel_cosf+0xa0>
 8016016:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8016094 <__kernel_cosf+0xa4>
 801601a:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8016098 <__kernel_cosf+0xa8>
 801601e:	4a1f      	ldr	r2, [pc, #124]	; (801609c <__kernel_cosf+0xac>)
 8016020:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8016024:	4293      	cmp	r3, r2
 8016026:	eddf 7a1e 	vldr	s15, [pc, #120]	; 80160a0 <__kernel_cosf+0xb0>
 801602a:	eee7 7a25 	vfma.f32	s15, s14, s11
 801602e:	ed9f 7a1d 	vldr	s14, [pc, #116]	; 80160a4 <__kernel_cosf+0xb4>
 8016032:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8016036:	eddf 7a1c 	vldr	s15, [pc, #112]	; 80160a8 <__kernel_cosf+0xb8>
 801603a:	eee7 7a25 	vfma.f32	s15, s14, s11
 801603e:	eeb0 7a66 	vmov.f32	s14, s13
 8016042:	eea7 7aa5 	vfma.f32	s14, s15, s11
 8016046:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 801604a:	ee65 7aa6 	vmul.f32	s15, s11, s13
 801604e:	ee67 6a25 	vmul.f32	s13, s14, s11
 8016052:	ee20 7ac0 	vnmul.f32	s14, s1, s0
 8016056:	eea5 7aa6 	vfma.f32	s14, s11, s13
 801605a:	dc04      	bgt.n	8016066 <__kernel_cosf+0x76>
 801605c:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8016060:	ee36 0a47 	vsub.f32	s0, s12, s14
 8016064:	4770      	bx	lr
 8016066:	4a11      	ldr	r2, [pc, #68]	; (80160ac <__kernel_cosf+0xbc>)
 8016068:	4293      	cmp	r3, r2
 801606a:	bfda      	itte	le
 801606c:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 8016070:	ee06 3a90 	vmovle	s13, r3
 8016074:	eef5 6a02 	vmovgt.f32	s13, #82	; 0x3e900000  0.2812500
 8016078:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801607c:	ee36 0a66 	vsub.f32	s0, s12, s13
 8016080:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8016084:	ee30 0a67 	vsub.f32	s0, s0, s15
 8016088:	4770      	bx	lr
 801608a:	eeb0 0a46 	vmov.f32	s0, s12
 801608e:	4770      	bx	lr
 8016090:	ad47d74e 	.word	0xad47d74e
 8016094:	310f74f6 	.word	0x310f74f6
 8016098:	3d2aaaab 	.word	0x3d2aaaab
 801609c:	3e999999 	.word	0x3e999999
 80160a0:	b493f27c 	.word	0xb493f27c
 80160a4:	37d00d01 	.word	0x37d00d01
 80160a8:	bab60b61 	.word	0xbab60b61
 80160ac:	3f480000 	.word	0x3f480000

080160b0 <__kernel_rem_pio2f>:
 80160b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160b4:	ed2d 8b04 	vpush	{d8-d9}
 80160b8:	b0d9      	sub	sp, #356	; 0x164
 80160ba:	4688      	mov	r8, r1
 80160bc:	9002      	str	r0, [sp, #8]
 80160be:	49bb      	ldr	r1, [pc, #748]	; (80163ac <__kernel_rem_pio2f+0x2fc>)
 80160c0:	9866      	ldr	r0, [sp, #408]	; 0x198
 80160c2:	9301      	str	r3, [sp, #4]
 80160c4:	f851 a020 	ldr.w	sl, [r1, r0, lsl #2]
 80160c8:	f8dd e19c 	ldr.w	lr, [sp, #412]	; 0x19c
 80160cc:	1e59      	subs	r1, r3, #1
 80160ce:	1d13      	adds	r3, r2, #4
 80160d0:	db27      	blt.n	8016122 <__kernel_rem_pio2f+0x72>
 80160d2:	f1b2 0b03 	subs.w	fp, r2, #3
 80160d6:	bf48      	it	mi
 80160d8:	f102 0b04 	addmi.w	fp, r2, #4
 80160dc:	ea4f 00eb 	mov.w	r0, fp, asr #3
 80160e0:	1c45      	adds	r5, r0, #1
 80160e2:	00ec      	lsls	r4, r5, #3
 80160e4:	1a47      	subs	r7, r0, r1
 80160e6:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 80163bc <__kernel_rem_pio2f+0x30c>
 80160ea:	9403      	str	r4, [sp, #12]
 80160ec:	eba2 05c5 	sub.w	r5, r2, r5, lsl #3
 80160f0:	eb0a 0c01 	add.w	ip, sl, r1
 80160f4:	ae1c      	add	r6, sp, #112	; 0x70
 80160f6:	eb0e 0987 	add.w	r9, lr, r7, lsl #2
 80160fa:	2400      	movs	r4, #0
 80160fc:	4564      	cmp	r4, ip
 80160fe:	dd12      	ble.n	8016126 <__kernel_rem_pio2f+0x76>
 8016100:	9b01      	ldr	r3, [sp, #4]
 8016102:	ac1c      	add	r4, sp, #112	; 0x70
 8016104:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 8016108:	f50d 7b88 	add.w	fp, sp, #272	; 0x110
 801610c:	f04f 0c00 	mov.w	ip, #0
 8016110:	45d4      	cmp	ip, sl
 8016112:	dc27      	bgt.n	8016164 <__kernel_rem_pio2f+0xb4>
 8016114:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8016118:	eddf 7aa8 	vldr	s15, [pc, #672]	; 80163bc <__kernel_rem_pio2f+0x30c>
 801611c:	4627      	mov	r7, r4
 801611e:	2600      	movs	r6, #0
 8016120:	e016      	b.n	8016150 <__kernel_rem_pio2f+0xa0>
 8016122:	2000      	movs	r0, #0
 8016124:	e7dc      	b.n	80160e0 <__kernel_rem_pio2f+0x30>
 8016126:	42e7      	cmn	r7, r4
 8016128:	bf5d      	ittte	pl
 801612a:	f859 3024 	ldrpl.w	r3, [r9, r4, lsl #2]
 801612e:	ee07 3a90 	vmovpl	s15, r3
 8016132:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8016136:	eef0 7a47 	vmovmi.f32	s15, s14
 801613a:	ece6 7a01 	vstmia	r6!, {s15}
 801613e:	3401      	adds	r4, #1
 8016140:	e7dc      	b.n	80160fc <__kernel_rem_pio2f+0x4c>
 8016142:	ecf9 6a01 	vldmia	r9!, {s13}
 8016146:	ed97 7a00 	vldr	s14, [r7]
 801614a:	eee6 7a87 	vfma.f32	s15, s13, s14
 801614e:	3601      	adds	r6, #1
 8016150:	428e      	cmp	r6, r1
 8016152:	f1a7 0704 	sub.w	r7, r7, #4
 8016156:	ddf4      	ble.n	8016142 <__kernel_rem_pio2f+0x92>
 8016158:	eceb 7a01 	vstmia	fp!, {s15}
 801615c:	f10c 0c01 	add.w	ip, ip, #1
 8016160:	3404      	adds	r4, #4
 8016162:	e7d5      	b.n	8016110 <__kernel_rem_pio2f+0x60>
 8016164:	ab08      	add	r3, sp, #32
 8016166:	eb03 038a 	add.w	r3, r3, sl, lsl #2
 801616a:	eddf 8a93 	vldr	s17, [pc, #588]	; 80163b8 <__kernel_rem_pio2f+0x308>
 801616e:	ed9f 9a91 	vldr	s18, [pc, #580]	; 80163b4 <__kernel_rem_pio2f+0x304>
 8016172:	9304      	str	r3, [sp, #16]
 8016174:	eb0e 0b80 	add.w	fp, lr, r0, lsl #2
 8016178:	4656      	mov	r6, sl
 801617a:	00b3      	lsls	r3, r6, #2
 801617c:	9305      	str	r3, [sp, #20]
 801617e:	ab58      	add	r3, sp, #352	; 0x160
 8016180:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8016184:	ac08      	add	r4, sp, #32
 8016186:	ab44      	add	r3, sp, #272	; 0x110
 8016188:	ed10 0a14 	vldr	s0, [r0, #-80]	; 0xffffffb0
 801618c:	46a4      	mov	ip, r4
 801618e:	eb03 0086 	add.w	r0, r3, r6, lsl #2
 8016192:	4637      	mov	r7, r6
 8016194:	2f00      	cmp	r7, #0
 8016196:	f1a0 0004 	sub.w	r0, r0, #4
 801619a:	dc4f      	bgt.n	801623c <__kernel_rem_pio2f+0x18c>
 801619c:	4628      	mov	r0, r5
 801619e:	e9cd 1206 	strd	r1, r2, [sp, #24]
 80161a2:	f000 fc97 	bl	8016ad4 <scalbnf>
 80161a6:	eeb0 8a40 	vmov.f32	s16, s0
 80161aa:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 80161ae:	ee28 0a00 	vmul.f32	s0, s16, s0
 80161b2:	f7fe f989 	bl	80144c8 <floorf>
 80161b6:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 80161ba:	eea0 8a67 	vfms.f32	s16, s0, s15
 80161be:	2d00      	cmp	r5, #0
 80161c0:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 80161c4:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 80161c8:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 80161cc:	ee17 9a90 	vmov	r9, s15
 80161d0:	ee38 8a40 	vsub.f32	s16, s16, s0
 80161d4:	dd44      	ble.n	8016260 <__kernel_rem_pio2f+0x1b0>
 80161d6:	f106 3cff 	add.w	ip, r6, #4294967295
 80161da:	ab08      	add	r3, sp, #32
 80161dc:	f1c5 0e08 	rsb	lr, r5, #8
 80161e0:	f853 702c 	ldr.w	r7, [r3, ip, lsl #2]
 80161e4:	fa47 f00e 	asr.w	r0, r7, lr
 80161e8:	4481      	add	r9, r0
 80161ea:	fa00 f00e 	lsl.w	r0, r0, lr
 80161ee:	1a3f      	subs	r7, r7, r0
 80161f0:	f1c5 0007 	rsb	r0, r5, #7
 80161f4:	f843 702c 	str.w	r7, [r3, ip, lsl #2]
 80161f8:	4107      	asrs	r7, r0
 80161fa:	2f00      	cmp	r7, #0
 80161fc:	dd3f      	ble.n	801627e <__kernel_rem_pio2f+0x1ce>
 80161fe:	f04f 0e00 	mov.w	lr, #0
 8016202:	f109 0901 	add.w	r9, r9, #1
 8016206:	4673      	mov	r3, lr
 8016208:	4576      	cmp	r6, lr
 801620a:	dc6b      	bgt.n	80162e4 <__kernel_rem_pio2f+0x234>
 801620c:	2d00      	cmp	r5, #0
 801620e:	dd04      	ble.n	801621a <__kernel_rem_pio2f+0x16a>
 8016210:	2d01      	cmp	r5, #1
 8016212:	d078      	beq.n	8016306 <__kernel_rem_pio2f+0x256>
 8016214:	2d02      	cmp	r5, #2
 8016216:	f000 8081 	beq.w	801631c <__kernel_rem_pio2f+0x26c>
 801621a:	2f02      	cmp	r7, #2
 801621c:	d12f      	bne.n	801627e <__kernel_rem_pio2f+0x1ce>
 801621e:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8016222:	ee30 8a48 	vsub.f32	s16, s0, s16
 8016226:	b353      	cbz	r3, 801627e <__kernel_rem_pio2f+0x1ce>
 8016228:	4628      	mov	r0, r5
 801622a:	e9cd 1206 	strd	r1, r2, [sp, #24]
 801622e:	f000 fc51 	bl	8016ad4 <scalbnf>
 8016232:	e9dd 1206 	ldrd	r1, r2, [sp, #24]
 8016236:	ee38 8a40 	vsub.f32	s16, s16, s0
 801623a:	e020      	b.n	801627e <__kernel_rem_pio2f+0x1ce>
 801623c:	ee60 7a28 	vmul.f32	s15, s0, s17
 8016240:	3f01      	subs	r7, #1
 8016242:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016246:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801624a:	eea7 0ac9 	vfms.f32	s0, s15, s18
 801624e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8016252:	ecac 0a01 	vstmia	ip!, {s0}
 8016256:	ed90 0a00 	vldr	s0, [r0]
 801625a:	ee37 0a80 	vadd.f32	s0, s15, s0
 801625e:	e799      	b.n	8016194 <__kernel_rem_pio2f+0xe4>
 8016260:	d105      	bne.n	801626e <__kernel_rem_pio2f+0x1be>
 8016262:	1e70      	subs	r0, r6, #1
 8016264:	ab08      	add	r3, sp, #32
 8016266:	f853 7020 	ldr.w	r7, [r3, r0, lsl #2]
 801626a:	11ff      	asrs	r7, r7, #7
 801626c:	e7c5      	b.n	80161fa <__kernel_rem_pio2f+0x14a>
 801626e:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 8016272:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8016276:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801627a:	da31      	bge.n	80162e0 <__kernel_rem_pio2f+0x230>
 801627c:	2700      	movs	r7, #0
 801627e:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8016282:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016286:	f040 809b 	bne.w	80163c0 <__kernel_rem_pio2f+0x310>
 801628a:	1e74      	subs	r4, r6, #1
 801628c:	46a4      	mov	ip, r4
 801628e:	2000      	movs	r0, #0
 8016290:	45d4      	cmp	ip, sl
 8016292:	da4a      	bge.n	801632a <__kernel_rem_pio2f+0x27a>
 8016294:	2800      	cmp	r0, #0
 8016296:	d07a      	beq.n	801638e <__kernel_rem_pio2f+0x2de>
 8016298:	ab08      	add	r3, sp, #32
 801629a:	3d08      	subs	r5, #8
 801629c:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80162a0:	2b00      	cmp	r3, #0
 80162a2:	f000 8081 	beq.w	80163a8 <__kernel_rem_pio2f+0x2f8>
 80162a6:	4628      	mov	r0, r5
 80162a8:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80162ac:	00a5      	lsls	r5, r4, #2
 80162ae:	f000 fc11 	bl	8016ad4 <scalbnf>
 80162b2:	aa44      	add	r2, sp, #272	; 0x110
 80162b4:	1d2b      	adds	r3, r5, #4
 80162b6:	ed9f 7a40 	vldr	s14, [pc, #256]	; 80163b8 <__kernel_rem_pio2f+0x308>
 80162ba:	18d1      	adds	r1, r2, r3
 80162bc:	4622      	mov	r2, r4
 80162be:	2a00      	cmp	r2, #0
 80162c0:	f280 80ae 	bge.w	8016420 <__kernel_rem_pio2f+0x370>
 80162c4:	4622      	mov	r2, r4
 80162c6:	2a00      	cmp	r2, #0
 80162c8:	f2c0 80cc 	blt.w	8016464 <__kernel_rem_pio2f+0x3b4>
 80162cc:	a944      	add	r1, sp, #272	; 0x110
 80162ce:	eb01 0682 	add.w	r6, r1, r2, lsl #2
 80162d2:	f8df c0dc 	ldr.w	ip, [pc, #220]	; 80163b0 <__kernel_rem_pio2f+0x300>
 80162d6:	eddf 7a39 	vldr	s15, [pc, #228]	; 80163bc <__kernel_rem_pio2f+0x30c>
 80162da:	2000      	movs	r0, #0
 80162dc:	1aa1      	subs	r1, r4, r2
 80162de:	e0b6      	b.n	801644e <__kernel_rem_pio2f+0x39e>
 80162e0:	2702      	movs	r7, #2
 80162e2:	e78c      	b.n	80161fe <__kernel_rem_pio2f+0x14e>
 80162e4:	6820      	ldr	r0, [r4, #0]
 80162e6:	b94b      	cbnz	r3, 80162fc <__kernel_rem_pio2f+0x24c>
 80162e8:	b118      	cbz	r0, 80162f2 <__kernel_rem_pio2f+0x242>
 80162ea:	f5c0 7080 	rsb	r0, r0, #256	; 0x100
 80162ee:	6020      	str	r0, [r4, #0]
 80162f0:	2001      	movs	r0, #1
 80162f2:	f10e 0e01 	add.w	lr, lr, #1
 80162f6:	3404      	adds	r4, #4
 80162f8:	4603      	mov	r3, r0
 80162fa:	e785      	b.n	8016208 <__kernel_rem_pio2f+0x158>
 80162fc:	f1c0 00ff 	rsb	r0, r0, #255	; 0xff
 8016300:	6020      	str	r0, [r4, #0]
 8016302:	4618      	mov	r0, r3
 8016304:	e7f5      	b.n	80162f2 <__kernel_rem_pio2f+0x242>
 8016306:	1e74      	subs	r4, r6, #1
 8016308:	a808      	add	r0, sp, #32
 801630a:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 801630e:	f000 007f 	and.w	r0, r0, #127	; 0x7f
 8016312:	f10d 0c20 	add.w	ip, sp, #32
 8016316:	f84c 0024 	str.w	r0, [ip, r4, lsl #2]
 801631a:	e77e      	b.n	801621a <__kernel_rem_pio2f+0x16a>
 801631c:	1e74      	subs	r4, r6, #1
 801631e:	a808      	add	r0, sp, #32
 8016320:	f850 0024 	ldr.w	r0, [r0, r4, lsl #2]
 8016324:	f000 003f 	and.w	r0, r0, #63	; 0x3f
 8016328:	e7f3      	b.n	8016312 <__kernel_rem_pio2f+0x262>
 801632a:	ab08      	add	r3, sp, #32
 801632c:	f853 302c 	ldr.w	r3, [r3, ip, lsl #2]
 8016330:	f10c 3cff 	add.w	ip, ip, #4294967295
 8016334:	4318      	orrs	r0, r3
 8016336:	e7ab      	b.n	8016290 <__kernel_rem_pio2f+0x1e0>
 8016338:	f10c 0c01 	add.w	ip, ip, #1
 801633c:	f850 4d04 	ldr.w	r4, [r0, #-4]!
 8016340:	2c00      	cmp	r4, #0
 8016342:	d0f9      	beq.n	8016338 <__kernel_rem_pio2f+0x288>
 8016344:	9b05      	ldr	r3, [sp, #20]
 8016346:	f503 73b0 	add.w	r3, r3, #352	; 0x160
 801634a:	eb0d 0003 	add.w	r0, sp, r3
 801634e:	9b01      	ldr	r3, [sp, #4]
 8016350:	18f4      	adds	r4, r6, r3
 8016352:	ab1c      	add	r3, sp, #112	; 0x70
 8016354:	1c77      	adds	r7, r6, #1
 8016356:	384c      	subs	r0, #76	; 0x4c
 8016358:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801635c:	4466      	add	r6, ip
 801635e:	42be      	cmp	r6, r7
 8016360:	f6ff af0b 	blt.w	801617a <__kernel_rem_pio2f+0xca>
 8016364:	f85b 3027 	ldr.w	r3, [fp, r7, lsl #2]
 8016368:	f8dd e008 	ldr.w	lr, [sp, #8]
 801636c:	ee07 3a90 	vmov	s15, r3
 8016370:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016374:	f04f 0c00 	mov.w	ip, #0
 8016378:	ece4 7a01 	vstmia	r4!, {s15}
 801637c:	eddf 7a0f 	vldr	s15, [pc, #60]	; 80163bc <__kernel_rem_pio2f+0x30c>
 8016380:	46a1      	mov	r9, r4
 8016382:	458c      	cmp	ip, r1
 8016384:	dd07      	ble.n	8016396 <__kernel_rem_pio2f+0x2e6>
 8016386:	ece0 7a01 	vstmia	r0!, {s15}
 801638a:	3701      	adds	r7, #1
 801638c:	e7e7      	b.n	801635e <__kernel_rem_pio2f+0x2ae>
 801638e:	9804      	ldr	r0, [sp, #16]
 8016390:	f04f 0c01 	mov.w	ip, #1
 8016394:	e7d2      	b.n	801633c <__kernel_rem_pio2f+0x28c>
 8016396:	ecfe 6a01 	vldmia	lr!, {s13}
 801639a:	ed39 7a01 	vldmdb	r9!, {s14}
 801639e:	f10c 0c01 	add.w	ip, ip, #1
 80163a2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80163a6:	e7ec      	b.n	8016382 <__kernel_rem_pio2f+0x2d2>
 80163a8:	3c01      	subs	r4, #1
 80163aa:	e775      	b.n	8016298 <__kernel_rem_pio2f+0x1e8>
 80163ac:	0807d3d0 	.word	0x0807d3d0
 80163b0:	0807d3a4 	.word	0x0807d3a4
 80163b4:	43800000 	.word	0x43800000
 80163b8:	3b800000 	.word	0x3b800000
 80163bc:	00000000 	.word	0x00000000
 80163c0:	9b03      	ldr	r3, [sp, #12]
 80163c2:	eeb0 0a48 	vmov.f32	s0, s16
 80163c6:	1a98      	subs	r0, r3, r2
 80163c8:	f000 fb84 	bl	8016ad4 <scalbnf>
 80163cc:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 80163b4 <__kernel_rem_pio2f+0x304>
 80163d0:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80163d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80163d8:	db19      	blt.n	801640e <__kernel_rem_pio2f+0x35e>
 80163da:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 80163b8 <__kernel_rem_pio2f+0x308>
 80163de:	ee60 7a27 	vmul.f32	s15, s0, s15
 80163e2:	aa08      	add	r2, sp, #32
 80163e4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80163e8:	1c74      	adds	r4, r6, #1
 80163ea:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80163ee:	3508      	adds	r5, #8
 80163f0:	eea7 0ac7 	vfms.f32	s0, s15, s14
 80163f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80163f8:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80163fc:	ee10 3a10 	vmov	r3, s0
 8016400:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 8016404:	ee17 3a90 	vmov	r3, s15
 8016408:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801640c:	e74b      	b.n	80162a6 <__kernel_rem_pio2f+0x1f6>
 801640e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8016412:	aa08      	add	r2, sp, #32
 8016414:	ee10 3a10 	vmov	r3, s0
 8016418:	4634      	mov	r4, r6
 801641a:	f842 3026 	str.w	r3, [r2, r6, lsl #2]
 801641e:	e742      	b.n	80162a6 <__kernel_rem_pio2f+0x1f6>
 8016420:	a808      	add	r0, sp, #32
 8016422:	f850 0022 	ldr.w	r0, [r0, r2, lsl #2]
 8016426:	9001      	str	r0, [sp, #4]
 8016428:	ee07 0a90 	vmov	s15, r0
 801642c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8016430:	3a01      	subs	r2, #1
 8016432:	ee67 7a80 	vmul.f32	s15, s15, s0
 8016436:	ee20 0a07 	vmul.f32	s0, s0, s14
 801643a:	ed61 7a01 	vstmdb	r1!, {s15}
 801643e:	e73e      	b.n	80162be <__kernel_rem_pio2f+0x20e>
 8016440:	ecfc 6a01 	vldmia	ip!, {s13}
 8016444:	ecb6 7a01 	vldmia	r6!, {s14}
 8016448:	eee6 7a87 	vfma.f32	s15, s13, s14
 801644c:	3001      	adds	r0, #1
 801644e:	4550      	cmp	r0, sl
 8016450:	dc01      	bgt.n	8016456 <__kernel_rem_pio2f+0x3a6>
 8016452:	4288      	cmp	r0, r1
 8016454:	ddf4      	ble.n	8016440 <__kernel_rem_pio2f+0x390>
 8016456:	a858      	add	r0, sp, #352	; 0x160
 8016458:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801645c:	ed41 7a28 	vstr	s15, [r1, #-160]	; 0xffffff60
 8016460:	3a01      	subs	r2, #1
 8016462:	e730      	b.n	80162c6 <__kernel_rem_pio2f+0x216>
 8016464:	9a66      	ldr	r2, [sp, #408]	; 0x198
 8016466:	2a02      	cmp	r2, #2
 8016468:	dc09      	bgt.n	801647e <__kernel_rem_pio2f+0x3ce>
 801646a:	2a00      	cmp	r2, #0
 801646c:	dc2a      	bgt.n	80164c4 <__kernel_rem_pio2f+0x414>
 801646e:	d043      	beq.n	80164f8 <__kernel_rem_pio2f+0x448>
 8016470:	f009 0007 	and.w	r0, r9, #7
 8016474:	b059      	add	sp, #356	; 0x164
 8016476:	ecbd 8b04 	vpop	{d8-d9}
 801647a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801647e:	9b66      	ldr	r3, [sp, #408]	; 0x198
 8016480:	2b03      	cmp	r3, #3
 8016482:	d1f5      	bne.n	8016470 <__kernel_rem_pio2f+0x3c0>
 8016484:	ab30      	add	r3, sp, #192	; 0xc0
 8016486:	442b      	add	r3, r5
 8016488:	461a      	mov	r2, r3
 801648a:	4619      	mov	r1, r3
 801648c:	4620      	mov	r0, r4
 801648e:	2800      	cmp	r0, #0
 8016490:	f1a1 0104 	sub.w	r1, r1, #4
 8016494:	dc51      	bgt.n	801653a <__kernel_rem_pio2f+0x48a>
 8016496:	4621      	mov	r1, r4
 8016498:	2901      	cmp	r1, #1
 801649a:	f1a2 0204 	sub.w	r2, r2, #4
 801649e:	dc5c      	bgt.n	801655a <__kernel_rem_pio2f+0x4aa>
 80164a0:	ed5f 7a3a 	vldr	s15, [pc, #-232]	; 80163bc <__kernel_rem_pio2f+0x30c>
 80164a4:	3304      	adds	r3, #4
 80164a6:	2c01      	cmp	r4, #1
 80164a8:	dc67      	bgt.n	801657a <__kernel_rem_pio2f+0x4ca>
 80164aa:	eddd 6a30 	vldr	s13, [sp, #192]	; 0xc0
 80164ae:	ed9d 7a31 	vldr	s14, [sp, #196]	; 0xc4
 80164b2:	2f00      	cmp	r7, #0
 80164b4:	d167      	bne.n	8016586 <__kernel_rem_pio2f+0x4d6>
 80164b6:	edc8 6a00 	vstr	s13, [r8]
 80164ba:	ed88 7a01 	vstr	s14, [r8, #4]
 80164be:	edc8 7a02 	vstr	s15, [r8, #8]
 80164c2:	e7d5      	b.n	8016470 <__kernel_rem_pio2f+0x3c0>
 80164c4:	aa30      	add	r2, sp, #192	; 0xc0
 80164c6:	ed1f 7a43 	vldr	s14, [pc, #-268]	; 80163bc <__kernel_rem_pio2f+0x30c>
 80164ca:	4413      	add	r3, r2
 80164cc:	4622      	mov	r2, r4
 80164ce:	2a00      	cmp	r2, #0
 80164d0:	da24      	bge.n	801651c <__kernel_rem_pio2f+0x46c>
 80164d2:	b34f      	cbz	r7, 8016528 <__kernel_rem_pio2f+0x478>
 80164d4:	eef1 7a47 	vneg.f32	s15, s14
 80164d8:	edc8 7a00 	vstr	s15, [r8]
 80164dc:	eddd 7a30 	vldr	s15, [sp, #192]	; 0xc0
 80164e0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80164e4:	aa31      	add	r2, sp, #196	; 0xc4
 80164e6:	2301      	movs	r3, #1
 80164e8:	429c      	cmp	r4, r3
 80164ea:	da20      	bge.n	801652e <__kernel_rem_pio2f+0x47e>
 80164ec:	b10f      	cbz	r7, 80164f2 <__kernel_rem_pio2f+0x442>
 80164ee:	eef1 7a67 	vneg.f32	s15, s15
 80164f2:	edc8 7a01 	vstr	s15, [r8, #4]
 80164f6:	e7bb      	b.n	8016470 <__kernel_rem_pio2f+0x3c0>
 80164f8:	aa30      	add	r2, sp, #192	; 0xc0
 80164fa:	ed5f 7a50 	vldr	s15, [pc, #-320]	; 80163bc <__kernel_rem_pio2f+0x30c>
 80164fe:	4413      	add	r3, r2
 8016500:	2c00      	cmp	r4, #0
 8016502:	da05      	bge.n	8016510 <__kernel_rem_pio2f+0x460>
 8016504:	b10f      	cbz	r7, 801650a <__kernel_rem_pio2f+0x45a>
 8016506:	eef1 7a67 	vneg.f32	s15, s15
 801650a:	edc8 7a00 	vstr	s15, [r8]
 801650e:	e7af      	b.n	8016470 <__kernel_rem_pio2f+0x3c0>
 8016510:	ed33 7a01 	vldmdb	r3!, {s14}
 8016514:	3c01      	subs	r4, #1
 8016516:	ee77 7a87 	vadd.f32	s15, s15, s14
 801651a:	e7f1      	b.n	8016500 <__kernel_rem_pio2f+0x450>
 801651c:	ed73 7a01 	vldmdb	r3!, {s15}
 8016520:	3a01      	subs	r2, #1
 8016522:	ee37 7a27 	vadd.f32	s14, s14, s15
 8016526:	e7d2      	b.n	80164ce <__kernel_rem_pio2f+0x41e>
 8016528:	eef0 7a47 	vmov.f32	s15, s14
 801652c:	e7d4      	b.n	80164d8 <__kernel_rem_pio2f+0x428>
 801652e:	ecb2 7a01 	vldmia	r2!, {s14}
 8016532:	3301      	adds	r3, #1
 8016534:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016538:	e7d6      	b.n	80164e8 <__kernel_rem_pio2f+0x438>
 801653a:	edd1 7a00 	vldr	s15, [r1]
 801653e:	edd1 6a01 	vldr	s13, [r1, #4]
 8016542:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8016546:	3801      	subs	r0, #1
 8016548:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801654c:	ed81 7a00 	vstr	s14, [r1]
 8016550:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016554:	edc1 7a01 	vstr	s15, [r1, #4]
 8016558:	e799      	b.n	801648e <__kernel_rem_pio2f+0x3de>
 801655a:	edd2 7a00 	vldr	s15, [r2]
 801655e:	edd2 6a01 	vldr	s13, [r2, #4]
 8016562:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8016566:	3901      	subs	r1, #1
 8016568:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801656c:	ed82 7a00 	vstr	s14, [r2]
 8016570:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8016574:	edc2 7a01 	vstr	s15, [r2, #4]
 8016578:	e78e      	b.n	8016498 <__kernel_rem_pio2f+0x3e8>
 801657a:	ed33 7a01 	vldmdb	r3!, {s14}
 801657e:	3c01      	subs	r4, #1
 8016580:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016584:	e78f      	b.n	80164a6 <__kernel_rem_pio2f+0x3f6>
 8016586:	eef1 6a66 	vneg.f32	s13, s13
 801658a:	eeb1 7a47 	vneg.f32	s14, s14
 801658e:	edc8 6a00 	vstr	s13, [r8]
 8016592:	ed88 7a01 	vstr	s14, [r8, #4]
 8016596:	eef1 7a67 	vneg.f32	s15, s15
 801659a:	e790      	b.n	80164be <__kernel_rem_pio2f+0x40e>

0801659c <__kernel_sinf>:
 801659c:	ee10 3a10 	vmov	r3, s0
 80165a0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80165a4:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 80165a8:	da04      	bge.n	80165b4 <__kernel_sinf+0x18>
 80165aa:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80165ae:	ee17 3a90 	vmov	r3, s15
 80165b2:	b35b      	cbz	r3, 801660c <__kernel_sinf+0x70>
 80165b4:	ee20 7a00 	vmul.f32	s14, s0, s0
 80165b8:	eddf 7a15 	vldr	s15, [pc, #84]	; 8016610 <__kernel_sinf+0x74>
 80165bc:	ed9f 6a15 	vldr	s12, [pc, #84]	; 8016614 <__kernel_sinf+0x78>
 80165c0:	eea7 6a27 	vfma.f32	s12, s14, s15
 80165c4:	eddf 7a14 	vldr	s15, [pc, #80]	; 8016618 <__kernel_sinf+0x7c>
 80165c8:	eee6 7a07 	vfma.f32	s15, s12, s14
 80165cc:	ed9f 6a13 	vldr	s12, [pc, #76]	; 801661c <__kernel_sinf+0x80>
 80165d0:	eea7 6a87 	vfma.f32	s12, s15, s14
 80165d4:	eddf 7a12 	vldr	s15, [pc, #72]	; 8016620 <__kernel_sinf+0x84>
 80165d8:	ee60 6a07 	vmul.f32	s13, s0, s14
 80165dc:	eee6 7a07 	vfma.f32	s15, s12, s14
 80165e0:	b930      	cbnz	r0, 80165f0 <__kernel_sinf+0x54>
 80165e2:	ed9f 6a10 	vldr	s12, [pc, #64]	; 8016624 <__kernel_sinf+0x88>
 80165e6:	eea7 6a27 	vfma.f32	s12, s14, s15
 80165ea:	eea6 0a26 	vfma.f32	s0, s12, s13
 80165ee:	4770      	bx	lr
 80165f0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 80165f4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80165f8:	eee0 7a86 	vfma.f32	s15, s1, s12
 80165fc:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8016600:	eddf 7a09 	vldr	s15, [pc, #36]	; 8016628 <__kernel_sinf+0x8c>
 8016604:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8016608:	ee30 0a60 	vsub.f32	s0, s0, s1
 801660c:	4770      	bx	lr
 801660e:	bf00      	nop
 8016610:	2f2ec9d3 	.word	0x2f2ec9d3
 8016614:	b2d72f34 	.word	0xb2d72f34
 8016618:	3638ef1b 	.word	0x3638ef1b
 801661c:	b9500d01 	.word	0xb9500d01
 8016620:	3c088889 	.word	0x3c088889
 8016624:	be2aaaab 	.word	0xbe2aaaab
 8016628:	3e2aaaab 	.word	0x3e2aaaab

0801662c <__kernel_tanf>:
 801662c:	b508      	push	{r3, lr}
 801662e:	ee10 3a10 	vmov	r3, s0
 8016632:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8016636:	f1b2 5f46 	cmp.w	r2, #830472192	; 0x31800000
 801663a:	eef0 7a40 	vmov.f32	s15, s0
 801663e:	da17      	bge.n	8016670 <__kernel_tanf+0x44>
 8016640:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 8016644:	ee17 1a10 	vmov	r1, s14
 8016648:	bb41      	cbnz	r1, 801669c <__kernel_tanf+0x70>
 801664a:	1c43      	adds	r3, r0, #1
 801664c:	4313      	orrs	r3, r2
 801664e:	d108      	bne.n	8016662 <__kernel_tanf+0x36>
 8016650:	f7fd ff32 	bl	80144b8 <fabsf>
 8016654:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8016658:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801665c:	eeb0 0a67 	vmov.f32	s0, s15
 8016660:	bd08      	pop	{r3, pc}
 8016662:	2801      	cmp	r0, #1
 8016664:	d0fa      	beq.n	801665c <__kernel_tanf+0x30>
 8016666:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 801666a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801666e:	e7f5      	b.n	801665c <__kernel_tanf+0x30>
 8016670:	494c      	ldr	r1, [pc, #304]	; (80167a4 <__kernel_tanf+0x178>)
 8016672:	428a      	cmp	r2, r1
 8016674:	db12      	blt.n	801669c <__kernel_tanf+0x70>
 8016676:	2b00      	cmp	r3, #0
 8016678:	bfb8      	it	lt
 801667a:	eef1 7a40 	vneglt.f32	s15, s0
 801667e:	ed9f 0a4a 	vldr	s0, [pc, #296]	; 80167a8 <__kernel_tanf+0x17c>
 8016682:	ee70 7a67 	vsub.f32	s15, s0, s15
 8016686:	ed9f 0a49 	vldr	s0, [pc, #292]	; 80167ac <__kernel_tanf+0x180>
 801668a:	bfb8      	it	lt
 801668c:	eef1 0a60 	vneglt.f32	s1, s1
 8016690:	ee70 0a60 	vsub.f32	s1, s0, s1
 8016694:	ee70 7aa7 	vadd.f32	s15, s1, s15
 8016698:	eddf 0a45 	vldr	s1, [pc, #276]	; 80167b0 <__kernel_tanf+0x184>
 801669c:	eddf 5a45 	vldr	s11, [pc, #276]	; 80167b4 <__kernel_tanf+0x188>
 80166a0:	ed9f 6a45 	vldr	s12, [pc, #276]	; 80167b8 <__kernel_tanf+0x18c>
 80166a4:	ed9f 5a45 	vldr	s10, [pc, #276]	; 80167bc <__kernel_tanf+0x190>
 80166a8:	493e      	ldr	r1, [pc, #248]	; (80167a4 <__kernel_tanf+0x178>)
 80166aa:	ee67 6aa7 	vmul.f32	s13, s15, s15
 80166ae:	428a      	cmp	r2, r1
 80166b0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80166b4:	eea7 6a25 	vfma.f32	s12, s14, s11
 80166b8:	eddf 5a41 	vldr	s11, [pc, #260]	; 80167c0 <__kernel_tanf+0x194>
 80166bc:	eee6 5a07 	vfma.f32	s11, s12, s14
 80166c0:	ed9f 6a40 	vldr	s12, [pc, #256]	; 80167c4 <__kernel_tanf+0x198>
 80166c4:	eea5 6a87 	vfma.f32	s12, s11, s14
 80166c8:	eddf 5a3f 	vldr	s11, [pc, #252]	; 80167c8 <__kernel_tanf+0x19c>
 80166cc:	eee6 5a07 	vfma.f32	s11, s12, s14
 80166d0:	ed9f 6a3e 	vldr	s12, [pc, #248]	; 80167cc <__kernel_tanf+0x1a0>
 80166d4:	eea5 6a87 	vfma.f32	s12, s11, s14
 80166d8:	eddf 5a3d 	vldr	s11, [pc, #244]	; 80167d0 <__kernel_tanf+0x1a4>
 80166dc:	eee7 5a05 	vfma.f32	s11, s14, s10
 80166e0:	ed9f 5a3c 	vldr	s10, [pc, #240]	; 80167d4 <__kernel_tanf+0x1a8>
 80166e4:	eea5 5a87 	vfma.f32	s10, s11, s14
 80166e8:	eddf 5a3b 	vldr	s11, [pc, #236]	; 80167d8 <__kernel_tanf+0x1ac>
 80166ec:	eee5 5a07 	vfma.f32	s11, s10, s14
 80166f0:	ed9f 5a3a 	vldr	s10, [pc, #232]	; 80167dc <__kernel_tanf+0x1b0>
 80166f4:	eea5 5a87 	vfma.f32	s10, s11, s14
 80166f8:	eddf 5a39 	vldr	s11, [pc, #228]	; 80167e0 <__kernel_tanf+0x1b4>
 80166fc:	eee5 5a07 	vfma.f32	s11, s10, s14
 8016700:	eeb0 7a46 	vmov.f32	s14, s12
 8016704:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8016708:	ee27 5aa6 	vmul.f32	s10, s15, s13
 801670c:	eeb0 6a60 	vmov.f32	s12, s1
 8016710:	eea7 6a05 	vfma.f32	s12, s14, s10
 8016714:	ed9f 7a33 	vldr	s14, [pc, #204]	; 80167e4 <__kernel_tanf+0x1b8>
 8016718:	eee6 0a26 	vfma.f32	s1, s12, s13
 801671c:	eee5 0a07 	vfma.f32	s1, s10, s14
 8016720:	ee37 7aa0 	vadd.f32	s14, s15, s1
 8016724:	db1d      	blt.n	8016762 <__kernel_tanf+0x136>
 8016726:	ee06 0a90 	vmov	s13, r0
 801672a:	eeb8 0ae6 	vcvt.f32.s32	s0, s13
 801672e:	ee27 6a07 	vmul.f32	s12, s14, s14
 8016732:	ee37 7a00 	vadd.f32	s14, s14, s0
 8016736:	179b      	asrs	r3, r3, #30
 8016738:	eec6 6a07 	vdiv.f32	s13, s12, s14
 801673c:	f003 0302 	and.w	r3, r3, #2
 8016740:	f1c3 0301 	rsb	r3, r3, #1
 8016744:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 8016748:	ee76 0ae0 	vsub.f32	s1, s13, s1
 801674c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8016750:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8016754:	ee07 3a90 	vmov	s15, r3
 8016758:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801675c:	ee67 7a80 	vmul.f32	s15, s15, s0
 8016760:	e77c      	b.n	801665c <__kernel_tanf+0x30>
 8016762:	2801      	cmp	r0, #1
 8016764:	d01b      	beq.n	801679e <__kernel_tanf+0x172>
 8016766:	4b20      	ldr	r3, [pc, #128]	; (80167e8 <__kernel_tanf+0x1bc>)
 8016768:	ee17 2a10 	vmov	r2, s14
 801676c:	401a      	ands	r2, r3
 801676e:	ee06 2a10 	vmov	s12, r2
 8016772:	ee76 7a67 	vsub.f32	s15, s12, s15
 8016776:	ee70 0ae7 	vsub.f32	s1, s1, s15
 801677a:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 801677e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8016782:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8016786:	ee16 2a90 	vmov	r2, s13
 801678a:	4013      	ands	r3, r2
 801678c:	ee07 3a90 	vmov	s15, r3
 8016790:	eea6 7a27 	vfma.f32	s14, s12, s15
 8016794:	eea0 7aa7 	vfma.f32	s14, s1, s15
 8016798:	eee7 7a26 	vfma.f32	s15, s14, s13
 801679c:	e75e      	b.n	801665c <__kernel_tanf+0x30>
 801679e:	eef0 7a47 	vmov.f32	s15, s14
 80167a2:	e75b      	b.n	801665c <__kernel_tanf+0x30>
 80167a4:	3f2ca140 	.word	0x3f2ca140
 80167a8:	3f490fda 	.word	0x3f490fda
 80167ac:	33222168 	.word	0x33222168
 80167b0:	00000000 	.word	0x00000000
 80167b4:	b79bae5f 	.word	0xb79bae5f
 80167b8:	38a3f445 	.word	0x38a3f445
 80167bc:	37d95384 	.word	0x37d95384
 80167c0:	3a1a26c8 	.word	0x3a1a26c8
 80167c4:	3b6b6916 	.word	0x3b6b6916
 80167c8:	3cb327a4 	.word	0x3cb327a4
 80167cc:	3e088889 	.word	0x3e088889
 80167d0:	3895c07a 	.word	0x3895c07a
 80167d4:	398137b9 	.word	0x398137b9
 80167d8:	3abede48 	.word	0x3abede48
 80167dc:	3c11371f 	.word	0x3c11371f
 80167e0:	3d5d0dd1 	.word	0x3d5d0dd1
 80167e4:	3eaaaaab 	.word	0x3eaaaaab
 80167e8:	fffff000 	.word	0xfffff000

080167ec <with_errnof>:
 80167ec:	b513      	push	{r0, r1, r4, lr}
 80167ee:	4604      	mov	r4, r0
 80167f0:	ed8d 0a01 	vstr	s0, [sp, #4]
 80167f4:	f7fa fb9e 	bl	8010f34 <__errno>
 80167f8:	ed9d 0a01 	vldr	s0, [sp, #4]
 80167fc:	6004      	str	r4, [r0, #0]
 80167fe:	b002      	add	sp, #8
 8016800:	bd10      	pop	{r4, pc}

08016802 <xflowf>:
 8016802:	b130      	cbz	r0, 8016812 <xflowf+0x10>
 8016804:	eef1 7a40 	vneg.f32	s15, s0
 8016808:	ee27 0a80 	vmul.f32	s0, s15, s0
 801680c:	2022      	movs	r0, #34	; 0x22
 801680e:	f7ff bfed 	b.w	80167ec <with_errnof>
 8016812:	eef0 7a40 	vmov.f32	s15, s0
 8016816:	e7f7      	b.n	8016808 <xflowf+0x6>

08016818 <__math_uflowf>:
 8016818:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8016820 <__math_uflowf+0x8>
 801681c:	f7ff bff1 	b.w	8016802 <xflowf>
 8016820:	10000000 	.word	0x10000000

08016824 <__math_oflowf>:
 8016824:	ed9f 0a01 	vldr	s0, [pc, #4]	; 801682c <__math_oflowf+0x8>
 8016828:	f7ff bfeb 	b.w	8016802 <xflowf>
 801682c:	70000000 	.word	0x70000000

08016830 <__math_divzerof>:
 8016830:	2800      	cmp	r0, #0
 8016832:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8016836:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 801683a:	bf08      	it	eq
 801683c:	eef0 7a40 	vmoveq.f32	s15, s0
 8016840:	ed9f 0a03 	vldr	s0, [pc, #12]	; 8016850 <__math_divzerof+0x20>
 8016844:	2022      	movs	r0, #34	; 0x22
 8016846:	ee87 0a80 	vdiv.f32	s0, s15, s0
 801684a:	f7ff bfcf 	b.w	80167ec <with_errnof>
 801684e:	bf00      	nop
 8016850:	00000000 	.word	0x00000000

08016854 <__math_invalidf>:
 8016854:	eef0 7a40 	vmov.f32	s15, s0
 8016858:	ee30 7a40 	vsub.f32	s14, s0, s0
 801685c:	eef4 7a67 	vcmp.f32	s15, s15
 8016860:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8016864:	ee87 0a07 	vdiv.f32	s0, s14, s14
 8016868:	d602      	bvs.n	8016870 <__math_invalidf+0x1c>
 801686a:	2021      	movs	r0, #33	; 0x21
 801686c:	f7ff bfbe 	b.w	80167ec <with_errnof>
 8016870:	4770      	bx	lr
	...

08016874 <expm1f>:
 8016874:	ee10 2a10 	vmov	r2, s0
 8016878:	497d      	ldr	r1, [pc, #500]	; (8016a70 <expm1f+0x1fc>)
 801687a:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 801687e:	428b      	cmp	r3, r1
 8016880:	d921      	bls.n	80168c6 <expm1f+0x52>
 8016882:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 8016886:	d902      	bls.n	801688e <expm1f+0x1a>
 8016888:	ee30 0a00 	vadd.f32	s0, s0, s0
 801688c:	4770      	bx	lr
 801688e:	d106      	bne.n	801689e <expm1f+0x2a>
 8016890:	2a00      	cmp	r2, #0
 8016892:	eeff 7a00 	vmov.f32	s15, #240	; 0xbf800000 -1.0
 8016896:	bfb8      	it	lt
 8016898:	eeb0 0a67 	vmovlt.f32	s0, s15
 801689c:	4770      	bx	lr
 801689e:	2a00      	cmp	r2, #0
 80168a0:	db05      	blt.n	80168ae <expm1f+0x3a>
 80168a2:	4974      	ldr	r1, [pc, #464]	; (8016a74 <expm1f+0x200>)
 80168a4:	428b      	cmp	r3, r1
 80168a6:	d95c      	bls.n	8016962 <expm1f+0xee>
 80168a8:	2000      	movs	r0, #0
 80168aa:	f7ff bfbb 	b.w	8016824 <__math_oflowf>
 80168ae:	eddf 7a72 	vldr	s15, [pc, #456]	; 8016a78 <expm1f+0x204>
 80168b2:	ee70 7a27 	vadd.f32	s15, s0, s15
 80168b6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80168ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80168be:	d550      	bpl.n	8016962 <expm1f+0xee>
 80168c0:	eebf 0a00 	vmov.f32	s0, #240	; 0xbf800000 -1.0
 80168c4:	4770      	bx	lr
 80168c6:	496d      	ldr	r1, [pc, #436]	; (8016a7c <expm1f+0x208>)
 80168c8:	428b      	cmp	r3, r1
 80168ca:	d967      	bls.n	801699c <expm1f+0x128>
 80168cc:	496c      	ldr	r1, [pc, #432]	; (8016a80 <expm1f+0x20c>)
 80168ce:	428b      	cmp	r3, r1
 80168d0:	d847      	bhi.n	8016962 <expm1f+0xee>
 80168d2:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8016a84 <expm1f+0x210>
 80168d6:	2a00      	cmp	r2, #0
 80168d8:	bfa7      	ittee	ge
 80168da:	ee30 7a47 	vsubge.f32	s14, s0, s14
 80168de:	eddf 7a6a 	vldrge	s15, [pc, #424]	; 8016a88 <expm1f+0x214>
 80168e2:	eddf 7a6a 	vldrlt	s15, [pc, #424]	; 8016a8c <expm1f+0x218>
 80168e6:	ee30 7a07 	vaddlt.f32	s14, s0, s14
 80168ea:	bfac      	ite	ge
 80168ec:	2301      	movge	r3, #1
 80168ee:	f04f 33ff 	movlt.w	r3, #4294967295
 80168f2:	ee37 0a67 	vsub.f32	s0, s14, s15
 80168f6:	ee37 7a40 	vsub.f32	s14, s14, s0
 80168fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80168fe:	eef6 5a00 	vmov.f32	s11, #96	; 0x3f000000  0.5
 8016902:	ee20 4a25 	vmul.f32	s8, s0, s11
 8016906:	ed9f 6a62 	vldr	s12, [pc, #392]	; 8016a90 <expm1f+0x21c>
 801690a:	eddf 6a62 	vldr	s13, [pc, #392]	; 8016a94 <expm1f+0x220>
 801690e:	ed9f 5a62 	vldr	s10, [pc, #392]	; 8016a98 <expm1f+0x224>
 8016912:	ee20 7a04 	vmul.f32	s14, s0, s8
 8016916:	eef0 4a08 	vmov.f32	s9, #8	; 0x40400000  3.0
 801691a:	eee7 6a06 	vfma.f32	s13, s14, s12
 801691e:	ed9f 6a5f 	vldr	s12, [pc, #380]	; 8016a9c <expm1f+0x228>
 8016922:	eea6 6a87 	vfma.f32	s12, s13, s14
 8016926:	eddf 6a5e 	vldr	s13, [pc, #376]	; 8016aa0 <expm1f+0x22c>
 801692a:	eee6 6a07 	vfma.f32	s13, s12, s14
 801692e:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8016932:	eea6 5a87 	vfma.f32	s10, s13, s14
 8016936:	eef0 6a46 	vmov.f32	s13, s12
 801693a:	eee5 6a07 	vfma.f32	s13, s10, s14
 801693e:	eee4 4a66 	vfms.f32	s9, s8, s13
 8016942:	eeb1 4a08 	vmov.f32	s8, #24	; 0x40c00000  6.0
 8016946:	eea0 4a64 	vfms.f32	s8, s0, s9
 801694a:	ee36 5ae4 	vsub.f32	s10, s13, s9
 801694e:	eec5 6a04 	vdiv.f32	s13, s10, s8
 8016952:	ee66 6a87 	vmul.f32	s13, s13, s14
 8016956:	bb7b      	cbnz	r3, 80169b8 <expm1f+0x144>
 8016958:	eef0 7a47 	vmov.f32	s15, s14
 801695c:	eed0 7a26 	vfnms.f32	s15, s0, s13
 8016960:	e025      	b.n	80169ae <expm1f+0x13a>
 8016962:	eebe 7a00 	vmov.f32	s14, #224	; 0xbf000000 -0.5
 8016966:	2a00      	cmp	r2, #0
 8016968:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 801696c:	bfb8      	it	lt
 801696e:	eef0 7a47 	vmovlt.f32	s15, s14
 8016972:	ed9f 7a4c 	vldr	s14, [pc, #304]	; 8016aa4 <expm1f+0x230>
 8016976:	eddf 6a43 	vldr	s13, [pc, #268]	; 8016a84 <expm1f+0x210>
 801697a:	ee40 7a07 	vmla.f32	s15, s0, s14
 801697e:	eeb0 7a40 	vmov.f32	s14, s0
 8016982:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8016986:	ee17 3a90 	vmov	r3, s15
 801698a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801698e:	eea7 7ae6 	vfms.f32	s14, s15, s13
 8016992:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8016a88 <expm1f+0x214>
 8016996:	ee67 7aa6 	vmul.f32	s15, s15, s13
 801699a:	e7aa      	b.n	80168f2 <expm1f+0x7e>
 801699c:	f1b3 5f4c 	cmp.w	r3, #855638016	; 0x33000000
 80169a0:	d208      	bcs.n	80169b4 <expm1f+0x140>
 80169a2:	eddf 7a41 	vldr	s15, [pc, #260]	; 8016aa8 <expm1f+0x234>
 80169a6:	ee70 7a27 	vadd.f32	s15, s0, s15
 80169aa:	ee77 7ae7 	vsub.f32	s15, s15, s15
 80169ae:	ee30 0a67 	vsub.f32	s0, s0, s15
 80169b2:	4770      	bx	lr
 80169b4:	2300      	movs	r3, #0
 80169b6:	e7a2      	b.n	80168fe <expm1f+0x8a>
 80169b8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80169bc:	1c5a      	adds	r2, r3, #1
 80169be:	eed6 7a80 	vfnms.f32	s15, s13, s0
 80169c2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80169c6:	d106      	bne.n	80169d6 <expm1f+0x162>
 80169c8:	ee70 7a67 	vsub.f32	s15, s0, s15
 80169cc:	eebe 0a00 	vmov.f32	s0, #224	; 0xbf000000 -0.5
 80169d0:	eea7 0aa5 	vfma.f32	s0, s15, s11
 80169d4:	4770      	bx	lr
 80169d6:	2b01      	cmp	r3, #1
 80169d8:	d118      	bne.n	8016a0c <expm1f+0x198>
 80169da:	eebd 7a00 	vmov.f32	s14, #208	; 0xbe800000 -0.250
 80169de:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80169e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80169e6:	bf5b      	ittet	pl
 80169e8:	ee70 7a67 	vsubpl.f32	s15, s0, s15
 80169ec:	eeb0 7a00 	vmovpl.f32	s14, #0	; 0x40000000  2.0
 80169f0:	ee30 0a25 	vaddmi.f32	s0, s0, s11
 80169f4:	eea7 6a87 	vfmapl.f32	s12, s15, s14
 80169f8:	bf43      	ittte	mi
 80169fa:	ee77 7ac0 	vsubmi.f32	s15, s15, s0
 80169fe:	eeb8 0a00 	vmovmi.f32	s0, #128	; 0xc0000000 -2.0
 8016a02:	ee27 0a80 	vmulmi.f32	s0, s15, s0
 8016a06:	eeb0 0a46 	vmovpl.f32	s0, s12
 8016a0a:	4770      	bx	lr
 8016a0c:	1c5a      	adds	r2, r3, #1
 8016a0e:	2a39      	cmp	r2, #57	; 0x39
 8016a10:	ea4f 51c3 	mov.w	r1, r3, lsl #23
 8016a14:	d90b      	bls.n	8016a2e <expm1f+0x1ba>
 8016a16:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8016a1a:	ee36 0a40 	vsub.f32	s0, s12, s0
 8016a1e:	ee10 3a10 	vmov	r3, s0
 8016a22:	440b      	add	r3, r1
 8016a24:	ee00 3a10 	vmov	s0, r3
 8016a28:	ee30 0a46 	vsub.f32	s0, s0, s12
 8016a2c:	4770      	bx	lr
 8016a2e:	2b16      	cmp	r3, #22
 8016a30:	dc11      	bgt.n	8016a56 <expm1f+0x1e2>
 8016a32:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8016a36:	fa42 f303 	asr.w	r3, r2, r3
 8016a3a:	f1c3 537e 	rsb	r3, r3, #1065353216	; 0x3f800000
 8016a3e:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8016a42:	ee07 3a90 	vmov	s15, r3
 8016a46:	ee37 0ac0 	vsub.f32	s0, s15, s0
 8016a4a:	ee10 3a10 	vmov	r3, s0
 8016a4e:	440b      	add	r3, r1
 8016a50:	ee00 3a10 	vmov	s0, r3
 8016a54:	4770      	bx	lr
 8016a56:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
 8016a5a:	05db      	lsls	r3, r3, #23
 8016a5c:	ee07 3a10 	vmov	s14, r3
 8016a60:	ee77 7a87 	vadd.f32	s15, s15, s14
 8016a64:	ee70 7a67 	vsub.f32	s15, s0, s15
 8016a68:	ee37 0a86 	vadd.f32	s0, s15, s12
 8016a6c:	e7ed      	b.n	8016a4a <expm1f+0x1d6>
 8016a6e:	bf00      	nop
 8016a70:	4195b843 	.word	0x4195b843
 8016a74:	42b17217 	.word	0x42b17217
 8016a78:	0da24260 	.word	0x0da24260
 8016a7c:	3eb17218 	.word	0x3eb17218
 8016a80:	3f851591 	.word	0x3f851591
 8016a84:	3f317180 	.word	0x3f317180
 8016a88:	3717f7d1 	.word	0x3717f7d1
 8016a8c:	b717f7d1 	.word	0xb717f7d1
 8016a90:	b457edbb 	.word	0xb457edbb
 8016a94:	36867e54 	.word	0x36867e54
 8016a98:	bd088889 	.word	0xbd088889
 8016a9c:	b8a670cd 	.word	0xb8a670cd
 8016aa0:	3ad00d01 	.word	0x3ad00d01
 8016aa4:	3fb8aa3b 	.word	0x3fb8aa3b
 8016aa8:	7149f2ca 	.word	0x7149f2ca

08016aac <finitef>:
 8016aac:	b082      	sub	sp, #8
 8016aae:	ed8d 0a01 	vstr	s0, [sp, #4]
 8016ab2:	9801      	ldr	r0, [sp, #4]
 8016ab4:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 8016ab8:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 8016abc:	bfac      	ite	ge
 8016abe:	2000      	movge	r0, #0
 8016ac0:	2001      	movlt	r0, #1
 8016ac2:	b002      	add	sp, #8
 8016ac4:	4770      	bx	lr
	...

08016ac8 <nanf>:
 8016ac8:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8016ad0 <nanf+0x8>
 8016acc:	4770      	bx	lr
 8016ace:	bf00      	nop
 8016ad0:	7fc00000 	.word	0x7fc00000

08016ad4 <scalbnf>:
 8016ad4:	ee10 3a10 	vmov	r3, s0
 8016ad8:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 8016adc:	d025      	beq.n	8016b2a <scalbnf+0x56>
 8016ade:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 8016ae2:	d302      	bcc.n	8016aea <scalbnf+0x16>
 8016ae4:	ee30 0a00 	vadd.f32	s0, s0, s0
 8016ae8:	4770      	bx	lr
 8016aea:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 8016aee:	d122      	bne.n	8016b36 <scalbnf+0x62>
 8016af0:	4b2a      	ldr	r3, [pc, #168]	; (8016b9c <scalbnf+0xc8>)
 8016af2:	eddf 7a2b 	vldr	s15, [pc, #172]	; 8016ba0 <scalbnf+0xcc>
 8016af6:	4298      	cmp	r0, r3
 8016af8:	ee20 0a27 	vmul.f32	s0, s0, s15
 8016afc:	db16      	blt.n	8016b2c <scalbnf+0x58>
 8016afe:	ee10 3a10 	vmov	r3, s0
 8016b02:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8016b06:	3a19      	subs	r2, #25
 8016b08:	4402      	add	r2, r0
 8016b0a:	2afe      	cmp	r2, #254	; 0xfe
 8016b0c:	dd15      	ble.n	8016b3a <scalbnf+0x66>
 8016b0e:	ee10 3a10 	vmov	r3, s0
 8016b12:	eddf 7a24 	vldr	s15, [pc, #144]	; 8016ba4 <scalbnf+0xd0>
 8016b16:	eddf 6a24 	vldr	s13, [pc, #144]	; 8016ba8 <scalbnf+0xd4>
 8016b1a:	2b00      	cmp	r3, #0
 8016b1c:	eeb0 7a67 	vmov.f32	s14, s15
 8016b20:	bfb8      	it	lt
 8016b22:	eef0 7a66 	vmovlt.f32	s15, s13
 8016b26:	ee27 0a27 	vmul.f32	s0, s14, s15
 8016b2a:	4770      	bx	lr
 8016b2c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 8016bac <scalbnf+0xd8>
 8016b30:	ee20 0a27 	vmul.f32	s0, s0, s15
 8016b34:	4770      	bx	lr
 8016b36:	0dd2      	lsrs	r2, r2, #23
 8016b38:	e7e6      	b.n	8016b08 <scalbnf+0x34>
 8016b3a:	2a00      	cmp	r2, #0
 8016b3c:	dd06      	ble.n	8016b4c <scalbnf+0x78>
 8016b3e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8016b42:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8016b46:	ee00 3a10 	vmov	s0, r3
 8016b4a:	4770      	bx	lr
 8016b4c:	f112 0f16 	cmn.w	r2, #22
 8016b50:	da1a      	bge.n	8016b88 <scalbnf+0xb4>
 8016b52:	f24c 3350 	movw	r3, #50000	; 0xc350
 8016b56:	4298      	cmp	r0, r3
 8016b58:	ee10 3a10 	vmov	r3, s0
 8016b5c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8016b60:	dd0a      	ble.n	8016b78 <scalbnf+0xa4>
 8016b62:	ed9f 0a10 	vldr	s0, [pc, #64]	; 8016ba4 <scalbnf+0xd0>
 8016b66:	ed9f 7a10 	vldr	s14, [pc, #64]	; 8016ba8 <scalbnf+0xd4>
 8016b6a:	eef0 7a40 	vmov.f32	s15, s0
 8016b6e:	2b00      	cmp	r3, #0
 8016b70:	bf18      	it	ne
 8016b72:	eeb0 0a47 	vmovne.f32	s0, s14
 8016b76:	e7db      	b.n	8016b30 <scalbnf+0x5c>
 8016b78:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 8016bac <scalbnf+0xd8>
 8016b7c:	ed9f 7a0c 	vldr	s14, [pc, #48]	; 8016bb0 <scalbnf+0xdc>
 8016b80:	eef0 7a40 	vmov.f32	s15, s0
 8016b84:	2b00      	cmp	r3, #0
 8016b86:	e7f3      	b.n	8016b70 <scalbnf+0x9c>
 8016b88:	3219      	adds	r2, #25
 8016b8a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8016b8e:	ea43 53c2 	orr.w	r3, r3, r2, lsl #23
 8016b92:	eddf 7a08 	vldr	s15, [pc, #32]	; 8016bb4 <scalbnf+0xe0>
 8016b96:	ee07 3a10 	vmov	s14, r3
 8016b9a:	e7c4      	b.n	8016b26 <scalbnf+0x52>
 8016b9c:	ffff3cb0 	.word	0xffff3cb0
 8016ba0:	4c000000 	.word	0x4c000000
 8016ba4:	7149f2ca 	.word	0x7149f2ca
 8016ba8:	f149f2ca 	.word	0xf149f2ca
 8016bac:	0da24260 	.word	0x0da24260
 8016bb0:	8da24260 	.word	0x8da24260
 8016bb4:	33000000 	.word	0x33000000

08016bb8 <_init>:
 8016bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016bba:	bf00      	nop
 8016bbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016bbe:	bc08      	pop	{r3}
 8016bc0:	469e      	mov	lr, r3
 8016bc2:	4770      	bx	lr

08016bc4 <_fini>:
 8016bc4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016bc6:	bf00      	nop
 8016bc8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8016bca:	bc08      	pop	{r3}
 8016bcc:	469e      	mov	lr, r3
 8016bce:	4770      	bx	lr
