{
  "creator": "Yosys 0.27+22 (git sha1 53c0a6b78, clang 10.0.0-4ubuntu1 -fPIC -Os)",
  "modules": {
    "ICESTORM_LC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2136.1-2420.10"
      },
      "parameter_default_values": {
        "ASYNC_SR": "0",
        "CARRY_ENABLE": "0",
        "CIN_CONST": "0",
        "CIN_SET": "0",
        "DFF_ENABLE": "0",
        "LUT_INIT": "0000000000000000",
        "NEG_CLK": "0",
        "SET_NORESET": "0"
      },
      "ports": {
        "I0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "CIN": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "CEN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SR": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LO": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "COUT": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
        "$specify$126": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000001101001",
            "T_FALL_MIN": "00000000000000000000000001010101",
            "T_FALL_TYP": "00000000000000000000000001011110",
            "T_RISE_MAX": "00000000000000000000000001111110",
            "T_RISE_MIN": "00000000000000000000000001100101",
            "T_RISE_TYP": "00000000000000000000000001110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2231.2-2231.43"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 6 ]
          }
        },
        "$specify$127": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000111000001",
            "T_RISE_MIN": "00000000000000000000000101101001",
            "T_RISE_TYP": "00000000000000000000000110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2233.2-2233.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$128": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000110000010",
            "T_FALL_MIN": "00000000000000000000000100110110",
            "T_FALL_TYP": "00000000000000000000000101010111",
            "T_RISE_MAX": "00000000000000000000000101101101",
            "T_RISE_MIN": "00000000000000000000000100100101",
            "T_RISE_TYP": "00000000000000000000000101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2235.2-2235.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        },
        "$specify$129": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000011110101",
            "T_FALL_MIN": "00000000000000000000000011000101",
            "T_FALL_TYP": "00000000000000000000000011011010",
            "T_RISE_MAX": "00000000000000000000000100000011",
            "T_RISE_MIN": "00000000000000000000000011010001",
            "T_RISE_TYP": "00000000000000000000000011100111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2237.2-2237.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$130": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000110010000",
            "T_RISE_MIN": "00000000000000000000000101000001",
            "T_RISE_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2239.2-2239.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$131": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101111011",
            "T_FALL_MIN": "00000000000000000000000100110000",
            "T_FALL_TYP": "00000000000000000000000101010001",
            "T_RISE_MAX": "00000000000000000000000101000011",
            "T_RISE_MIN": "00000000000000000000000100000011",
            "T_RISE_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2241.2-2241.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 3 ]
          }
        },
        "$specify$132": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000010000101",
            "T_FALL_MIN": "00000000000000000000000001101011",
            "T_FALL_TYP": "00000000000000000000000001110110",
            "T_RISE_MAX": "00000000000000000000000011100111",
            "T_RISE_MIN": "00000000000000000000000010111010",
            "T_RISE_TYP": "00000000000000000000000011001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2243.2-2243.44"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 12 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$133": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000101011111",
            "T_FALL_MIN": "00000000000000000000000100011010",
            "T_FALL_TYP": "00000000000000000000000100111000",
            "T_RISE_MAX": "00000000000000000000000101111011",
            "T_RISE_MIN": "00000000000000000000000100110000",
            "T_RISE_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2245.2-2245.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$134": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2247.2-2247.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 4 ]
          }
        },
        "$specify$135": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100100000",
            "T_FALL_MIN": "00000000000000000000000011100111",
            "T_FALL_TYP": "00000000000000000000000100000000",
            "T_RISE_MAX": "00000000000000000000000100111100",
            "T_RISE_MIN": "00000000000000000000000011111110",
            "T_RISE_TYP": "00000000000000000000000100011001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2249.2-2249.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$136": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000100010010",
            "T_FALL_MIN": "00000000000000000000000011011100",
            "T_FALL_TYP": "00000000000000000000000011110011",
            "T_RISE_MAX": "00000000000000000000000100001011",
            "T_RISE_MIN": "00000000000000000000000011010110",
            "T_RISE_TYP": "00000000000000000000000011101101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2251.2-2251.42"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 10 ],
            "EN": [ "1" ],
            "SRC": [ 5 ]
          }
        },
        "$specify$137": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001000011100",
            "T_FALL_MIN": "00000000000000000000000110110010",
            "T_FALL_TYP": "00000000000000000000000111100000",
            "T_RISE_MAX": "00000000000000000000001000011100",
            "T_RISE_MIN": "00000000000000000000000110110010",
            "T_RISE_TYP": "00000000000000000000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2253.2-2253.59"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x" ],
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 7 ]
          }
        },
        "$specify$138": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001001010111",
            "T_FALL_MIN": "00000000000000000000000111100010",
            "T_FALL_TYP": "00000000000000000000001000010101",
            "T_RISE_MAX": "00000000000000000000001001010111",
            "T_RISE_MIN": "00000000000000000000000111100010",
            "T_RISE_TYP": "00000000000000000000001000010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2255.2-2255.41"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 11 ],
            "EN": [ "1" ],
            "SRC": [ 9 ]
          }
        },
        "$specify$139": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2257.2-2257.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$140": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2259.2-2259.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$141": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000111010110",
            "T_LIMIT_MIN": "00000000000000000000000101111010",
            "T_LIMIT_TYP": "00000000000000000000000110100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2260.2-2260.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$142": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2261.2-2261.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$143": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2263.2-2263.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$144": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2265.2-2265.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$145": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000110010000",
            "T_LIMIT_MIN": "00000000000000000000000101000001",
            "T_LIMIT_TYP": "00000000000000000000000101100011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2266.2-2266.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$146": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101111011",
            "T_LIMIT_MIN": "00000000000000000000000100110000",
            "T_LIMIT_TYP": "00000000000000000000000101010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2267.2-2267.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 3 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$147": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2269.2-2269.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$148": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2271.2-2271.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$149": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101110100",
            "T_LIMIT_MIN": "00000000000000000000000100101011",
            "T_LIMIT_TYP": "00000000000000000000000101001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2272.2-2272.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$150": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000101000011",
            "T_LIMIT_MIN": "00000000000000000000000100000011",
            "T_LIMIT_TYP": "00000000000000000000000100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2273.2-2273.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 4 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$151": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2275.2-2275.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$152": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2277.2-2277.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$153": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000011011100",
            "T_LIMIT_TYP": "00000000000000000000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2278.2-2278.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$154": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011011001",
            "T_LIMIT_MIN": "00000000000000000000000010101111",
            "T_LIMIT_TYP": "00000000000000000000000010110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2279.2-2279.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 5 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$155": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2281.2-2281.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$156": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000000000000",
            "T_LIMIT_MIN": "00000000000000000000000000000000",
            "T_LIMIT_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2283.2-2283.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 8 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$157": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2285.2-2285.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$158": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "1",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2287.2-2287.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$159": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000010100011",
            "T_LIMIT_TYP": "00000000000000000000000010110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2288.2-2288.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$160": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "1",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setuphold",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000001110001",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2289.2-2289.58"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 9 ],
            "DST_EN": [ "1" ],
            "SRC": [ 7 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "CEN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2137.34-2137.37"
          }
        },
        "CIN": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2137.24-2137.27"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2137.29-2137.32"
          }
        },
        "COUT": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2140.9-2140.13"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2137.8-2137.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2137.12-2137.14"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2137.16-2137.18"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2137.20-2137.22"
          }
        },
        "LO": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2138.9-2138.11"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2139.9-2139.10"
          }
        },
        "SR": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2137.39-2137.41"
          }
        }
      }
    },
    "ICESTORM_RAM": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3167.1-3502.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "NEG_CLK_R": "0",
        "NEG_CLK_W": "0",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA_15": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "RDATA_14": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "RDATA_13": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "RDATA_12": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "RDATA_11": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "RDATA_10": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RDATA_9": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RDATA_8": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "RDATA_7": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "RDATA_6": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "RDATA_5": {
          "direction": "output",
          "bits": [ 12 ]
        },
        "RDATA_4": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "RDATA_3": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "RDATA_2": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "RDATA_1": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "RDATA_0": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR_10": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "RADDR_9": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "RADDR_8": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "RADDR_7": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "RADDR_6": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "RADDR_5": {
          "direction": "input",
          "bits": [ 26 ]
        },
        "RADDR_4": {
          "direction": "input",
          "bits": [ 27 ]
        },
        "RADDR_3": {
          "direction": "input",
          "bits": [ 28 ]
        },
        "RADDR_2": {
          "direction": "input",
          "bits": [ 29 ]
        },
        "RADDR_1": {
          "direction": "input",
          "bits": [ 30 ]
        },
        "RADDR_0": {
          "direction": "input",
          "bits": [ 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR_10": {
          "direction": "input",
          "bits": [ 35 ]
        },
        "WADDR_9": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "WADDR_8": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "WADDR_7": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "WADDR_6": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "WADDR_5": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "WADDR_4": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "WADDR_3": {
          "direction": "input",
          "bits": [ 42 ]
        },
        "WADDR_2": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "WADDR_1": {
          "direction": "input",
          "bits": [ 44 ]
        },
        "WADDR_0": {
          "direction": "input",
          "bits": [ 45 ]
        },
        "MASK_15": {
          "direction": "input",
          "bits": [ 46 ]
        },
        "MASK_14": {
          "direction": "input",
          "bits": [ 47 ]
        },
        "MASK_13": {
          "direction": "input",
          "bits": [ 48 ]
        },
        "MASK_12": {
          "direction": "input",
          "bits": [ 49 ]
        },
        "MASK_11": {
          "direction": "input",
          "bits": [ 50 ]
        },
        "MASK_10": {
          "direction": "input",
          "bits": [ 51 ]
        },
        "MASK_9": {
          "direction": "input",
          "bits": [ 52 ]
        },
        "MASK_8": {
          "direction": "input",
          "bits": [ 53 ]
        },
        "MASK_7": {
          "direction": "input",
          "bits": [ 54 ]
        },
        "MASK_6": {
          "direction": "input",
          "bits": [ 55 ]
        },
        "MASK_5": {
          "direction": "input",
          "bits": [ 56 ]
        },
        "MASK_4": {
          "direction": "input",
          "bits": [ 57 ]
        },
        "MASK_3": {
          "direction": "input",
          "bits": [ 58 ]
        },
        "MASK_2": {
          "direction": "input",
          "bits": [ 59 ]
        },
        "MASK_1": {
          "direction": "input",
          "bits": [ 60 ]
        },
        "MASK_0": {
          "direction": "input",
          "bits": [ 61 ]
        },
        "WDATA_15": {
          "direction": "input",
          "bits": [ 62 ]
        },
        "WDATA_14": {
          "direction": "input",
          "bits": [ 63 ]
        },
        "WDATA_13": {
          "direction": "input",
          "bits": [ 64 ]
        },
        "WDATA_12": {
          "direction": "input",
          "bits": [ 65 ]
        },
        "WDATA_11": {
          "direction": "input",
          "bits": [ 66 ]
        },
        "WDATA_10": {
          "direction": "input",
          "bits": [ 67 ]
        },
        "WDATA_9": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "WDATA_8": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "WDATA_7": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "WDATA_6": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "WDATA_5": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "WDATA_4": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "WDATA_3": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "WDATA_2": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "WDATA_1": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "WDATA_0": {
          "direction": "input",
          "bits": [ 77 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MASK_0": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3173.135-3173.141"
          }
        },
        "MASK_1": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3173.127-3173.133"
          }
        },
        "MASK_10": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3173.54-3173.61"
          }
        },
        "MASK_11": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3173.45-3173.52"
          }
        },
        "MASK_12": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3173.36-3173.43"
          }
        },
        "MASK_13": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3173.27-3173.34"
          }
        },
        "MASK_14": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3173.18-3173.25"
          }
        },
        "MASK_15": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3173.9-3173.16"
          }
        },
        "MASK_2": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3173.119-3173.125"
          }
        },
        "MASK_3": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3173.111-3173.117"
          }
        },
        "MASK_4": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3173.103-3173.109"
          }
        },
        "MASK_5": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3173.95-3173.101"
          }
        },
        "MASK_6": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3173.87-3173.93"
          }
        },
        "MASK_7": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3173.79-3173.85"
          }
        },
        "MASK_8": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3173.71-3173.77"
          }
        },
        "MASK_9": {
          "hide_name": 0,
          "bits": [ 52 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3173.63-3173.69"
          }
        },
        "RADDR_0": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3170.100-3170.107"
          }
        },
        "RADDR_1": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3170.91-3170.98"
          }
        },
        "RADDR_10": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3170.9-3170.17"
          }
        },
        "RADDR_2": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3170.82-3170.89"
          }
        },
        "RADDR_3": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3170.73-3170.80"
          }
        },
        "RADDR_4": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3170.64-3170.71"
          }
        },
        "RADDR_5": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3170.55-3170.62"
          }
        },
        "RADDR_6": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3170.46-3170.53"
          }
        },
        "RADDR_7": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3170.37-3170.44"
          }
        },
        "RADDR_8": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3170.28-3170.35"
          }
        },
        "RADDR_9": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3170.19-3170.26"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3169.9-3169.13"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3169.15-3169.20"
          }
        },
        "RDATA_0": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3168.150-3168.157"
          }
        },
        "RDATA_1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3168.141-3168.148"
          }
        },
        "RDATA_10": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3168.59-3168.67"
          }
        },
        "RDATA_11": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3168.49-3168.57"
          }
        },
        "RDATA_12": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3168.39-3168.47"
          }
        },
        "RDATA_13": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3168.29-3168.37"
          }
        },
        "RDATA_14": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3168.19-3168.27"
          }
        },
        "RDATA_15": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3168.9-3168.17"
          }
        },
        "RDATA_2": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3168.132-3168.139"
          }
        },
        "RDATA_3": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3168.123-3168.130"
          }
        },
        "RDATA_4": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3168.114-3168.121"
          }
        },
        "RDATA_5": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3168.105-3168.112"
          }
        },
        "RDATA_6": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3168.96-3168.103"
          }
        },
        "RDATA_7": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3168.87-3168.94"
          }
        },
        "RDATA_8": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3168.78-3168.85"
          }
        },
        "RDATA_9": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3168.69-3168.76"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3169.22-3169.24"
          }
        },
        "WADDR_0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3172.100-3172.107"
          }
        },
        "WADDR_1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3172.91-3172.98"
          }
        },
        "WADDR_10": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3172.9-3172.17"
          }
        },
        "WADDR_2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3172.82-3172.89"
          }
        },
        "WADDR_3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3172.73-3172.80"
          }
        },
        "WADDR_4": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3172.64-3172.71"
          }
        },
        "WADDR_5": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3172.55-3172.62"
          }
        },
        "WADDR_6": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3172.46-3172.53"
          }
        },
        "WADDR_7": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3172.37-3172.44"
          }
        },
        "WADDR_8": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3172.28-3172.35"
          }
        },
        "WADDR_9": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3172.19-3172.26"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3171.9-3171.13"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3171.15-3171.20"
          }
        },
        "WDATA_0": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3174.150-3174.157"
          }
        },
        "WDATA_1": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3174.141-3174.148"
          }
        },
        "WDATA_10": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3174.59-3174.67"
          }
        },
        "WDATA_11": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3174.49-3174.57"
          }
        },
        "WDATA_12": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3174.39-3174.47"
          }
        },
        "WDATA_13": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3174.29-3174.37"
          }
        },
        "WDATA_14": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3174.19-3174.27"
          }
        },
        "WDATA_15": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3174.9-3174.17"
          }
        },
        "WDATA_2": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3174.132-3174.139"
          }
        },
        "WDATA_3": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3174.123-3174.130"
          }
        },
        "WDATA_4": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3174.114-3174.121"
          }
        },
        "WDATA_5": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3174.105-3174.112"
          }
        },
        "WDATA_6": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3174.96-3174.103"
          }
        },
        "WDATA_7": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3174.87-3174.94"
          }
        },
        "WDATA_8": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3174.78-3174.85"
          }
        },
        "WDATA_9": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3174.69-3174.76"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3171.22-3171.24"
          }
        }
      }
    },
    "SB_CARRY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:228.1-260.10"
      },
      "ports": {
        "CO": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CI": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:228.43-228.45"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:228.25-228.27"
          }
        },
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:228.35-228.37"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:228.39-228.41"
          }
        }
      }
    },
    "SB_DFF": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:265.1-300.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:267.8-267.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:267.11-267.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:266.13-266.14"
          }
        }
      }
    },
    "SB_DFFE": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:303.1-347.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:305.8-305.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:307.8-307.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:306.8-306.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:304.13-304.14"
          }
        }
      }
    },
    "SB_DFFER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:653.1-730.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:655.8-655.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:658.8-658.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:654.13-654.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:657.8-657.9"
          }
        }
      }
    },
    "SB_DFFES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:794.1-871.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:796.8-796.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:799.8-799.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:797.8-797.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:795.13-795.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:798.8-798.9"
          }
        }
      }
    },
    "SB_DFFESR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:592.1-650.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:594.8-594.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:597.8-597.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:595.8-595.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:593.13-593.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:596.8-596.9"
          }
        }
      }
    },
    "SB_DFFESS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:733.1-791.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:735.8-735.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:738.8-738.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:736.8-736.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:734.13-734.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:737.8-737.9"
          }
        }
      }
    },
    "SB_DFFN": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:876.1-911.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:878.8-878.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:878.11-878.12"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:877.13-877.14"
          }
        }
      }
    },
    "SB_DFFNE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:914.1-958.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:916.8-916.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:918.8-918.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:917.8-917.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:915.13-915.14"
          }
        }
      }
    },
    "SB_DFFNER": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1264.1-1341.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1266.8-1266.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1269.8-1269.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1267.8-1267.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1265.13-1265.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1268.8-1268.9"
          }
        }
      }
    },
    "SB_DFFNES": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1405.1-1483.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1407.8-1407.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1410.8-1410.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1408.8-1408.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1406.13-1406.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1409.8-1409.9"
          }
        }
      }
    },
    "SB_DFFNESR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1203.1-1261.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1205.8-1205.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1208.8-1208.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1206.8-1206.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1204.13-1204.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1207.8-1207.9"
          }
        }
      }
    },
    "SB_DFFNESS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1344.1-1402.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1346.8-1346.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1349.8-1349.9"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1347.8-1347.9"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1345.13-1345.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1348.8-1348.9"
          }
        }
      }
    },
    "SB_DFFNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1011.1-1079.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1013.8-1013.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1013.14-1013.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1012.13-1012.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1013.11-1013.12"
          }
        }
      }
    },
    "SB_DFFNS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1132.1-1200.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1134.8-1134.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1134.14-1134.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1133.13-1133.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1134.11-1134.12"
          }
        }
      }
    },
    "SB_DFFNSR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:961.1-1008.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:963.8-963.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:963.14-963.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:962.13-962.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:963.11-963.12"
          }
        }
      }
    },
    "SB_DFFNSS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1082.1-1129.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1084.8-1084.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1084.14-1084.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1083.13-1083.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1084.11-1084.12"
          }
        }
      }
    },
    "SB_DFFR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:400.1-468.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:402.8-402.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:402.14-402.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:401.13-401.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:402.11-402.12"
          }
        }
      }
    },
    "SB_DFFS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:521.1-589.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:523.8-523.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:523.14-523.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:522.13-522.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:523.11-523.12"
          }
        }
      }
    },
    "SB_DFFSR": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:350.1-397.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "R": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:352.8-352.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:352.14-352.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:351.13-351.14"
          }
        },
        "R": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:352.11-352.12"
          }
        }
      }
    },
    "SB_DFFSS": {
      "attributes": {
        "abc9_flop": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:471.1-518.10"
      },
      "ports": {
        "Q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:473.8-473.9"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:473.14-473.15"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "init": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:472.13-472.14"
          }
        },
        "S": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:473.11-473.12"
          }
        }
      }
    },
    "SB_FILTER_50NS": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2856.1-2860.10"
      },
      "ports": {
        "FILTERIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "FILTEROUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "FILTERIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2857.8-2857.16"
          }
        },
        "FILTEROUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2858.9-2858.18"
          }
        }
      }
    },
    "SB_GB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:162.1-172.10"
      },
      "ports": {
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:164.9-164.29"
          }
        },
        "USER_SIGNAL_TO_GLOBAL_BUFFER": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:163.9-163.37"
          }
        }
      }
    },
    "SB_GB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:123.1-160.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:127.9-127.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:133.9-133.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:134.9-134.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:131.9-131.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:132.9-132.16"
          }
        },
        "GLOBAL_BUFFER_OUTPUT": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:125.9-125.29"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:128.9-128.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:126.9-126.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:129.9-129.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:130.9-130.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:124.9-124.20"
          }
        }
      }
    },
    "SB_HFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2664.1-2681.10"
      },
      "parameter_default_values": {
        "CLKHF_DIV": "0b00",
        "TRIM_EN": "0b0"
      },
      "ports": {
        "TRIM0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "TRIM1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "TRIM2": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "TRIM3": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "TRIM4": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "TRIM5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "TRIM6": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "TRIM7": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "TRIM8": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "TRIM9": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "CLKHFPU": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "CLKHFEN": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "CLKHF": {
          "direction": "output",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKHF": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2677.9-2677.14"
          }
        },
        "CLKHFEN": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2676.8-2676.15"
          }
        },
        "CLKHFPU": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2675.8-2675.15"
          }
        },
        "TRIM0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2665.8-2665.13"
          }
        },
        "TRIM1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2666.8-2666.13"
          }
        },
        "TRIM2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2667.8-2667.13"
          }
        },
        "TRIM3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2668.8-2668.13"
          }
        },
        "TRIM4": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2669.8-2669.13"
          }
        },
        "TRIM5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2670.8-2670.13"
          }
        },
        "TRIM6": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2671.8-2671.13"
          }
        },
        "TRIM7": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2672.8-2672.13"
          }
        },
        "TRIM8": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2673.8-2673.13"
          }
        },
        "TRIM9": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2674.8-2674.13"
          }
        }
      }
    },
    "SB_I2C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2733.1-2773.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0001",
        "I2C_SLAVE_INIT_ADDR": "0b1111100001"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "SCLI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SDAI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 23 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 24 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "I2CIRQ": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "I2CWKUP": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SCLO": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SCLOE": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SDAO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SDAOE": {
          "direction": "output",
          "bits": [ 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I2CIRQ": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2764.9-2764.15"
          }
        },
        "I2CWKUP": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2765.9-2765.16"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2763.9-2763.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2744.9-2744.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2743.9-2743.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2742.9-2742.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2741.9-2741.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2740.9-2740.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2739.9-2739.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2738.9-2738.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2737.9-2737.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2734.9-2734.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2752.9-2752.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2751.9-2751.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2750.9-2750.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2749.9-2749.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2748.9-2748.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2747.9-2747.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2746.9-2746.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2745.9-2745.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2762.9-2762.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2761.9-2761.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2760.9-2760.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2759.9-2759.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2758.9-2758.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2757.9-2757.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2756.9-2756.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2755.9-2755.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2735.9-2735.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2736.9-2736.15"
          }
        },
        "SCLI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2753.9-2753.13"
          }
        },
        "SCLO": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2766.9-2766.13"
          }
        },
        "SCLOE": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2767.9-2767.14"
          }
        },
        "SDAI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2754.9-2754.13"
          }
        },
        "SDAO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2768.9-2768.13"
          }
        },
        "SDAOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2769.9-2769.14"
          }
        }
      }
    },
    "SB_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:17.1-121.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:20.9-20.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:26.9-26.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:27.9-27.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:24.9-24.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:25.9-25.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:21.9-21.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:19.9-19.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:22.9-22.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:23.9-23.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:18.9-18.20"
          }
        }
      }
    },
    "SB_IO_I3C": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2862.1-2929.10"
      },
      "parameter_default_values": {
        "IO_STANDARD": "SB_LVCMOS",
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000",
        "PULLUP": "0",
        "WEAK_PULLUP": "0"
      },
      "ports": {
        "PACKAGE_PIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCH_INPUT_VALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCK_ENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUT_CLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUT_CLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUT_ENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "D_OUT_0": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "D_OUT_1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "D_IN_0": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "D_IN_1": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "PU_ENB": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "WEAK_PU_ENB": {
          "direction": "input",
          "bits": [ 13 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCK_ENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2865.9-2865.21"
          }
        },
        "D_IN_0": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2871.9-2871.15"
          }
        },
        "D_IN_1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2872.9-2872.15"
          }
        },
        "D_OUT_0": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2869.9-2869.16"
          }
        },
        "D_OUT_1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2870.9-2870.16"
          }
        },
        "INPUT_CLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2866.9-2866.18"
          }
        },
        "LATCH_INPUT_VALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2864.9-2864.26"
          }
        },
        "OUTPUT_CLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2867.9-2867.19"
          }
        },
        "OUTPUT_ENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2868.9-2868.22"
          }
        },
        "PACKAGE_PIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2863.9-2863.20"
          }
        },
        "PU_ENB": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2873.9-2873.15"
          }
        },
        "WEAK_PU_ENB": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2874.9-2874.20"
          }
        }
      }
    },
    "SB_IO_OD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2931.1-2993.10"
      },
      "parameter_default_values": {
        "NEG_TRIGGER": "0",
        "PIN_TYPE": "000000"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLOCKENABLE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "INPUTCLK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "OUTPUTCLK": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "OUTPUTENABLE": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DOUT1": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "DOUT0": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "DIN1": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "DIN0": {
          "direction": "output",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLOCKENABLE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2934.9-2934.20"
          }
        },
        "DIN0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2941.9-2941.13"
          }
        },
        "DIN1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2940.9-2940.13"
          }
        },
        "DOUT0": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2939.9-2939.14"
          }
        },
        "DOUT1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2938.9-2938.14"
          }
        },
        "INPUTCLK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2935.9-2935.17"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2933.9-2933.24"
          }
        },
        "OUTPUTCLK": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2936.9-2936.18"
          }
        },
        "OUTPUTENABLE": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2937.9-2937.21"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2932.9-2932.19"
          }
        }
      }
    },
    "SB_LEDDA_IP": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2830.1-2853.10"
      },
      "ports": {
        "LEDDCS": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDDCLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "LEDDDAT7": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "LEDDDAT6": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "LEDDDAT5": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "LEDDDAT4": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "LEDDDAT3": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "LEDDDAT2": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "LEDDDAT1": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "LEDDDAT0": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "LEDDADDR3": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "LEDDADDR2": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "LEDDADDR1": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "LEDDADDR0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "LEDDDEN": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LEDDEXE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "LEDDRST": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "PWMOUT0": {
          "direction": "output",
          "bits": [ 19 ]
        },
        "PWMOUT1": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "PWMOUT2": {
          "direction": "output",
          "bits": [ 21 ]
        },
        "LEDDON": {
          "direction": "output",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "LEDDADDR0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2844.8-2844.17"
          }
        },
        "LEDDADDR1": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2843.8-2843.17"
          }
        },
        "LEDDADDR2": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2842.8-2842.17"
          }
        },
        "LEDDADDR3": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2841.8-2841.17"
          }
        },
        "LEDDCLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2832.8-2832.15"
          }
        },
        "LEDDCS": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2831.8-2831.14"
          }
        },
        "LEDDDAT0": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2840.8-2840.16"
          }
        },
        "LEDDDAT1": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2839.8-2839.16"
          }
        },
        "LEDDDAT2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2838.8-2838.16"
          }
        },
        "LEDDDAT3": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2837.8-2837.16"
          }
        },
        "LEDDDAT4": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2836.8-2836.16"
          }
        },
        "LEDDDAT5": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2835.8-2835.16"
          }
        },
        "LEDDDAT6": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2834.8-2834.16"
          }
        },
        "LEDDDAT7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2833.8-2833.16"
          }
        },
        "LEDDDEN": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2845.8-2845.15"
          }
        },
        "LEDDEXE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2846.8-2846.15"
          }
        },
        "LEDDON": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2851.9-2851.15"
          }
        },
        "LEDDRST": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2847.8-2847.15"
          }
        },
        "PWMOUT0": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2848.9-2848.16"
          }
        },
        "PWMOUT1": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2849.9-2849.16"
          }
        },
        "PWMOUT2": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2850.9-2850.16"
          }
        }
      }
    },
    "SB_LED_DRV_CUR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2709.1-2713.10"
      },
      "ports": {
        "EN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "LEDPU": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "EN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2710.8-2710.10"
          }
        },
        "LEDPU": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2711.9-2711.14"
          }
        }
      }
    },
    "SB_LFOSC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2684.1-2689.10"
      },
      "ports": {
        "CLKLFPU": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLKLFEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLKLF": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLKLF": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2687.9-2687.14"
          }
        },
        "CLKLFEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2686.8-2686.15"
          }
        },
        "CLKLFPU": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2685.8-2685.15"
          }
        }
      }
    },
    "SB_LUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:177.1-225.10"
      },
      "parameter_default_values": {
        "LUT_INIT": "0000000000000000"
      },
      "ports": {
        "O": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I0": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "I1": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "I2": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "I3": {
          "direction": "input",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:179.8-179.10"
          }
        },
        "I1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:180.8-180.10"
          }
        },
        "I2": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:181.8-181.10"
          }
        },
        "I3": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:182.8-182.10"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:178.9-178.10"
          }
        }
      }
    },
    "SB_MAC16": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2996.1-3164.10"
      },
      "parameter_default_values": {
        "A_REG": "0",
        "A_SIGNED": "0",
        "BOTADDSUB_CARRYSELECT": "00",
        "BOTADDSUB_LOWERINPUT": "00",
        "BOTADDSUB_UPPERINPUT": "0",
        "BOTOUTPUT_SELECT": "00",
        "BOT_8x8_MULT_REG": "0",
        "B_REG": "0",
        "B_SIGNED": "0",
        "C_REG": "0",
        "D_REG": "0",
        "MODE_8x8": "0",
        "NEG_TRIGGER": "0",
        "PIPELINE_16x16_MULT_REG1": "0",
        "PIPELINE_16x16_MULT_REG2": "0",
        "TOPADDSUB_CARRYSELECT": "00",
        "TOPADDSUB_LOWERINPUT": "00",
        "TOPADDSUB_UPPERINPUT": "0",
        "TOPOUTPUT_SELECT": "00",
        "TOP_8x8_MULT_REG": "0"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CE": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ]
        },
        "AHOLD": {
          "direction": "input",
          "bits": [ 68 ]
        },
        "BHOLD": {
          "direction": "input",
          "bits": [ 69 ]
        },
        "CHOLD": {
          "direction": "input",
          "bits": [ 70 ]
        },
        "DHOLD": {
          "direction": "input",
          "bits": [ 71 ]
        },
        "IRSTTOP": {
          "direction": "input",
          "bits": [ 72 ]
        },
        "IRSTBOT": {
          "direction": "input",
          "bits": [ 73 ]
        },
        "ORSTTOP": {
          "direction": "input",
          "bits": [ 74 ]
        },
        "ORSTBOT": {
          "direction": "input",
          "bits": [ 75 ]
        },
        "OLOADTOP": {
          "direction": "input",
          "bits": [ 76 ]
        },
        "OLOADBOT": {
          "direction": "input",
          "bits": [ 77 ]
        },
        "ADDSUBTOP": {
          "direction": "input",
          "bits": [ 78 ]
        },
        "ADDSUBBOT": {
          "direction": "input",
          "bits": [ 79 ]
        },
        "OHOLDTOP": {
          "direction": "input",
          "bits": [ 80 ]
        },
        "OHOLDBOT": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "ACCUMCI": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "SIGNEXTIN": {
          "direction": "input",
          "bits": [ 84 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "ACCUMCO": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "SIGNEXTOUT": {
          "direction": "output",
          "bits": [ 119 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2998.18-2998.19"
          }
        },
        "ACCUMCI": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3005.12-3005.19"
          }
        },
        "ACCUMCO": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3007.13-3007.20"
          }
        },
        "ADDSUBBOT": {
          "hide_name": 0,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3003.19-3003.28"
          }
        },
        "ADDSUBTOP": {
          "hide_name": 0,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3003.8-3003.17"
          }
        },
        "AHOLD": {
          "hide_name": 0,
          "bits": [ 68 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2999.8-2999.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2998.21-2998.22"
          }
        },
        "BHOLD": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2999.15-2999.20"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2998.15-2998.16"
          }
        },
        "CE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2997.13-2997.15"
          }
        },
        "CHOLD": {
          "hide_name": 0,
          "bits": [ 70 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2999.22-2999.27"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3005.8-3005.10"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2997.8-2997.11"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3007.9-3007.11"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2998.24-2998.25"
          }
        },
        "DHOLD": {
          "hide_name": 0,
          "bits": [ 71 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2999.29-2999.34"
          }
        },
        "IRSTBOT": {
          "hide_name": 0,
          "bits": [ 73 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3000.17-3000.24"
          }
        },
        "IRSTTOP": {
          "hide_name": 0,
          "bits": [ 72 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3000.8-3000.15"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3006.16-3006.17"
          }
        },
        "OHOLDBOT": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3004.18-3004.26"
          }
        },
        "OHOLDTOP": {
          "hide_name": 0,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3004.8-3004.16"
          }
        },
        "OLOADBOT": {
          "hide_name": 0,
          "bits": [ 77 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3002.18-3002.26"
          }
        },
        "OLOADTOP": {
          "hide_name": 0,
          "bits": [ 76 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3002.8-3002.16"
          }
        },
        "ORSTBOT": {
          "hide_name": 0,
          "bits": [ 75 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3001.17-3001.24"
          }
        },
        "ORSTTOP": {
          "hide_name": 0,
          "bits": [ 74 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3001.8-3001.15"
          }
        },
        "SIGNEXTIN": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3005.21-3005.30"
          }
        },
        "SIGNEXTOUT": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:3007.22-3007.32"
          }
        }
      }
    },
    "SB_PLL40_2F_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2521.1-2553.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2530.10-2530.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2528.16-2528.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2527.10-2527.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2532.10-2532.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2529.10-2529.14"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2523.10-2523.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2525.10-2525.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2524.10-2524.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2526.10-2526.23"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2522.10-2522.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2531.10-2531.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2535.10-2535.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2534.10-2534.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2533.10-2533.13"
          }
        }
      }
    },
    "SB_PLL40_2F_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2556.1-2588.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTA": "GENCLK",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "00",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2565.10-2565.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2563.16-2563.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2562.10-2562.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2567.10-2567.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2564.10-2564.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2557.10-2557.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2558.10-2558.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2560.10-2560.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2559.10-2559.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2561.10-2561.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2566.10-2566.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2570.10-2570.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2569.10-2569.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2568.10-2568.13"
          }
        }
      }
    },
    "SB_PLL40_2_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2487.1-2518.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE_PORTA": "0",
        "ENABLE_ICEGATE_PORTB": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT_PORTB": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCOREA": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBALA": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "PLLOUTCOREB": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "PLLOUTGLOBALB": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 20 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 22 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2496.10-2496.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2494.16-2494.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2493.10-2493.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2498.10-2498.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2495.10-2495.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2488.10-2488.20"
          }
        },
        "PLLOUTCOREA": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2489.10-2489.21"
          }
        },
        "PLLOUTCOREB": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2491.10-2491.21"
          }
        },
        "PLLOUTGLOBALA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2490.10-2490.23"
          }
        },
        "PLLOUTGLOBALB": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2492.10-2492.23"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2497.10-2497.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2501.10-2501.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2500.10-2500.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2499.10-2499.13"
          }
        }
      }
    },
    "SB_PLL40_CORE": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2425.1-2453.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "REFERENCECLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2432.10-2432.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2430.16-2430.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2429.10-2429.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2434.10-2434.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2431.10-2431.14"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2427.10-2427.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2428.10-2428.22"
          }
        },
        "REFERENCECLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2426.10-2426.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2433.10-2433.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2437.10-2437.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2436.10-2436.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2435.10-2435.13"
          }
        }
      }
    },
    "SB_PLL40_PAD": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2456.1-2484.10"
      },
      "parameter_default_values": {
        "DELAY_ADJUSTMENT_MODE_FEEDBACK": "FIXED",
        "DELAY_ADJUSTMENT_MODE_RELATIVE": "FIXED",
        "DIVF": "0000000",
        "DIVQ": "000",
        "DIVR": "0000",
        "ENABLE_ICEGATE": "0",
        "EXTERNAL_DIVIDE_FACTOR": "00000000000000000000000000000001",
        "FDA_FEEDBACK": "0000",
        "FDA_RELATIVE": "0000",
        "FEEDBACK_PATH": "SIMPLE",
        "FILTER_RANGE": "000",
        "PLLOUT_SELECT": "GENCLK",
        "SHIFTREG_DIV_MODE": "0",
        "TEST_MODE": "0"
      },
      "ports": {
        "PACKAGEPIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "PLLOUTCORE": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "PLLOUTGLOBAL": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "EXTFEEDBACK": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "DYNAMICDELAY": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "LOCK": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "BYPASS": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "RESETB": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "LATCHINPUTVALUE": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SDO": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "SDI": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SCLK": {
          "direction": "input",
          "bits": [ 20 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BYPASS": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2463.10-2463.16"
          }
        },
        "DYNAMICDELAY": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2461.16-2461.28"
          }
        },
        "EXTFEEDBACK": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2460.10-2460.21"
          }
        },
        "LATCHINPUTVALUE": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2465.10-2465.25"
          }
        },
        "LOCK": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2462.10-2462.14"
          }
        },
        "PACKAGEPIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2457.10-2457.20"
          }
        },
        "PLLOUTCORE": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2458.10-2458.20"
          }
        },
        "PLLOUTGLOBAL": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2459.10-2459.22"
          }
        },
        "RESETB": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2464.10-2464.16"
          }
        },
        "SCLK": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2468.10-2468.14"
          }
        },
        "SDI": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2467.10-2467.13"
          }
        },
        "SDO": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2466.10-2466.13"
          }
        }
      }
    },
    "SB_RAM40_4K": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1487.1-1724.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1661$245": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1663$246": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1669$247": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1673$248": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$90": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1661.3-1661.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$91": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1663.3-1663.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$92": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1665.3-1665.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1667.3-1667.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$94": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1669.3-1669.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1671.3-1671.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$96": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1673.3-1673.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1675.3-1675.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$98": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1677.3-1677.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1661$245_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1661.33-1661.44"
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1663$246_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1663.34-1663.45"
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1669$247_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1669.34-1669.45"
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1673$248_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1673.34-1673.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1497.16-1497.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1492.16-1492.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1489.16-1489.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1490.16-1490.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1488.16-1488.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1491.16-1491.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1496.16-1496.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1493.16-1493.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1494.16-1494.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1498.16-1498.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1495.16-1495.18"
          }
        }
      }
    },
    "SB_RAM40_4KNR": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1726.1-1860.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLK": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1797$249": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1797.33-1797.44"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1799$250": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1799.35-1799.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1805$251": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1805.34-1805.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1809$252": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1809.34-1809.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$100": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1799.3-1799.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$101": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1801.3-1801.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$102": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1803.3-1803.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$103": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1805.3-1805.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$104": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1807.3-1807.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$105": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1809.3-1809.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$106": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1811.3-1811.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$107": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1813.3-1813.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        },
        "$specify$99": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1797.3-1797.51"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1797$249_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1797.33-1797.44"
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1799$250_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1799.35-1799.46"
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1805$251_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1805.34-1805.45"
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1809$252_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1809.34-1809.45"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1736.16-1736.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1731.16-1731.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1729.16-1729.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1728.16-1728.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1727.16-1727.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1730.16-1730.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1735.16-1735.21"
          }
        },
        "WCLK": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1732.16-1732.20"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1733.16-1733.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1737.16-1737.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1734.16-1734.18"
          }
        }
      }
    },
    "SB_RAM40_4KNRNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1998.1-2132.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLKN": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069$257": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.34-2069.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2071$258": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2071.35-2071.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2077$259": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2077.35-2077.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2081$260": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2081.35-2081.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$117": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.3-2069.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$118": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2071.3-2071.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$119": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2073.3-2073.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$120": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2075.3-2075.33"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$121": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2077.3-2077.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$122": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2079.3-2079.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$123": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2081.3-2081.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$124": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2083.3-2083.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$125": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2085.3-2085.45"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069$257_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2069.34-2069.45"
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2071$258_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2071.35-2071.46"
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2077$259_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2077.35-2077.46"
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2081$260_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2081.35-2081.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2008.16-2008.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2003.16-2003.21"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2001.16-2001.21"
          }
        },
        "RCLKN": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2000.16-2000.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1999.16-1999.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2002.16-2002.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2007.16-2007.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2005.16-2005.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2004.16-2004.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2009.16-2009.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2006.16-2006.18"
          }
        }
      }
    },
    "SB_RAM40_4KNW": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1862.1-1996.10"
      },
      "parameter_default_values": {
        "INIT_0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_1": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_2": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_3": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_4": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_5": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_6": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_7": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_8": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_9": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_A": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_B": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_C": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_D": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_E": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_F": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "INIT_FILE": " ",
        "READ_MODE": "00000000000000000000000000000000",
        "WRITE_MODE": "00000000000000000000000000000000"
      },
      "ports": {
        "RDATA": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ]
        },
        "RCLK": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "RCLKE": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "RE": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "RADDR": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "WCLKN": {
          "direction": "input",
          "bits": [ 32 ]
        },
        "WCLKE": {
          "direction": "input",
          "bits": [ 33 ]
        },
        "WE": {
          "direction": "input",
          "bits": [ 34 ]
        },
        "WADDR": {
          "direction": "input",
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ]
        },
        "MASK": {
          "direction": "input",
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "WDATA": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ]
        }
      },
      "cells": {
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1933$253": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1933.34-1933.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 78 ]
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1935$254": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1935.34-1935.45"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 20 ],
            "B": [ 19 ],
            "Y": [ 79 ]
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1941$255": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1941.35-1941.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 80 ]
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1945$256": {
          "hide_name": 1,
          "type": "$logic_and",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "B_SIGNED": "00000000000000000000000000000000",
            "B_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1945.35-1945.46"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "Y": [ 81 ]
          }
        },
        "$specify$108": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100010010",
            "T_LIMIT_MIN": "00000000000000000000000100010010",
            "T_LIMIT_TYP": "00000000000000000000000100010010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1933.3-1933.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 78 ],
            "SRC": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$109": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011001011",
            "T_LIMIT_MIN": "00000000000000000000000011001011",
            "T_LIMIT_TYP": "00000000000000000000000011001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1935.3-1935.52"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ 79 ],
            "SRC": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$110": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1937.3-1937.36"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 19 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$111": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100010",
            "T_LIMIT_MIN": "00000000000000000000000001100010",
            "T_LIMIT_TYP": "00000000000000000000000001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1939.3-1939.32"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 18 ],
            "DST_EN": [ "1" ],
            "SRC": [ 20 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$112": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001011",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000011100000",
            "T_LIMIT_MIN": "00000000000000000000000011100000",
            "T_LIMIT_TYP": "00000000000000000000000011100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1941.3-1941.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 80 ],
            "SRC": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$113": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000100001011",
            "T_LIMIT_MIN": "00000000000000000000000100001011",
            "T_LIMIT_TYP": "00000000000000000000000100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1943.3-1943.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$114": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010000",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1945.3-1945.53"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ 81 ],
            "SRC": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$115": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010000101",
            "T_LIMIT_MIN": "00000000000000000000000010000101",
            "T_LIMIT_TYP": "00000000000000000000000010000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1947.3-1947.34"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 32 ],
            "DST_EN": [ "1" ],
            "SRC": [ 34 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$116": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000010000",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000100001100010",
            "T_FALL_MIN": "00000000000000000000100001100010",
            "T_FALL_TYP": "00000000000000000000100001100010",
            "T_RISE_MAX": "00000000000000000000100001100010",
            "T_RISE_MIN": "00000000000000000000100001100010",
            "T_RISE_TYP": "00000000000000000000100001100010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1949.3-1949.44"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x", "x" ],
            "DST": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
            "EN": [ "1" ],
            "SRC": [ 18 ]
          }
        }
      },
      "netnames": {
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1933$253_Y": {
          "hide_name": 1,
          "bits": [ 78 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1933.34-1933.45"
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1935$254_Y": {
          "hide_name": 1,
          "bits": [ 79 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1935.34-1935.45"
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1941$255_Y": {
          "hide_name": 1,
          "bits": [ 80 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1941.35-1941.46"
          }
        },
        "$logic_and$/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1945$256_Y": {
          "hide_name": 1,
          "bits": [ 81 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1945.35-1945.46"
          }
        },
        "MASK": {
          "hide_name": 0,
          "bits": [ 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "defaultvalue": "0000000000000000",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1872.16-1872.20"
          }
        },
        "RADDR": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1867.16-1867.21"
          }
        },
        "RCLK": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1864.16-1864.20"
          }
        },
        "RCLKE": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1865.16-1865.21"
          }
        },
        "RDATA": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1863.16-1863.21"
          }
        },
        "RE": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1866.16-1866.18"
          }
        },
        "WADDR": {
          "hide_name": 0,
          "bits": [ 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1871.16-1871.21"
          }
        },
        "WCLKE": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "defaultvalue": "1",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1869.16-1869.21"
          }
        },
        "WCLKN": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1868.16-1868.21"
          }
        },
        "WDATA": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1873.16-1873.21"
          }
        },
        "WE": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "defaultvalue": "0",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:1870.16-1870.18"
          }
        }
      }
    },
    "SB_RGBA_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2692.1-2706.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "CURREN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CURREN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2693.8-2693.14"
          }
        },
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2698.9-2698.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2695.8-2695.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2699.9-2699.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2696.8-2696.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2700.9-2700.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2697.8-2697.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2694.8-2694.16"
          }
        }
      }
    },
    "SB_RGB_DRV": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2716.1-2730.10"
      },
      "parameter_default_values": {
        "CURRENT_MODE": "0b0",
        "RGB0_CURRENT": "0b000000",
        "RGB1_CURRENT": "0b000000",
        "RGB2_CURRENT": "0b000000"
      },
      "ports": {
        "RGBLEDEN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "RGB0PWM": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "RGB1PWM": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "RGB2PWM": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "RGBPU": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "RGB0": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "RGB1": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "RGB2": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "RGB0": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2722.9-2722.13"
          }
        },
        "RGB0PWM": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2718.8-2718.15"
          }
        },
        "RGB1": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2723.9-2723.13"
          }
        },
        "RGB1PWM": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2719.8-2719.15"
          }
        },
        "RGB2": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2724.9-2724.13"
          }
        },
        "RGB2PWM": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2720.8-2720.15"
          }
        },
        "RGBLEDEN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2717.8-2717.16"
          }
        },
        "RGBPU": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2721.8-2721.13"
          }
        }
      }
    },
    "SB_SPI": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2776.1-2827.10"
      },
      "parameter_default_values": {
        "BUS_ADDR74": "0b0000"
      },
      "ports": {
        "SBCLKI": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "SBRWI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "SBSTBI": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SBADRI7": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SBADRI6": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SBADRI5": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SBADRI4": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "SBADRI3": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "SBADRI2": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "SBADRI1": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "SBADRI0": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "SBDATI7": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "SBDATI6": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "SBDATI5": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "SBDATI4": {
          "direction": "input",
          "bits": [ 16 ]
        },
        "SBDATI3": {
          "direction": "input",
          "bits": [ 17 ]
        },
        "SBDATI2": {
          "direction": "input",
          "bits": [ 18 ]
        },
        "SBDATI1": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "SBDATI0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "MI": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "SI": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "SCKI": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "SCSNI": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "SBDATO7": {
          "direction": "output",
          "bits": [ 25 ]
        },
        "SBDATO6": {
          "direction": "output",
          "bits": [ 26 ]
        },
        "SBDATO5": {
          "direction": "output",
          "bits": [ 27 ]
        },
        "SBDATO4": {
          "direction": "output",
          "bits": [ 28 ]
        },
        "SBDATO3": {
          "direction": "output",
          "bits": [ 29 ]
        },
        "SBDATO2": {
          "direction": "output",
          "bits": [ 30 ]
        },
        "SBDATO1": {
          "direction": "output",
          "bits": [ 31 ]
        },
        "SBDATO0": {
          "direction": "output",
          "bits": [ 32 ]
        },
        "SBACKO": {
          "direction": "output",
          "bits": [ 33 ]
        },
        "SPIIRQ": {
          "direction": "output",
          "bits": [ 34 ]
        },
        "SPIWKUP": {
          "direction": "output",
          "bits": [ 35 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 36 ]
        },
        "SOE": {
          "direction": "output",
          "bits": [ 37 ]
        },
        "MO": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "MOE": {
          "direction": "output",
          "bits": [ 39 ]
        },
        "SCKO": {
          "direction": "output",
          "bits": [ 40 ]
        },
        "SCKOE": {
          "direction": "output",
          "bits": [ 41 ]
        },
        "MCSNO3": {
          "direction": "output",
          "bits": [ 42 ]
        },
        "MCSNO2": {
          "direction": "output",
          "bits": [ 43 ]
        },
        "MCSNO1": {
          "direction": "output",
          "bits": [ 44 ]
        },
        "MCSNO0": {
          "direction": "output",
          "bits": [ 45 ]
        },
        "MCSNOE3": {
          "direction": "output",
          "bits": [ 46 ]
        },
        "MCSNOE2": {
          "direction": "output",
          "bits": [ 47 ]
        },
        "MCSNOE1": {
          "direction": "output",
          "bits": [ 48 ]
        },
        "MCSNOE0": {
          "direction": "output",
          "bits": [ 49 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "MCSNO0": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2820.9-2820.15"
          }
        },
        "MCSNO1": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2819.9-2819.15"
          }
        },
        "MCSNO2": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2818.9-2818.15"
          }
        },
        "MCSNO3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2817.9-2817.15"
          }
        },
        "MCSNOE0": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2824.9-2824.16"
          }
        },
        "MCSNOE1": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2823.9-2823.16"
          }
        },
        "MCSNOE2": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2822.9-2822.16"
          }
        },
        "MCSNOE3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2821.9-2821.16"
          }
        },
        "MI": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2796.9-2796.11"
          }
        },
        "MO": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2813.9-2813.11"
          }
        },
        "MOE": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2814.9-2814.12"
          }
        },
        "SBACKO": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2808.9-2808.15"
          }
        },
        "SBADRI0": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2787.9-2787.16"
          }
        },
        "SBADRI1": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2786.9-2786.16"
          }
        },
        "SBADRI2": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2785.9-2785.16"
          }
        },
        "SBADRI3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2784.9-2784.16"
          }
        },
        "SBADRI4": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2783.9-2783.16"
          }
        },
        "SBADRI5": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2782.9-2782.16"
          }
        },
        "SBADRI6": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2781.9-2781.16"
          }
        },
        "SBADRI7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2780.9-2780.16"
          }
        },
        "SBCLKI": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2777.9-2777.15"
          }
        },
        "SBDATI0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2795.9-2795.16"
          }
        },
        "SBDATI1": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2794.9-2794.16"
          }
        },
        "SBDATI2": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2793.9-2793.16"
          }
        },
        "SBDATI3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2792.9-2792.16"
          }
        },
        "SBDATI4": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2791.9-2791.16"
          }
        },
        "SBDATI5": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2790.9-2790.16"
          }
        },
        "SBDATI6": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2789.9-2789.16"
          }
        },
        "SBDATI7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2788.9-2788.16"
          }
        },
        "SBDATO0": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2807.9-2807.16"
          }
        },
        "SBDATO1": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2806.9-2806.16"
          }
        },
        "SBDATO2": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2805.9-2805.16"
          }
        },
        "SBDATO3": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2804.9-2804.16"
          }
        },
        "SBDATO4": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2803.9-2803.16"
          }
        },
        "SBDATO5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2802.9-2802.16"
          }
        },
        "SBDATO6": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2801.9-2801.16"
          }
        },
        "SBDATO7": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2800.9-2800.16"
          }
        },
        "SBRWI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2778.9-2778.14"
          }
        },
        "SBSTBI": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2779.9-2779.15"
          }
        },
        "SCKI": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2798.9-2798.13"
          }
        },
        "SCKO": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2815.9-2815.13"
          }
        },
        "SCKOE": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2816.9-2816.14"
          }
        },
        "SCSNI": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2799.9-2799.14"
          }
        },
        "SI": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2797.9-2797.11"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2811.9-2811.11"
          }
        },
        "SOE": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2812.9-2812.12"
          }
        },
        "SPIIRQ": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2809.9-2809.15"
          }
        },
        "SPIWKUP": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2810.9-2810.16"
          }
        }
      }
    },
    "SB_SPRAM256KA": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2600.1-2661.10"
      },
      "ports": {
        "ADDRESS": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ]
        },
        "DATAIN": {
          "direction": "input",
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ]
        },
        "MASKWREN": {
          "direction": "input",
          "bits": [ 32, 33, 34, 35 ]
        },
        "WREN": {
          "direction": "input",
          "bits": [ 36 ]
        },
        "CHIPSELECT": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "CLOCK": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "STANDBY": {
          "direction": "input",
          "bits": [ 39 ]
        },
        "SLEEP": {
          "direction": "input",
          "bits": [ 40 ]
        },
        "POWEROFF": {
          "direction": "input",
          "bits": [ 41 ]
        },
        "DATAOUT": {
          "direction": "output",
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ADDRESS": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2601.15-2601.22"
          }
        },
        "CHIPSELECT": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2604.14-2604.24"
          }
        },
        "CLOCK": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2604.26-2604.31"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2602.15-2602.21"
          }
        },
        "DATAOUT": {
          "hide_name": 0,
          "bits": [ 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2605.20-2605.27"
          }
        },
        "MASKWREN": {
          "hide_name": 0,
          "bits": [ 32, 33, 34, 35 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2603.14-2603.22"
          }
        },
        "POWEROFF": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2604.49-2604.57"
          }
        },
        "SLEEP": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2604.42-2604.47"
          }
        },
        "STANDBY": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2604.33-2604.40"
          }
        },
        "WREN": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2604.8-2604.12"
          }
        }
      }
    },
    "SB_WARMBOOT": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2593.1-2598.10"
      },
      "ports": {
        "BOOT": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "S1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "S0": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "BOOT": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2594.8-2594.12"
          }
        },
        "S0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2596.8-2596.10"
          }
        },
        "S1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:2595.8-2595.10"
          }
        }
      }
    },
    "top": {
      "attributes": {
        "hdlname": "\\top",
        "top": "00000000000000000000000000000001",
        "src": "top_icebreaker.v:1.1-84.10"
      },
      "ports": {
        "CLK": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "P1A1": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "P1A2": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "P1A3": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "P1A4": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "P1A7": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "P1A8": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "P1A9": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "P1A10": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "P1B1": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "P1B2": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "P1B3": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "P1B4": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "P1B7": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "P1B8": {
          "direction": "output",
          "bits": [ 6 ]
        },
        "P1B9": {
          "direction": "output",
          "bits": [ 7 ]
        },
        "P1B10": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
        "P1A10_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 9 ],
            "I3": [ 10 ],
            "O": [ 4 ]
          }
        },
        "P1B7_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 11 ],
            "O": [ 5 ]
          }
        },
        "P1B8_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 12 ],
            "O": [ 6 ]
          }
        },
        "locked_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 13 ],
            "I3": [ 8 ],
            "O": [ 14 ]
          }
        },
        "pll": {
          "hide_name": 0,
          "type": "SB_PLL40_PAD",
          "parameters": {
            "DIVF": "1000010",
            "DIVQ": "101",
            "DIVR": "0000",
            "FEEDBACK_PATH": "SIMPLE",
            "FILTER_RANGE": "001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:49.14-55.17"
          },
          "port_directions": {
            "BYPASS": "input",
            "LOCK": "output",
            "PACKAGEPIN": "input",
            "PLLOUTCORE": "output",
            "RESETB": "input"
          },
          "connections": {
            "BYPASS": [ "0" ],
            "LOCK": [ 8 ],
            "PACKAGEPIN": [ 2 ],
            "PLLOUTCORE": [ 7 ],
            "RESETB": [ "1" ]
          }
        },
        "rst_SB_DFF_Q": {
          "hide_name": 0,
          "type": "SB_DFF",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:57.3-66.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:2.51-2.90"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 13 ],
            "Q": [ 15 ]
          }
        },
        "rst_SB_DFF_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 16 ],
            "I1": [ 17 ],
            "I2": [ 18 ],
            "I3": [ 19 ],
            "O": [ 13 ]
          }
        },
        "rst_counter_SB_CARRY_CI": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 20 ],
            "CO": [ 21 ],
            "I0": [ 22 ],
            "I1": [ "1" ]
          }
        },
        "rst_counter_SB_CARRY_I0": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 23 ],
            "CO": [ 24 ],
            "I0": [ 25 ],
            "I1": [ "1" ]
          }
        },
        "rst_counter_SB_CARRY_I0_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 26 ],
            "CO": [ 23 ],
            "I0": [ 27 ],
            "I1": [ "1" ]
          }
        },
        "rst_counter_SB_CARRY_I0_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 28 ],
            "CO": [ 26 ],
            "I0": [ 29 ],
            "I1": [ "1" ]
          }
        },
        "rst_counter_SB_CARRY_I0_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 30 ],
            "CO": [ 28 ],
            "I0": [ 31 ],
            "I1": [ "1" ]
          }
        },
        "rst_counter_SB_CARRY_I0_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 32 ],
            "CO": [ 30 ],
            "I0": [ 33 ],
            "I1": [ "1" ]
          }
        },
        "rst_counter_SB_CARRY_I0_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 34 ],
            "CO": [ 32 ],
            "I0": [ 35 ],
            "I1": [ "1" ]
          }
        },
        "rst_counter_SB_CARRY_I0_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 21 ],
            "CO": [ 34 ],
            "I0": [ 36 ],
            "I1": [ "1" ]
          }
        },
        "rst_counter_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 37 ],
            "O": [ 25 ]
          }
        },
        "rst_counter_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 38 ],
            "O": [ 27 ]
          }
        },
        "rst_counter_SB_LUT4_O_1_I3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:57.3-66.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 39 ],
            "E": [ 14 ],
            "Q": [ 38 ]
          }
        },
        "rst_counter_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 27 ],
            "I2": [ "1" ],
            "I3": [ 26 ],
            "O": [ 39 ]
          }
        },
        "rst_counter_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 40 ],
            "O": [ 29 ]
          }
        },
        "rst_counter_SB_LUT4_O_2_I3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:57.3-66.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 41 ],
            "E": [ 14 ],
            "Q": [ 40 ]
          }
        },
        "rst_counter_SB_LUT4_O_2_I3_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 29 ],
            "I2": [ "1" ],
            "I3": [ 28 ],
            "O": [ 41 ]
          }
        },
        "rst_counter_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 42 ],
            "O": [ 31 ]
          }
        },
        "rst_counter_SB_LUT4_O_3_I3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:57.3-66.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 43 ],
            "E": [ 14 ],
            "Q": [ 42 ]
          }
        },
        "rst_counter_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 31 ],
            "I2": [ "1" ],
            "I3": [ 30 ],
            "O": [ 43 ]
          }
        },
        "rst_counter_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 44 ],
            "O": [ 33 ]
          }
        },
        "rst_counter_SB_LUT4_O_4_I3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:57.3-66.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 45 ],
            "E": [ 14 ],
            "Q": [ 44 ]
          }
        },
        "rst_counter_SB_LUT4_O_4_I3_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 33 ],
            "I2": [ "1" ],
            "I3": [ 32 ],
            "O": [ 45 ]
          }
        },
        "rst_counter_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 46 ],
            "O": [ 35 ]
          }
        },
        "rst_counter_SB_LUT4_O_5_I3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:57.3-66.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 47 ],
            "E": [ 14 ],
            "Q": [ 46 ]
          }
        },
        "rst_counter_SB_LUT4_O_5_I3_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 35 ],
            "I2": [ "1" ],
            "I3": [ 34 ],
            "O": [ 47 ]
          }
        },
        "rst_counter_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 48 ],
            "O": [ 36 ]
          }
        },
        "rst_counter_SB_LUT4_O_6_I3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:57.3-66.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 49 ],
            "E": [ 14 ],
            "Q": [ 48 ]
          }
        },
        "rst_counter_SB_LUT4_O_6_I3_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 36 ],
            "I2": [ "1" ],
            "I3": [ 21 ],
            "O": [ 49 ]
          }
        },
        "rst_counter_SB_LUT4_O_6_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 48 ],
            "I1": [ 46 ],
            "I2": [ 44 ],
            "I3": [ 42 ],
            "O": [ 17 ]
          }
        },
        "rst_counter_SB_LUT4_O_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 19 ],
            "O": [ 22 ]
          }
        },
        "rst_counter_SB_LUT4_O_7_I3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:57.3-66.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 50 ],
            "E": [ 14 ],
            "Q": [ 19 ]
          }
        },
        "rst_counter_SB_LUT4_O_7_I3_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 22 ],
            "I2": [ "1" ],
            "I3": [ 20 ],
            "O": [ 50 ]
          }
        },
        "rst_counter_SB_LUT4_O_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 18 ],
            "O": [ 20 ]
          }
        },
        "rst_counter_SB_LUT4_O_8_I3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:57.3-66.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 20 ],
            "E": [ 14 ],
            "Q": [ 18 ]
          }
        },
        "rst_counter_SB_LUT4_O_I3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:57.3-66.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 51 ],
            "E": [ 14 ],
            "Q": [ 37 ]
          }
        },
        "rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1001011001101001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 25 ],
            "I2": [ "1" ],
            "I3": [ 23 ],
            "O": [ 51 ]
          }
        },
        "rst_counter_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 40 ],
            "I1": [ 38 ],
            "I2": [ 37 ],
            "I3": [ 52 ],
            "O": [ 16 ]
          }
        },
        "rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_DFFE_Q": {
          "hide_name": 0,
          "type": "SB_DFFE",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:57.3-66.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 53 ],
            "E": [ 14 ],
            "Q": [ 52 ]
          }
        },
        "rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 52 ],
            "I1": [ "0" ],
            "I2": [ "1" ],
            "I3": [ 24 ],
            "O": [ 53 ]
          }
        },
        "vga.blank_h_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:536.3-559.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 54 ],
            "E": [ 55 ],
            "Q": [ 9 ],
            "S": [ 15 ]
          }
        },
        "vga.blank_h_SB_DFFESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 56 ],
            "O": [ 54 ]
          }
        },
        "vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 57 ],
            "I3": [ 15 ],
            "O": [ 55 ]
          }
        },
        "vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 58 ],
            "I1": [ 59 ],
            "I2": [ 56 ],
            "I3": [ 60 ],
            "O": [ 57 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 61 ],
            "E": [ 62 ],
            "Q": [ 10 ],
            "S": [ 15 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 63 ],
            "I2": [ 58 ],
            "I3": [ 15 ],
            "O": [ 62 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 15 ],
            "I3": [ 58 ],
            "O": [ 64 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 65 ],
            "I2": [ 66 ],
            "I3": [ 67 ],
            "O": [ 58 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 68 ],
            "I1": [ 69 ],
            "I2": [ 70 ],
            "I3": [ 71 ],
            "O": [ 65 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 72 ],
            "I3": [ 73 ],
            "O": [ 66 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:567.20-567.42|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 74 ],
            "CO": [ 67 ],
            "I0": [ "1" ],
            "I1": [ 75 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:567.20-567.42|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 76 ],
            "CO": [ 74 ],
            "I0": [ "1" ],
            "I1": [ 77 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:567.20-567.42|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 78 ],
            "CO": [ 76 ],
            "I0": [ "0" ],
            "I1": [ 79 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:567.20-567.42|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 80 ],
            "CO": [ 78 ],
            "I0": [ "0" ],
            "I1": [ 81 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 69 ],
            "O": [ 81 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 82 ],
            "O": [ 80 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:480.54-480.65|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 83 ],
            "CO": [ 84 ],
            "I0": [ "0" ],
            "I1": [ 77 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:367.28-367.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 85 ],
            "CO": [ 86 ],
            "I0": [ "0" ],
            "I1": [ 77 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:367.28-367.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 87 ],
            "CO": [ 85 ],
            "I0": [ "0" ],
            "I1": [ 79 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:367.28-367.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 88 ],
            "CO": [ 87 ],
            "I0": [ "0" ],
            "I1": [ 81 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:367.28-367.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 89 ],
            "CO": [ 88 ],
            "I0": [ "0" ],
            "I1": [ 80 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:367.28-367.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 90 ],
            "CO": [ 89 ],
            "I0": [ "1" ],
            "I1": [ 91 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:367.28-367.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 92 ],
            "CO": [ 90 ],
            "I0": [ "0" ],
            "I1": [ 93 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:367.28-367.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 94 ],
            "CO": [ 92 ],
            "I0": [ "1" ],
            "I1": [ 95 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:367.28-367.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 96 ],
            "CO": [ 94 ],
            "I0": [ "0" ],
            "I1": [ 97 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:480.54-480.65|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 84 ],
            "CO": [ 98 ],
            "I0": [ "1" ],
            "I1": [ 75 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:480.54-480.65|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 99 ],
            "CO": [ 83 ],
            "I0": [ "0" ],
            "I1": [ 79 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:480.54-480.65|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 80 ],
            "CO": [ 99 ],
            "I0": [ "1" ],
            "I1": [ 81 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:480.54-480.65|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 77 ],
            "I3": [ 83 ],
            "O": [ 100 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:480.54-480.65|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 75 ],
            "I3": [ 84 ],
            "O": [ 101 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:480.54-480.65|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 79 ],
            "I3": [ 99 ],
            "O": [ 102 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110100110010110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:480.54-480.65|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "1" ],
            "I2": [ 81 ],
            "I3": [ 80 ],
            "O": [ 103 ]
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 70 ],
            "O": [ 77 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:536.3-559.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 104 ],
            "Q": [ 71 ],
            "S": [ 15 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:536.3-559.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 105 ],
            "Q": [ 70 ],
            "S": [ 15 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ "0" ],
            "I2": [ 70 ],
            "I3": [ 107 ],
            "O": [ 105 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:536.3-559.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 108 ],
            "Q": [ 68 ],
            "S": [ 15 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ "0" ],
            "I2": [ 68 ],
            "I3": [ 109 ],
            "O": [ 108 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:536.3-559.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 110 ],
            "Q": [ 69 ],
            "S": [ 15 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ "0" ],
            "I2": [ 69 ],
            "I3": [ 111 ],
            "O": [ 110 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:536.3-559.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 112 ],
            "Q": [ 82 ],
            "S": [ 15 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ "0" ],
            "I2": [ 82 ],
            "I3": [ 113 ],
            "O": [ 112 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:536.3-559.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 114 ],
            "Q": [ 115 ],
            "S": [ 15 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ "0" ],
            "I2": [ 115 ],
            "I3": [ 116 ],
            "O": [ 114 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:536.3-559.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 117 ],
            "Q": [ 118 ],
            "S": [ 15 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 119 ],
            "O": [ 117 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:536.3-559.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 120 ],
            "Q": [ 121 ],
            "S": [ 15 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ "0" ],
            "I2": [ 121 ],
            "I3": [ 122 ],
            "O": [ 120 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:536.3-559.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 123 ],
            "Q": [ 124 ],
            "S": [ 15 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ "0" ],
            "I2": [ 124 ],
            "I3": [ 125 ],
            "O": [ 123 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFSS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:536.3-559.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:20.59-20.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 126 ],
            "Q": [ 125 ],
            "S": [ 15 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 106 ],
            "I3": [ 125 ],
            "O": [ 126 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 106 ],
            "I1": [ "0" ],
            "I2": [ 71 ],
            "I3": [ 127 ],
            "O": [ 104 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 107 ],
            "CO": [ 127 ],
            "I0": [ "0" ],
            "I1": [ 70 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 109 ],
            "CO": [ 107 ],
            "I0": [ "0" ],
            "I1": [ 68 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 111 ],
            "CO": [ 109 ],
            "I0": [ "0" ],
            "I1": [ 69 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 113 ],
            "CO": [ 111 ],
            "I0": [ "0" ],
            "I1": [ 82 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 116 ],
            "CO": [ 113 ],
            "I0": [ "0" ],
            "I1": [ 115 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 119 ],
            "CO": [ 116 ],
            "I0": [ "0" ],
            "I1": [ 118 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 122 ],
            "CO": [ 119 ],
            "I0": [ "0" ],
            "I1": [ 121 ]
          }
        },
        "vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 125 ],
            "CO": [ 122 ],
            "I0": [ "0" ],
            "I1": [ 124 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 128 ],
            "E": [ 64 ],
            "Q": [ 129 ],
            "S": [ 15 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 130 ],
            "E": [ 64 ],
            "Q": [ 131 ],
            "S": [ 15 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 132 ],
            "E": [ 64 ],
            "Q": [ 133 ],
            "S": [ 15 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_10_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 134 ],
            "I1": [ "0" ],
            "I2": [ 133 ],
            "I3": [ 135 ],
            "O": [ 132 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 136 ],
            "E": [ 64 ],
            "Q": [ 137 ],
            "S": [ 15 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_11_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 134 ],
            "I1": [ "0" ],
            "I2": [ 137 ],
            "I3": [ 138 ],
            "O": [ 136 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 139 ],
            "E": [ 64 ],
            "Q": [ 140 ],
            "S": [ 15 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_12_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 134 ],
            "I1": [ "0" ],
            "I2": [ 140 ],
            "I3": [ 141 ],
            "O": [ 139 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 142 ],
            "E": [ 64 ],
            "Q": [ 143 ],
            "S": [ 15 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_13_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 134 ],
            "I1": [ "0" ],
            "I2": [ 143 ],
            "I3": [ 144 ],
            "O": [ 142 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 145 ],
            "E": [ 64 ],
            "Q": [ 144 ],
            "S": [ 15 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_14_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 134 ],
            "I3": [ 144 ],
            "O": [ 145 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_1_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 134 ],
            "I1": [ "0" ],
            "I2": [ 131 ],
            "I3": [ 146 ],
            "O": [ 130 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 147 ],
            "E": [ 64 ],
            "Q": [ 148 ],
            "S": [ 15 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_2_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 134 ],
            "I1": [ "0" ],
            "I2": [ 148 ],
            "I3": [ 149 ],
            "O": [ 147 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 150 ],
            "E": [ 64 ],
            "Q": [ 151 ],
            "S": [ 15 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_3_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 134 ],
            "I1": [ "0" ],
            "I2": [ 151 ],
            "I3": [ 152 ],
            "O": [ 150 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 153 ],
            "E": [ 64 ],
            "Q": [ 154 ],
            "S": [ 15 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_4_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 134 ],
            "I1": [ "0" ],
            "I2": [ 154 ],
            "I3": [ 155 ],
            "O": [ 153 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 156 ],
            "E": [ 64 ],
            "Q": [ 157 ],
            "S": [ 15 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_5_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 134 ],
            "I1": [ "0" ],
            "I2": [ 157 ],
            "I3": [ 158 ],
            "O": [ 156 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 159 ],
            "E": [ 64 ],
            "Q": [ 160 ],
            "S": [ 15 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_6_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 134 ],
            "I1": [ "0" ],
            "I2": [ 160 ],
            "I3": [ 161 ],
            "O": [ 159 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 162 ],
            "E": [ 64 ],
            "Q": [ 163 ],
            "S": [ 15 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_7_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 134 ],
            "I1": [ "0" ],
            "I2": [ 163 ],
            "I3": [ 164 ],
            "O": [ 162 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 165 ],
            "E": [ 64 ],
            "Q": [ 166 ],
            "S": [ 15 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_8_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 134 ],
            "I1": [ "0" ],
            "I2": [ 166 ],
            "I3": [ 167 ],
            "O": [ 165 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESS",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "S": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 168 ],
            "E": [ 64 ],
            "Q": [ 169 ],
            "S": [ 15 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_9_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 134 ],
            "I1": [ "0" ],
            "I2": [ 169 ],
            "I3": [ 170 ],
            "O": [ 168 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 134 ],
            "I1": [ "0" ],
            "I2": [ 129 ],
            "I3": [ 171 ],
            "O": [ 128 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 158 ],
            "CO": [ 155 ],
            "I0": [ "0" ],
            "I1": [ 157 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 161 ],
            "CO": [ 158 ],
            "I0": [ "0" ],
            "I1": [ 160 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 149 ],
            "CO": [ 146 ],
            "I0": [ "0" ],
            "I1": [ 148 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 152 ],
            "CO": [ 149 ],
            "I0": [ "0" ],
            "I1": [ 151 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 155 ],
            "CO": [ 152 ],
            "I0": [ "0" ],
            "I1": [ 154 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 164 ],
            "CO": [ 161 ],
            "I0": [ "0" ],
            "I1": [ 163 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 167 ],
            "CO": [ 164 ],
            "I0": [ "0" ],
            "I1": [ 166 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 170 ],
            "CO": [ 167 ],
            "I0": [ "0" ],
            "I1": [ 169 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 135 ],
            "CO": [ 170 ],
            "I0": [ "0" ],
            "I1": [ 133 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 138 ],
            "CO": [ 135 ],
            "I0": [ "0" ],
            "I1": [ 137 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 141 ],
            "CO": [ 138 ],
            "I0": [ "0" ],
            "I1": [ 140 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 144 ],
            "CO": [ 141 ],
            "I0": [ "0" ],
            "I1": [ 143 ]
          }
        },
        "vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 146 ],
            "CO": [ 171 ],
            "I0": [ "0" ],
            "I1": [ 131 ]
          }
        },
        "vga.count_v_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 160 ],
            "O": [ 172 ]
          }
        },
        "vga.count_v_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 166 ],
            "O": [ 173 ]
          }
        },
        "vga.count_v_SB_LUT4_I3_10": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 154 ],
            "O": [ 174 ]
          }
        },
        "vga.count_v_SB_LUT4_I3_11": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 157 ],
            "O": [ 175 ]
          }
        },
        "vga.count_v_SB_LUT4_I3_12": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 140 ],
            "O": [ 176 ]
          }
        },
        "vga.count_v_SB_LUT4_I3_13": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 143 ],
            "O": [ 177 ]
          }
        },
        "vga.count_v_SB_LUT4_I3_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 169 ],
            "O": [ 178 ]
          }
        },
        "vga.count_v_SB_LUT4_I3_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 163 ],
            "O": [ 179 ]
          }
        },
        "vga.count_v_SB_LUT4_I3_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 133 ],
            "O": [ 180 ]
          }
        },
        "vga.count_v_SB_LUT4_I3_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 137 ],
            "O": [ 181 ]
          }
        },
        "vga.count_v_SB_LUT4_I3_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 129 ],
            "O": [ 182 ]
          }
        },
        "vga.count_v_SB_LUT4_I3_7": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 131 ],
            "O": [ 183 ]
          }
        },
        "vga.count_v_SB_LUT4_I3_8": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 148 ],
            "O": [ 184 ]
          }
        },
        "vga.count_v_SB_LUT4_I3_9": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 151 ],
            "O": [ 185 ]
          }
        },
        "vga.hs_out_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:536.3-559.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 186 ],
            "Q": [ 11 ],
            "R": [ 187 ]
          }
        },
        "vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 59 ],
            "O": [ 186 ]
          }
        },
        "vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:548.18-548.34|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 188 ],
            "CO": [ 59 ],
            "I0": [ 71 ],
            "I1": [ "0" ]
          }
        },
        "vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:548.18-548.34|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 189 ],
            "CO": [ 188 ],
            "I0": [ 70 ],
            "I1": [ "1" ]
          }
        },
        "vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:548.18-548.34|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 190 ],
            "CO": [ 189 ],
            "I0": [ 68 ],
            "I1": [ "0" ]
          }
        },
        "vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:548.18-548.34|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 191 ],
            "CO": [ 190 ],
            "I0": [ 69 ],
            "I1": [ "0" ]
          }
        },
        "vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:548.18-548.34|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 115 ],
            "CO": [ 191 ],
            "I0": [ 82 ],
            "I1": [ "0" ]
          }
        },
        "vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 58 ],
            "I1": [ 59 ],
            "I2": [ 60 ],
            "I3": [ 56 ],
            "O": [ 106 ]
          }
        },
        "vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 15 ],
            "I2": [ 60 ],
            "I3": [ 56 ],
            "O": [ 187 ]
          }
        },
        "vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:541.18-541.37|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 192 ],
            "CO": [ 60 ],
            "I0": [ 71 ],
            "I1": [ "0" ]
          }
        },
        "vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:541.18-541.37|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 68 ],
            "CO": [ 192 ],
            "I0": [ 70 ],
            "I1": [ "1" ]
          }
        },
        "vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:544.18-544.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 193 ],
            "CO": [ 56 ],
            "I0": [ 71 ],
            "I1": [ "0" ]
          }
        },
        "vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:544.18-544.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 194 ],
            "CO": [ 193 ],
            "I0": [ 70 ],
            "I1": [ "1" ]
          }
        },
        "vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:544.18-544.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 195 ],
            "CO": [ 194 ],
            "I0": [ 68 ],
            "I1": [ "0" ]
          }
        },
        "vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:544.18-544.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 196 ],
            "CO": [ 195 ],
            "I0": [ 69 ],
            "I1": [ "1" ]
          }
        },
        "vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:544.18-544.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 115 ],
            "CO": [ 196 ],
            "I0": [ 82 ],
            "I1": [ "1" ]
          }
        },
        "vga.red_SB_DFFSR_Q": {
          "hide_name": 0,
          "type": "SB_DFFSR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:352.3-360.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:19.59-19.105"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 197 ],
            "Q": [ 3 ],
            "R": [ 198 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 199 ],
            "I1": [ 200 ],
            "I2": [ 201 ],
            "I3": [ 202 ],
            "O": [ 197 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 199 ],
            "I2": [ 203 ],
            "I3": [ 204 ],
            "O": [ 201 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 205 ],
            "I1": [ 206 ],
            "I2": [ 207 ],
            "I3": [ 208 ],
            "O": [ 200 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 209 ],
            "I1": [ 210 ],
            "I2": [ 211 ],
            "I3": [ 205 ],
            "O": [ 208 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 212 ],
            "I2": [ 101 ],
            "I3": [ 213 ],
            "O": [ 207 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000001110101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 214 ],
            "I1": [ 118 ],
            "I2": [ 215 ],
            "I3": [ 103 ],
            "O": [ 212 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 216 ],
            "I2": [ 217 ],
            "I3": [ 218 ],
            "O": [ 213 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 220 ],
            "I2": [ 221 ],
            "I3": [ 222 ],
            "O": [ 223 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 101 ],
            "I3": [ 100 ],
            "O": [ 218 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 224 ],
            "I2": [ 222 ],
            "I3": [ 102 ],
            "O": [ 217 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 225 ],
            "I2": [ 226 ],
            "I3": [ 220 ],
            "O": [ 224 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 227 ],
            "I2": [ 228 ],
            "I3": [ 103 ],
            "O": [ 229 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 121 ],
            "I2": [ 103 ],
            "I3": [ 230 ],
            "O": [ 214 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 231 ],
            "I1": [ 232 ],
            "I2": [ 103 ],
            "I3": [ 205 ],
            "O": [ 230 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 233 ],
            "I3": [ 234 ],
            "O": [ 231 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 82 ],
            "I2": [ 235 ],
            "I3": [ 103 ],
            "O": [ 236 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 237 ],
            "I3": [ 234 ],
            "O": [ 232 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 238 ],
            "I1": [ 239 ],
            "I2": [ 240 ],
            "I3": [ 210 ],
            "O": [ 206 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 241 ],
            "I1": [ 242 ],
            "I2": [ 243 ],
            "I3": [ 244 ],
            "O": [ 240 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 245 ],
            "I1": [ 246 ],
            "I2": [ 247 ],
            "I3": [ 244 ],
            "O": [ 239 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 248 ],
            "I1": [ 102 ],
            "I2": [ 249 ],
            "I3": [ 250 ],
            "O": [ 245 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 251 ],
            "I2": [ 252 ],
            "I3": [ 234 ],
            "O": [ 247 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 253 ],
            "I2": [ 254 ],
            "I3": [ 101 ],
            "O": [ 246 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 124 ],
            "I3": [ 103 ],
            "O": [ 254 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 255 ],
            "I3": [ 118 ],
            "O": [ 253 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 256 ],
            "I1": [ 257 ],
            "I2": [ 258 ],
            "I3": [ 259 ],
            "O": [ 242 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 238 ],
            "I1": [ 260 ],
            "I2": [ 261 ],
            "I3": [ 259 ],
            "O": [ 243 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 262 ],
            "I1": [ 263 ],
            "I2": [ 264 ],
            "I3": [ 265 ],
            "O": [ 241 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 266 ],
            "I1": [ 267 ],
            "I2": [ 268 ],
            "I3": [ 269 ],
            "O": [ 263 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 218 ],
            "I2": [ 270 ],
            "I3": [ 271 ],
            "O": [ 262 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 272 ],
            "I1": [ 273 ],
            "I2": [ 274 ],
            "I3": [ 275 ],
            "O": [ 270 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 276 ],
            "I1": [ 277 ],
            "I2": [ 278 ],
            "I3": [ 279 ],
            "O": [ 271 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 280 ],
            "I1": [ 281 ],
            "I2": [ 282 ],
            "I3": [ 101 ],
            "O": [ 278 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 283 ],
            "I1": [ 284 ],
            "I2": [ 102 ],
            "I3": [ 250 ],
            "O": [ 276 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 285 ],
            "I2": [ 286 ],
            "I3": [ 287 ],
            "O": [ 283 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 220 ],
            "I1": [ 288 ],
            "I2": [ 289 ],
            "I3": [ 290 ],
            "O": [ 284 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 291 ],
            "I2": [ 292 ],
            "I3": [ 293 ],
            "O": [ 288 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 294 ],
            "I1": [ 295 ],
            "I2": [ 296 ],
            "I3": [ 297 ],
            "O": [ 290 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 298 ],
            "I1": [ 299 ],
            "I2": [ 115 ],
            "I3": [ 220 ],
            "O": [ 286 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 300 ],
            "I2": [ 296 ],
            "I3": [ 301 ],
            "O": [ 287 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 302 ],
            "I2": [ 303 ],
            "I3": [ 304 ],
            "O": [ 285 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 215 ],
            "I2": [ 305 ],
            "I3": [ 306 ],
            "O": [ 282 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 308 ],
            "I2": [ 309 ],
            "I3": [ 115 ],
            "O": [ 280 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 310 ],
            "I1": [ 311 ],
            "I2": [ 312 ],
            "I3": [ 313 ],
            "O": [ 274 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 255 ],
            "I1": [ 314 ],
            "I2": [ 315 ],
            "I3": [ 316 ],
            "O": [ 273 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 317 ],
            "I1": [ 318 ],
            "I2": [ 319 ],
            "I3": [ 82 ],
            "O": [ 315 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 307 ],
            "I1": [ 320 ],
            "I2": [ 292 ],
            "I3": [ 82 ],
            "O": [ 312 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 277 ],
            "I1": [ 321 ],
            "I2": [ 322 ],
            "I3": [ 257 ],
            "O": [ 265 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 100 ],
            "I1": [ 323 ],
            "I2": [ 324 ],
            "I3": [ 264 ],
            "O": [ 322 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 325 ],
            "I2": [ 319 ],
            "I3": [ 326 ],
            "O": [ 277 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 327 ],
            "I1": [ 306 ],
            "I2": [ 101 ],
            "I3": [ 328 ],
            "O": [ 321 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 329 ],
            "I1": [ 102 ],
            "I2": [ 330 ],
            "I3": [ 331 ],
            "O": [ 323 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 332 ],
            "I1": [ 333 ],
            "I2": [ 334 ],
            "I3": [ 101 ],
            "O": [ 324 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 335 ],
            "I1": [ 336 ],
            "I2": [ 82 ],
            "I3": [ 337 ],
            "O": [ 332 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 338 ],
            "I2": [ 339 ],
            "I3": [ 340 ],
            "O": [ 334 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 341 ],
            "I1": [ 342 ],
            "I2": [ 343 ],
            "I3": [ 250 ],
            "O": [ 256 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 344 ],
            "I1": [ 345 ],
            "I2": [ 346 ],
            "I3": [ 101 ],
            "O": [ 258 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 100 ],
            "I2": [ 347 ],
            "I3": [ 348 ],
            "O": [ 346 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 118 ],
            "I2": [ 349 ],
            "I3": [ 103 ],
            "O": [ 345 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 350 ],
            "I2": [ 351 ],
            "I3": [ 103 ],
            "O": [ 344 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 352 ],
            "I2": [ 353 ],
            "I3": [ 272 ],
            "O": [ 348 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 354 ],
            "I1": [ 355 ],
            "I2": [ 356 ],
            "I3": [ 357 ],
            "O": [ 347 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000101010111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 255 ],
            "I2": [ 358 ],
            "I3": [ 115 ],
            "O": [ 352 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 73 ],
            "I1": [ 359 ],
            "I2": [ 82 ],
            "I3": [ 115 ],
            "O": [ 353 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 237 ],
            "I2": [ 291 ],
            "I3": [ 118 ],
            "O": [ 359 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 360 ],
            "I1": [ 361 ],
            "I2": [ 103 ],
            "I3": [ 362 ],
            "O": [ 341 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 363 ],
            "I1": [ 103 ],
            "I2": [ 364 ],
            "I3": [ 365 ],
            "O": [ 343 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 366 ],
            "I1": [ 115 ],
            "I2": [ 281 ],
            "I3": [ 102 ],
            "O": [ 342 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110111111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 118 ],
            "I2": [ 124 ],
            "I3": [ 121 ],
            "O": [ 366 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 367 ],
            "I1": [ 251 ],
            "I2": [ 368 ],
            "I3": [ 82 ],
            "O": [ 361 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 369 ],
            "I2": [ 370 ],
            "I3": [ 220 ],
            "O": [ 362 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 371 ],
            "I2": [ 372 ],
            "I3": [ 115 ],
            "O": [ 370 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 118 ],
            "I2": [ 121 ],
            "I3": [ 349 ],
            "O": [ 368 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 373 ],
            "I1": [ 374 ],
            "I2": [ 375 ],
            "I3": [ 250 ],
            "O": [ 209 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 376 ],
            "I1": [ 102 ],
            "I2": [ 377 ],
            "I3": [ 250 ],
            "O": [ 211 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 379 ],
            "I2": [ 373 ],
            "I3": [ 249 ],
            "O": [ 377 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 380 ],
            "I1": [ 319 ],
            "I2": [ 381 ],
            "I3": [ 382 ],
            "O": [ 376 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 383 ],
            "I2": [ 115 ],
            "I3": [ 296 ],
            "O": [ 381 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 384 ],
            "I1": [ 383 ],
            "I2": [ 115 ],
            "I3": [ 82 ],
            "O": [ 385 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 383 ],
            "I1": [ 386 ],
            "I2": [ 387 ],
            "I3": [ 388 ],
            "O": [ 389 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 391 ],
            "I2": [ 392 ],
            "I3": [ 82 ],
            "O": [ 388 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 393 ],
            "I1": [ 333 ],
            "I2": [ 385 ],
            "I3": [ 394 ],
            "O": [ 275 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 396 ],
            "I2": [ 397 ],
            "I3": [ 398 ],
            "O": [ 393 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 399 ],
            "I2": [ 400 ],
            "I3": [ 401 ],
            "O": [ 394 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 402 ],
            "I2": [ 403 ],
            "I3": [ 82 ],
            "O": [ 398 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 404 ],
            "I3": [ 405 ],
            "O": [ 384 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 253 ],
            "I3": [ 369 ],
            "O": [ 383 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 386 ],
            "I2": [ 404 ],
            "I3": [ 115 ],
            "O": [ 399 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 255 ],
            "I2": [ 404 ],
            "I3": [ 115 ],
            "O": [ 406 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 401 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 291 ],
            "I3": [ 118 ],
            "O": [ 404 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 407 ],
            "I2": [ 408 ],
            "I3": [ 382 ],
            "O": [ 409 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 410 ],
            "I2": [ 411 ],
            "I3": [ 103 ],
            "O": [ 412 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 372 ],
            "I1": [ 413 ],
            "I2": [ 414 ],
            "I3": [ 415 ],
            "O": [ 416 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 417 ],
            "I2": [ 371 ],
            "I3": [ 418 ],
            "O": [ 410 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 392 ],
            "I3": [ 419 ],
            "O": [ 411 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 386 ],
            "I2": [ 234 ],
            "I3": [ 281 ],
            "O": [ 382 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 420 ],
            "I1": [ 421 ],
            "I2": [ 422 ],
            "I3": [ 103 ],
            "O": [ 423 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 424 ],
            "I1": [ 391 ],
            "I2": [ 115 ],
            "I3": [ 425 ],
            "O": [ 422 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 426 ],
            "I1": [ 237 ],
            "I2": [ 115 ],
            "I3": [ 82 ],
            "O": [ 420 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 118 ],
            "I2": [ 115 ],
            "I3": [ 82 ],
            "O": [ 425 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ 115 ],
            "I2": [ 118 ],
            "I3": [ 121 ],
            "O": [ 427 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 309 ],
            "I3": [ 428 ],
            "O": [ 421 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 309 ],
            "I3": [ 115 ],
            "O": [ 429 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 118 ],
            "I2": [ 124 ],
            "I3": [ 121 ],
            "O": [ 309 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 378 ],
            "I2": [ 413 ],
            "I3": [ 103 ],
            "O": [ 407 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 430 ],
            "I1": [ 319 ],
            "I2": [ 431 ],
            "I3": [ 82 ],
            "O": [ 408 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 298 ],
            "I3": [ 432 ],
            "O": [ 378 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 433 ],
            "I2": [ 434 ],
            "I3": [ 401 ],
            "O": [ 374 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 435 ],
            "I1": [ 417 ],
            "I2": [ 436 ],
            "I3": [ 72 ],
            "O": [ 433 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 378 ],
            "I1": [ 437 ],
            "I2": [ 82 ],
            "I3": [ 438 ],
            "O": [ 434 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 439 ],
            "I2": [ 440 ],
            "I3": [ 441 ],
            "O": [ 442 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 437 ],
            "I2": [ 439 ],
            "I3": [ 281 ],
            "O": [ 443 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 443 ],
            "I2": [ 444 ],
            "I3": [ 445 ],
            "O": [ 446 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 447 ],
            "I2": [ 448 ],
            "I3": [ 218 ],
            "O": [ 449 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 450 ],
            "I1": [ 451 ],
            "I2": [ 452 ],
            "I3": [ 250 ],
            "O": [ 453 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 387 ],
            "I1": [ 454 ],
            "I2": [ 455 ],
            "I3": [ 333 ],
            "O": [ 448 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 456 ],
            "I1": [ 457 ],
            "I2": [ 458 ],
            "I3": [ 459 ],
            "O": [ 447 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 460 ],
            "I1": [ 369 ],
            "I2": [ 115 ],
            "I3": [ 296 ],
            "O": [ 459 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 310 ],
            "I2": [ 461 ],
            "I3": [ 281 ],
            "O": [ 456 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 462 ],
            "I1": [ 221 ],
            "I2": [ 463 ],
            "I3": [ 82 ],
            "O": [ 455 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 369 ],
            "I3": [ 115 ],
            "O": [ 462 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 237 ],
            "I1": [ 118 ],
            "I2": [ 464 ],
            "I3": [ 115 ],
            "O": [ 465 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 466 ],
            "I2": [ 254 ],
            "I3": [ 101 ],
            "O": [ 444 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 291 ],
            "I2": [ 293 ],
            "I3": [ 467 ],
            "O": [ 466 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 293 ],
            "I1": [ 467 ],
            "I2": [ 468 ],
            "I3": [ 333 ],
            "O": [ 469 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 372 ],
            "I2": [ 115 ],
            "I3": [ 82 ],
            "O": [ 468 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 470 ],
            "I1": [ 399 ],
            "I2": [ 471 ],
            "I3": [ 401 ],
            "O": [ 472 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 473 ],
            "I1": [ 474 ],
            "I2": [ 475 ],
            "I3": [ 313 ],
            "O": [ 476 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 369 ],
            "I2": [ 253 ],
            "I3": [ 82 ],
            "O": [ 471 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 477 ],
            "I3": [ 82 ],
            "O": [ 467 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 395 ],
            "I2": [ 82 ],
            "I3": [ 115 ],
            "O": [ 440 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 435 ],
            "I1": [ 225 ],
            "I2": [ 478 ],
            "I3": [ 252 ],
            "O": [ 479 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 298 ],
            "I3": [ 115 ],
            "O": [ 439 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 253 ],
            "I3": [ 480 ],
            "O": [ 437 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 480 ],
            "I1": [ 294 ],
            "I2": [ 372 ],
            "I3": [ 380 ],
            "O": [ 297 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 103 ],
            "I3": [ 82 ],
            "O": [ 296 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 454 ],
            "I3": [ 115 ],
            "O": [ 480 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 387 ],
            "I2": [ 358 ],
            "I3": [ 481 ],
            "O": [ 438 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 125 ],
            "I3": [ 124 ],
            "O": [ 435 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 417 ],
            "I3": [ 115 ],
            "O": [ 292 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 115 ],
            "I3": [ 417 ],
            "O": [ 482 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 417 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 436 ],
            "I3": [ 115 ],
            "O": [ 413 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 125 ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 431 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 125 ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 436 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 483 ],
            "I1": [ 401 ],
            "I2": [ 375 ],
            "I3": [ 250 ],
            "O": [ 260 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 484 ],
            "I1": [ 103 ],
            "I2": [ 485 ],
            "I3": [ 101 ],
            "O": [ 261 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 223 ],
            "I1": [ 102 ],
            "I2": [ 216 ],
            "I3": [ 218 ],
            "O": [ 238 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 121 ],
            "I2": [ 281 ],
            "I3": [ 234 ],
            "O": [ 485 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 486 ],
            "I3": [ 307 ],
            "O": [ 484 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 307 ],
            "I3": [ 487 ],
            "O": [ 488 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 115 ],
            "I3": [ 253 ],
            "O": [ 310 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 291 ],
            "I3": [ 234 ],
            "O": [ 314 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 255 ],
            "I3": [ 118 ],
            "O": [ 307 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 489 ],
            "I3": [ 249 ],
            "O": [ 375 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 490 ],
            "I2": [ 360 ],
            "I3": [ 491 ],
            "O": [ 483 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 215 ],
            "I3": [ 454 ],
            "O": [ 492 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 493 ],
            "I2": [ 82 ],
            "I3": [ 491 ],
            "O": [ 494 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 495 ],
            "I2": [ 494 ],
            "I3": [ 496 ],
            "O": [ 497 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 498 ],
            "I2": [ 495 ],
            "I3": [ 246 ],
            "O": [ 499 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 500 ],
            "I2": [ 498 ],
            "I3": [ 272 ],
            "O": [ 501 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 502 ],
            "I2": [ 390 ],
            "I3": [ 82 ],
            "O": [ 500 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 503 ],
            "I1": [ 419 ],
            "I2": [ 272 ],
            "I3": [ 501 ],
            "O": [ 504 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 503 ],
            "I3": [ 505 ],
            "O": [ 506 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 215 ],
            "I2": [ 115 ],
            "I3": [ 121 ],
            "O": [ 503 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 507 ],
            "I3": [ 325 ],
            "O": [ 508 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 413 ],
            "I3": [ 418 ],
            "O": [ 498 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 492 ],
            "I3": [ 426 ],
            "O": [ 507 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 218 ],
            "I3": [ 103 ],
            "O": [ 495 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 509 ],
            "I1": [ 510 ],
            "I2": [ 497 ],
            "I3": [ 511 ],
            "O": [ 512 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 513 ],
            "I1": [ 250 ],
            "I2": [ 514 ],
            "I3": [ 515 ],
            "O": [ 510 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 516 ],
            "I3": [ 517 ],
            "O": [ 511 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 518 ],
            "I2": [ 519 ],
            "I3": [ 250 ],
            "O": [ 509 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 520 ],
            "I1": [ 333 ],
            "I2": [ 518 ],
            "I3": [ 250 ],
            "O": [ 521 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 522 ],
            "I1": [ 523 ],
            "I2": [ 524 ],
            "I3": [ 525 ],
            "O": [ 526 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 326 ],
            "I2": [ 402 ],
            "I3": [ 499 ],
            "O": [ 496 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 396 ],
            "I2": [ 527 ],
            "I3": [ 528 ],
            "O": [ 524 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 529 ],
            "I2": [ 530 ],
            "I3": [ 531 ],
            "O": [ 532 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 313 ],
            "I3": [ 250 ],
            "O": [ 528 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 533 ],
            "I2": [ 534 ],
            "I3": [ 535 ],
            "O": [ 531 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 536 ],
            "I1": [ 414 ],
            "I2": [ 115 ],
            "I3": [ 518 ],
            "O": [ 513 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 537 ],
            "I3": [ 72 ],
            "O": [ 491 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 538 ],
            "I1": [ 539 ],
            "I2": [ 101 ],
            "I3": [ 204 ],
            "O": [ 202 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 540 ],
            "I1": [ 401 ],
            "I2": [ 373 ],
            "I3": [ 100 ],
            "O": [ 538 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 222 ],
            "I1": [ 102 ],
            "I2": [ 541 ],
            "I3": [ 100 ],
            "O": [ 539 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 542 ],
            "I1": [ 543 ],
            "I2": [ 544 ],
            "I3": [ 313 ],
            "O": [ 541 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 542 ],
            "I1": [ 82 ],
            "I2": [ 66 ],
            "I3": [ 272 ],
            "O": [ 545 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 546 ],
            "I1": [ 547 ],
            "I2": [ 545 ],
            "I3": [ 250 ],
            "O": [ 548 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 548 ],
            "I1": [ 549 ],
            "I2": [ 550 ],
            "I3": [ 551 ],
            "O": [ 552 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 553 ],
            "I1": [ 554 ],
            "I2": [ 552 ],
            "I3": [ 555 ],
            "O": [ 556 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 250 ],
            "I1": [ 557 ],
            "I2": [ 558 ],
            "I3": [ 559 ],
            "O": [ 560 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 561 ],
            "I1": [ 562 ],
            "I2": [ 563 ],
            "I3": [ 564 ],
            "O": [ 565 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 566 ],
            "I1": [ 567 ],
            "I2": [ 568 ],
            "I3": [ 569 ],
            "O": [ 570 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 571 ],
            "I1": [ 572 ],
            "I2": [ 218 ],
            "I3": [ 573 ],
            "O": [ 553 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 574 ],
            "I1": [ 102 ],
            "I2": [ 575 ],
            "I3": [ 250 ],
            "O": [ 554 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 576 ],
            "I1": [ 577 ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 575 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 578 ],
            "I1": [ 579 ],
            "I2": [ 580 ],
            "I3": [ 581 ],
            "O": [ 574 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 582 ],
            "I1": [ 72 ],
            "I2": [ 583 ],
            "I3": [ 584 ],
            "O": [ 576 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 585 ],
            "I1": [ 586 ],
            "I2": [ 587 ],
            "I3": [ 82 ],
            "O": [ 577 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 372 ],
            "I2": [ 436 ],
            "I3": [ 396 ],
            "O": [ 587 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 326 ],
            "I1": [ 588 ],
            "I2": [ 246 ],
            "I3": [ 589 ],
            "O": [ 573 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 505 ],
            "I2": [ 590 ],
            "I3": [ 591 ],
            "O": [ 572 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 592 ],
            "I1": [ 593 ],
            "I2": [ 414 ],
            "I3": [ 594 ],
            "O": [ 591 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 426 ],
            "I2": [ 585 ],
            "I3": [ 595 ],
            "O": [ 590 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 596 ],
            "I1": [ 597 ],
            "I2": [ 598 ],
            "I3": [ 102 ],
            "O": [ 571 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111111111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 460 ],
            "I1": [ 103 ],
            "I2": [ 234 ],
            "I3": [ 82 ],
            "O": [ 598 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 402 ],
            "I3": [ 281 ],
            "O": [ 596 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 599 ],
            "I2": [ 600 ],
            "I3": [ 103 ],
            "O": [ 597 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 386 ],
            "I2": [ 221 ],
            "I3": [ 436 ],
            "O": [ 599 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 460 ],
            "I2": [ 601 ],
            "I3": [ 82 ],
            "O": [ 600 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 118 ],
            "I2": [ 124 ],
            "I3": [ 121 ],
            "O": [ 601 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 431 ],
            "I1": [ 386 ],
            "I2": [ 602 ],
            "I3": [ 115 ],
            "O": [ 588 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 603 ],
            "I2": [ 604 ],
            "I3": [ 252 ],
            "O": [ 589 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ 605 ],
            "I2": [ 606 ],
            "I3": [ 118 ],
            "O": [ 603 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 606 ],
            "I2": [ 454 ],
            "I3": [ 115 ],
            "O": [ 607 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 391 ],
            "I1": [ 237 ],
            "I2": [ 115 ],
            "I3": [ 118 ],
            "O": [ 604 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 608 ],
            "I1": [ 609 ],
            "I2": [ 610 ],
            "I3": [ 611 ],
            "O": [ 549 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 115 ],
            "I2": [ 612 ],
            "I3": [ 218 ],
            "O": [ 610 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 613 ],
            "I1": [ 296 ],
            "I2": [ 302 ],
            "I3": [ 272 ],
            "O": [ 608 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 424 ],
            "I2": [ 441 ],
            "I3": [ 614 ],
            "O": [ 611 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 255 ],
            "I1": [ 291 ],
            "I2": [ 102 ],
            "I3": [ 118 ],
            "O": [ 612 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 319 ],
            "I1": [ 418 ],
            "I2": [ 615 ],
            "I3": [ 401 ],
            "O": [ 546 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 616 ],
            "I1": [ 220 ],
            "I2": [ 617 ],
            "I3": [ 102 ],
            "O": [ 547 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 234 ],
            "I2": [ 391 ],
            "I3": [ 296 ],
            "O": [ 617 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 298 ],
            "I2": [ 299 ],
            "I3": [ 115 ],
            "O": [ 616 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 396 ],
            "I3": [ 618 ],
            "O": [ 615 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 125 ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 618 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101011000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 255 ],
            "I1": [ 291 ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 542 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 124 ],
            "I3": [ 121 ],
            "O": [ 255 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101001111111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 619 ],
            "I1": [ 72 ],
            "I2": [ 125 ],
            "I3": [ 527 ],
            "O": [ 540 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 619 ],
            "I1": [ 620 ],
            "I2": [ 82 ],
            "I3": [ 103 ],
            "O": [ 222 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 124 ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 221 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 103 ],
            "I3": [ 82 ],
            "O": [ 220 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 121 ],
            "I2": [ 124 ],
            "I3": [ 118 ],
            "O": [ 219 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 372 ],
            "I2": [ 430 ],
            "I3": [ 115 ],
            "O": [ 620 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 233 ],
            "I3": [ 390 ],
            "O": [ 619 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 390 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 124 ],
            "I3": [ 121 ],
            "O": [ 233 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 295 ],
            "I3": [ 505 ],
            "O": [ 373 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 82 ],
            "I3": [ 272 ],
            "O": [ 543 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 539 ],
            "I1": [ 621 ],
            "I2": [ 622 ],
            "I3": [ 101 ],
            "O": [ 203 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 463 ],
            "I1": [ 103 ],
            "I2": [ 220 ],
            "I3": [ 306 ],
            "O": [ 622 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 313 ],
            "I1": [ 520 ],
            "I2": [ 623 ],
            "I3": [ 100 ],
            "O": [ 621 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 624 ],
            "I1": [ 625 ],
            "I2": [ 401 ],
            "I3": [ 373 ],
            "O": [ 623 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 73 ],
            "I2": [ 369 ],
            "I3": [ 72 ],
            "O": [ 624 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 626 ],
            "I1": [ 627 ],
            "I2": [ 378 ],
            "I3": [ 82 ],
            "O": [ 625 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 628 ],
            "I3": [ 115 ],
            "O": [ 626 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 627 ],
            "I2": [ 629 ],
            "I3": [ 82 ],
            "O": [ 350 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 400 ],
            "I2": [ 436 ],
            "I3": [ 630 ],
            "O": [ 629 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 124 ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 400 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 605 ],
            "I1": [ 631 ],
            "I2": [ 413 ],
            "I3": [ 82 ],
            "O": [ 351 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 632 ],
            "I1": [ 633 ],
            "I2": [ 627 ],
            "I3": [ 82 ],
            "O": [ 363 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 417 ],
            "I1": [ 320 ],
            "I2": [ 627 ],
            "I3": [ 296 ],
            "O": [ 580 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 634 ],
            "I1": [ 635 ],
            "I2": [ 636 ],
            "I3": [ 281 ],
            "O": [ 581 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 493 ],
            "I2": [ 637 ],
            "I3": [ 220 ],
            "O": [ 579 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 638 ],
            "I2": [ 317 ],
            "I3": [ 327 ],
            "O": [ 639 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 358 ],
            "I2": [ 390 ],
            "I3": [ 235 ],
            "O": [ 637 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 349 ],
            "I2": [ 638 ],
            "I3": [ 233 ],
            "O": [ 640 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 121 ],
            "I3": [ 115 ],
            "O": [ 641 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 124 ],
            "I2": [ 125 ],
            "I3": [ 118 ],
            "O": [ 638 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 642 ],
            "I2": [ 470 ],
            "I3": [ 103 ],
            "O": [ 578 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 488 ],
            "I1": [ 310 ],
            "I2": [ 314 ],
            "I3": [ 82 ],
            "O": [ 643 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 317 ],
            "I3": [ 487 ],
            "O": [ 644 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 291 ],
            "I2": [ 400 ],
            "I3": [ 82 ],
            "O": [ 470 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 121 ],
            "I2": [ 215 ],
            "I3": [ 115 ],
            "O": [ 636 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 431 ],
            "I3": [ 115 ],
            "O": [ 634 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 635 ],
            "I1": [ 72 ],
            "I2": [ 645 ],
            "I3": [ 103 ],
            "O": [ 646 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 318 ],
            "I2": [ 369 ],
            "I3": [ 387 ],
            "O": [ 645 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 370 ],
            "I2": [ 647 ],
            "I3": [ 103 ],
            "O": [ 648 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 298 ],
            "I1": [ 480 ],
            "I2": [ 649 ],
            "I3": [ 220 ],
            "O": [ 650 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 651 ],
            "I1": [ 649 ],
            "I2": [ 652 ],
            "I3": [ 82 ],
            "O": [ 653 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 654 ],
            "I2": [ 115 ],
            "I3": [ 221 ],
            "O": [ 652 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 391 ],
            "I3": [ 219 ],
            "O": [ 654 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 655 ],
            "I1": [ 653 ],
            "I2": [ 103 ],
            "I3": [ 102 ],
            "O": [ 656 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 413 ],
            "I1": [ 253 ],
            "I2": [ 657 ],
            "I3": [ 82 ],
            "O": [ 658 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 221 ],
            "I2": [ 647 ],
            "I3": [ 401 ],
            "O": [ 659 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ 358 ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 657 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 660 ],
            "I1": [ 661 ],
            "I2": [ 82 ],
            "I3": [ 662 ],
            "O": [ 655 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 582 ],
            "I2": [ 221 ],
            "I3": [ 82 ],
            "O": [ 662 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 431 ],
            "I2": [ 219 ],
            "I3": [ 115 ],
            "O": [ 649 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 454 ],
            "I2": [ 295 ],
            "I3": [ 296 ],
            "O": [ 663 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 635 ],
            "I3": [ 664 ],
            "O": [ 665 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 233 ],
            "I3": [ 118 ],
            "O": [ 635 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 605 ],
            "I1": [ 349 ],
            "I2": [ 115 ],
            "I3": [ 118 ],
            "O": [ 633 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ 358 ],
            "I2": [ 118 ],
            "I3": [ 487 ],
            "O": [ 632 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 391 ],
            "I2": [ 666 ],
            "I3": [ 102 ],
            "O": [ 365 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 298 ],
            "I1": [ 585 ],
            "I2": [ 335 ],
            "I3": [ 380 ],
            "O": [ 364 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 369 ],
            "I3": [ 115 ],
            "O": [ 585 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 640 ],
            "I2": [ 73 ],
            "I3": [ 387 ],
            "O": [ 337 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 372 ],
            "I3": [ 480 ],
            "O": [ 335 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 431 ],
            "I3": [ 413 ],
            "O": [ 336 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 358 ],
            "I2": [ 234 ],
            "I3": [ 296 ],
            "O": [ 666 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 291 ],
            "I3": [ 367 ],
            "O": [ 627 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 125 ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 369 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 103 ],
            "O": [ 306 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 349 ],
            "I3": [ 121 ],
            "O": [ 327 ]
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 125 ],
            "I3": [ 124 ],
            "O": [ 349 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 667 ],
            "I1": [ 668 ],
            "I2": [ 15 ],
            "I3": [ 98 ],
            "O": [ 198 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:367.28-367.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 86 ],
            "CO": [ 667 ],
            "I0": [ "0" ],
            "I1": [ 75 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 115 ],
            "O": [ 91 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 121 ],
            "O": [ 95 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 71 ],
            "O": [ 75 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 118 ],
            "O": [ 93 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_4": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 124 ],
            "O": [ 97 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_5": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 125 ],
            "O": [ 96 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_CARRY_CO_I1_SB_LUT4_O_6": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 68 ],
            "O": [ 79 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 72 ],
            "I2": [ 669 ],
            "I3": [ 670 ],
            "O": [ 668 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 124 ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 73 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 82 ],
            "I3": [ 115 ],
            "O": [ 72 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 670 ],
            "I1": [ 319 ],
            "I2": [ 418 ],
            "I3": [ 671 ],
            "O": [ 672 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 454 ],
            "I1": [ 299 ],
            "I2": [ 115 ],
            "I3": [ 82 ],
            "O": [ 671 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 124 ],
            "I3": [ 125 ],
            "O": [ 673 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 454 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 125 ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 299 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 674 ],
            "I2": [ 672 ],
            "I3": [ 272 ],
            "O": [ 675 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 103 ],
            "I3": [ 102 ],
            "O": [ 272 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 676 ],
            "I1": [ 675 ],
            "I2": [ 677 ],
            "I3": [ 250 ],
            "O": [ 678 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 679 ],
            "I1": [ 218 ],
            "I2": [ 678 ],
            "I3": [ 680 ],
            "O": [ 267 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 268 ],
            "I1": [ 681 ],
            "I2": [ 682 ],
            "I3": [ 279 ],
            "O": [ 269 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 683 ],
            "I1": [ 684 ],
            "I2": [ 685 ],
            "I3": [ 686 ],
            "O": [ 266 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 250 ],
            "I1": [ 687 ],
            "I2": [ 688 ],
            "I3": [ 689 ],
            "O": [ 681 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 386 ],
            "I1": [ 306 ],
            "I2": [ 690 ],
            "I3": [ 101 ],
            "O": [ 680 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 313 ],
            "I1": [ 691 ],
            "I2": [ 692 ],
            "I3": [ 693 ],
            "O": [ 679 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 386 ],
            "O": [ 430 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 124 ],
            "I3": [ 121 ],
            "O": [ 386 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 220 ],
            "I2": [ 694 ],
            "I3": [ 695 ],
            "O": [ 690 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 694 ],
            "I3": [ 696 ],
            "O": [ 697 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 698 ],
            "I2": [ 696 ],
            "I3": [ 82 ],
            "O": [ 699 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 698 ],
            "I1": [ 413 ],
            "I2": [ 700 ],
            "I3": [ 82 ],
            "O": [ 701 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_I1_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 619 ],
            "I2": [ 702 ],
            "I3": [ 103 ],
            "O": [ 458 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 436 ],
            "I3": [ 82 ],
            "O": [ 702 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 118 ],
            "I2": [ 121 ],
            "I3": [ 124 ],
            "O": [ 698 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 700 ],
            "I1": [ 703 ],
            "I2": [ 699 ],
            "I3": [ 614 ],
            "O": [ 704 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 424 ],
            "I1": [ 221 ],
            "I2": [ 234 ],
            "I3": [ 606 ],
            "O": [ 705 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 115 ],
            "I3": [ 237 ],
            "O": [ 700 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 503 ],
            "I2": [ 703 ],
            "I3": [ 614 ],
            "O": [ 706 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 503 ],
            "I1": [ 428 ],
            "I2": [ 326 ],
            "I3": [ 707 ],
            "O": [ 708 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 709 ],
            "I1": [ 710 ],
            "I2": [ 711 ],
            "I3": [ 250 ],
            "O": [ 712 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 713 ],
            "I2": [ 714 ],
            "I3": [ 82 ],
            "O": [ 703 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 431 ],
            "I2": [ 460 ],
            "I3": [ 115 ],
            "O": [ 696 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100001000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 124 ],
            "I2": [ 118 ],
            "I3": [ 121 ],
            "O": [ 460 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 697 ],
            "I1": [ 82 ],
            "I2": [ 715 ],
            "I3": [ 333 ],
            "O": [ 716 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 431 ],
            "I1": [ 665 ],
            "I2": [ 115 ],
            "I3": [ 82 ],
            "O": [ 715 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 665 ],
            "I1": [ 115 ],
            "I2": [ 493 ],
            "I3": [ 220 ],
            "O": [ 717 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 718 ],
            "I2": [ 717 ],
            "I3": [ 102 ],
            "O": [ 719 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 720 ],
            "I2": [ 464 ],
            "I3": [ 506 ],
            "O": [ 721 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 313 ],
            "I2": [ 722 ],
            "I3": [ 519 ],
            "O": [ 723 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 628 ],
            "I1": [ 665 ],
            "I2": [ 115 ],
            "I3": [ 281 ],
            "O": [ 718 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 724 ],
            "I1": [ 82 ],
            "I2": [ 725 ],
            "I3": [ 272 ],
            "O": [ 726 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 727 ],
            "I2": [ 389 ],
            "I3": [ 401 ],
            "O": [ 728 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 486 ],
            "I1": [ 391 ],
            "I2": [ 115 ],
            "I3": [ 729 ],
            "O": [ 724 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 730 ],
            "I1": [ 318 ],
            "I2": [ 115 ],
            "I3": [ 731 ],
            "O": [ 725 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 426 ],
            "I1": [ 254 ],
            "I2": [ 732 ],
            "I3": [ 281 ],
            "O": [ 733 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 641 ],
            "I2": [ 435 ],
            "I3": [ 734 ],
            "O": [ 732 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 298 ],
            "I1": [ 454 ],
            "I2": [ 235 ],
            "I3": [ 115 ],
            "O": [ 734 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 73 ],
            "I3": [ 735 ],
            "O": [ 694 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 735 ],
            "I3": [ 115 ],
            "O": [ 593 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 118 ],
            "I2": [ 124 ],
            "I3": [ 121 ],
            "O": [ 735 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 736 ],
            "I1": [ 325 ],
            "I2": [ 225 ],
            "I3": [ 281 ],
            "O": [ 695 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 221 ],
            "I2": [ 736 ],
            "I3": [ 281 ],
            "O": [ 289 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 115 ],
            "I3": [ 372 ],
            "O": [ 736 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 737 ],
            "I1": [ 82 ],
            "I2": [ 738 ],
            "I3": [ 313 ],
            "O": [ 676 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 739 ],
            "I1": [ 740 ],
            "I2": [ 333 ],
            "I3": [ 741 ],
            "O": [ 677 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 739 ],
            "I1": [ 742 ],
            "I2": [ 333 ],
            "I3": [ 743 ],
            "O": [ 687 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 744 ],
            "I3": [ 745 ],
            "O": [ 742 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 272 ],
            "I1": [ 746 ],
            "I2": [ 747 ],
            "I3": [ 748 ],
            "O": [ 743 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 730 ],
            "I1": [ 749 ],
            "I2": [ 295 ],
            "I3": [ 82 ],
            "O": [ 745 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 115 ],
            "O": [ 749 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 300 ],
            "I1": [ 435 ],
            "I2": [ 403 ],
            "I3": [ 380 ],
            "O": [ 750 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 300 ],
            "I3": [ 115 ],
            "O": [ 487 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 349 ],
            "I3": [ 300 ],
            "O": [ 490 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 121 ],
            "O": [ 300 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 255 ],
            "I1": [ 306 ],
            "I2": [ 751 ],
            "I3": [ 101 ],
            "O": [ 689 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 735 ],
            "I1": [ 220 ],
            "I2": [ 403 ],
            "I3": [ 752 ],
            "O": [ 751 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 405 ],
            "I3": [ 115 ],
            "O": [ 630 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 372 ],
            "I3": [ 115 ],
            "O": [ 403 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 478 ],
            "I2": [ 225 ],
            "I3": [ 281 ],
            "O": [ 752 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 753 ],
            "I1": [ 739 ],
            "I2": [ 674 ],
            "I3": [ 401 ],
            "O": [ 754 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 396 ],
            "I3": [ 628 ],
            "O": [ 739 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 755 ],
            "I1": [ 295 ],
            "I2": [ 756 ],
            "I3": [ 82 ],
            "O": [ 740 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 757 ],
            "I1": [ 82 ],
            "I2": [ 758 ],
            "I3": [ 401 ],
            "O": [ 741 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 231 ],
            "I3": [ 303 ],
            "O": [ 757 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 759 ],
            "I2": [ 253 ],
            "I3": [ 760 ],
            "O": [ 758 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 759 ],
            "I2": [ 761 ],
            "I3": [ 333 ],
            "O": [ 762 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 281 ],
            "I1": [ 402 ],
            "I2": [ 763 ],
            "I3": [ 764 ],
            "O": [ 765 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 628 ],
            "I3": [ 220 ],
            "O": [ 764 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 766 ],
            "I1": [ 379 ],
            "I2": [ 767 ],
            "I3": [ 762 ],
            "O": [ 768 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 769 ],
            "I1": [ 770 ],
            "I2": [ 102 ],
            "I3": [ 771 ],
            "O": [ 772 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 773 ],
            "I2": [ 593 ],
            "I3": [ 414 ],
            "O": [ 767 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 774 ],
            "I2": [ 218 ],
            "I3": [ 768 ],
            "O": [ 775 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 775 ],
            "I1": [ 776 ],
            "I2": [ 777 ],
            "I3": [ 778 ],
            "O": [ 779 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 780 ],
            "I1": [ 781 ],
            "I2": [ 778 ],
            "I3": [ 779 ],
            "O": [ 782 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 783 ],
            "I1": [ 784 ],
            "I2": [ 785 ],
            "I3": [ 786 ],
            "O": [ 787 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 788 ],
            "I1": [ 789 ],
            "I2": [ 790 ],
            "I3": [ 791 ],
            "O": [ 792 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 607 ],
            "I1": [ 604 ],
            "I2": [ 281 ],
            "I3": [ 793 ],
            "O": [ 788 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 794 ],
            "I1": [ 795 ],
            "I2": [ 796 ],
            "I3": [ 101 ],
            "O": [ 789 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 797 ],
            "I3": [ 401 ],
            "O": [ 795 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 719 ],
            "I1": [ 721 ],
            "I2": [ 723 ],
            "I3": [ 100 ],
            "O": [ 794 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 767 ],
            "I2": [ 100 ],
            "I3": [ 772 ],
            "O": [ 796 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 642 ],
            "I2": [ 314 ],
            "I3": [ 753 ],
            "O": [ 797 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 798 ],
            "I3": [ 791 ],
            "O": [ 785 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 799 ],
            "I1": [ 800 ],
            "I2": [ 801 ],
            "I3": [ 250 ],
            "O": [ 783 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 802 ],
            "I1": [ 767 ],
            "I2": [ 803 ],
            "I3": [ 218 ],
            "O": [ 784 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 493 ],
            "I2": [ 333 ],
            "I3": [ 82 ],
            "O": [ 803 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 804 ],
            "I1": [ 805 ],
            "I2": [ 806 ],
            "I3": [ 102 ],
            "O": [ 802 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 246 ],
            "I1": [ 807 ],
            "I2": [ 808 ],
            "I3": [ 809 ],
            "O": [ 781 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 810 ],
            "I1": [ 811 ],
            "I2": [ 812 ],
            "I3": [ 813 ],
            "O": [ 780 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 319 ],
            "I1": [ 606 ],
            "I2": [ 700 ],
            "I3": [ 252 ],
            "O": [ 809 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 754 ],
            "I2": [ 814 ],
            "I3": [ 815 ],
            "O": [ 808 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 719 ],
            "I1": [ 816 ],
            "I2": [ 723 ],
            "I3": [ 100 ],
            "O": [ 814 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 527 ],
            "I1": [ 817 ],
            "I2": [ 818 ],
            "I3": [ 505 ],
            "O": [ 816 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 819 ],
            "I1": [ 793 ],
            "I2": [ 719 ],
            "I3": [ 820 ],
            "O": [ 776 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 821 ],
            "I1": [ 723 ],
            "I2": [ 822 ],
            "I3": [ 250 ],
            "O": [ 820 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 753 ],
            "I2": [ 823 ],
            "I3": [ 401 ],
            "O": [ 822 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 824 ],
            "I1": [ 660 ],
            "I2": [ 818 ],
            "I3": [ 505 ],
            "O": [ 821 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 121 ],
            "I2": [ 118 ],
            "I3": [ 124 ],
            "O": [ 824 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 605 ],
            "I1": [ 349 ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 660 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 317 ],
            "I2": [ 121 ],
            "I3": [ 115 ],
            "O": [ 825 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 396 ],
            "I3": [ 674 ],
            "O": [ 823 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 826 ],
            "I2": [ 827 ],
            "I3": [ 828 ],
            "O": [ 774 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 121 ],
            "I2": [ 115 ],
            "I3": [ 220 ],
            "O": [ 827 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 402 ],
            "I2": [ 303 ],
            "I3": [ 281 ],
            "O": [ 828 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111011111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 215 ],
            "I2": [ 121 ],
            "I3": [ 115 ],
            "O": [ 766 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 454 ],
            "I3": [ 387 ],
            "O": [ 759 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 760 ],
            "I1": [ 829 ],
            "I2": [ 103 ],
            "I3": [ 830 ],
            "O": [ 831 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 832 ],
            "I1": [ 296 ],
            "I2": [ 831 ],
            "I3": [ 102 ],
            "O": [ 748 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 426 ],
            "I2": [ 436 ],
            "I3": [ 832 ],
            "O": [ 833 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 431 ],
            "I2": [ 834 ],
            "I3": [ 281 ],
            "O": [ 835 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 836 ],
            "I2": [ 647 ],
            "I3": [ 103 ],
            "O": [ 837 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 372 ],
            "I3": [ 585 ],
            "O": [ 832 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 838 ],
            "I2": [ 440 ],
            "I3": [ 313 ],
            "O": [ 747 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 319 ],
            "I3": [ 418 ],
            "O": [ 746 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 839 ],
            "I1": [ 115 ],
            "I2": [ 840 ],
            "I3": [ 220 ],
            "O": [ 830 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 118 ],
            "I2": [ 115 ],
            "I3": [ 391 ],
            "O": [ 760 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 839 ],
            "I1": [ 115 ],
            "I2": [ 841 ],
            "I3": [ 82 ],
            "O": [ 842 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 400 ],
            "I2": [ 251 ],
            "I3": [ 841 ],
            "O": [ 843 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 843 ],
            "I1": [ 296 ],
            "I2": [ 806 ],
            "I3": [ 102 ],
            "O": [ 844 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 845 ],
            "I2": [ 844 ],
            "I3": [ 846 ],
            "O": [ 847 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 739 ],
            "I1": [ 848 ],
            "I2": [ 849 ],
            "I3": [ 272 ],
            "O": [ 845 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 477 ],
            "I1": [ 493 ],
            "I2": [ 505 ],
            "I3": [ 850 ],
            "O": [ 846 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 477 ],
            "I3": [ 851 ],
            "O": [ 729 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 349 ],
            "O": [ 486 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 390 ],
            "I3": [ 358 ],
            "O": [ 477 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 593 ],
            "I1": [ 307 ],
            "I2": [ 773 ],
            "I3": [ 414 ],
            "O": [ 850 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 358 ],
            "I1": [ 475 ],
            "I2": [ 848 ],
            "I3": [ 401 ],
            "O": [ 852 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 221 ],
            "I2": [ 414 ],
            "I3": [ 100 ],
            "O": [ 853 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 854 ],
            "I1": [ 82 ],
            "I2": [ 855 ],
            "I3": [ 272 ],
            "O": [ 856 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 857 ],
            "I1": [ 858 ],
            "I2": [ 520 ],
            "I3": [ 313 ],
            "O": [ 859 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 532 ],
            "I1": [ 528 ],
            "I2": [ 857 ],
            "I3": [ 860 ],
            "O": [ 861 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 369 ],
            "I1": [ 618 ],
            "I2": [ 72 ],
            "I3": [ 857 ],
            "O": [ 862 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 417 ],
            "I1": [ 369 ],
            "I2": [ 72 ],
            "I3": [ 857 ],
            "O": [ 863 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 390 ],
            "I2": [ 391 ],
            "I3": [ 82 ],
            "O": [ 481 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 298 ],
            "I3": [ 115 ],
            "O": [ 864 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 664 ],
            "I3": [ 396 ],
            "O": [ 857 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 492 ],
            "I3": [ 387 ],
            "O": [ 858 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 371 ],
            "I2": [ 72 ],
            "I3": [ 848 ],
            "O": [ 865 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 866 ],
            "I1": [ 82 ],
            "I2": [ 865 ],
            "I3": [ 333 ],
            "O": [ 867 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 868 ],
            "I2": [ 869 ],
            "I3": [ 867 ],
            "O": [ 557 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 819 ],
            "I1": [ 870 ],
            "I2": [ 871 ],
            "I3": [ 555 ],
            "O": [ 558 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 872 ],
            "I1": [ 873 ],
            "I2": [ 874 ],
            "I3": [ 102 ],
            "O": [ 868 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 875 ],
            "I1": [ 82 ],
            "I2": [ 823 ],
            "I3": [ 401 ],
            "O": [ 869 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 876 ],
            "I2": [ 877 ],
            "I3": [ 878 ],
            "O": [ 874 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 432 ],
            "I1": [ 318 ],
            "I2": [ 879 ],
            "I3": [ 82 ],
            "O": [ 872 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 413 ],
            "I2": [ 631 ],
            "I3": [ 314 ],
            "O": [ 866 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 387 ],
            "I3": [ 395 ],
            "O": [ 848 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 253 ],
            "I1": [ 327 ],
            "I2": [ 72 ],
            "I3": [ 761 ],
            "O": [ 849 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 460 ],
            "I3": [ 221 ],
            "O": [ 841 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 855 ],
            "I2": [ 880 ],
            "I3": [ 842 ],
            "O": [ 881 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 125 ],
            "I3": [ 855 ],
            "O": [ 647 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 396 ],
            "I3": [ 255 ],
            "O": [ 855 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 698 ],
            "I1": [ 115 ],
            "I2": [ 841 ],
            "I3": [ 220 ],
            "O": [ 882 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 291 ],
            "I1": [ 630 ],
            "I2": [ 883 ],
            "I3": [ 281 ],
            "O": [ 884 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 428 ],
            "I1": [ 885 ],
            "I2": [ 883 ],
            "I3": [ 505 ],
            "O": [ 886 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 885 ],
            "I3": [ 619 ],
            "O": [ 887 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 360 ],
            "I1": [ 887 ],
            "I2": [ 888 ],
            "I3": [ 82 ],
            "O": [ 228 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 237 ],
            "I2": [ 82 ],
            "I3": [ 367 ],
            "O": [ 227 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 386 ],
            "I1": [ 118 ],
            "I2": [ 889 ],
            "I3": [ 115 ],
            "O": [ 888 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 367 ],
            "I3": [ 606 ],
            "O": [ 885 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 886 ],
            "I1": [ 890 ],
            "I2": [ 891 ],
            "I3": [ 101 ],
            "O": [ 815 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 892 ],
            "I1": [ 893 ],
            "I2": [ 767 ],
            "I3": [ 100 ],
            "O": [ 891 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 894 ],
            "I1": [ 103 ],
            "I2": [ 895 ],
            "I3": [ 102 ],
            "O": [ 890 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 896 ],
            "I2": [ 855 ],
            "I3": [ 897 ],
            "O": [ 894 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 480 ],
            "I1": [ 488 ],
            "I2": [ 220 ],
            "I3": [ 828 ],
            "O": [ 895 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 896 ],
            "I1": [ 387 ],
            "I2": [ 898 ],
            "I3": [ 899 ],
            "O": [ 900 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 901 ],
            "I2": [ 902 ],
            "I3": [ 101 ],
            "O": [ 899 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 585 ],
            "I2": [ 903 ],
            "I3": [ 614 ],
            "O": [ 898 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 358 ],
            "I1": [ 115 ],
            "I2": [ 118 ],
            "I3": [ 220 ],
            "O": [ 901 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 435 ],
            "I2": [ 417 ],
            "I3": [ 254 ],
            "O": [ 902 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 250 ],
            "I1": [ 904 ],
            "I2": [ 905 ],
            "I3": [ 900 ],
            "O": [ 906 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 907 ],
            "I1": [ 218 ],
            "I2": [ 906 ],
            "I3": [ 908 ],
            "O": [ 909 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 910 ],
            "I1": [ 911 ],
            "I2": [ 912 ],
            "I3": [ 909 ],
            "O": [ 913 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 914 ],
            "I2": [ 915 ],
            "I3": [ 445 ],
            "O": [ 911 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 449 ],
            "I1": [ 453 ],
            "I2": [ 446 ],
            "I3": [ 905 ],
            "O": [ 912 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 916 ],
            "I1": [ 917 ],
            "I2": [ 918 ],
            "I3": [ 919 ],
            "O": [ 910 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 920 ],
            "I1": [ 921 ],
            "I2": [ 922 ],
            "I3": [ 923 ],
            "O": [ 915 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 333 ],
            "I1": [ 924 ],
            "I2": [ 925 ],
            "I3": [ 926 ],
            "O": [ 907 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 927 ],
            "I1": [ 928 ],
            "I2": [ 401 ],
            "I3": [ 929 ],
            "O": [ 904 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 417 ],
            "I1": [ 320 ],
            "I2": [ 82 ],
            "I3": [ 930 ],
            "O": [ 928 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 931 ],
            "I1": [ 932 ],
            "I2": [ 102 ],
            "I3": [ 933 ],
            "O": [ 929 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 638 ],
            "I1": [ 430 ],
            "I2": [ 291 ],
            "I3": [ 72 ],
            "O": [ 927 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 369 ],
            "I2": [ 115 ],
            "I3": [ 82 ],
            "O": [ 930 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 307 ],
            "I2": [ 371 ],
            "I3": [ 82 ],
            "O": [ 896 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 934 ],
            "I2": [ 897 ],
            "I3": [ 103 ],
            "O": [ 935 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 372 ],
            "I1": [ 436 ],
            "I2": [ 115 ],
            "I3": [ 82 ],
            "O": [ 934 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 769 ],
            "I1": [ 935 ],
            "I2": [ 936 ],
            "I3": [ 102 ],
            "O": [ 937 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 585 ],
            "I2": [ 493 ],
            "I3": [ 505 ],
            "O": [ 771 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 402 ],
            "I2": [ 482 ],
            "I3": [ 281 ],
            "O": [ 769 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 296 ],
            "I2": [ 938 ],
            "I3": [ 939 ],
            "O": [ 936 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 454 ],
            "I1": [ 940 ],
            "I2": [ 115 ],
            "I3": [ 220 ],
            "O": [ 941 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 237 ],
            "I2": [ 82 ],
            "I3": [ 292 ],
            "O": [ 897 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 424 ],
            "I1": [ 221 ],
            "I2": [ 940 ],
            "I3": [ 115 ],
            "O": [ 942 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 942 ],
            "I1": [ 281 ],
            "I2": [ 943 ],
            "I3": [ 101 ],
            "O": [ 944 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 520 ],
            "I1": [ 945 ],
            "I2": [ 401 ],
            "I3": [ 946 ],
            "O": [ 947 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 391 ],
            "I1": [ 101 ],
            "I2": [ 306 ],
            "I3": [ 948 ],
            "O": [ 949 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 103 ],
            "I2": [ 396 ],
            "I3": [ 237 ],
            "O": [ 943 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 300 ],
            "I2": [ 349 ],
            "I3": [ 73 ],
            "O": [ 940 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ 417 ],
            "I2": [ 730 ],
            "I3": [ 115 ],
            "O": [ 883 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 237 ],
            "I1": [ 889 ],
            "I2": [ 118 ],
            "I3": [ 72 ],
            "O": [ 880 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 386 ],
            "I3": [ 358 ],
            "O": [ 839 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 431 ],
            "I2": [ 840 ],
            "I3": [ 281 ],
            "O": [ 950 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000001000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 950 ],
            "I1": [ 951 ],
            "I2": [ 952 ],
            "I3": [ 102 ],
            "O": [ 953 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110000001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 847 ],
            "I1": [ 953 ],
            "I2": [ 101 ],
            "I3": [ 100 ],
            "O": [ 954 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 955 ],
            "I1": [ 888 ],
            "I2": [ 220 ],
            "I3": [ 956 ],
            "O": [ 957 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 254 ],
            "I1": [ 298 ],
            "I2": [ 958 ],
            "I3": [ 101 ],
            "O": [ 956 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 251 ],
            "I1": [ 234 ],
            "I2": [ 642 ],
            "I3": [ 281 ],
            "O": [ 958 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 544 ],
            "I1": [ 959 ],
            "I2": [ 960 ],
            "I3": [ 103 ],
            "O": [ 952 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 961 ],
            "I3": [ 962 ],
            "O": [ 951 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 391 ],
            "I1": [ 255 ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 840 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 493 ],
            "I1": [ 755 ],
            "I2": [ 220 ],
            "I3": [ 963 ],
            "O": [ 964 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 965 ],
            "I1": [ 429 ],
            "I2": [ 487 ],
            "I3": [ 82 ],
            "O": [ 966 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 503 ],
            "I2": [ 642 ],
            "I3": [ 82 ],
            "O": [ 967 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 965 ],
            "I1": [ 298 ],
            "I2": [ 82 ],
            "I3": [ 115 ],
            "O": [ 609 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 965 ],
            "I1": [ 618 ],
            "I2": [ 115 ],
            "I3": [ 102 ],
            "O": [ 613 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 124 ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 965 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 429 ],
            "I2": [ 487 ],
            "I3": [ 82 ],
            "O": [ 544 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 674 ],
            "I2": [ 544 ],
            "I3": [ 313 ],
            "O": [ 216 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 349 ],
            "I2": [ 121 ],
            "I3": [ 72 ],
            "O": [ 674 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 313 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 968 ],
            "I1": [ 582 ],
            "I2": [ 115 ],
            "I3": [ 281 ],
            "O": [ 963 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 606 ],
            "I2": [ 390 ],
            "I3": [ 235 ],
            "O": [ 755 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 291 ],
            "I3": [ 390 ],
            "O": [ 854 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 124 ],
            "I2": [ 121 ],
            "I3": [ 115 ],
            "O": [ 235 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 118 ],
            "I2": [ 124 ],
            "I3": [ 121 ],
            "O": [ 968 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000111101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 124 ],
            "I2": [ 125 ],
            "I3": [ 118 ],
            "O": [ 582 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 73 ],
            "I1": [ 369 ],
            "I2": [ 115 ],
            "I3": [ 82 ],
            "O": [ 584 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 405 ],
            "I1": [ 358 ],
            "I2": [ 436 ],
            "I3": [ 115 ],
            "O": [ 583 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 969 ],
            "I1": [ 115 ],
            "I2": [ 82 ],
            "I3": [ 756 ],
            "O": [ 970 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 404 ],
            "I1": [ 426 ],
            "I2": [ 396 ],
            "I3": [ 971 ],
            "O": [ 972 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 255 ],
            "I2": [ 973 ],
            "I3": [ 309 ],
            "O": [ 969 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 405 ],
            "I2": [ 319 ],
            "I3": [ 82 ],
            "O": [ 971 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 474 ],
            "I1": [ 475 ],
            "I2": [ 970 ],
            "I3": [ 313 ],
            "O": [ 974 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 974 ],
            "I1": [ 975 ],
            "I2": [ 218 ],
            "I3": [ 976 ],
            "O": [ 977 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 978 ],
            "I1": [ 979 ],
            "I2": [ 980 ],
            "I3": [ 981 ],
            "O": [ 982 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 983 ],
            "I1": [ 250 ],
            "I2": [ 984 ],
            "I3": [ 980 ],
            "O": [ 985 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 986 ],
            "I1": [ 987 ],
            "I2": [ 988 ],
            "I3": [ 102 ],
            "O": [ 983 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 989 ],
            "I1": [ 990 ],
            "I2": [ 707 ],
            "I3": [ 991 ],
            "O": [ 984 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 877 ],
            "I1": [ 992 ],
            "I2": [ 993 ],
            "I3": [ 614 ],
            "O": [ 990 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 994 ],
            "I1": [ 995 ],
            "I2": [ 102 ],
            "I3": [ 218 ],
            "O": [ 989 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 996 ],
            "I1": [ 997 ],
            "I2": [ 998 ],
            "I3": [ 999 ],
            "O": [ 994 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 380 ],
            "I1": [ 1000 ],
            "I2": [ 1001 ],
            "I3": [ 1002 ],
            "O": [ 995 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 371 ],
            "I1": [ 1003 ],
            "I2": [ 1004 ],
            "I3": [ 296 ],
            "O": [ 1001 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 889 ],
            "I2": [ 118 ],
            "I3": [ 644 ],
            "O": [ 1000 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1005 ],
            "I1": [ 731 ],
            "I2": [ 1006 ],
            "I3": [ 103 ],
            "O": [ 1002 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 318 ],
            "I3": [ 294 ],
            "O": [ 1005 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1007 ],
            "I1": [ 115 ],
            "I2": [ 729 ],
            "I3": [ 82 ],
            "O": [ 1006 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 349 ],
            "I2": [ 390 ],
            "I3": [ 233 ],
            "O": [ 1003 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 992 ],
            "I3": [ 251 ],
            "O": [ 1008 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 300 ],
            "I2": [ 349 ],
            "I3": [ 391 ],
            "O": [ 1007 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 436 ],
            "I2": [ 215 ],
            "I3": [ 992 ],
            "O": [ 893 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1009 ],
            "I1": [ 893 ],
            "I2": [ 296 ],
            "I3": [ 1010 ],
            "O": [ 770 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 371 ],
            "I1": [ 115 ],
            "I2": [ 893 ],
            "I3": [ 296 ],
            "O": [ 826 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 73 ],
            "I2": [ 460 ],
            "I3": [ 115 ],
            "O": [ 1009 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 103 ],
            "I2": [ 897 ],
            "I3": [ 941 ],
            "O": [ 1010 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 226 ],
            "I3": [ 314 ],
            "O": [ 992 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010111110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 431 ],
            "I1": [ 237 ],
            "I2": [ 82 ],
            "I3": [ 115 ],
            "O": [ 993 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1011 ],
            "I1": [ 861 ],
            "I2": [ 1012 ],
            "I3": [ 991 ],
            "O": [ 1013 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1014 ],
            "I1": [ 525 ],
            "I2": [ 526 ],
            "I3": [ 1015 ],
            "O": [ 1011 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 252 ],
            "I1": [ 1016 ],
            "I2": [ 1017 ],
            "I3": [ 860 ],
            "O": [ 1012 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 390 ],
            "I2": [ 502 ],
            "I3": [ 392 ],
            "O": [ 1016 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1018 ],
            "I1": [ 1019 ],
            "I2": [ 1020 ],
            "I3": [ 101 ],
            "O": [ 1017 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 913 ],
            "I1": [ 1021 ],
            "I2": [ 511 ],
            "I3": [ 512 ],
            "O": [ 1014 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 521 ],
            "I1": [ 526 ],
            "I2": [ 496 ],
            "I3": [ 532 ],
            "O": [ 1015 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 908 ],
            "I1": [ 1022 ],
            "I2": [ 515 ],
            "I3": [ 514 ],
            "O": [ 1021 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1023 ],
            "I1": [ 1024 ],
            "I2": [ 101 ],
            "I3": [ 100 ],
            "O": [ 978 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 252 ],
            "I2": [ 1025 ],
            "I3": [ 708 ],
            "O": [ 979 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 219 ],
            "I3": [ 644 ],
            "O": [ 1025 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1026 ],
            "I2": [ 1027 ],
            "I3": [ 1028 ],
            "O": [ 1024 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 476 ],
            "I1": [ 472 ],
            "I2": [ 469 ],
            "I3": [ 726 ],
            "O": [ 1023 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 409 ],
            "I2": [ 102 ],
            "I3": [ 416 ],
            "O": [ 1028 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1029 ],
            "I2": [ 1030 ],
            "I3": [ 313 ],
            "O": [ 1027 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1029 ],
            "I1": [ 862 ],
            "I2": [ 313 ],
            "I3": [ 1031 ],
            "O": [ 1032 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 412 ],
            "I1": [ 1033 ],
            "I2": [ 102 ],
            "I3": [ 1034 ],
            "O": [ 1031 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1032 ],
            "I1": [ 1035 ],
            "I2": [ 1036 ],
            "I3": [ 1037 ],
            "O": [ 1038 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1034 ],
            "I1": [ 1039 ],
            "I2": [ 1035 ],
            "I3": [ 250 ],
            "O": [ 1036 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1040 ],
            "I2": [ 707 ],
            "I3": [ 1041 ],
            "O": [ 1037 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1042 ],
            "I1": [ 1043 ],
            "I2": [ 1044 ],
            "I3": [ 218 ],
            "O": [ 1040 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 619 ],
            "I1": [ 1045 ],
            "I2": [ 296 ],
            "I3": [ 102 ],
            "O": [ 1042 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 313 ],
            "I2": [ 1046 ],
            "I3": [ 1047 ],
            "O": [ 1044 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 903 ],
            "I2": [ 397 ],
            "I3": [ 1048 ],
            "O": [ 1047 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 502 ],
            "I1": [ 396 ],
            "I2": [ 118 ],
            "I3": [ 333 ],
            "O": [ 1048 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 889 ],
            "I3": [ 391 ],
            "O": [ 502 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 367 ],
            "I2": [ 327 ],
            "I3": [ 493 ],
            "O": [ 1045 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 296 ],
            "I1": [ 854 ],
            "I2": [ 1049 ],
            "I3": [ 663 ],
            "O": [ 1033 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 414 ],
            "I2": [ 1050 ],
            "I3": [ 1026 ],
            "O": [ 1034 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 299 ],
            "I2": [ 487 ],
            "I3": [ 325 ],
            "O": [ 1050 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 390 ],
            "I2": [ 391 ],
            "I3": [ 380 ],
            "O": [ 1049 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 313 ],
            "I1": [ 1051 ],
            "I2": [ 1052 ],
            "I3": [ 1053 ],
            "O": [ 1039 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1054 ],
            "I2": [ 1055 ],
            "I3": [ 102 ],
            "O": [ 1053 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 387 ],
            "I1": [ 1056 ],
            "I2": [ 441 ],
            "I3": [ 862 ],
            "O": [ 1051 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1056 ],
            "I3": [ 115 ],
            "O": [ 1057 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1057 ],
            "I1": [ 281 ],
            "I2": [ 1058 ],
            "I3": [ 102 ],
            "O": [ 1059 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 325 ],
            "I1": [ 851 ],
            "I2": [ 414 ],
            "I3": [ 1060 ],
            "O": [ 1061 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1062 ],
            "I1": [ 296 ],
            "I2": [ 1063 ],
            "I3": [ 102 ],
            "O": [ 1064 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111001101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ 118 ],
            "I2": [ 121 ],
            "I3": [ 115 ],
            "O": [ 1062 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 596 ],
            "I3": [ 764 ],
            "O": [ 1058 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 121 ],
            "I2": [ 638 ],
            "I3": [ 430 ],
            "O": [ 1056 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 367 ],
            "I1": [ 391 ],
            "I2": [ 713 ],
            "I3": [ 281 ],
            "O": [ 1054 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 255 ],
            "I1": [ 251 ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 1065 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1066 ],
            "I1": [ 418 ],
            "I2": [ 103 ],
            "I3": [ 1067 ],
            "O": [ 1055 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1004 ],
            "I2": [ 879 ],
            "I3": [ 82 ],
            "O": [ 1066 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1004 ],
            "I2": [ 454 ],
            "I3": [ 82 ],
            "O": [ 1068 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 115 ],
            "I3": [ 391 ],
            "O": [ 1004 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 306 ],
            "I2": [ 606 ],
            "I3": [ 1067 ],
            "O": [ 1069 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 226 ],
            "I3": [ 281 ],
            "O": [ 1067 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 864 ],
            "I2": [ 403 ],
            "I3": [ 82 ],
            "O": [ 1029 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1070 ],
            "I2": [ 1030 ],
            "I3": [ 313 ],
            "O": [ 339 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 463 ],
            "I1": [ 1071 ],
            "I2": [ 304 ],
            "I3": [ 301 ],
            "O": [ 338 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 543 ],
            "I1": [ 1072 ],
            "I2": [ 373 ],
            "I3": [ 100 ],
            "O": [ 340 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 630 ],
            "I2": [ 403 ],
            "I3": [ 82 ],
            "O": [ 1070 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 293 ],
            "I2": [ 1073 ],
            "I3": [ 82 ],
            "O": [ 1030 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 728 ],
            "I2": [ 726 ],
            "I3": [ 716 ],
            "O": [ 975 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 712 ],
            "I1": [ 706 ],
            "I2": [ 708 ],
            "I3": [ 981 ],
            "O": [ 976 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 1074 ],
            "I2": [ 1075 ],
            "I3": [ 970 ],
            "O": [ 691 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1074 ],
            "I2": [ 402 ],
            "I3": [ 281 ],
            "O": [ 1076 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1077 ],
            "I1": [ 220 ],
            "I2": [ 1076 ],
            "I3": [ 102 ],
            "O": [ 1078 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1079 ],
            "I1": [ 1078 ],
            "I2": [ 1080 ],
            "I3": [ 218 ],
            "O": [ 566 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 704 ],
            "I2": [ 246 ],
            "I3": [ 559 ],
            "O": [ 568 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1081 ],
            "I1": [ 102 ],
            "I2": [ 1082 ],
            "I3": [ 250 ],
            "O": [ 567 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 967 ],
            "I1": [ 966 ],
            "I2": [ 103 ],
            "I3": [ 964 ],
            "O": [ 1081 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1083 ],
            "I1": [ 1084 ],
            "I2": [ 313 ],
            "I3": [ 1085 ],
            "O": [ 1082 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1086 ],
            "I3": [ 396 ],
            "O": [ 1083 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1087 ],
            "I1": [ 938 ],
            "I2": [ 505 ],
            "I3": [ 1088 ],
            "O": [ 1085 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000001001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 118 ],
            "I2": [ 124 ],
            "I3": [ 121 ],
            "O": [ 1086 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1089 ],
            "I1": [ 702 ],
            "I2": [ 701 ],
            "I3": [ 401 ],
            "O": [ 1079 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 505 ],
            "I2": [ 1090 ],
            "I3": [ 1091 ],
            "O": [ 1080 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011101110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 298 ],
            "I1": [ 219 ],
            "I2": [ 1092 ],
            "I3": [ 115 ],
            "O": [ 1077 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 124 ],
            "I2": [ 118 ],
            "I3": [ 121 ],
            "O": [ 1092 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 115 ],
            "I2": [ 124 ],
            "I3": [ 121 ],
            "O": [ 1074 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ 417 ],
            "I2": [ 730 ],
            "I3": [ 72 ],
            "O": [ 1075 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 435 ],
            "I2": [ 118 ],
            "I3": [ 233 ],
            "O": [ 730 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 727 ],
            "I1": [ 1093 ],
            "I2": [ 1094 ],
            "I3": [ 401 ],
            "O": [ 692 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 333 ],
            "I1": [ 1095 ],
            "I2": [ 1096 ],
            "I3": [ 1097 ],
            "O": [ 693 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ 426 ],
            "I2": [ 399 ],
            "I3": [ 1098 ],
            "O": [ 1096 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1099 ],
            "I1": [ 387 ],
            "I2": [ 397 ],
            "I3": [ 1100 ],
            "O": [ 1095 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001011111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 125 ],
            "I2": [ 124 ],
            "I3": [ 121 ],
            "O": [ 1099 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 396 ],
            "I2": [ 1101 ],
            "I3": [ 441 ],
            "O": [ 1100 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 233 ],
            "I3": [ 308 ],
            "O": [ 1101 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 973 ],
            "I1": [ 308 ],
            "I2": [ 333 ],
            "I3": [ 396 ],
            "O": [ 415 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1102 ],
            "I3": [ 1103 ],
            "O": [ 1104 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 391 ],
            "I1": [ 234 ],
            "I2": [ 272 ],
            "I3": [ 411 ],
            "O": [ 1105 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 233 ],
            "I1": [ 414 ],
            "I2": [ 115 ],
            "I3": [ 1026 ],
            "O": [ 1106 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 251 ],
            "I2": [ 305 ],
            "I3": [ 118 ],
            "O": [ 308 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 436 ],
            "I2": [ 1107 ],
            "I3": [ 1108 ],
            "O": [ 1098 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 493 ],
            "I1": [ 729 ],
            "I2": [ 1108 ],
            "I3": [ 1097 ],
            "O": [ 1109 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1110 ],
            "I2": [ 1109 ],
            "I3": [ 1111 ],
            "O": [ 1112 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 1113 ],
            "I2": [ 1112 ],
            "I3": [ 1114 ],
            "O": [ 1115 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1116 ],
            "I1": [ 1117 ],
            "I2": [ 1118 ],
            "I3": [ 1115 ],
            "O": [ 1119 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 218 ],
            "I1": [ 1120 ],
            "I2": [ 1121 ],
            "I3": [ 1122 ],
            "O": [ 1116 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 614 ],
            "I1": [ 66 ],
            "I2": [ 1123 ],
            "I3": [ 1118 ],
            "O": [ 1114 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1124 ],
            "I2": [ 1125 ],
            "I3": [ 1126 ],
            "O": [ 1113 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1127 ],
            "I1": [ 1052 ],
            "I2": [ 501 ],
            "I3": [ 100 ],
            "O": [ 1126 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 441 ],
            "I1": [ 481 ],
            "I2": [ 862 ],
            "I3": [ 313 ],
            "O": [ 1124 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1111 ],
            "I1": [ 1128 ],
            "I2": [ 1129 ],
            "I3": [ 101 ],
            "O": [ 1130 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 101 ],
            "I2": [ 1069 ],
            "I3": [ 1041 ],
            "O": [ 1123 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 705 ],
            "I1": [ 700 ],
            "I2": [ 82 ],
            "I3": [ 614 ],
            "O": [ 1041 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1131 ],
            "I1": [ 1132 ],
            "I2": [ 1133 ],
            "I3": [ 401 ],
            "O": [ 1110 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 251 ],
            "I2": [ 82 ],
            "I3": [ 367 ],
            "O": [ 1133 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 224 ],
            "I3": [ 102 ],
            "O": [ 1097 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 308 ],
            "I1": [ 115 ],
            "I2": [ 478 ],
            "I3": [ 82 ],
            "O": [ 727 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 1134 ],
            "I2": [ 225 ],
            "I3": [ 82 ],
            "O": [ 1093 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1134 ],
            "I3": [ 72 ],
            "O": [ 397 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 396 ],
            "I1": [ 973 ],
            "I2": [ 397 ],
            "I3": [ 1135 ],
            "O": [ 329 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 395 ],
            "I3": [ 418 ],
            "O": [ 1135 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 237 ],
            "I2": [ 255 ],
            "I3": [ 118 ],
            "O": [ 1134 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 417 ],
            "I2": [ 294 ],
            "I3": [ 82 ],
            "O": [ 756 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 372 ],
            "I2": [ 602 ],
            "I3": [ 115 ],
            "O": [ 737 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 738 ],
            "I1": [ 1136 ],
            "I2": [ 441 ],
            "I3": [ 313 ],
            "O": [ 709 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1137 ],
            "I1": [ 281 ],
            "I2": [ 1138 ],
            "I3": [ 102 ],
            "O": [ 710 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1105 ],
            "I1": [ 1104 ],
            "I2": [ 415 ],
            "I3": [ 1106 ],
            "O": [ 711 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 318 ],
            "I3": [ 432 ],
            "O": [ 1137 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1065 ],
            "I1": [ 1139 ],
            "I2": [ 380 ],
            "I3": [ 1054 ],
            "O": [ 1138 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 537 ],
            "I2": [ 298 ],
            "I3": [ 387 ],
            "O": [ 1136 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 291 ],
            "I1": [ 293 ],
            "I2": [ 1140 ],
            "I3": [ 82 ],
            "O": [ 738 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 889 ],
            "I3": [ 292 ],
            "O": [ 1073 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 115 ],
            "I3": [ 405 ],
            "O": [ 293 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1140 ],
            "I1": [ 731 ],
            "I2": [ 82 ],
            "I3": [ 392 ],
            "O": [ 959 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1140 ],
            "I1": [ 1141 ],
            "I2": [ 220 ],
            "I3": [ 1142 ],
            "O": [ 920 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011110101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 237 ],
            "I1": [ 233 ],
            "I2": [ 115 ],
            "I3": [ 118 ],
            "O": [ 1141 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1143 ],
            "I1": [ 1144 ],
            "I2": [ 102 ],
            "I3": [ 962 ],
            "O": [ 1142 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 634 ],
            "I2": [ 642 ],
            "I3": [ 281 ],
            "O": [ 1144 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 319 ],
            "I2": [ 1145 ],
            "I3": [ 296 ],
            "O": [ 1143 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1146 ],
            "I2": [ 637 ],
            "I3": [ 220 ],
            "O": [ 1147 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 327 ],
            "I3": [ 480 ],
            "O": [ 1145 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 349 ],
            "I1": [ 118 ],
            "I2": [ 115 ],
            "I3": [ 121 ],
            "O": [ 1146 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 674 ],
            "I2": [ 647 ],
            "I3": [ 103 ],
            "O": [ 962 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 583 ],
            "I1": [ 1145 ],
            "I2": [ 296 ],
            "I3": [ 1147 ],
            "O": [ 961 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 296 ],
            "I1": [ 1148 ],
            "I2": [ 1149 ],
            "I3": [ 250 ],
            "O": [ 921 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 697 ],
            "I1": [ 220 ],
            "I2": [ 733 ],
            "I3": [ 101 ],
            "O": [ 923 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1150 ],
            "I1": [ 102 ],
            "I2": [ 1151 ],
            "I3": [ 218 ],
            "O": [ 922 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 505 ],
            "I2": [ 1152 ],
            "I3": [ 1153 ],
            "O": [ 1151 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 881 ],
            "I2": [ 882 ],
            "I3": [ 884 ],
            "O": [ 1150 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1154 ],
            "I1": [ 317 ],
            "I2": [ 1155 ],
            "I3": [ 493 ],
            "O": [ 1152 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 773 ],
            "I2": [ 1156 ],
            "I3": [ 414 ],
            "O": [ 1153 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111101000100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1155 ],
            "I1": [ 1157 ],
            "I2": [ 300 ],
            "I3": [ 82 ],
            "O": [ 1158 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 360 ],
            "I1": [ 1158 ],
            "I2": [ 103 ],
            "I3": [ 489 ],
            "O": [ 248 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 333 ],
            "I2": [ 396 ],
            "I3": [ 628 ],
            "O": [ 249 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 101 ],
            "I3": [ 100 ],
            "O": [ 250 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 255 ],
            "I2": [ 234 ],
            "I3": [ 281 ],
            "O": [ 489 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 638 ],
            "I3": [ 641 ],
            "O": [ 360 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1004 ],
            "I2": [ 1157 ],
            "I3": [ 380 ],
            "O": [ 1159 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 305 ],
            "I1": [ 291 ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 1160 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 854 ],
            "I3": [ 235 ],
            "O": [ 1157 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 673 ],
            "I3": [ 454 ],
            "O": [ 1155 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 606 ],
            "I2": [ 969 ],
            "I3": [ 115 ],
            "O": [ 1148 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1161 ],
            "I2": [ 1162 ],
            "I3": [ 1163 ],
            "O": [ 1149 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 582 ],
            "I1": [ 744 ],
            "I2": [ 115 ],
            "I3": [ 281 ],
            "O": [ 1163 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 730 ],
            "I1": [ 749 ],
            "I2": [ 750 ],
            "I3": [ 102 ],
            "O": [ 1162 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1164 ],
            "I2": [ 1107 ],
            "I3": [ 220 ],
            "O": [ 1161 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 744 ],
            "I3": [ 115 ],
            "O": [ 1164 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1107 ],
            "I3": [ 834 ],
            "O": [ 1072 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 358 ],
            "I1": [ 291 ],
            "I2": [ 115 ],
            "I3": [ 118 ],
            "O": [ 1107 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 673 ],
            "I2": [ 454 ],
            "I3": [ 221 ],
            "O": [ 834 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 606 ],
            "I2": [ 237 ],
            "I3": [ 118 ],
            "O": [ 744 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 386 ],
            "I2": [ 292 ],
            "I3": [ 82 ],
            "O": [ 419 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 700 ],
            "I3": [ 118 ],
            "O": [ 392 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 969 ],
            "I1": [ 115 ],
            "I2": [ 82 ],
            "I3": [ 972 ],
            "O": [ 960 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 606 ],
            "I3": [ 292 ],
            "O": [ 1140 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 124 ],
            "I3": [ 121 ],
            "O": [ 606 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 537 ],
            "I3": [ 115 ],
            "O": [ 773 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 299 ],
            "I2": [ 255 ],
            "I3": [ 537 ],
            "O": [ 1165 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110101001110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 82 ],
            "I2": [ 1165 ],
            "I3": [ 1166 ],
            "O": [ 945 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1026 ],
            "I1": [ 1052 ],
            "I2": [ 1167 ],
            "I3": [ 1168 ],
            "O": [ 946 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 72 ],
            "I3": [ 436 ],
            "O": [ 520 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 606 ],
            "I1": [ 317 ],
            "I2": [ 219 ],
            "I3": [ 82 ],
            "O": [ 1166 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 237 ],
            "O": [ 537 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 125 ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 298 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 670 ],
            "I2": [ 605 ],
            "I3": [ 118 ],
            "O": [ 1169 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 605 ],
            "I3": [ 118 ],
            "O": [ 527 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 73 ],
            "I3": [ 82 ],
            "O": [ 418 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 121 ],
            "I3": [ 124 ],
            "O": [ 605 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1169 ],
            "I1": [ 115 ],
            "I2": [ 1170 ],
            "I3": [ 102 ],
            "O": [ 1171 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1169 ],
            "I1": [ 464 ],
            "I2": [ 115 ],
            "I3": [ 506 ],
            "O": [ 799 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 605 ],
            "I3": [ 115 ],
            "O": [ 720 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 255 ],
            "I2": [ 435 ],
            "I3": [ 118 ],
            "O": [ 464 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 642 ],
            "I1": [ 1172 ],
            "I2": [ 379 ],
            "I3": [ 519 ],
            "O": [ 800 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1173 ],
            "I1": [ 1174 ],
            "I2": [ 1175 ],
            "I3": [ 1176 ],
            "O": [ 801 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1177 ],
            "I2": [ 1174 ],
            "I3": [ 313 ],
            "O": [ 1178 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1177 ],
            "I2": [ 1179 ],
            "I3": [ 313 ],
            "O": [ 1180 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1181 ],
            "I1": [ 82 ],
            "I2": [ 1179 ],
            "I3": [ 313 ],
            "O": [ 1182 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 536 ],
            "I1": [ 307 ],
            "I2": [ 1183 ],
            "I3": [ 115 ],
            "O": [ 1181 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 360 ],
            "I2": [ 1183 ],
            "I3": [ 82 ],
            "O": [ 761 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 386 ],
            "I1": [ 291 ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 1183 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1184 ],
            "I1": [ 1182 ],
            "I2": [ 1185 ],
            "I3": [ 218 ],
            "O": [ 688 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 397 ],
            "I1": [ 1132 ],
            "I2": [ 1186 ],
            "I3": [ 333 ],
            "O": [ 1185 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1187 ],
            "I1": [ 281 ],
            "I2": [ 1188 ],
            "I3": [ 102 ],
            "O": [ 1184 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 234 ],
            "I1": [ 349 ],
            "I2": [ 641 ],
            "I3": [ 1189 ],
            "O": [ 1187 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 296 ],
            "I1": [ 1190 ],
            "I2": [ 224 ],
            "I3": [ 1191 ],
            "O": [ 1188 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 641 ],
            "I1": [ 317 ],
            "I2": [ 1192 ],
            "I3": [ 235 ],
            "O": [ 1190 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1192 ],
            "I2": [ 702 ],
            "I3": [ 103 ],
            "O": [ 1193 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1194 ],
            "I1": [ 296 ],
            "I2": [ 1193 ],
            "I3": [ 102 ],
            "O": [ 925 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 462 ],
            "I1": [ 221 ],
            "I2": [ 1195 ],
            "I3": [ 82 ],
            "O": [ 924 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1108 ],
            "I1": [ 405 ],
            "I2": [ 115 ],
            "I3": [ 1196 ],
            "O": [ 926 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 317 ],
            "I2": [ 300 ],
            "I3": [ 543 ],
            "O": [ 1196 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 889 ],
            "I1": [ 371 ],
            "I2": [ 115 ],
            "I3": [ 1197 ],
            "O": [ 1195 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100110011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 371 ],
            "I2": [ 219 ],
            "I3": [ 115 ],
            "O": [ 1194 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 965 ],
            "I3": [ 115 ],
            "O": [ 1192 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 536 ],
            "I2": [ 82 ],
            "I3": [ 1189 ],
            "O": [ 878 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010011111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 124 ],
            "I2": [ 115 ],
            "I3": [ 121 ],
            "O": [ 876 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 405 ],
            "I3": [ 82 ],
            "O": [ 877 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100101111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 124 ],
            "I2": [ 121 ],
            "I3": [ 115 ],
            "O": [ 1189 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 492 ],
            "I1": [ 72 ],
            "I2": [ 1132 ],
            "I3": [ 103 ],
            "O": [ 1198 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 82 ],
            "I2": [ 233 ],
            "I3": [ 480 ],
            "O": [ 1132 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 417 ],
            "I1": [ 413 ],
            "I2": [ 1199 ],
            "I3": [ 82 ],
            "O": [ 1179 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1199 ],
            "I1": [ 82 ],
            "I2": [ 674 ],
            "I3": [ 103 ],
            "O": [ 1200 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 478 ],
            "I1": [ 1087 ],
            "I2": [ 296 ],
            "I3": [ 102 ],
            "O": [ 1201 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 281 ],
            "I1": [ 586 ],
            "I2": [ 1202 ],
            "I3": [ 1203 ],
            "O": [ 1204 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 299 ],
            "I1": [ 413 ],
            "I2": [ 586 ],
            "I3": [ 82 ],
            "O": [ 1084 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111101100011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 215 ],
            "I1": [ 118 ],
            "I2": [ 115 ],
            "I3": [ 121 ],
            "O": [ 586 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 72 ],
            "I2": [ 391 ],
            "I3": [ 103 ],
            "O": [ 1202 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 454 ],
            "I2": [ 235 ],
            "I3": [ 220 ],
            "O": [ 1203 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 281 ],
            "I1": [ 1205 ],
            "I2": [ 1206 ],
            "I3": [ 102 ],
            "O": [ 1207 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111011110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 454 ],
            "I1": [ 405 ],
            "I2": [ 233 ],
            "I3": [ 115 ],
            "O": [ 1205 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 369 ],
            "I2": [ 380 ],
            "I3": [ 400 ],
            "O": [ 1206 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 367 ],
            "I1": [ 391 ],
            "I2": [ 478 ],
            "I3": [ 296 ],
            "O": [ 763 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 124 ],
            "I2": [ 115 ],
            "I3": [ 121 ],
            "O": [ 478 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1199 ],
            "I3": [ 82 ],
            "O": [ 829 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 318 ],
            "I1": [ 369 ],
            "I2": [ 396 ],
            "I3": [ 674 ],
            "O": [ 1208 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 237 ],
            "I1": [ 118 ],
            "I2": [ 309 ],
            "I3": [ 115 ],
            "O": [ 1199 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 426 ],
            "I2": [ 1209 ],
            "I3": [ 333 ],
            "O": [ 1210 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 698 ],
            "I2": [ 955 ],
            "I3": [ 82 ],
            "O": [ 1209 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 255 ],
            "I2": [ 358 ],
            "I3": [ 115 ],
            "O": [ 955 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 480 ],
            "I3": [ 233 ],
            "O": [ 1211 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 391 ],
            "I2": [ 475 ],
            "I3": [ 474 ],
            "O": [ 1177 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 82 ],
            "I2": [ 115 ],
            "I3": [ 118 ],
            "O": [ 475 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1212 ],
            "I2": [ 1178 ],
            "I3": [ 1213 ],
            "O": [ 1120 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 614 ],
            "I1": [ 66 ],
            "I2": [ 1214 ],
            "I3": [ 1215 ],
            "O": [ 1122 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1127 ],
            "I1": [ 1216 ],
            "I2": [ 504 ],
            "I3": [ 250 ],
            "O": [ 1121 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1068 ],
            "I2": [ 418 ],
            "I3": [ 401 ],
            "O": [ 1127 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 82 ],
            "I3": [ 614 ],
            "O": [ 326 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 426 ],
            "I2": [ 237 ],
            "I3": [ 115 ],
            "O": [ 325 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 121 ],
            "I3": [ 115 ],
            "O": [ 319 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 103 ],
            "I3": [ 101 ],
            "O": [ 614 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1026 ],
            "I1": [ 1217 ],
            "I2": [ 250 ],
            "I3": [ 1214 ],
            "O": [ 1218 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 1219 ],
            "I2": [ 1220 ],
            "I3": [ 1168 ],
            "O": [ 1217 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000010111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1221 ],
            "I1": [ 863 ],
            "I2": [ 411 ],
            "I3": [ 102 ],
            "O": [ 1219 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1222 ],
            "I1": [ 520 ],
            "I2": [ 1223 ],
            "I3": [ 401 ],
            "O": [ 1220 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 121 ],
            "I3": [ 401 ],
            "O": [ 1224 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 390 ],
            "I1": [ 391 ],
            "I2": [ 226 ],
            "I3": [ 379 ],
            "O": [ 1225 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 1226 ],
            "I2": [ 115 ],
            "I3": [ 82 ],
            "O": [ 1222 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 255 ],
            "I2": [ 973 ],
            "I3": [ 492 ],
            "O": [ 1226 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 606 ],
            "I1": [ 255 ],
            "I2": [ 118 ],
            "I3": [ 396 ],
            "O": [ 1223 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 298 ],
            "I2": [ 294 ],
            "I3": [ 82 ],
            "O": [ 1221 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1227 ],
            "I1": [ 1218 ],
            "I2": [ 1228 ],
            "I3": [ 948 ],
            "O": [ 685 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1038 ],
            "I1": [ 1119 ],
            "I2": [ 1229 ],
            "I3": [ 1230 ],
            "O": [ 683 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1130 ],
            "I1": [ 1123 ],
            "I2": [ 1229 ],
            "I3": [ 1228 ],
            "O": [ 684 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1231 ],
            "I1": [ 218 ],
            "I2": [ 1232 ],
            "I3": [ 682 ],
            "O": [ 686 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 250 ],
            "I1": [ 947 ],
            "I2": [ 944 ],
            "I3": [ 949 ],
            "O": [ 1232 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1108 ],
            "I2": [ 1233 ],
            "I3": [ 1234 ],
            "O": [ 1231 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1035 ],
            "I3": [ 1235 ],
            "O": [ 1230 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1108 ],
            "I1": [ 1236 ],
            "I2": [ 1234 ],
            "I3": [ 218 ],
            "O": [ 1227 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011111010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 639 ],
            "I1": [ 309 ],
            "I2": [ 477 ],
            "I3": [ 115 ],
            "O": [ 1236 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 944 ],
            "I3": [ 707 ],
            "O": [ 1214 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 606 ],
            "I2": [ 306 ],
            "I3": [ 101 ],
            "O": [ 707 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 229 ],
            "I2": [ 1237 ],
            "I3": [ 102 ],
            "O": [ 1212 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1237 ],
            "I1": [ 1191 ],
            "I2": [ 1238 ],
            "I3": [ 102 ],
            "O": [ 1239 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 235 ],
            "I1": [ 1192 ],
            "I2": [ 482 ],
            "I3": [ 296 ],
            "O": [ 1238 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 237 ],
            "I1": [ 461 ],
            "I2": [ 1240 ],
            "I3": [ 380 ],
            "O": [ 1191 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 673 ],
            "I1": [ 219 ],
            "I2": [ 638 ],
            "I3": [ 115 ],
            "O": [ 817 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 628 ],
            "I2": [ 372 ],
            "I3": [ 115 ],
            "O": [ 1240 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1241 ],
            "I1": [ 1242 ],
            "I2": [ 103 ],
            "I3": [ 1237 ],
            "O": [ 1243 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 482 ],
            "I1": [ 1244 ],
            "I2": [ 619 ],
            "I3": [ 82 ],
            "O": [ 1242 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 237 ],
            "I1": [ 461 ],
            "I2": [ 82 ],
            "I3": [ 888 ],
            "O": [ 1241 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1244 ],
            "I3": [ 82 ],
            "O": [ 311 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 311 ],
            "I1": [ 595 ],
            "I2": [ 473 ],
            "I3": [ 313 ],
            "O": [ 330 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1245 ],
            "I1": [ 103 ],
            "I2": [ 1246 ],
            "I3": [ 102 ],
            "O": [ 331 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1247 ],
            "I2": [ 292 ],
            "I3": [ 82 ],
            "O": [ 473 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 386 ],
            "I3": [ 118 ],
            "O": [ 595 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101100001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1248 ],
            "I1": [ 1247 ],
            "I2": [ 406 ],
            "I3": [ 82 ],
            "O": [ 1249 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 396 ],
            "I2": [ 1249 ],
            "I3": [ 103 ],
            "O": [ 450 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1250 ],
            "I2": [ 1251 ],
            "I3": [ 102 ],
            "O": [ 451 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1252 ],
            "I1": [ 102 ],
            "I2": [ 837 ],
            "I3": [ 1253 ],
            "O": [ 452 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 864 ],
            "I2": [ 634 ],
            "I3": [ 281 ],
            "O": [ 1252 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1197 ],
            "I1": [ 1102 ],
            "I2": [ 220 ],
            "I3": [ 1254 ],
            "O": [ 1253 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 73 ],
            "I3": [ 319 ],
            "O": [ 1197 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 395 ],
            "I1": [ 319 ],
            "I2": [ 1255 ],
            "I3": [ 296 ],
            "O": [ 1254 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 255 ],
            "I3": [ 634 ],
            "O": [ 1102 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 606 ],
            "I2": [ 454 ],
            "I3": [ 115 ],
            "O": [ 1255 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 298 ],
            "I1": [ 585 ],
            "I2": [ 314 ],
            "I3": [ 220 ],
            "O": [ 1251 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1156 ],
            "I2": [ 461 ],
            "I3": [ 281 ],
            "O": [ 1250 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 367 ],
            "I3": [ 1247 ],
            "O": [ 875 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 298 ],
            "I2": [ 309 ],
            "I3": [ 115 ],
            "O": [ 1247 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 424 ],
            "I3": [ 115 ],
            "O": [ 1244 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 1243 ],
            "I2": [ 1256 ],
            "I3": [ 1178 ],
            "O": [ 1257 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 100 ],
            "I1": [ 1257 ],
            "I2": [ 1258 ],
            "I3": [ 101 ],
            "O": [ 1259 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1260 ],
            "I1": [ 1261 ],
            "I2": [ 1259 ],
            "I3": [ 1215 ],
            "O": [ 1262 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1263 ],
            "I1": [ 1264 ],
            "I2": [ 1265 ],
            "I3": [ 1262 ],
            "O": [ 1117 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1266 ],
            "I1": [ 1267 ],
            "I2": [ 1261 ],
            "I3": [ 1265 ],
            "O": [ 1264 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1013 ],
            "I1": [ 985 ],
            "I2": [ 982 ],
            "I3": [ 977 ],
            "O": [ 1263 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1268 ],
            "I1": [ 1269 ],
            "I2": [ 250 ],
            "I3": [ 1270 ],
            "O": [ 1267 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1239 ],
            "I1": [ 1210 ],
            "I2": [ 1180 ],
            "I3": [ 218 ],
            "O": [ 1266 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 442 ],
            "I1": [ 528 ],
            "I2": [ 479 ],
            "I3": [ 708 ],
            "O": [ 1270 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1271 ],
            "I1": [ 1272 ],
            "I2": [ 1273 ],
            "I3": [ 102 ],
            "O": [ 1268 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1274 ],
            "I2": [ 1137 ],
            "I3": [ 281 ],
            "O": [ 1272 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 454 ],
            "I2": [ 103 ],
            "I3": [ 411 ],
            "O": [ 1271 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1102 ],
            "I1": [ 1160 ],
            "I2": [ 296 ],
            "I3": [ 1159 ],
            "O": [ 1273 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110001111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 889 ],
            "I1": [ 391 ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 1274 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1275 ],
            "I1": [ 1026 ],
            "I2": [ 504 ],
            "I3": [ 1276 ],
            "O": [ 1260 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 773 ],
            "I1": [ 1139 ],
            "I2": [ 379 ],
            "I3": [ 1277 ],
            "O": [ 1276 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1278 ],
            "I1": [ 1279 ],
            "I2": [ 1280 ],
            "I3": [ 102 ],
            "O": [ 1275 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1278 ],
            "I1": [ 1164 ],
            "I2": [ 414 ],
            "I3": [ 1026 ],
            "O": [ 1269 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 507 ],
            "I2": [ 1278 ],
            "I3": [ 380 ],
            "O": [ 1281 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1282 ],
            "I1": [ 1280 ],
            "I2": [ 1281 ],
            "I3": [ 102 ],
            "O": [ 1216 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 441 ],
            "I1": [ 838 ],
            "I2": [ 863 ],
            "I3": [ 103 ],
            "O": [ 1280 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1283 ],
            "I3": [ 296 ],
            "O": [ 1282 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 82 ],
            "I2": [ 1283 ],
            "I3": [ 1284 ],
            "O": [ 1125 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1283 ],
            "I3": [ 505 ],
            "O": [ 1026 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 481 ],
            "I2": [ 863 ],
            "I3": [ 313 ],
            "O": [ 1167 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 272 ],
            "I1": [ 498 ],
            "I2": [ 508 ],
            "I3": [ 414 ],
            "O": [ 1168 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 818 ],
            "I2": [ 825 ],
            "I3": [ 543 ],
            "O": [ 1052 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1285 ],
            "I2": [ 325 ],
            "I3": [ 333 ],
            "O": [ 1284 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1286 ],
            "I3": [ 1285 ],
            "O": [ 1287 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 291 ],
            "I1": [ 638 ],
            "I2": [ 115 ],
            "I3": [ 1285 ],
            "O": [ 931 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1288 ],
            "I1": [ 115 ],
            "I2": [ 877 ],
            "I3": [ 272 ],
            "O": [ 932 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1289 ],
            "I2": [ 360 ],
            "I3": [ 1290 ],
            "O": [ 933 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 300 ],
            "I1": [ 889 ],
            "I2": [ 115 ],
            "I3": [ 296 ],
            "O": [ 1289 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 220 ],
            "I1": [ 833 ],
            "I2": [ 835 ],
            "I3": [ 837 ],
            "O": [ 1290 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 386 ],
            "I1": [ 291 ],
            "I2": [ 118 ],
            "I3": [ 400 ],
            "O": [ 1286 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000010100001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1287 ],
            "I1": [ 1291 ],
            "I2": [ 1282 ],
            "I3": [ 103 ],
            "O": [ 988 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 418 ],
            "I2": [ 336 ],
            "I3": [ 1292 ],
            "O": [ 987 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 82 ],
            "I2": [ 1293 ],
            "I3": [ 1294 ],
            "O": [ 986 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011001111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 386 ],
            "I2": [ 403 ],
            "I3": [ 369 ],
            "O": [ 1293 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 585 ],
            "I1": [ 1057 ],
            "I2": [ 82 ],
            "I3": [ 103 ],
            "O": [ 1294 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 825 ],
            "I2": [ 103 ],
            "I3": [ 1295 ],
            "O": [ 1292 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0101001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 237 ],
            "I1": [ 305 ],
            "I2": [ 118 ],
            "I3": [ 396 ],
            "O": [ 1295 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 82 ],
            "I2": [ 1296 ],
            "I3": [ 1297 ],
            "O": [ 1291 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 358 ],
            "I2": [ 292 ],
            "I3": [ 1298 ],
            "O": [ 1296 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 889 ],
            "I1": [ 298 ],
            "I2": [ 115 ],
            "I3": [ 418 ],
            "O": [ 1297 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 673 ],
            "I1": [ 426 ],
            "I2": [ 618 ],
            "I3": [ 115 ],
            "O": [ 1298 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 1288 ],
            "I3": [ 82 ],
            "O": [ 1285 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 1288 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1224 ],
            "I1": [ 1222 ],
            "I2": [ 1225 ],
            "I3": [ 100 ],
            "O": [ 1299 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 336 ],
            "I1": [ 418 ],
            "I2": [ 411 ],
            "I3": [ 272 ],
            "O": [ 1300 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 864 ],
            "I1": [ 418 ],
            "I2": [ 862 ],
            "I3": [ 313 ],
            "O": [ 1301 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 295 ],
            "I3": [ 637 ],
            "O": [ 1283 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 386 ],
            "I2": [ 308 ],
            "I3": [ 115 ],
            "O": [ 1278 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 327 ],
            "I1": [ 118 ],
            "I2": [ 773 ],
            "I3": [ 380 ],
            "O": [ 1279 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 417 ],
            "I1": [ 892 ],
            "I2": [ 432 ],
            "I3": [ 250 ],
            "O": [ 1277 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 903 ],
            "I1": [ 103 ],
            "I2": [ 1302 ],
            "I3": [ 1303 ],
            "O": [ 1258 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 291 ],
            "I3": [ 298 ],
            "O": [ 903 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 237 ],
            "I1": [ 396 ],
            "I2": [ 66 ],
            "I3": [ 103 ],
            "O": [ 1303 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 318 ],
            "I1": [ 480 ],
            "I2": [ 225 ],
            "I3": [ 281 ],
            "O": [ 1302 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 397 ],
            "I1": [ 1186 ],
            "I2": [ 1304 ],
            "I3": [ 333 ],
            "O": [ 1256 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 233 ],
            "I1": [ 291 ],
            "I2": [ 118 ],
            "I3": [ 396 ],
            "O": [ 1304 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 82 ],
            "O": [ 1186 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1305 ],
            "I3": [ 1306 ],
            "O": [ 1237 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 225 ],
            "I1": [ 435 ],
            "I2": [ 226 ],
            "I3": [ 82 ],
            "O": [ 1305 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 493 ],
            "I1": [ 729 ],
            "I2": [ 82 ],
            "I3": [ 103 ],
            "O": [ 1306 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 82 ],
            "I2": [ 536 ],
            "I3": [ 1174 ],
            "O": [ 1307 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 536 ],
            "I3": [ 387 ],
            "O": [ 838 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 536 ],
            "I3": [ 396 ],
            "O": [ 474 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I2_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 536 ],
            "I3": [ 115 ],
            "O": [ 493 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I2_2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 82 ],
            "I3": [ 103 ],
            "O": [ 414 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111011110001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 124 ],
            "I2": [ 118 ],
            "I3": [ 121 ],
            "O": [ 536 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 313 ],
            "I1": [ 1307 ],
            "I2": [ 1308 ],
            "I3": [ 1213 ],
            "O": [ 1234 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 639 ],
            "I3": [ 637 ],
            "O": [ 1233 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 281 ],
            "I3": [ 102 ],
            "O": [ 1108 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 224 ],
            "I2": [ 229 ],
            "I3": [ 102 ],
            "O": [ 1308 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 327 ],
            "I2": [ 505 ],
            "I3": [ 1309 ],
            "O": [ 1213 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 313 ],
            "I1": [ 1046 ],
            "I2": [ 1309 ],
            "I3": [ 1310 ],
            "O": [ 1111 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 505 ],
            "I2": [ 903 ],
            "I3": [ 100 ],
            "O": [ 1310 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100001010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 536 ],
            "I1": [ 1154 ],
            "I2": [ 1311 ],
            "I3": [ 82 ],
            "O": [ 1046 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_I1_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 121 ],
            "I3": [ 115 ],
            "O": [ 1154 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 426 ],
            "I2": [ 320 ],
            "I3": [ 82 ],
            "O": [ 1311 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1125 ],
            "I1": [ 1301 ],
            "I2": [ 1300 ],
            "I3": [ 1299 ],
            "O": [ 1129 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1131 ],
            "I1": [ 103 ],
            "I2": [ 1043 ],
            "I3": [ 102 ],
            "O": [ 1128 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 281 ],
            "I1": [ 724 ],
            "I2": [ 224 ],
            "I3": [ 1198 ],
            "O": [ 1043 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 493 ],
            "I2": [ 887 ],
            "I3": [ 82 ],
            "O": [ 1131 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 736 ],
            "I1": [ 397 ],
            "I2": [ 493 ],
            "I3": [ 414 ],
            "O": [ 1309 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 121 ],
            "I2": [ 387 ],
            "I3": [ 1312 ],
            "O": [ 1174 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1312 ],
            "I2": [ 1208 ],
            "I3": [ 401 ],
            "O": [ 1313 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111111110010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1314 ],
            "I1": [ 102 ],
            "I2": [ 1175 ],
            "I3": [ 1313 ],
            "O": [ 1315 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 250 ],
            "I2": [ 1315 ],
            "I3": [ 1316 ],
            "O": [ 1317 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1316 ],
            "I3": [ 564 ],
            "O": [ 1318 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1319 ],
            "I1": [ 1320 ],
            "I2": [ 1321 ],
            "I3": [ 101 ],
            "O": [ 1322 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1064 ],
            "I1": [ 1059 ],
            "I2": [ 100 ],
            "I3": [ 1061 ],
            "O": [ 1323 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 1324 ],
            "I2": [ 246 ],
            "I3": [ 1325 ],
            "O": [ 1316 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 101 ],
            "I1": [ 1324 ],
            "I2": [ 1326 ],
            "I3": [ 246 ],
            "O": [ 798 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 607 ],
            "I1": [ 736 ],
            "I2": [ 232 ],
            "I3": [ 252 ],
            "O": [ 1326 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 606 ],
            "I1": [ 115 ],
            "I2": [ 1327 ],
            "I3": [ 252 ],
            "O": [ 1325 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 255 ],
            "I1": [ 627 ],
            "I2": [ 1327 ],
            "I3": [ 713 ],
            "O": [ 1328 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1328 ],
            "I1": [ 281 ],
            "I2": [ 1329 ],
            "I3": [ 569 ],
            "O": [ 563 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1063 ],
            "I1": [ 1330 ],
            "I2": [ 1331 ],
            "I3": [ 218 ],
            "O": [ 561 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1332 ],
            "I2": [ 1333 ],
            "I3": [ 250 ],
            "O": [ 562 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1211 ],
            "I1": [ 955 ],
            "I2": [ 220 ],
            "I3": [ 1334 ],
            "O": [ 1329 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 426 ],
            "I3": [ 700 ],
            "O": [ 1327 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1335 ],
            "I1": [ 1317 ],
            "I2": [ 1336 ],
            "I3": [ 1337 ],
            "O": [ 812 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1338 ],
            "I1": [ 807 ],
            "I2": [ 1339 ],
            "I3": [ 1340 ],
            "O": [ 813 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1323 ],
            "I1": [ 1322 ],
            "I2": [ 1318 ],
            "I3": [ 1336 ],
            "O": [ 811 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 556 ],
            "I1": [ 560 ],
            "I2": [ 570 ],
            "I3": [ 565 ],
            "O": [ 810 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1341 ],
            "I1": [ 1064 ],
            "I2": [ 1061 ],
            "I3": [ 218 ],
            "O": [ 1335 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1342 ],
            "I2": [ 1341 ],
            "I3": [ 767 ],
            "O": [ 1343 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1344 ],
            "I1": [ 296 ],
            "I2": [ 1345 ],
            "I3": [ 102 ],
            "O": [ 1342 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1346 ],
            "I1": [ 220 ],
            "I2": [ 221 ],
            "I3": [ 806 ],
            "O": [ 1345 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 424 ],
            "I2": [ 221 ],
            "I3": [ 1008 ],
            "O": [ 1344 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 305 ],
            "I2": [ 215 ],
            "I3": [ 118 ],
            "O": [ 1346 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1347 ],
            "I2": [ 1343 ],
            "I3": [ 1348 ],
            "O": [ 1349 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1350 ],
            "I2": [ 801 ],
            "I3": [ 1349 ],
            "O": [ 916 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 957 ],
            "I1": [ 954 ],
            "I2": [ 918 ],
            "I3": [ 914 ],
            "O": [ 919 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 782 ],
            "I1": [ 790 ],
            "I2": [ 792 ],
            "I3": [ 787 ],
            "O": [ 917 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 674 ],
            "I2": [ 1351 ],
            "I3": [ 250 ],
            "O": [ 1350 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 618 ],
            "I1": [ 462 ],
            "I2": [ 465 ],
            "I3": [ 505 ],
            "O": [ 1351 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 493 ],
            "I1": [ 428 ],
            "I2": [ 505 ],
            "I3": [ 218 ],
            "O": [ 1347 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1324 ],
            "I1": [ 1352 ],
            "I2": [ 1334 ],
            "I3": [ 786 ],
            "O": [ 1348 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1353 ],
            "I1": [ 1352 ],
            "I2": [ 101 ],
            "I3": [ 1337 ],
            "O": [ 1340 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 719 ],
            "I2": [ 1354 ],
            "I3": [ 250 ],
            "O": [ 1339 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1355 ],
            "I3": [ 101 ],
            "O": [ 807 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 937 ],
            "I1": [ 1356 ],
            "I2": [ 767 ],
            "I3": [ 218 ],
            "O": [ 1338 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 1007 ],
            "I2": [ 1357 ],
            "I3": [ 505 ],
            "O": [ 1356 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 281 ],
            "I1": [ 303 ],
            "I2": [ 253 ],
            "I3": [ 254 ],
            "O": [ 1353 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 319 ],
            "I1": [ 606 ],
            "I2": [ 232 ],
            "I3": [ 281 ],
            "O": [ 1352 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 234 ],
            "I1": [ 121 ],
            "I2": [ 428 ],
            "I3": [ 220 ],
            "O": [ 939 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 121 ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 428 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1358 ],
            "I3": [ 272 ],
            "O": [ 1341 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 639 ],
            "I1": [ 72 ],
            "I2": [ 1358 ],
            "I3": [ 103 ],
            "O": [ 805 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 431 ],
            "I1": [ 537 ],
            "I2": [ 72 ],
            "I3": [ 103 ],
            "O": [ 806 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1007 ],
            "I1": [ 115 ],
            "I2": [ 1008 ],
            "I3": [ 296 ],
            "O": [ 804 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 402 ],
            "I1": [ 482 ],
            "I2": [ 82 ],
            "I3": [ 1359 ],
            "O": [ 1358 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1311 ],
            "I1": [ 674 ],
            "I2": [ 1359 ],
            "I3": [ 401 ],
            "O": [ 1360 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 313 ],
            "I1": [ 1361 ],
            "I2": [ 1360 ],
            "I3": [ 1362 ],
            "O": [ 1354 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 702 ],
            "I2": [ 773 ],
            "I3": [ 1363 ],
            "O": [ 1361 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000001001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 817 ],
            "I1": [ 1240 ],
            "I2": [ 505 ],
            "I3": [ 519 ],
            "O": [ 1362 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 396 ],
            "I3": [ 358 ],
            "O": [ 1359 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1364 ],
            "I1": [ 873 ],
            "I2": [ 1365 ],
            "I3": [ 103 ],
            "O": [ 1314 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 72 ],
            "I1": [ 431 ],
            "I2": [ 1364 ],
            "I3": [ 103 ],
            "O": [ 1063 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 423 ],
            "I2": [ 382 ],
            "I3": [ 102 ],
            "O": [ 1331 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 103 ],
            "I1": [ 761 ],
            "I2": [ 102 ],
            "I3": [ 765 ],
            "O": [ 1330 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 234 ],
            "I1": [ 391 ],
            "I2": [ 851 ],
            "I3": [ 82 ],
            "O": [ 1364 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 391 ],
            "I1": [ 72 ],
            "I2": [ 1366 ],
            "I3": [ 1367 ],
            "O": [ 1365 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 673 ],
            "I1": [ 121 ],
            "I2": [ 638 ],
            "I3": [ 387 ],
            "O": [ 1367 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 628 ],
            "I1": [ 372 ],
            "I2": [ 115 ],
            "I3": [ 82 ],
            "O": [ 1366 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 317 ],
            "I2": [ 1312 ],
            "I3": [ 401 ],
            "O": [ 1173 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 873 ],
            "I1": [ 103 ],
            "I2": [ 1368 ],
            "I3": [ 102 ],
            "O": [ 1176 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 474 ],
            "I2": [ 1369 ],
            "I3": [ 272 ],
            "O": [ 1175 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1370 ],
            "I2": [ 72 ],
            "I3": [ 1371 ],
            "O": [ 1369 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011111110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 125 ],
            "I2": [ 124 ],
            "I3": [ 121 ],
            "O": [ 1370 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000110100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 272 ],
            "I1": [ 1371 ],
            "I2": [ 1333 ],
            "I3": [ 100 ],
            "O": [ 1321 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 233 ],
            "I1": [ 115 ],
            "I2": [ 493 ],
            "I3": [ 543 ],
            "O": [ 1333 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111000001110111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1204 ],
            "I1": [ 1201 ],
            "I2": [ 1200 ],
            "I3": [ 1207 ],
            "O": [ 1332 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1372 ],
            "I1": [ 296 ],
            "I2": [ 1204 ],
            "I3": [ 102 ],
            "O": [ 1320 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1208 ],
            "I2": [ 829 ],
            "I3": [ 401 ],
            "O": [ 1319 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011101110110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 369 ],
            "I1": [ 400 ],
            "I2": [ 487 ],
            "I3": [ 889 ],
            "O": [ 1372 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011010111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1370 ],
            "I1": [ 628 ],
            "I2": [ 115 ],
            "I3": [ 82 ],
            "O": [ 1371 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 427 ],
            "I2": [ 421 ],
            "I3": [ 220 ],
            "O": [ 1368 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 586 ],
            "I3": [ 82 ],
            "O": [ 873 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1373 ],
            "I2": [ 303 ],
            "I3": [ 82 ],
            "O": [ 1312 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111100000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1373 ],
            "I1": [ 296 ],
            "I2": [ 1374 ],
            "I3": [ 102 ],
            "O": [ 518 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 103 ],
            "I2": [ 628 ],
            "I3": [ 387 ],
            "O": [ 1374 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 115 ],
            "I3": [ 309 ],
            "O": [ 1373 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 115 ],
            "I3": [ 618 ],
            "O": [ 303 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 234 ],
            "I2": [ 233 ],
            "I3": [ 82 ],
            "O": [ 302 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 349 ],
            "I2": [ 121 ],
            "I3": [ 115 ],
            "O": [ 642 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011111111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 237 ],
            "I1": [ 390 ],
            "I2": [ 1172 ],
            "I3": [ 281 ],
            "O": [ 1375 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1376 ],
            "I1": [ 220 ],
            "I2": [ 1375 ],
            "I3": [ 102 ],
            "O": [ 1377 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 836 ],
            "I1": [ 651 ],
            "I2": [ 892 ],
            "I3": [ 1378 ],
            "O": [ 1379 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1380 ],
            "I2": [ 1094 ],
            "I3": [ 401 ],
            "O": [ 1381 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 82 ],
            "I2": [ 255 ],
            "I3": [ 115 ],
            "O": [ 1380 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 435 ],
            "I2": [ 233 ],
            "I3": [ 475 ],
            "O": [ 1094 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 319 ],
            "I1": [ 432 ],
            "I2": [ 505 ],
            "I3": [ 218 ],
            "O": [ 1378 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 219 ],
            "I2": [ 386 ],
            "I3": [ 115 ],
            "O": [ 651 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 367 ],
            "I1": [ 251 ],
            "I2": [ 402 ],
            "I3": [ 892 ],
            "O": [ 1103 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 431 ],
            "I1": [ 430 ],
            "I2": [ 115 ],
            "I3": [ 892 ],
            "O": [ 1382 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1382 ],
            "I2": [ 1383 ],
            "I3": [ 100 ],
            "O": [ 1018 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 859 ],
            "I1": [ 852 ],
            "I2": [ 856 ],
            "I3": [ 853 ],
            "O": [ 1020 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 620 ],
            "I1": [ 281 ],
            "I2": [ 1384 ],
            "I3": [ 102 ],
            "O": [ 1019 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 232 ],
            "I2": [ 311 ],
            "I3": [ 236 ],
            "O": [ 1384 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1010110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 298 ],
            "I1": [ 492 ],
            "I2": [ 115 ],
            "I3": [ 379 ],
            "O": [ 1383 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 401 ],
            "I3": [ 82 ],
            "O": [ 892 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 305 ],
            "I1": [ 291 ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 1376 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 124 ],
            "I3": [ 121 ],
            "O": [ 305 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 124 ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 1172 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 82 ],
            "I3": [ 401 ],
            "O": [ 379 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 226 ],
            "I2": [ 1385 ],
            "I3": [ 1363 ],
            "O": [ 722 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 674 ],
            "I3": [ 333 ],
            "O": [ 519 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 118 ],
            "I1": [ 121 ],
            "I2": [ 124 ],
            "I3": [ 115 ],
            "O": [ 225 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 115 ],
            "I3": [ 73 ],
            "O": [ 226 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 372 ],
            "I2": [ 294 ],
            "I3": [ 220 ],
            "O": [ 1170 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 124 ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 372 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 118 ],
            "I2": [ 255 ],
            "I3": [ 115 ],
            "O": [ 294 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 82 ],
            "I3": [ 103 ],
            "O": [ 380 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 973 ],
            "I3": [ 432 ],
            "O": [ 1386 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 358 ],
            "I2": [ 391 ],
            "I3": [ 461 ],
            "O": [ 1387 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 124 ],
            "I2": [ 125 ],
            "I3": [ 121 ],
            "O": [ 358 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 124 ],
            "I2": [ 125 ],
            "I3": [ 121 ],
            "O": [ 391 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 405 ],
            "I3": [ 115 ],
            "O": [ 461 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 298 ],
            "I2": [ 369 ],
            "I3": [ 115 ],
            "O": [ 1156 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 124 ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 405 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 973 ],
            "I3": [ 1139 ],
            "O": [ 295 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 102 ],
            "I2": [ 103 ],
            "I3": [ 82 ],
            "O": [ 505 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 889 ],
            "I3": [ 118 ],
            "O": [ 973 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 391 ],
            "I3": [ 115 ],
            "O": [ 1139 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 432 ],
            "I2": [ 602 ],
            "I3": [ 252 ],
            "O": [ 328 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 124 ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 432 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 124 ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 602 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 318 ],
            "I1": [ 1169 ],
            "I2": [ 82 ],
            "I3": [ 115 ],
            "O": [ 1388 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 291 ],
            "I3": [ 118 ],
            "O": [ 318 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 124 ],
            "I3": [ 121 ],
            "O": [ 291 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1389 ],
            "I2": [ 1388 ],
            "I3": [ 1390 ],
            "O": [ 1391 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1392 ],
            "I1": [ 102 ],
            "I2": [ 1391 ],
            "I3": [ 250 ],
            "O": [ 1393 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1394 ],
            "I1": [ 1395 ],
            "I2": [ 1396 ],
            "I3": [ 1393 ],
            "O": [ 1022 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1397 ],
            "I1": [ 101 ],
            "I2": [ 252 ],
            "I3": [ 1398 ],
            "O": [ 1395 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000010111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 527 ],
            "I1": [ 254 ],
            "I2": [ 101 ],
            "I3": [ 1399 ],
            "O": [ 1396 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 658 ],
            "I1": [ 659 ],
            "I2": [ 656 ],
            "I3": [ 218 ],
            "O": [ 1399 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 430 ],
            "I1": [ 426 ],
            "I2": [ 115 ],
            "I3": [ 82 ],
            "O": [ 1394 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 406 ],
            "I1": [ 664 ],
            "I2": [ 103 ],
            "I3": [ 651 ],
            "O": [ 1397 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 426 ],
            "I2": [ 436 ],
            "I3": [ 387 ],
            "O": [ 1398 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 490 ],
            "I1": [ 115 ],
            "I2": [ 406 ],
            "I3": [ 220 ],
            "O": [ 457 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 889 ],
            "I3": [ 367 ],
            "O": [ 1248 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 664 ],
            "I2": [ 219 ],
            "I3": [ 115 ],
            "O": [ 818 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 386 ],
            "I3": [ 299 ],
            "O": [ 664 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 663 ],
            "I1": [ 646 ],
            "I2": [ 650 ],
            "I3": [ 648 ],
            "O": [ 1392 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1110111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 879 ],
            "I1": [ 1400 ],
            "I2": [ 82 ],
            "I3": [ 103 ],
            "O": [ 1389 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1387 ],
            "I1": [ 1386 ],
            "I2": [ 281 ],
            "I3": [ 1171 ],
            "O": [ 1390 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 82 ],
            "I1": [ 879 ],
            "I2": [ 360 ],
            "I3": [ 103 ],
            "O": [ 304 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 367 ],
            "I1": [ 327 ],
            "I2": [ 482 ],
            "I3": [ 82 ],
            "O": [ 1071 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 527 ],
            "I2": [ 103 ],
            "I3": [ 418 ],
            "O": [ 301 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 115 ],
            "I3": [ 424 ],
            "O": [ 463 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001000110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 118 ],
            "I2": [ 121 ],
            "I3": [ 124 ],
            "O": [ 424 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 395 ],
            "I3": [ 879 ],
            "O": [ 1087 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 124 ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 395 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 371 ],
            "I2": [ 333 ],
            "I3": [ 72 ],
            "O": [ 1088 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 118 ],
            "I2": [ 349 ],
            "I3": [ 121 ],
            "O": [ 938 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 125 ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 371 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 121 ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 879 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1401 ],
            "I1": [ 115 ],
            "I2": [ 1400 ],
            "I3": [ 281 ],
            "O": [ 354 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1101011101010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 121 ],
            "I1": [ 125 ],
            "I2": [ 124 ],
            "I3": [ 118 ],
            "O": [ 1401 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1385 ],
            "I1": [ 1402 ],
            "I2": [ 380 ],
            "I3": [ 1403 ],
            "O": [ 357 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111010000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 255 ],
            "I1": [ 314 ],
            "I2": [ 836 ],
            "I3": [ 220 ],
            "O": [ 355 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1139 ],
            "I1": [ 836 ],
            "I2": [ 477 ],
            "I3": [ 505 ],
            "O": [ 1060 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 372 ],
            "I3": [ 836 ],
            "O": [ 1357 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000011111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1357 ],
            "I1": [ 661 ],
            "I2": [ 82 ],
            "I3": [ 316 ],
            "O": [ 1245 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000011100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 470 ],
            "I1": [ 644 ],
            "I2": [ 643 ],
            "I3": [ 103 ],
            "O": [ 1246 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 851 ],
            "I2": [ 854 ],
            "I3": [ 731 ],
            "O": [ 316 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 490 ],
            "I2": [ 492 ],
            "I3": [ 115 ],
            "O": [ 661 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 424 ],
            "I3": [ 115 ],
            "O": [ 836 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 296 ],
            "I1": [ 714 ],
            "I2": [ 1404 ],
            "I3": [ 102 ],
            "O": [ 356 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 291 ],
            "I2": [ 386 ],
            "I3": [ 367 ],
            "O": [ 714 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 390 ],
            "I3": [ 606 ],
            "O": [ 713 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 219 ],
            "I1": [ 631 ],
            "I2": [ 1405 ],
            "I3": [ 380 ],
            "O": [ 1404 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000101100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 291 ],
            "I1": [ 630 ],
            "I2": [ 631 ],
            "I3": [ 296 ],
            "O": [ 997 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 631 ],
            "I3": [ 82 ],
            "O": [ 731 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_1_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 309 ],
            "I3": [ 115 ],
            "O": [ 851 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 417 ],
            "I1": [ 320 ],
            "I2": [ 1406 ],
            "I3": [ 281 ],
            "O": [ 999 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 314 ],
            "I2": [ 1407 ],
            "I3": [ 380 ],
            "O": [ 998 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 386 ],
            "I2": [ 431 ],
            "I3": [ 115 ],
            "O": [ 1407 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 493 ],
            "I2": [ 630 ],
            "I3": [ 220 ],
            "O": [ 996 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 367 ],
            "I2": [ 349 ],
            "I3": [ 1154 ],
            "O": [ 1406 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 73 ],
            "I3": [ 115 ],
            "O": [ 631 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 430 ],
            "I2": [ 527 ],
            "I3": [ 115 ],
            "O": [ 1405 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1089 ],
            "I1": [ 876 ],
            "I2": [ 296 ],
            "I3": [ 102 ],
            "O": [ 1403 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100010001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 369 ],
            "I1": [ 372 ],
            "I2": [ 405 ],
            "I3": [ 115 ],
            "O": [ 1402 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 115 ],
            "I1": [ 735 ],
            "I2": [ 1089 ],
            "I3": [ 414 ],
            "O": [ 1408 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 594 ],
            "I3": [ 1408 ],
            "O": [ 1091 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 102 ],
            "I1": [ 234 ],
            "I2": [ 281 ],
            "I3": [ 255 ],
            "O": [ 594 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 391 ],
            "I1": [ 233 ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 592 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1377 ],
            "I1": [ 1381 ],
            "I2": [ 1091 ],
            "I3": [ 1379 ],
            "O": [ 871 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 593 ],
            "I1": [ 307 ],
            "I2": [ 607 ],
            "I3": [ 281 ],
            "O": [ 819 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1409 ],
            "I3": [ 1334 ],
            "O": [ 870 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011101000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 602 ],
            "I1": [ 431 ],
            "I2": [ 115 ],
            "I3": [ 220 ],
            "O": [ 1409 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 371 ],
            "I3": [ 642 ],
            "O": [ 1090 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0110000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 124 ],
            "I1": [ 121 ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 1089 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 299 ],
            "I3": [ 320 ],
            "O": [ 1400 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 367 ],
            "I2": [ 320 ],
            "I3": [ 82 ],
            "O": [ 753 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1410 ],
            "I3": [ 115 ],
            "O": [ 320 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111000000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 124 ],
            "I2": [ 118 ],
            "I3": [ 121 ],
            "O": [ 1410 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 889 ],
            "I3": [ 1169 ],
            "O": [ 1411 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 124 ],
            "I3": [ 121 ],
            "O": [ 889 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011110100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1411 ],
            "I1": [ 396 ],
            "I2": [ 1412 ],
            "I3": [ 103 ],
            "O": [ 1355 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000111100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 125 ],
            "I1": [ 124 ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 628 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 102 ],
            "I3": [ 103 ],
            "O": [ 333 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I1_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 115 ],
            "I3": [ 82 ],
            "O": [ 396 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1355 ],
            "I3": [ 1334 ],
            "O": [ 793 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 254 ],
            "I2": [ 253 ],
            "I3": [ 101 ],
            "O": [ 1334 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1412 ],
            "I2": [ 1132 ],
            "I3": [ 103 ],
            "O": [ 1324 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1385 ],
            "I2": [ 402 ],
            "I3": [ 82 ],
            "O": [ 1412 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011101111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 327 ],
            "I1": [ 317 ],
            "I2": [ 387 ],
            "I3": [ 441 ],
            "O": [ 1363 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 367 ],
            "I3": [ 386 ],
            "O": [ 1385 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 367 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 215 ],
            "I3": [ 118 ],
            "O": [ 317 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 115 ],
            "I3": [ 82 ],
            "O": [ 387 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 115 ],
            "I2": [ 431 ],
            "I3": [ 82 ],
            "O": [ 441 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 390 ],
            "I3": [ 237 ],
            "O": [ 402 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 121 ],
            "I3": [ 118 ],
            "O": [ 426 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001111111100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 125 ],
            "I2": [ 124 ],
            "I3": [ 121 ],
            "O": [ 237 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000000001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 70 ],
            "I1": [ 71 ],
            "I2": [ 68 ],
            "I3": [ 69 ],
            "O": [ 669 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 215 ],
            "I3": [ 121 ],
            "O": [ 670 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 215 ],
            "I3": [ 121 ],
            "O": [ 251 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 281 ],
            "I3": [ 101 ],
            "O": [ 252 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 118 ],
            "I3": [ 115 ],
            "O": [ 234 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 103 ],
            "I3": [ 82 ],
            "O": [ 281 ]
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 125 ],
            "I3": [ 124 ],
            "O": [ 215 ]
          }
        },
        "vga.row_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 551 ],
            "E": [ 1413 ],
            "Q": [ 550 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_1": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 555 ],
            "E": [ 1413 ],
            "Q": [ 551 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_10": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 791 ],
            "E": [ 1413 ],
            "Q": [ 790 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_11": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 786 ],
            "E": [ 1413 ],
            "Q": [ 791 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_12": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 918 ],
            "E": [ 1413 ],
            "Q": [ 786 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_13": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 914 ],
            "E": [ 1413 ],
            "Q": [ 918 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_14": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 445 ],
            "E": [ 1413 ],
            "Q": [ 914 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_15": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 905 ],
            "E": [ 1413 ],
            "Q": [ 445 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_16": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 908 ],
            "E": [ 1413 ],
            "Q": [ 905 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_17": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 515 ],
            "E": [ 1413 ],
            "Q": [ 908 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_18": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 514 ],
            "E": [ 1413 ],
            "Q": [ 515 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_19": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 517 ],
            "E": [ 1413 ],
            "Q": [ 514 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_2": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 559 ],
            "E": [ 1413 ],
            "Q": [ 555 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_20": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 516 ],
            "E": [ 1413 ],
            "Q": [ 517 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_21": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 523 ],
            "E": [ 1413 ],
            "Q": [ 516 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_22": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 522 ],
            "E": [ 1413 ],
            "Q": [ 523 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_23": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 525 ],
            "E": [ 1413 ],
            "Q": [ 522 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_24": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 535 ],
            "E": [ 1413 ],
            "Q": [ 525 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_25": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 534 ],
            "E": [ 1413 ],
            "Q": [ 535 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_26": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 533 ],
            "E": [ 1413 ],
            "Q": [ 534 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_27": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 530 ],
            "E": [ 1413 ],
            "Q": [ 533 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_28": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 529 ],
            "E": [ 1413 ],
            "Q": [ 530 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_29": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 860 ],
            "E": [ 1413 ],
            "Q": [ 529 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_3": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 569 ],
            "E": [ 1413 ],
            "Q": [ 559 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_30": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 991 ],
            "E": [ 1413 ],
            "Q": [ 860 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_31": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 980 ],
            "E": [ 1413 ],
            "Q": [ 991 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_32": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 981 ],
            "E": [ 1413 ],
            "Q": [ 980 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_33": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1265 ],
            "E": [ 1413 ],
            "Q": [ 981 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_34": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1261 ],
            "E": [ 1413 ],
            "Q": [ 1265 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_35": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1215 ],
            "E": [ 1413 ],
            "Q": [ 1261 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_36": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1118 ],
            "E": [ 1413 ],
            "Q": [ 1215 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_37": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1235 ],
            "E": [ 1413 ],
            "Q": [ 1118 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_38": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1035 ],
            "E": [ 1413 ],
            "Q": [ 1235 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_39": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1229 ],
            "E": [ 1413 ],
            "Q": [ 1035 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_4": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 564 ],
            "E": [ 1413 ],
            "Q": [ 569 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_40": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1228 ],
            "E": [ 1413 ],
            "Q": [ 1229 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_41": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 948 ],
            "E": [ 1413 ],
            "Q": [ 1228 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_42": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 682 ],
            "E": [ 1413 ],
            "Q": [ 948 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_43": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 268 ],
            "E": [ 1413 ],
            "Q": [ 682 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_44": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 279 ],
            "E": [ 1413 ],
            "Q": [ 268 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_45": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 264 ],
            "E": [ 1413 ],
            "Q": [ 279 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_46": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 257 ],
            "E": [ 1413 ],
            "Q": [ 264 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_47": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 259 ],
            "E": [ 1413 ],
            "Q": [ 257 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_48": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 244 ],
            "E": [ 1413 ],
            "Q": [ 259 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_49": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 210 ],
            "E": [ 1413 ],
            "Q": [ 244 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_5": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1336 ],
            "E": [ 1413 ],
            "Q": [ 564 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_50": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 205 ],
            "E": [ 1413 ],
            "Q": [ 210 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_51": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 199 ],
            "E": [ 1413 ],
            "Q": [ 205 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_52": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 204 ],
            "E": [ 1413 ],
            "Q": [ 199 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1414 ],
            "E": [ 1415 ],
            "Q": [ 204 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1100111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 15 ],
            "I2": [ 1414 ],
            "I3": [ 1415 ],
            "O": [ 1413 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 1416 ],
            "I3": [ 1417 ],
            "O": [ 1414 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.13-570.26|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1418 ],
            "CO": [ 1416 ],
            "I0": [ "0" ],
            "I1": [ 182 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.13-570.26|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1419 ],
            "CO": [ 1420 ],
            "I0": [ "0" ],
            "I1": [ 185 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.13-570.26|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1421 ],
            "CO": [ 1419 ],
            "I0": [ "0" ],
            "I1": [ 174 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.13-570.26|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1420 ],
            "CO": [ 1422 ],
            "I0": [ "0" ],
            "I1": [ 184 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.13-570.26|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1423 ],
            "CO": [ 1421 ],
            "I0": [ "0" ],
            "I1": [ 175 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.13-570.26|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1424 ],
            "CO": [ 1423 ],
            "I0": [ "1" ],
            "I1": [ 172 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.13-570.26|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1425 ],
            "CO": [ 1424 ],
            "I0": [ "0" ],
            "I1": [ 179 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.13-570.26|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1426 ],
            "CO": [ 1425 ],
            "I0": [ "0" ],
            "I1": [ 173 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.13-570.26|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1427 ],
            "CO": [ 1426 ],
            "I0": [ "1" ],
            "I1": [ 178 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.13-570.26|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1428 ],
            "CO": [ 1427 ],
            "I0": [ "0" ],
            "I1": [ 180 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.13-570.26|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 176 ],
            "CO": [ 1428 ],
            "I0": [ "1" ],
            "I1": [ 181 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.13-570.26|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1422 ],
            "CO": [ 1418 ],
            "I0": [ "0" ],
            "I1": [ 183 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1429 ],
            "I1": [ 1430 ],
            "I2": [ 1431 ],
            "I3": [ 1432 ],
            "O": [ 1417 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 137 ],
            "I1": [ 163 ],
            "I2": [ 140 ],
            "I3": [ 166 ],
            "O": [ 1431 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 133 ],
            "I1": [ 144 ],
            "I2": [ 169 ],
            "I3": [ 143 ],
            "O": [ 1430 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.30-570.43|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1433 ],
            "CO": [ 1432 ],
            "I0": [ "0" ],
            "I1": [ 182 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.30-570.43|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1434 ],
            "CO": [ 1435 ],
            "I0": [ "0" ],
            "I1": [ 175 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.30-570.43|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1436 ],
            "CO": [ 1434 ],
            "I0": [ "1" ],
            "I1": [ 172 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.30-570.43|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1437 ],
            "CO": [ 1438 ],
            "I0": [ "0" ],
            "I1": [ 184 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.30-570.43|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1439 ],
            "CO": [ 1437 ],
            "I0": [ "0" ],
            "I1": [ 185 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.30-570.43|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1435 ],
            "CO": [ 1439 ],
            "I0": [ "0" ],
            "I1": [ 174 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.30-570.43|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1440 ],
            "CO": [ 1436 ],
            "I0": [ "0" ],
            "I1": [ 179 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.30-570.43|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1441 ],
            "CO": [ 1440 ],
            "I0": [ "1" ],
            "I1": [ 173 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.30-570.43|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1442 ],
            "CO": [ 1441 ],
            "I0": [ "1" ],
            "I1": [ 178 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.30-570.43|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1443 ],
            "CO": [ 1442 ],
            "I0": [ "0" ],
            "I1": [ 180 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.30-570.43|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1444 ],
            "CO": [ 1443 ],
            "I0": [ "0" ],
            "I1": [ 181 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.30-570.43|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1445 ],
            "CO": [ 1444 ],
            "I0": [ "0" ],
            "I1": [ 176 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.30-570.43|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1446 ],
            "CO": [ 1445 ],
            "I0": [ "1" ],
            "I1": [ 177 ]
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.30-570.43|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1438 ],
            "CO": [ 1433 ],
            "I0": [ "0" ],
            "I1": [ 183 ]
          }
        },
        "vga.row_SB_DFFESR_Q_6": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1337 ],
            "E": [ 1413 ],
            "Q": [ 1336 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_7": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 777 ],
            "E": [ 1413 ],
            "Q": [ 1337 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_8": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 778 ],
            "E": [ 1413 ],
            "Q": [ 777 ],
            "R": [ 15 ]
          }
        },
        "vga.row_SB_DFFESR_Q_9": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 790 ],
            "E": [ 1413 ],
            "Q": [ 778 ],
            "R": [ 15 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q": {
          "hide_name": 0,
          "type": "SB_DFFESR",
          "parameters": {
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:561.3-589.6|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119"
          },
          "port_directions": {
            "C": "input",
            "D": "input",
            "E": "input",
            "Q": "output",
            "R": "input"
          },
          "connections": {
            "C": [ 7 ],
            "D": [ 1447 ],
            "E": [ 1448 ],
            "Q": [ 12 ],
            "R": [ 15 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000001100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 1449 ],
            "I2": [ 1450 ],
            "I3": [ 1451 ],
            "O": [ 1447 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0011000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 143 ],
            "I2": [ 144 ],
            "I3": [ 1452 ],
            "O": [ 1449 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1011111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 144 ],
            "I1": [ 143 ],
            "I2": [ 1452 ],
            "I3": [ 1453 ],
            "O": [ 61 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:576.20-576.41|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1454 ],
            "CO": [ 1453 ],
            "I0": [ "0" ],
            "I1": [ 182 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:576.20-576.41|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1455 ],
            "CO": [ 1456 ],
            "I0": [ "0" ],
            "I1": [ 175 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:576.20-576.41|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1457 ],
            "CO": [ 1455 ],
            "I0": [ "1" ],
            "I1": [ 172 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:576.20-576.41|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1458 ],
            "CO": [ 1459 ],
            "I0": [ "0" ],
            "I1": [ 184 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:576.20-576.41|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1460 ],
            "CO": [ 1458 ],
            "I0": [ "0" ],
            "I1": [ 185 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:576.20-576.41|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1456 ],
            "CO": [ 1460 ],
            "I0": [ "0" ],
            "I1": [ 174 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:576.20-576.41|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1461 ],
            "CO": [ 1457 ],
            "I0": [ "1" ],
            "I1": [ 179 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:576.20-576.41|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1462 ],
            "CO": [ 1461 ],
            "I0": [ "1" ],
            "I1": [ 173 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:576.20-576.41|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1463 ],
            "CO": [ 1462 ],
            "I0": [ "1" ],
            "I1": [ 178 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:576.20-576.41|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1464 ],
            "CO": [ 1463 ],
            "I0": [ "1" ],
            "I1": [ 180 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:576.20-576.41|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1465 ],
            "CO": [ 1464 ],
            "I0": [ "1" ],
            "I1": [ 181 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:576.20-576.41|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1466 ],
            "CO": [ 1465 ],
            "I0": [ "0" ],
            "I1": [ 176 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:576.20-576.41|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1446 ],
            "CO": [ 1466 ],
            "I0": [ "1" ],
            "I1": [ 177 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:576.20-576.41|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1459 ],
            "CO": [ 1454 ],
            "I0": [ "0" ],
            "I1": [ 183 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111111100110000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 58 ],
            "I2": [ 63 ],
            "I3": [ 15 ],
            "O": [ 1415 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000000001111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ 61 ],
            "I3": [ 63 ],
            "O": [ 134 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0111111100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1429 ],
            "I1": [ 1467 ],
            "I2": [ 1468 ],
            "I3": [ 1469 ],
            "O": [ 63 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:568.11-568.30|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1470 ],
            "CO": [ 1469 ],
            "I0": [ "0" ],
            "I1": [ 182 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:568.11-568.30|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1471 ],
            "CO": [ 1472 ],
            "I0": [ "0" ],
            "I1": [ 175 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:568.11-568.30|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1473 ],
            "CO": [ 1471 ],
            "I0": [ "1" ],
            "I1": [ 172 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:568.11-568.30|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1474 ],
            "CO": [ 1475 ],
            "I0": [ "0" ],
            "I1": [ 184 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:568.11-568.30|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1476 ],
            "CO": [ 1474 ],
            "I0": [ "0" ],
            "I1": [ 185 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:568.11-568.30|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1472 ],
            "CO": [ 1476 ],
            "I0": [ "0" ],
            "I1": [ 174 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:568.11-568.30|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1477 ],
            "CO": [ 1473 ],
            "I0": [ "1" ],
            "I1": [ 179 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:568.11-568.30|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1478 ],
            "CO": [ 1477 ],
            "I0": [ "1" ],
            "I1": [ 173 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:568.11-568.30|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1479 ],
            "CO": [ 1478 ],
            "I0": [ "1" ],
            "I1": [ 178 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:568.11-568.30|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1480 ],
            "CO": [ 1479 ],
            "I0": [ "0" ],
            "I1": [ 180 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:568.11-568.30|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1481 ],
            "CO": [ 1480 ],
            "I0": [ "0" ],
            "I1": [ 181 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:568.11-568.30|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1482 ],
            "CO": [ 1481 ],
            "I0": [ "0" ],
            "I1": [ 176 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:568.11-568.30|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1446 ],
            "CO": [ 1482 ],
            "I0": [ "0" ],
            "I1": [ 177 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:568.11-568.30|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1475 ],
            "CO": [ 1470 ],
            "I0": [ "0" ],
            "I1": [ 183 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 1429 ],
            "I1": [ 1483 ],
            "I2": [ 166 ],
            "I3": [ 163 ],
            "O": [ 1452 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0001000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 137 ],
            "I1": [ 140 ],
            "I2": [ 163 ],
            "I3": [ 166 ],
            "O": [ 1468 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 133 ],
            "I1": [ 144 ],
            "I2": [ 143 ],
            "I3": [ 169 ],
            "O": [ 1467 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 151 ],
            "I1": [ 148 ],
            "I2": [ 131 ],
            "I3": [ 1484 ],
            "O": [ 1429 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000100000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 129 ],
            "I1": [ 157 ],
            "I2": [ 154 ],
            "I3": [ 160 ],
            "O": [ 1484 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0100000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ 140 ],
            "I1": [ 133 ],
            "I2": [ 169 ],
            "I3": [ 137 ],
            "O": [ 1483 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.13-579.35|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1485 ],
            "CO": [ 1450 ],
            "I0": [ "0" ],
            "I1": [ 182 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.13-579.35|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1486 ],
            "CO": [ 1487 ],
            "I0": [ "0" ],
            "I1": [ 175 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.13-579.35|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1488 ],
            "CO": [ 1486 ],
            "I0": [ "1" ],
            "I1": [ 172 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.13-579.35|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1489 ],
            "CO": [ 1490 ],
            "I0": [ "0" ],
            "I1": [ 184 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.13-579.35|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1491 ],
            "CO": [ 1489 ],
            "I0": [ "0" ],
            "I1": [ 185 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_12": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.13-579.35|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1487 ],
            "CO": [ 1491 ],
            "I0": [ "0" ],
            "I1": [ 174 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.13-579.35|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1492 ],
            "CO": [ 1488 ],
            "I0": [ "1" ],
            "I1": [ 179 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.13-579.35|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1493 ],
            "CO": [ 1492 ],
            "I0": [ "1" ],
            "I1": [ 173 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.13-579.35|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1494 ],
            "CO": [ 1493 ],
            "I0": [ "1" ],
            "I1": [ 178 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.13-579.35|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1495 ],
            "CO": [ 1494 ],
            "I0": [ "1" ],
            "I1": [ 180 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.13-579.35|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1496 ],
            "CO": [ 1495 ],
            "I0": [ "0" ],
            "I1": [ 181 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.13-579.35|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1497 ],
            "CO": [ 1496 ],
            "I0": [ "1" ],
            "I1": [ 176 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.13-579.35|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1446 ],
            "CO": [ 1497 ],
            "I0": [ "1" ],
            "I1": [ 177 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_CI_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "0000000011111111"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ "0" ],
            "I2": [ "0" ],
            "I3": [ 144 ],
            "O": [ 1446 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.13-579.35|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1490 ],
            "CO": [ 1485 ],
            "I0": [ "0" ],
            "I1": [ 183 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.39-579.55|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1498 ],
            "CO": [ 1451 ],
            "I0": [ "0" ],
            "I1": [ 182 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.39-579.55|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1499 ],
            "CO": [ 1500 ],
            "I0": [ "0" ],
            "I1": [ 174 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.39-579.55|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1501 ],
            "CO": [ 1499 ],
            "I0": [ "0" ],
            "I1": [ 175 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_10": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.39-579.55|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1502 ],
            "CO": [ 1503 ],
            "I0": [ "0" ],
            "I1": [ 184 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_11": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.39-579.55|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1500 ],
            "CO": [ 1502 ],
            "I0": [ "0" ],
            "I1": [ 185 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.39-579.55|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1504 ],
            "CO": [ 1501 ],
            "I0": [ "1" ],
            "I1": [ 172 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_3": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.39-579.55|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1505 ],
            "CO": [ 1504 ],
            "I0": [ "1" ],
            "I1": [ 179 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_4": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.39-579.55|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1506 ],
            "CO": [ 1505 ],
            "I0": [ "1" ],
            "I1": [ 173 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_5": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.39-579.55|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1507 ],
            "CO": [ 1506 ],
            "I0": [ "1" ],
            "I1": [ 178 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_6": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.39-579.55|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1508 ],
            "CO": [ 1507 ],
            "I0": [ "1" ],
            "I1": [ 180 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_7": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.39-579.55|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1509 ],
            "CO": [ 1508 ],
            "I0": [ "1" ],
            "I1": [ 181 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_8": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.39-579.55|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 177 ],
            "CO": [ 1509 ],
            "I0": [ "0" ],
            "I1": [ 176 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_9": {
          "hide_name": 0,
          "type": "SB_CARRY",
          "parameters": {
          },
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.39-579.55|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4"
          },
          "port_directions": {
            "CI": "input",
            "CO": "output",
            "I0": "input",
            "I1": "input"
          },
          "connections": {
            "CI": [ 1503 ],
            "CO": [ 1498 ],
            "I0": [ "0" ],
            "I1": [ 183 ]
          }
        },
        "vga.vs_out_SB_DFFESR_Q_E_SB_LUT4_O": {
          "hide_name": 0,
          "type": "SB_LUT4",
          "parameters": {
            "LUT_INIT": "1111110000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52"
          },
          "port_directions": {
            "I0": "input",
            "I1": "input",
            "I2": "input",
            "I3": "input",
            "O": "output"
          },
          "connections": {
            "I0": [ "0" ],
            "I1": [ 15 ],
            "I2": [ 61 ],
            "I3": [ 62 ],
            "O": [ 1448 ]
          }
        }
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "top_icebreaker.v:3.11-3.14"
          }
        },
        "P1A1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "top_icebreaker.v:4.11-4.15"
          }
        },
        "P1A10": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "top_icebreaker.v:11.11-11.16"
          }
        },
        "P1A2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "top_icebreaker.v:5.11-5.15"
          }
        },
        "P1A3": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "top_icebreaker.v:6.11-6.15"
          }
        },
        "P1A4": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "top_icebreaker.v:7.11-7.15"
          }
        },
        "P1A7": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "top_icebreaker.v:8.11-8.15"
          }
        },
        "P1A8": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "top_icebreaker.v:9.11-9.15"
          }
        },
        "P1A9": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "top_icebreaker.v:10.11-10.15"
          }
        },
        "P1B1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "top_icebreaker.v:12.11-12.15"
          }
        },
        "P1B10": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "top_icebreaker.v:19.11-19.16"
          }
        },
        "P1B2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "top_icebreaker.v:13.11-13.15"
          }
        },
        "P1B3": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "top_icebreaker.v:14.11-14.15"
          }
        },
        "P1B4": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "top_icebreaker.v:15.11-15.15"
          }
        },
        "P1B7": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "top_icebreaker.v:16.11-16.15"
          }
        },
        "P1B8": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "top_icebreaker.v:17.11-17.15"
          }
        },
        "P1B9": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "top_icebreaker.v:18.11-18.15"
          }
        },
        "clk_25_125": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "top_icebreaker.v:27.13-27.23"
          }
        },
        "locked": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "top_icebreaker.v:26.13-26.19"
          }
        },
        "locked_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "top_icebreaker.v:24.13-24.16"
          }
        },
        "rst_SB_DFF_Q_D": {
          "hide_name": 0,
          "bits": [ 13, 8 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rst_SB_DFF_Q_D_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 16, 17, 18, 19 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rst_counter": {
          "hide_name": 0,
          "bits": [ 20, 22, 36, 35, 33, 31, 29, 27, 25, 1510 ],
          "upto": 1,
          "attributes": {
            "src": "top_icebreaker.v:22.13-22.24",
            "unused_bits": "9"
          }
        },
        "rst_counter_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rst_counter_SB_LUT4_O_1_I3_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
          }
        },
        "rst_counter_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rst_counter_SB_LUT4_O_2_I3_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
          }
        },
        "rst_counter_SB_LUT4_O_3_I3": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rst_counter_SB_LUT4_O_3_I3_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
          }
        },
        "rst_counter_SB_LUT4_O_4_I3": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rst_counter_SB_LUT4_O_4_I3_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
          }
        },
        "rst_counter_SB_LUT4_O_5_I3": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rst_counter_SB_LUT4_O_5_I3_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
          }
        },
        "rst_counter_SB_LUT4_O_6_I3": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rst_counter_SB_LUT4_O_6_I3_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
          }
        },
        "rst_counter_SB_LUT4_O_7_I3": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rst_counter_SB_LUT4_O_7_I3_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "rst_counter_SB_LUT4_O_8_I3": {
          "hide_name": 0,
          "bits": [ 18, 1511, 1512, 1513, 1514, 1515, 1516, 1517, 1518, 1519 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "1 2 3 4 5 6 7 8 9"
          }
        },
        "rst_counter_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 51 ],
          "attributes": {
          }
        },
        "rst_counter_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "1", 20, 21, 34, 32, 30, 28, 26, 23, 24 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 52, "0", "1", 24 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:61.21-61.36|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "rst_counter_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_DFFE_Q_D": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
          }
        },
        "vga.b0": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "vga b0",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:13.16-13.18"
          }
        },
        "vga.b1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "vga b1",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:14.16-14.18"
          }
        },
        "vga.b2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "vga b2",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:15.16-15.18"
          }
        },
        "vga.b3": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "vga b3",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:16.16-16.18"
          }
        },
        "vga.blank_h": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "vga blank_h",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:314.19-314.26"
          }
        },
        "vga.blank_h_SB_DFFESS_Q_D": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
          }
        },
        "vga.blank_h_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
          }
        },
        "vga.blank_h_SB_DFFESS_Q_E_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 57, 15 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.blank_v": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "vga blank_v",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:315.19-315.26"
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E": {
          "hide_name": 0,
          "bits": [ 15, 61, 62 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 58, 59, 60, 56 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 65, 66, 67 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 80, 78, 76, 74, 67 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:567.20-567.42|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 80, 78, 76, 74 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:567.20-567.42|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_2_CI": {
          "hide_name": 0,
          "bits": [ 115, 80, 81, 68, 77, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:544.18-544.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 115, 82, 69, 68, 77, 71 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:548.18-548.34|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.23-33.24"
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_1_CO": {
          "hide_name": 0,
          "bits": [ "1", 96, 94, 92, 90, 89, 88, 87, 85, 86 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:367.28-367.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_CARRY_I1_CO": {
          "hide_name": 0,
          "bits": [ "1", 80, 99, 83, 84, 98 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:480.54-480.65|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "vga.blank_v_SB_DFFESS_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 82, 103, 102, 100, 101, 1520 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:480.54-480.65|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:33.26-33.27",
            "unused_bits": "5"
          }
        },
        "vga.blu": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "vga blu",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:328.19-328.22"
          }
        },
        "vga.clk": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "vga clk",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:3.16-3.19"
          }
        },
        "vga.count_h": {
          "hide_name": 0,
          "bits": [ 125, 124, 121, 118, 115, 82, 69, 68, 70, 71 ],
          "attributes": {
            "hdlname": "vga count_h",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:320.19-320.26"
          }
        },
        "vga.count_h_SB_DFFSS_Q_1_D": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
          }
        },
        "vga.count_h_SB_DFFSS_Q_2_D": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
          }
        },
        "vga.count_h_SB_DFFSS_Q_3_D": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
          }
        },
        "vga.count_h_SB_DFFSS_Q_4_D": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
          }
        },
        "vga.count_h_SB_DFFSS_Q_5_D": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
          }
        },
        "vga.count_h_SB_DFFSS_Q_6_D": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
          }
        },
        "vga.count_h_SB_DFFSS_Q_7_D": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
          }
        },
        "vga.count_h_SB_DFFSS_Q_8_D": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
          }
        },
        "vga.count_h_SB_DFFSS_Q_9_D": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
          }
        },
        "vga.count_h_SB_DFFSS_Q_D": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
          }
        },
        "vga.count_h_SB_DFFSS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 125, 122, 119, 116, 113, 111, 109, 107, 127 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "vga.count_v": {
          "hide_name": 0,
          "bits": [ 144, 143, 140, 137, 133, 169, 166, 163, 160, 157, 154, 151, 148, 131, 129 ],
          "attributes": {
            "hdlname": "vga count_v",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:322.19-322.26"
          }
        },
        "vga.count_v_SB_DFFESS_Q_10_D": {
          "hide_name": 0,
          "bits": [ 132 ],
          "attributes": {
          }
        },
        "vga.count_v_SB_DFFESS_Q_11_D": {
          "hide_name": 0,
          "bits": [ 136 ],
          "attributes": {
          }
        },
        "vga.count_v_SB_DFFESS_Q_12_D": {
          "hide_name": 0,
          "bits": [ 139 ],
          "attributes": {
          }
        },
        "vga.count_v_SB_DFFESS_Q_13_D": {
          "hide_name": 0,
          "bits": [ 142 ],
          "attributes": {
          }
        },
        "vga.count_v_SB_DFFESS_Q_14_D": {
          "hide_name": 0,
          "bits": [ 145 ],
          "attributes": {
          }
        },
        "vga.count_v_SB_DFFESS_Q_1_D": {
          "hide_name": 0,
          "bits": [ 130 ],
          "attributes": {
          }
        },
        "vga.count_v_SB_DFFESS_Q_2_D": {
          "hide_name": 0,
          "bits": [ 147 ],
          "attributes": {
          }
        },
        "vga.count_v_SB_DFFESS_Q_3_D": {
          "hide_name": 0,
          "bits": [ 150 ],
          "attributes": {
          }
        },
        "vga.count_v_SB_DFFESS_Q_4_D": {
          "hide_name": 0,
          "bits": [ 153 ],
          "attributes": {
          }
        },
        "vga.count_v_SB_DFFESS_Q_5_D": {
          "hide_name": 0,
          "bits": [ 156 ],
          "attributes": {
          }
        },
        "vga.count_v_SB_DFFESS_Q_6_D": {
          "hide_name": 0,
          "bits": [ 159 ],
          "attributes": {
          }
        },
        "vga.count_v_SB_DFFESS_Q_7_D": {
          "hide_name": 0,
          "bits": [ 162 ],
          "attributes": {
          }
        },
        "vga.count_v_SB_DFFESS_Q_8_D": {
          "hide_name": 0,
          "bits": [ 165 ],
          "attributes": {
          }
        },
        "vga.count_v_SB_DFFESS_Q_9_D": {
          "hide_name": 0,
          "bits": [ 168 ],
          "attributes": {
          }
        },
        "vga.count_v_SB_DFFESS_Q_D": {
          "hide_name": 0,
          "bits": [ 128 ],
          "attributes": {
          }
        },
        "vga.count_v_SB_DFFESS_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ "0", 144, 141, 138, 135, 170, 167, 164, 161, 158, 155, 152, 149, 146, 171 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "vga.g0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "vga g0",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:9.16-9.18"
          }
        },
        "vga.g1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "vga g1",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:10.16-10.18"
          }
        },
        "vga.g2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "vga g2",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:11.16-11.18"
          }
        },
        "vga.g3": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "vga g3",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:12.16-12.18"
          }
        },
        "vga.grn": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "vga grn",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:327.19-327.22"
          }
        },
        "vga.hs": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "vga hs",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:17.16-17.18"
          }
        },
        "vga.hs_out": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "vga hs_out",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:330.19-330.25"
          }
        },
        "vga.hs_out_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
          }
        },
        "vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 115, 191, 190, 189, 188, 59 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:548.18-548.34|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 115, 191, 190, 189, 188 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:548.18-548.34|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "vga.hs_out_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 106, "0", 121, 122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:543.18-543.29|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.hs_out_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
          }
        },
        "vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 68, 192, 60 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:541.18-541.37|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 68, 192 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:541.18-541.37|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 115, 196, 195, 194, 193, 56 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:544.18-544.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "vga.hs_out_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 115, 196, 195, 194, 193 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:544.18-544.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "vga.r0": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "vga r0",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:5.16-5.18"
          }
        },
        "vga.r1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "vga r1",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:6.16-6.18"
          }
        },
        "vga.r2": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "vga r2",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:7.16-7.18"
          }
        },
        "vga.r3": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "vga r3",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:8.16-8.18"
          }
        },
        "vga.red": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "vga red",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:326.19-326.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:480.27-534.31"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 199, 200, 201, 202 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 205, 206, 207, 208 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 212, 101, 213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 223, 102, 216, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 216, 217, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 224, 229, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 214, 118, 215, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 82, 121, 103, 230 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 231, 303 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 232, 311, 236 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 238, 239, 240, 210 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 245, 246, 247, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 253, 254, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 241, 242, 243, 244 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 262, 263, 264, 265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 218, 270, 271 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 276, 277, 278, 279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 283, 284, 102, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 220, 288, 289, 290 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 285, 286, 287 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 280, 281, 282, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 272, 273, 274, 275 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 255, 314, 315, 316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 310, 311, 312, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 277, 321, 322, 257 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 100, 323, 324, 264 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 332, 333, 334, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 256, 257, 258, 259 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 344, 345, 346, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 100, 347, 348 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 82, 352, 353, 272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 73, 359, 82, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 341, 342, 343, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 366, 115, 281, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 360, 361, 103, 362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 82, 370, 647, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 367, 251, 368, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 209, 210, 211, 205 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 376, 102, 377, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 380, 319, 381, 382 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 384, 383, 115, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_1_I3": {
          "hide_name": 0,
          "bits": [ 383, 386, 387, 388 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 393, 333, 385, 394 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 395, 396, 397, 398 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 404, 405 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 82, 399, 400, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 423, 382, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 412, 409, 102, 416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 410, 411, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 336, 418, 411, 272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 420, 421, 422, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 424, 391, 115, 425 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 427, 421, 220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_1_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 309, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 82, 378, 413, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 407, 408, 382 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 373, 374, 375, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 433, 434, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 437, 439, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O": {
          "hide_name": 0,
          "bits": [ 443, 444, 445 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 449, 453, 446, 905 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 102, 447, 448, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 456, 457, 458, 459 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 387, 454, 455, 333 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 618, 462, 465, 505 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 103, 466, 254, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 291, 293, 467 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 293, 467, 468, 333 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 476, 472, 469, 726 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 470, 399, 471, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 82, 439, 440, 441 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 442, 528, 479, 708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 372, 480 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_1_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 294, 295, 296, 297 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 378, 437, 82, 438 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 225, 435, 226, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 417, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 436, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 431, 413 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 483, 401, 375, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 238, 260, 261, 259 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 484, 103, 485, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 307, 487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 488, 310, 314, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 490, 492, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 102, 493, 82, 491 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 495, 494, 496 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 102, 498, 495, 246 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 272, 498, 508, 414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 500, 498, 272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 503, 419, 272, 501 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 115, 507, 325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 326, 402, 499 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 509, 510, 497, 511 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 520, 333, 518, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 521, 526, 496, 532 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 522, 523, 524, 525 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 532, 528, 857, 860 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_2_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 529, 530, 531 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 513, 250, 514, 515 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 538, 539, 101, 204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 222, 102, 541, 100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 542, 82, 66, 272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 546, 547, 545, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 548, 549, 550, 551 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 553, 554, 552, 555 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 556, 560, 570, 565 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 574, 102, 575, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 576, 577, 102, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 585, 586, 587, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 571, 572, 218, 573 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 505, 590, 591 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 596, 597, 598, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 82, 599, 600, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0_SB_LUT4_O_2_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 115, 460, 601, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 326, 588, 246, 589 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 115, 603, 604, 252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 607, 604, 281, 793 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 608, 609, 610, 611 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 102, 115, 612, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 616, 220, 617, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 319, 418, 615, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 115, 618 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 255, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 540, 401, 373, 100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 619, 620, 82, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 219, 220, 221, 222 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 233, 390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_2_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 543, 1072, 373, 100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 199, 203, 204 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 539, 621, 622, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 313, 520, 623, 100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 624, 625, 401, 373 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 626, 627, 378, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 417, 320, 627, 296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 627, 629, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 118, 291, 400, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 350, 351, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 578, 579, 580, 581 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 115, 639, 637 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 638, 641 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 470, 644, 643, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 634, 635, 636, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 635, 664 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 635, 72, 645, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 663, 646, 650, 648 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 298, 480, 649, 220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 651, 649, 652, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 654, 115, 221 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 655, 653, 103, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 658, 659, 656, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 413, 253, 657, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_1_O_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 660, 661, 82, 662 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 632, 633, 627, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 363, 103, 364, 365 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 585, 493, 505 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 335, 336, 82, 337 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 390, 391, 666, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_1_I2_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 253, 369 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 327, 306, 101, 328 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 118, 349, 121, 72 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 96, 94, 92, 90, 89, 88, 87, 85, 86, 667 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:367.28-367.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I0_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 96, 97, 95, 93, 91, 80, 81, 79, 77, 75 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:367.28-367.40|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 667, 668, 15, 98 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 72, 73 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 118, 72, 669, 670 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 670, 319, 418, 671 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 115, 673, 454 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 298, 299, 115, 220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 674, 672, 272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 82, 272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 676, 675, 677, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 679, 218, 678, 680 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 266, 267, 268, 269 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 268, 681, 682, 279 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 118, 386 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 386, 306, 690, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 115, 694, 696 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 115, 698, 696, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 698, 413, 700, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1089, 702, 701, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 700, 703, 699, 614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 705, 700, 82, 614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 704, 246, 559 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_I2_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 712, 706, 708, 981 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 73, 460, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 697, 220, 733, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 697, 82, 715, 333 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 665, 115, 493, 220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 718, 717, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_I2_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 719, 721, 723, 100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 728, 726, 716 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 281, 724, 224, 1198 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 724, 82, 725, 272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 426, 254, 732, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 641, 435, 734 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 735, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 115, 220, 694, 695 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 221, 736, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 753, 739, 674, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 739, 742, 333, 743 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 72, 744, 745 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 730, 749, 750, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 300, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 250, 687, 688, 689 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 255, 306, 751, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 630, 403, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 735, 220, 403, 752 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 739, 740, 333, 741 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 757, 82, 758, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 759, 761, 333 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 103, 761, 102, 765 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 281, 402, 763, 764 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 766, 379, 767, 762 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 767, 100, 772 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 102, 774, 218, 768 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 775, 776, 777, 778 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 780, 781, 778, 779 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 782, 790, 792, 787 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 788, 789, 790, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 794, 795, 796, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 797, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 783, 784, 785, 786 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 802, 767, 803, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 246, 807, 808, 809 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 754, 814, 815 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 719, 816, 723, 100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 819, 793, 719, 820 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 821, 723, 822, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 824, 660, 818, 505 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 818, 825, 543 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 875, 82, 823, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 826, 827, 828 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 760, 829, 103, 830 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 832, 296, 831, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 115, 426, 436, 832 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I2_I0_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 220, 833, 835, 837 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 272, 746, 747, 748 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 839, 115, 841, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 400, 251, 841 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 843, 296, 806, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 845, 844, 846 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 477, 851 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 486, 391, 115, 729 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 477, 493, 505, 850 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 358, 475, 848, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 859, 852, 856, 853 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 417, 369, 72, 857 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 481, 863, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I0_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 864, 418, 862, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 857, 858, 520, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 866, 82, 865, 333 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 103, 868, 869, 867 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 250, 557, 558, 559 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 872, 873, 874, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 739, 848, 849, 272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 125, 855, 880, 842 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 854, 82, 855, 272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 103, 881, 882, 884 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 428, 885, 883, 505 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 885, 619 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 360, 887, 888, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I1_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 227, 228, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 886, 890, 891, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 894, 103, 895, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 115, 896, 855, 897 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 896, 387, 898, 899 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 901, 902, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 250, 904, 905, 900 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 907, 218, 906, 908 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 910, 911, 912, 909 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 914, 915, 445 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 927, 928, 401, 929 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 417, 320, 82, 930 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 103, 897, 941 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 934, 897, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 769, 935, 936, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 769, 770, 102, 771 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 424, 221, 940, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 942, 281, 943, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I0_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 250, 947, 944, 949 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 115, 431, 840, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 950, 951, 952, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 847, 953, 101, 100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 957, 954, 918, 914 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 955, 888, 220, 956 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 254, 298, 958, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 493, 755, 220, 963 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 967, 966, 103, 964 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 965, 618, 115, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I0_1_O": {
          "hide_name": 0,
          "bits": [ 613, 296, 302, 272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 429, 487, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 674, 544, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 854, 235 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 968, 582, 115, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 582, 72, 583, 584 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 969, 115, 82, 756 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 969, 115, 82, 972 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 404, 426, 396, 971 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 474, 475, 970, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 974, 975, 218, 976 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1013, 985, 982, 977 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 983, 250, 984, 980 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 989, 990, 707, 991 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 994, 995, 102, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 380, 1000, 1001, 1002 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1005, 731, 1006, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 371, 1003, 1004, 296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 436, 215, 992 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1007, 115, 1008, 296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1009, 893, 296, 1010 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 877, 992, 993, 614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1011, 861, 1012, 991 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 252, 1016, 1017, 860 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1014, 525, 526, 1015 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 913, 1021, 511, 512 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 978, 979, 980, 981 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 252, 1025, 708 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1023, 1024, 101, 100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1026, 1027, 1028 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1029, 1030, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 1029, 862, 313, 1031 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1032, 1035, 1036, 1037 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1040, 707, 1041 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1042, 1043, 1044, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 313, 1046, 1047 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 82, 903, 397, 1048 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 502, 390, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 619, 1045, 296, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 412, 1033, 102, 1034 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 414, 1050, 1026 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 296, 854, 1049, 663 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1034, 1039, 1035, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 313, 1051, 1052, 1053 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1056, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1057, 281, 1058, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1064, 1059, 100, 1061 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1062, 296, 1063, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1065, 1139, 380, 1054 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1054, 1055, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1066, 418, 103, 1067 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1004, 454, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1068, 418, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 306, 606, 1067 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1070, 1030, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 102, 338, 339, 340 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 1074, 402, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1077, 220, 1076, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1079, 1078, 1080, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 566, 567, 568, 569 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1081, 102, 1082, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1083, 1084, 313, 1085 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1086, 396 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 298, 219, 1092, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 82, 1074, 1075, 970 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 349, 417, 730, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 313, 691, 692, 693 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 333, 1095, 1096, 1097 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1099, 387, 397, 1100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 396, 1101, 441 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 307, 308, 309, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1105, 1104, 415, 1106 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 349, 426, 399, 1098 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 493, 729, 1108, 1097 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1110, 1109, 1111 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 101, 1113, 1112, 1114 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1116, 1117, 1118, 1115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1124, 1125, 1126 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1130, 1123, 1229, 1228 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 101, 1069, 1041 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1131, 1132, 1133, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 727, 389, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 727, 1093, 1094, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1134, 72 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 396, 973, 397, 1135 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 737, 82, 738, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 738, 1136, 441, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 709, 710, 711, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1137, 281, 1138, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 293, 1073, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1140, 731, 82, 392 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_I1": {
          "hide_name": 0,
          "bits": [ 1140, 1141, 220, 1142 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1143, 1144, 102, 962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 583, 1145, 296, 1147 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I0_SB_LUT4_O_1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1146, 637, 220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 961, 962 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_I1_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 674, 647, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O": {
          "hide_name": 0,
          "bits": [ 920, 921, 922, 923 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1150, 102, 1151, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 505, 1152, 1153 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1155, 1157, 300, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 360, 1158, 103, 489 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 248, 102, 249, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_2_I0_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1102, 1160, 296, 1159 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 296, 1148, 1149, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1161, 1162, 1163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 1164, 1107, 220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 1107, 834 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_O_1_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 744, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_I3": {
          "hide_name": 0,
          "bits": [ 392, 419 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 544, 959, 960, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 367, 606 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 299, 255, 537 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 773, 593, 414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 115, 82, 1165, 1166 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 520, 945, 401, 946 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 298, 309, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 605, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 527, 103, 418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 889, 1169 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_I1": {
          "hide_name": 0,
          "bits": [ 720, 464, 506 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O": {
          "hide_name": 0,
          "bits": [ 799, 800, 801, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 82, 536, 1174 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1177, 1174, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 1177, 1179, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 1181, 82, 1179, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 360, 1183, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1184, 1182, 1185, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1187, 281, 1188, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 296, 1190, 224, 1191 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1192, 702, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1194, 296, 1193, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 333, 924, 925, 926 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1108, 405, 115, 1196 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 462, 221, 1195, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 115, 536, 82, 1189 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_I3_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 876, 877, 878 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 492, 72, 1132, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1199, 82, 674, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1204, 1201, 1200, 1207 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 586, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 281, 586, 1202, 1203 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 281, 1205, 1206, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 478, 1087, 296, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_I2_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1208, 829, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1239, 1210, 1180, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 82, 426, 1209, 333 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1211, 955, 220, 1334 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 391, 475, 474 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1212, 1178, 1213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 218, 1120, 1121, 1122 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1127, 1216, 504, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 82, 614 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 325, 319, 326 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 614, 66, 1214, 1215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_I1": {
          "hide_name": 0,
          "bits": [ 1026, 1217, 250, 1214 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 103, 1219, 1220, 1168 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1224, 1222, 1225, 100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I0_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 118, 1226, 115, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1222, 520, 1223, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_I1_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1221, 863, 411, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1227, 1218, 1228, 948 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 683, 684, 685, 686 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 1231, 218, 1232, 682 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1038, 1119, 1229, 1230 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1108, 1236, 1234, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 944, 707 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 229, 1237, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 1237, 1191, 1238, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I0_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 817, 1240, 505, 519 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0": {
          "hide_name": 0,
          "bits": [ 1241, 1242, 103, 1237 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1244, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 311, 595, 473, 313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 329, 102, 330, 331 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1247, 292, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 219, 396, 1249, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 450, 451, 452, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1252, 102, 837, 1253 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 889, 371, 115, 1197 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1197, 1102, 220, 1254 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_1_I0_SB_LUT4_O_1_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 395, 319, 1255, 296 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_I0_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1250, 1251, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 102, 1243, 1256, 1178 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 100, 1257, 1258, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1260, 1261, 1259, 1215 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1263, 1264, 1265, 1262 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1266, 1267, 1261, 1265 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1268, 1269, 250, 1270 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1271, 1272, 1273, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1274, 1137, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1275, 1026, 504, 1276 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 115, 507, 1278, 380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1282, 1280, 1281, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1283, 505 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 1026, 1052, 1167, 1168 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 82, 1283, 1284 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1285, 325, 333 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 931, 932, 102, 933 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_1_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1289, 360, 1290 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 1286, 1285 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1287, 1291, 1282, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 986, 987, 988, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 82, 1293, 1294 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 418, 336, 1292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_I0_O_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 82, 825, 103, 1295 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 82, 1296, 1297 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 118, 358, 292, 1298 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 115, 1288, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1125, 1301, 1300, 1299 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1278, 1279, 1280, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 773, 1139, 379, 1277 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 505, 903, 100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 903, 103, 1302, 1303 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 397, 1186, 1304, 333 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1305, 1306 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 536, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_I2_SB_LUT4_I2_2_O": {
          "hide_name": 0,
          "bits": [ 736, 397, 493, 414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 313, 1307, 1308, 1213 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1108, 1233, 1234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 118, 327, 505, 1309 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 313, 1046, 1309, 1310 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_I1_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 536, 1154, 1311, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1111, 1128, 1129, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_I3_O_SB_LUT4_O_1_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I0": {
          "hide_name": 0,
          "bits": [ 1131, 103, 1043, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 121, 387, 1312 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1314, 102, 1175, 1313 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 250, 1315, 1316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1316, 564 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1323, 1322, 1318, 1336 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 101, 1324, 1326, 246 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I1_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 798, 791 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 101, 1324, 246, 1325 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 255, 627, 1327, 713 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1328, 281, 1329, 569 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 561, 562, 563, 564 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1335, 1317, 1336, 1337 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 810, 811, 812, 813 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1341, 1064, 1061, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_I1": {
          "hide_name": 0,
          "bits": [ 1342, 1341, 767 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1344, 296, 1345, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_I1_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1346, 220, 221, 806 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1347, 1343, 1348 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1350, 801, 1349 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 916, 917, 918, 919 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 103, 674, 1351, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1353, 1352, 101, 1337 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1338, 807, 1339, 1340 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I0": {
          "hide_name": 0,
          "bits": [ 937, 1356, 767, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 115, 309, 428 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 296, 938, 939 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 639, 72, 1358, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 804, 805, 806, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 402, 482, 82, 1359 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 313, 1361, 1360, 1362 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 719, 1354, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 72, 431, 1364, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1063, 1330, 1331, 218 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1364, 873, 1365, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 391, 72, 1366, 1367 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1173, 1174, 1175, 1176 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 474, 1369, 272 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1370, 628, 115, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1370, 72, 1371 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1_I2": {
          "hide_name": 0,
          "bits": [ 1332, 1333, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1319, 1320, 1321, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_O_I3_SB_LUT4_I1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1372, 296, 1204, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 873, 103, 1368, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1373, 303, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I1_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 1373, 296, 1374, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 302, 303, 304 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 82, 642, 314, 753 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 642, 1172, 379, 519 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1376, 220, 1375, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1377, 1381, 1091, 1379 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 1380, 1094, 401 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 836, 651, 892, 1378 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 431, 430, 115, 892 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O": {
          "hide_name": 0,
          "bits": [ 1382, 1383, 100 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1018, 1019, 1020, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_1_O_SB_LUT4_I1_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 620, 281, 1384, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1102, 1103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 251, 305, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 390, 391, 226, 379 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 313, 722, 519 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_1_O_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 225, 226, 220 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I2": {
          "hide_name": 0,
          "bits": [ 1169, 115, 1170, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 372, 430, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 480, 294, 372, 380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1387, 1386, 281, 1171 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I1": {
          "hide_name": 0,
          "bits": [ 358, 291, 115, 118 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 391, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 1156, 461, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 115, 405 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 973, 1139 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 295, 505 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 432, 602, 252 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I0": {
          "hide_name": 0,
          "bits": [ 317, 318, 319, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_I0_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 291, 390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1389, 1388, 1390 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 1392, 102, 1391, 250 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1394, 1395, 1396, 1393 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 908, 1022, 515, 514 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_1_I3": {
          "hide_name": 0,
          "bits": [ 527, 254, 101, 1399 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1397, 101, 252, 1398 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1248, 1247, 406, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_I0_O_SB_LUT4_O_I0_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 664, 219, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 82, 879, 360, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 463, 1071, 304, 301 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I1_O_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 115, 424 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 395, 418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1087, 938, 505, 1088 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 371, 333, 72 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 879, 1400, 82, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_I0": {
          "hide_name": 0,
          "bits": [ 1401, 115, 1400, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 354, 355, 356, 357 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 372, 836 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I1_O": {
          "hide_name": 0,
          "bits": [ 325, 851, 414, 1060 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1357, 661, 82, 316 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2_SB_LUT4_I3_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1245, 103, 1246, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I1": {
          "hide_name": 0,
          "bits": [ 713, 714, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2": {
          "hide_name": 0,
          "bits": [ 296, 714, 1404, 102 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 631, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 851, 854, 731 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 996, 997, 998, 999 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 314, 1407, 380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 417, 320, 1406, 281 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_2_I2_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 219, 631, 1405, 380 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1385, 1402, 380, 1403 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 115, 735, 1089, 414 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 594, 1408 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 592, 593, 414, 594 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 505, 1090, 1091 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 819, 870, 871, 555 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_I2_O_SB_LUT4_O_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 1409, 1334 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 307, 320, 292, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I1_O_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1410, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_I2": {
          "hide_name": 0,
          "bits": [ 118, 889, 292 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O": {
          "hide_name": 0,
          "bits": [ 1411, 396, 1412, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_I1": {
          "hide_name": 0,
          "bits": [ 333, 396, 628 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I0_O": {
          "hide_name": 0,
          "bits": [ 1355, 1334 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 82, 226, 1385, 1363 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 367, 327, 482, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 317, 487 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 640, 73, 387 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 441, 838, 863, 103 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 402, 403, 82 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_O_I2_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 426, 237, 115 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2": {
          "hide_name": 0,
          "bits": [ 215, 121 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 251, 252, 234 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.red_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_I2_O_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 281, 101 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.row": {
          "hide_name": 0,
          "bits": [ 204, 199, 205, 210, 244, 259, 257, 264, 279, 268, 682, 948, 1228, 1229, 1035, 1235, 1118, 1215, 1261, 1265, 981, 980, 991, 860, 529, 530, 533, 534, 535, 525, 522, 523, 516, 517, 514, 515, 908, 905, 445, 914, 918, 786, 791, 790, 778, 777, 1337, 1336, 564, 569, 559, 555, 551, 550 ],
          "attributes": {
            "hdlname": "vga row",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:335.18-335.21"
          }
        },
        "vga.row_SB_DFFESR_Q_53_D": {
          "hide_name": 0,
          "bits": [ 15, 1414, 1415 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 1413 ],
          "attributes": {
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 176, 1428, 1427, 1426, 1425, 1424, 1423, 1421, 1419, 1420, 1422, 1418, 1416 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.13-570.26|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 176, 1428, 1427, 1426, 1425, 1424, 1423, 1421, 1419, 1420, 1422, 1418 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.13-570.26|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1416, 1417 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1429, 1430, 1431, 1432 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1446, 1445, 1444, 1443, 1442, 1441, 1440, 1436, 1434, 1435, 1439, 1437, 1438, 1433, 1432 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.30-570.43|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "vga.row_SB_DFFESR_Q_53_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 1446, 1445, 1444, 1443, 1442, 1441, 1440, 1436, 1434, 1435, 1439, 1437, 1438, 1433 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:570.30-570.43|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "vga.rst": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "hdlname": "vga rst",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:4.16-4.19"
          }
        },
        "vga.vs": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "vga vs",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:18.16-18.18"
          }
        },
        "vga.vs_out": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "hdlname": "vga vs_out",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:331.19-331.25"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D": {
          "hide_name": 0,
          "bits": [ 1447 ],
          "attributes": {
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.13-579.55"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1449, 1450, 1451 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 144, 143, 1452, 1453 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I3": {
          "hide_name": 0,
          "bits": [ 1446, 1466, 1465, 1464, 1463, 1462, 1461, 1457, 1455, 1456, 1460, 1458, 1459, 1454, 1453 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:576.20-576.41|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 1446, 1466, 1465, 1464, 1463, 1462, 1461, 1457, 1455, 1456, 1460, 1458, 1459, 1454 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:576.20-576.41|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O": {
          "hide_name": 0,
          "bits": [ 61, 63 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_I2_1_O": {
          "hide_name": 0,
          "bits": [ 134, "0", 154, 155 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:569.20-569.31|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 1446, 1482, 1481, 1480, 1479, 1478, 1477, 1473, 1471, 1472, 1476, 1474, 1475, 1470, 1469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:568.11-568.30|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 1446, 1482, 1481, 1480, 1479, 1478, 1477, 1473, 1471, 1472, 1476, 1474, 1475, 1470 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:568.11-568.30|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0": {
          "hide_name": 0,
          "bits": [ 1429, 1467, 1468, 1469 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_LUT4_O_2_I3": {
          "hide_name": 0,
          "bits": [ 151, 148, 131, 1484 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I1_SB_LUT4_O_I3_SB_LUT4_O_I1": {
          "hide_name": 0,
          "bits": [ 1429, 1483, 166, 163 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2": {
          "hide_name": 0,
          "bits": [ 1446, 1497, 1496, 1495, 1494, 1493, 1492, 1488, 1486, 1487, 1491, 1489, 1490, 1485, 1450 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.13-579.35|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 1446, 1497, 1496, 1495, 1494, 1493, 1492, 1488, 1486, 1487, 1491, 1489, 1490, 1485 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.13-579.35|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_8_CI": {
          "hide_name": 0,
          "bits": [ 1446, 177, 176, 181, 180, 178, 173, 179, 172, 175, 174, 185, 184, 183, 182 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:576.20-576.41|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3": {
          "hide_name": 0,
          "bits": [ 177, 1509, 1508, 1507, 1506, 1505, 1504, 1501, 1499, 1500, 1502, 1503, 1498, 1451 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.39-579.55|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:37.23-37.25"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI": {
          "hide_name": 0,
          "bits": [ "1", 177, 1509, 1508, 1507, 1506, 1505, 1504, 1501, 1499, 1500, 1502, 1503, 1498 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.39-579.55|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:51.21-51.22"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1": {
          "hide_name": 0,
          "bits": [ 177, 176, 181, 180, 178, 173, 179, 172, 175, 174, 185, 184, 183, 182 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "top_icebreaker.v:68.7-83.18|vga.v:579.39-579.55|/home/tom/bin/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:49.21-49.23"
          }
        },
        "vga.vs_out_SB_DFFESR_Q_E": {
          "hide_name": 0,
          "bits": [ 1448 ],
          "attributes": {
          }
        }
      }
    }
  }
}
