/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] _00_;
  wire [3:0] _01_;
  wire [7:0] _02_;
  reg [5:0] _03_;
  wire [23:0] celloutsig_0_0z;
  wire celloutsig_0_11z;
  wire celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [5:0] celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [10:0] celloutsig_0_8z;
  wire [6:0] celloutsig_0_9z;
  wire [15:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [23:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_1z = celloutsig_1_0z[13] ? celloutsig_1_0z[15] : celloutsig_1_0z[8];
  assign celloutsig_0_7z = in_data[9] ? in_data[67] : celloutsig_0_6z;
  assign celloutsig_1_7z = ~(in_data[158] | celloutsig_1_2z[11]);
  assign celloutsig_0_11z = ~(in_data[94] | celloutsig_0_5z);
  assign celloutsig_1_8z = ~((celloutsig_1_7z | celloutsig_1_4z[0]) & (celloutsig_1_0z[15] | celloutsig_1_2z[22]));
  assign celloutsig_0_17z = ~((celloutsig_0_4z | celloutsig_0_6z) & (celloutsig_0_3z | celloutsig_0_3z));
  assign celloutsig_0_0z = in_data[56:33] + in_data[79:56];
  assign celloutsig_0_1z = in_data[19:14] + celloutsig_0_0z[22:17];
  reg [7:0] _12_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[96])
    if (!clkin_data[96]) _12_ <= 8'h00;
    else _12_ <= celloutsig_1_2z[19:12];
  assign { _00_, _01_[1], _02_[2:0] } = _12_;
  reg [12:0] _13_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _13_ <= 13'h0000;
    else _13_ <= { in_data[147:136], celloutsig_1_10z };
  assign out_data[140:128] = _13_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 6'h00;
    else _03_ <= { celloutsig_0_9z[6:3], celloutsig_0_9z[5:4] };
  reg [3:0] _15_;
  always_ff @(posedge clkin_data[0], negedge celloutsig_1_19z)
    if (!celloutsig_1_19z) _15_ <= 4'h0;
    else _15_ <= celloutsig_0_0z[10:7];
  assign out_data[35:32] = _15_;
  assign celloutsig_1_19z = in_data[113:111] == { in_data[119:118], celloutsig_1_8z };
  assign celloutsig_0_4z = { in_data[4], celloutsig_0_2z } >= { celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_1_3z = ! { celloutsig_1_2z[6:4], celloutsig_1_1z };
  assign celloutsig_0_5z = ! in_data[77:72];
  assign celloutsig_0_6z = ! { celloutsig_0_0z[18:10], celloutsig_0_1z };
  assign celloutsig_0_8z = { in_data[36:34], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_7z } % { 1'h1, in_data[56:47] };
  assign celloutsig_0_18z = { in_data[80:77], celloutsig_0_17z, celloutsig_0_15z } % { 1'h1, in_data[76:75], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_5z };
  assign celloutsig_0_2z = celloutsig_0_1z[5:3] % { 1'h1, celloutsig_0_1z[3:2] };
  assign celloutsig_1_2z = { celloutsig_1_0z[7:0], celloutsig_1_0z } * in_data[157:134];
  assign celloutsig_1_0z = in_data[171:156] * in_data[122:107];
  assign celloutsig_0_3z = in_data[65:52] != { celloutsig_0_1z[4:3], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_15z = | { celloutsig_0_11z, celloutsig_0_8z, in_data[53:49] };
  assign celloutsig_1_10z = ~^ { _00_[0], _01_[1], celloutsig_1_3z };
  assign celloutsig_1_4z = celloutsig_1_2z[14:10] <<< in_data[147:143];
  assign celloutsig_0_30z = _03_[3:1] <<< { celloutsig_0_18z[5:4], celloutsig_0_11z };
  assign { celloutsig_0_9z[6], celloutsig_0_9z[4:3], celloutsig_0_9z[0], celloutsig_0_9z[5] } = { celloutsig_0_8z[0], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z } ^ { celloutsig_0_2z[2], celloutsig_0_2z[0], celloutsig_0_2z[2], celloutsig_0_6z, celloutsig_0_2z[1] };
  assign { _01_[3:2], _01_[0] } = { _00_[1:0], celloutsig_1_3z };
  assign _02_[7:3] = { _00_, _01_[1] };
  assign celloutsig_0_9z[2:1] = celloutsig_0_9z[5:4];
  assign { out_data[96], out_data[2:0] } = { celloutsig_1_19z, celloutsig_0_30z };
endmodule
