-- Project:   C-CAN
-- Generated: 09/01/2016 00:47:00
-- PSoC Creator  3.3 CP3

ENTITY \C-CAN\ IS
    PORT(
        Rx_1(0)_PAD : IN std_ulogic;
        Tx_1(0)_PAD : OUT std_ulogic;
        mcp2515_clk(0)_PAD : OUT std_ulogic;
        RX_2(0)_PAD : IN std_ulogic;
        TX_2(0)_PAD : OUT std_ulogic;
        Enc_L(0)_PAD : IN std_ulogic;
        Test_Pin(0)_PAD : OUT std_ulogic;
        ISR_PIN(0)_PAD : OUT std_ulogic;
        Enc_R(0)_PAD : IN std_ulogic);
    ATTRIBUTE voltage_VDDABUF OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDA OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VUSB OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDD OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO2 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_VDDIO3 OF __DEFAULT__ : ENTITY IS 5e0;
END \C-CAN\;

ARCHITECTURE __DEFAULT__ OF \C-CAN\ IS
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL Enc_L(0)__PA : bit;
    SIGNAL Enc_R(0)__PA : bit;
    SIGNAL ISR_PIN(0)__PA : bit;
    SIGNAL Net_11 : bit;
    SIGNAL Net_1117 : bit;
    ATTRIBUTE udbclken_assigned OF Net_1117 : SIGNAL IS "True";
    ATTRIBUTE global_signal OF Net_1117 : SIGNAL IS true;
    SIGNAL Net_1117_local : bit;
    SIGNAL Net_1162 : bit;
    SIGNAL Net_1181 : bit;
    SIGNAL Net_12 : bit;
    SIGNAL Net_1214 : bit;
    ATTRIBUTE global_signal OF Net_1214 : SIGNAL IS true;
    SIGNAL Net_1214_local : bit;
    SIGNAL Net_1249 : bit;
    SIGNAL Net_20 : bit;
    SIGNAL Net_25 : bit;
    SIGNAL Net_25_SYNCOUT : bit;
    SIGNAL Net_812 : bit;
    SIGNAL Net_815 : bit;
    SIGNAL Net_835 : bit;
    SIGNAL Net_836 : bit;
    SIGNAL Net_911 : bit;
    SIGNAL Net_995 : bit;
    ATTRIBUTE global_signal OF Net_995 : SIGNAL IS true;
    SIGNAL Net_995_local : bit;
    SIGNAL RX_2(0)__PA : bit;
    SIGNAL Rx_1(0)__PA : bit;
    SIGNAL TX_2(0)__PA : bit;
    SIGNAL Test_Pin(0)__PA : bit;
    SIGNAL Tx_1(0)__PA : bit;
    SIGNAL Vin_180(0)__PA : bit;
    SIGNAL Vin_90(0)__PA : bit;
    SIGNAL Vin_Pot(0)__PA : bit;
    SIGNAL \\\ADC_SAR_1:Bypass(0)\\__PA\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_0\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_10\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_11\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_1\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_2\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_3\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_4\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_5\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_6\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_7\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_8\ : bit;
    SIGNAL \ADC_SAR_1:Net_207_9\ : bit;
    SIGNAL \ADC_SAR_1:Net_252\ : bit;
    SIGNAL \ADC_SAR_1:Net_376\ : bit;
    ATTRIBUTE global_signal OF \ADC_SAR_1:Net_376\ : SIGNAL IS true;
    SIGNAL \ADC_SAR_1:Net_376_local\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:control_0\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:control_1\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:control_2\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:control_3\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:control_4\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:control_5\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:control_6\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:control_7\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:per_zero\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:status_2\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:status_3\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:status_tc\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:control_0\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:control_1\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:control_2\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:control_3\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:control_4\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:control_5\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:control_6\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:control_7\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:count_enable\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:count_stored_i\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:per_equal\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:prevCompare\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:status_0\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:status_1\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:status_2\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:status_5\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:status_6\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:control_0\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:control_1\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:control_2\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:control_3\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:control_4\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:control_5\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:control_6\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:control_7\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:count_enable\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:count_stored_i\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:per_equal\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:prevCompare\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:status_0\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:status_1\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:status_2\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:status_5\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:status_6\ : bit;
    SIGNAL \UART_1:BUART:counter_load_not\ : bit;
    SIGNAL \UART_1:BUART:pollcount_0\ : bit;
    SIGNAL \UART_1:BUART:pollcount_1\ : bit;
    SIGNAL \UART_1:BUART:rx_bitclk_enable\ : bit;
    SIGNAL \UART_1:BUART:rx_count7_tc\ : bit;
    SIGNAL \UART_1:BUART:rx_count_0\ : bit;
    SIGNAL \UART_1:BUART:rx_count_1\ : bit;
    SIGNAL \UART_1:BUART:rx_count_2\ : bit;
    SIGNAL \UART_1:BUART:rx_count_3\ : bit;
    SIGNAL \UART_1:BUART:rx_count_4\ : bit;
    SIGNAL \UART_1:BUART:rx_count_5\ : bit;
    SIGNAL \UART_1:BUART:rx_count_6\ : bit;
    SIGNAL \UART_1:BUART:rx_counter_load\ : bit;
    SIGNAL \UART_1:BUART:rx_fifofull\ : bit;
    SIGNAL \UART_1:BUART:rx_fifonotempty\ : bit;
    SIGNAL \UART_1:BUART:rx_last\ : bit;
    SIGNAL \UART_1:BUART:rx_load_fifo\ : bit;
    SIGNAL \UART_1:BUART:rx_postpoll\ : bit;
    SIGNAL \UART_1:BUART:rx_state_0\ : bit;
    SIGNAL \UART_1:BUART:rx_state_2\ : bit;
    SIGNAL \UART_1:BUART:rx_state_3\ : bit;
    SIGNAL \UART_1:BUART:rx_state_stop1_reg\ : bit;
    SIGNAL \UART_1:BUART:rx_status_3\ : bit;
    SIGNAL \UART_1:BUART:rx_status_4\ : bit;
    SIGNAL \UART_1:BUART:rx_status_5\ : bit;
    SIGNAL \UART_1:BUART:tx_bitclk\ : bit;
    SIGNAL \UART_1:BUART:tx_bitclk_enable_pre\ : bit;
    SIGNAL \UART_1:BUART:tx_counter_dp\ : bit;
    SIGNAL \UART_1:BUART:tx_ctrl_mark_last\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_empty\ : bit;
    SIGNAL \UART_1:BUART:tx_fifo_notfull\ : bit;
    SIGNAL \UART_1:BUART:tx_shift_out\ : bit;
    SIGNAL \UART_1:BUART:tx_state_0\ : bit;
    SIGNAL \UART_1:BUART:tx_state_1\ : bit;
    SIGNAL \UART_1:BUART:tx_state_2\ : bit;
    SIGNAL \UART_1:BUART:tx_status_0\ : bit;
    SIGNAL \UART_1:BUART:tx_status_2\ : bit;
    SIGNAL \UART_1:BUART:txn\ : bit;
    SIGNAL \UART_1:Net_9\ : bit;
    ATTRIBUTE udbclken_assigned OF \UART_1:Net_9\ : SIGNAL IS "True";
    ATTRIBUTE global_signal OF \UART_1:Net_9\ : SIGNAL IS true;
    SIGNAL \UART_1:Net_9_local\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:control_0\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:control_1\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:control_2\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:control_3\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:control_4\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:control_5\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:control_6\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:control_7\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:count_enable\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:count_stored_i\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:per_equal\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:prevCompare\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:status_0\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:status_1\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:status_2\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:status_5\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:status_6\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:cmp_out_i\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:control_0\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:control_1\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:control_2\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:control_3\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:control_4\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:control_5\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:control_6\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:control_7\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:count_enable\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:overflow_reg_i\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:per_equal\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:prevCompare\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:status_0\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:status_1\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:status_2\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:status_5\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:status_6\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL mcp2515_clk(0)__PA : bit;
    SIGNAL tmpOE__Vin_180_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__Vin_180_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \ClockBlock.clk_bus_glb_ff__sig\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:sC16:counterdp:u0.ce0__sig\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Encoder_Left:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \leftEncTimer:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \CAN_TIMER:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \Encoder_Right:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:sC16:counterdp:u0.cl0__sig\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:sC16:counterdp:u0.z0__sig\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:sC16:counterdp:u0.ff0__sig\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:sC16:counterdp:u0.ce1__sig\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:sC16:counterdp:u0.cl1__sig\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:sC16:counterdp:u0.z1__sig\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:sC16:counterdp:u0.ff1__sig\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:sC16:counterdp:u0.co_msb__sig\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:sC16:counterdp:u0.sol_msb__sig\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:sC16:counterdp:u0.cfbo__sig\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:sC16:counterdp:u1.sor__sig\ : bit;
    SIGNAL \rightEncTimer:CounterUDB:sC16:counterdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF Vin_180(0) : LABEL IS "iocell1";
    ATTRIBUTE Location OF Vin_180(0) : LABEL IS "P0[2]";
    ATTRIBUTE lib_model OF Rx_1(0) : LABEL IS "iocell2";
    ATTRIBUTE Location OF Rx_1(0) : LABEL IS "P12[6]";
    ATTRIBUTE lib_model OF Tx_1(0) : LABEL IS "iocell3";
    ATTRIBUTE Location OF Tx_1(0) : LABEL IS "P12[7]";
    ATTRIBUTE lib_model OF \ADC_SAR_1:Bypass(0)\ : LABEL IS "iocell4";
    ATTRIBUTE Location OF \ADC_SAR_1:Bypass(0)\ : LABEL IS "P0[4]";
    ATTRIBUTE lib_model OF Vin_90(0) : LABEL IS "iocell5";
    ATTRIBUTE Location OF Vin_90(0) : LABEL IS "P0[6]";
    ATTRIBUTE lib_model OF Vin_Pot(0) : LABEL IS "iocell6";
    ATTRIBUTE Location OF Vin_Pot(0) : LABEL IS "P0[5]";
    ATTRIBUTE lib_model OF mcp2515_clk(0) : LABEL IS "iocell7";
    ATTRIBUTE Location OF mcp2515_clk(0) : LABEL IS "P0[1]";
    ATTRIBUTE lib_model OF RX_2(0) : LABEL IS "iocell8";
    ATTRIBUTE Location OF RX_2(0) : LABEL IS "P1[4]";
    ATTRIBUTE lib_model OF TX_2(0) : LABEL IS "iocell9";
    ATTRIBUTE Location OF TX_2(0) : LABEL IS "P1[5]";
    ATTRIBUTE lib_model OF Enc_L(0) : LABEL IS "iocell10";
    ATTRIBUTE Location OF Enc_L(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF Test_Pin(0) : LABEL IS "iocell11";
    ATTRIBUTE Location OF Test_Pin(0) : LABEL IS "P0[0]";
    ATTRIBUTE lib_model OF ISR_PIN(0) : LABEL IS "iocell12";
    ATTRIBUTE Location OF ISR_PIN(0) : LABEL IS "P2[1]";
    ATTRIBUTE lib_model OF Enc_R(0) : LABEL IS "iocell13";
    ATTRIBUTE Location OF Enc_R(0) : LABEL IS "P1[7]";
    ATTRIBUTE lib_model OF Net_20 : LABEL IS "macrocell1";
    ATTRIBUTE lib_model OF \UART_1:BUART:counter_load_not\ : LABEL IS "macrocell2";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_0\ : LABEL IS "macrocell3";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_status_2\ : LABEL IS "macrocell4";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_counter_load\ : LABEL IS "macrocell5";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_postpoll\ : LABEL IS "macrocell6";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_4\ : LABEL IS "macrocell7";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_5\ : LABEL IS "macrocell8";
    ATTRIBUTE lib_model OF \Encoder_Left:CounterUDB:status_0\ : LABEL IS "macrocell9";
    ATTRIBUTE lib_model OF \Encoder_Left:CounterUDB:status_2\ : LABEL IS "macrocell10";
    ATTRIBUTE lib_model OF \Encoder_Left:CounterUDB:count_enable\ : LABEL IS "macrocell11";
    ATTRIBUTE lib_model OF \leftEncTimer:CounterUDB:status_0\ : LABEL IS "macrocell12";
    ATTRIBUTE lib_model OF \leftEncTimer:CounterUDB:status_2\ : LABEL IS "macrocell13";
    ATTRIBUTE lib_model OF \leftEncTimer:CounterUDB:count_enable\ : LABEL IS "macrocell14";
    ATTRIBUTE lib_model OF \CAN_TIMER:TimerUDB:status_tc\ : LABEL IS "macrocell15";
    ATTRIBUTE lib_model OF \Encoder_Right:CounterUDB:status_0\ : LABEL IS "macrocell16";
    ATTRIBUTE lib_model OF \Encoder_Right:CounterUDB:status_2\ : LABEL IS "macrocell17";
    ATTRIBUTE lib_model OF \Encoder_Right:CounterUDB:count_enable\ : LABEL IS "macrocell18";
    ATTRIBUTE lib_model OF \rightEncTimer:CounterUDB:status_0\ : LABEL IS "macrocell19";
    ATTRIBUTE lib_model OF \rightEncTimer:CounterUDB:status_2\ : LABEL IS "macrocell20";
    ATTRIBUTE lib_model OF \rightEncTimer:CounterUDB:count_enable\ : LABEL IS "macrocell21";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell22";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxShifter:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\ : LABEL IS "datapathcell2";
    ATTRIBUTE lib_model OF \UART_1:BUART:sTX:TxSts\ : LABEL IS "statusicell1";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxShifter:u0\ : LABEL IS "datapathcell3";
    ATTRIBUTE lib_model OF \UART_1:BUART:sRX:RxSts\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \ADC_SAR_1:ADC_SAR\ : LABEL IS "F(SAR,0)";
    ATTRIBUTE lib_model OF \Encoder_Left:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE lib_model OF \Encoder_Left:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell3";
    ATTRIBUTE lib_model OF \Encoder_Left:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE lib_model OF \Encoder_Left:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell5";
    ATTRIBUTE lib_model OF \leftEncTimer:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE lib_model OF \leftEncTimer:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell4";
    ATTRIBUTE lib_model OF \leftEncTimer:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell6";
    ATTRIBUTE lib_model OF \leftEncTimer:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell7";
    ATTRIBUTE lib_model OF \CAN_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell3";
    ATTRIBUTE lib_model OF \CAN_TIMER:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell5";
    ATTRIBUTE lib_model OF \CAN_TIMER:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell8";
    ATTRIBUTE lib_model OF \CAN_TIMER:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell9";
    ATTRIBUTE lib_model OF \Encoder_Right:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE lib_model OF \Encoder_Right:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell6";
    ATTRIBUTE lib_model OF \Encoder_Right:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell10";
    ATTRIBUTE lib_model OF \Encoder_Right:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell11";
    ATTRIBUTE lib_model OF \rightEncTimer:CounterUDB:sCTRLReg:ctrlreg\ : LABEL IS "controlcell5";
    ATTRIBUTE lib_model OF \rightEncTimer:CounterUDB:sSTSReg:stsreg\ : LABEL IS "statusicell7";
    ATTRIBUTE lib_model OF \rightEncTimer:CounterUDB:sC16:counterdp:u0\ : LABEL IS "datapathcell12";
    ATTRIBUTE lib_model OF \rightEncTimer:CounterUDB:sC16:counterdp:u1\ : LABEL IS "datapathcell13";
    ATTRIBUTE lib_model OF \UART_1:BUART:txn\ : LABEL IS "macrocell23";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_1\ : LABEL IS "macrocell24";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_0\ : LABEL IS "macrocell25";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_state_2\ : LABEL IS "macrocell26";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_bitclk\ : LABEL IS "macrocell27";
    ATTRIBUTE lib_model OF \UART_1:BUART:tx_ctrl_mark_last\ : LABEL IS "macrocell28";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_0\ : LABEL IS "macrocell29";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_load_fifo\ : LABEL IS "macrocell30";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_3\ : LABEL IS "macrocell31";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_2\ : LABEL IS "macrocell32";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_bitclk_enable\ : LABEL IS "macrocell33";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_state_stop1_reg\ : LABEL IS "macrocell34";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_1\ : LABEL IS "macrocell35";
    ATTRIBUTE lib_model OF \UART_1:BUART:pollcount_0\ : LABEL IS "macrocell36";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_status_3\ : LABEL IS "macrocell37";
    ATTRIBUTE lib_model OF \UART_1:BUART:rx_last\ : LABEL IS "macrocell38";
    ATTRIBUTE lib_model OF \Encoder_Left:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell39";
    ATTRIBUTE lib_model OF \Encoder_Left:CounterUDB:prevCompare\ : LABEL IS "macrocell40";
    ATTRIBUTE lib_model OF \Encoder_Left:CounterUDB:count_stored_i\ : LABEL IS "macrocell41";
    ATTRIBUTE lib_model OF \leftEncTimer:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell42";
    ATTRIBUTE lib_model OF \leftEncTimer:CounterUDB:prevCompare\ : LABEL IS "macrocell43";
    ATTRIBUTE lib_model OF \leftEncTimer:CounterUDB:count_stored_i\ : LABEL IS "macrocell44";
    ATTRIBUTE lib_model OF \Encoder_Right:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell45";
    ATTRIBUTE lib_model OF \Encoder_Right:CounterUDB:prevCompare\ : LABEL IS "macrocell46";
    ATTRIBUTE lib_model OF \Encoder_Right:CounterUDB:count_stored_i\ : LABEL IS "macrocell47";
    ATTRIBUTE lib_model OF \rightEncTimer:CounterUDB:overflow_reg_i\ : LABEL IS "macrocell48";
    ATTRIBUTE lib_model OF \rightEncTimer:CounterUDB:prevCompare\ : LABEL IS "macrocell49";
    COMPONENT cancell
        PORT (
            clock : IN std_ulogic;
            can_rx : IN std_ulogic;
            can_tx : OUT std_ulogic;
            can_tx_en : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic;
            clk_bus_glb_ff : OUT std_ulogic;
            aclk_glb_ff_0 : OUT std_ulogic;
            clk_a_dig_glb_ff_0 : OUT std_ulogic;
            aclk_glb_ff_1 : OUT std_ulogic;
            clk_a_dig_glb_ff_1 : OUT std_ulogic;
            aclk_glb_ff_2 : OUT std_ulogic;
            clk_a_dig_glb_ff_2 : OUT std_ulogic;
            aclk_glb_ff_3 : OUT std_ulogic;
            clk_a_dig_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_0 : OUT std_ulogic;
            dclk_glb_ff_1 : OUT std_ulogic;
            dclk_glb_ff_2 : OUT std_ulogic;
            dclk_glb_ff_3 : OUT std_ulogic;
            dclk_glb_ff_4 : OUT std_ulogic;
            dclk_glb_ff_5 : OUT std_ulogic;
            dclk_glb_ff_6 : OUT std_ulogic;
            dclk_glb_ff_7 : OUT std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF controlcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF controlcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF controlcell : COMPONENT IS "reset";
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF count7cell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF count7cell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF count7cell : COMPONENT IS "reset";
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF datapathcell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF datapathcell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF datapathcell : COMPONENT IS "reset";
    ATTRIBUTE udb_chain OF datapathcell : COMPONENT IS "ce0i,ce0,cl0i,cl0,z0i,z0,ff0i,ff0,ce1i,ce1,cl1i,cl1,z1i,z1,ff1i,ff1,cap0i,cap0,cap1i,cap1,ci,co_msb,sir,sol_msb,cfbi,cfbo,sil,sor,cmsbi,cmsbo";
    ATTRIBUTE chain_lsb OF datapathcell : COMPONENT IS "ce0i,cl0i,z0i,ff0i,ce1i,cl1i,z1i,ff1i,cap0i,cap1i,ci,sir,cfbi,sor,cmsbo";
    ATTRIBUTE chain_msb OF datapathcell : COMPONENT IS "ce0,cl0,z0,ff0,ce1,cl1,z1,ff1,cap0,cap1,co_msb,sol_msb,cfbo,sil,cmsbi";
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pa_out : OUT std_ulogic;
            pad_out : OUT std_ulogic;
            oe_reg : OUT std_ulogic;
            oe_internal : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic;
            in_clock : IN std_ulogic;
            in_clock_en : IN std_ulogic;
            in_reset : IN std_ulogic;
            out_clock : IN std_ulogic;
            out_clock_en : IN std_ulogic;
            out_reset : IN std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF macrocell : COMPONENT IS "clock_0";
    ATTRIBUTE udb_clken OF macrocell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF macrocell : COMPONENT IS "ar_0";
    ATTRIBUTE udb_preset OF macrocell : COMPONENT IS "ap_0";
    ATTRIBUTE udb_chain OF macrocell : COMPONENT IS "cin,cout";
    ATTRIBUTE chain_lsb OF macrocell : COMPONENT IS "cin";
    ATTRIBUTE chain_msb OF macrocell : COMPONENT IS "cout";
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic;
            next : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF statusicell : COMPONENT IS "clock";
    ATTRIBUTE udb_clken OF statusicell : COMPONENT IS "clk_en";
    ATTRIBUTE udb_reset OF statusicell : COMPONENT IS "reset";
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    ATTRIBUTE udb_clk OF synccell : COMPONENT IS "clock,clock_n,extclk,extclk_n";
    ATTRIBUTE udb_clken OF synccell : COMPONENT IS "clk_en";
BEGIN

    ClockBlock:clockblockcell
        PORT MAP(
            imo => ClockBlock_IMO,
            pllout => ClockBlock_PLL_OUT,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            xtal => ClockBlock_XTAL,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_1117,
            dclk_0 => Net_1117_local,
            dclk_glb_1 => \ADC_SAR_1:Net_376\,
            dclk_1 => \ADC_SAR_1:Net_376_local\,
            dclk_glb_2 => Net_995,
            dclk_2 => Net_995_local,
            dclk_glb_3 => Net_1214,
            dclk_3 => Net_1214_local,
            dclk_glb_4 => \UART_1:Net_9\,
            dclk_4 => \UART_1:Net_9_local\,
            clk_bus_glb_ff => \ClockBlock.clk_bus_glb_ff__sig\);

    Vin_180:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "cc3bcd7e-5dc0-48ea-9bf6-6aa082be1ada",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "NONCONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 1,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Vin_180(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Vin_180",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Vin_180(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Rx_1:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "1425177d-0d0e-4468-8bcc-e638e5509a9b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open,
            in_clock => open);

    Rx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Rx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Rx_1(0)__PA,
            oe => open,
            fb => Net_25,
            pad_in => Rx_1(0)_PAD,
            in_clock => ClockBlock_BUS_CLK,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Tx_1:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Tx_1(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Tx_1",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Tx_1(0)__PA,
            oe => open,
            pin_input => Net_20,
            pad_out => Tx_1(0)_PAD,
            pad_in => Tx_1(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    \ADC_SAR_1:Bypass\:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "8fbc7237-5877-481a-89b5-425e8138e74b/16a808f6-2e13-45b9-bce0-b001c8655113",
            init_dr_st => "0",
            input_buffer_sel => "",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "",
            ovt_needed => "",
            ovt_slew_control => "",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    \ADC_SAR_1:Bypass(0)\:iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "\ADC_SAR_1:Bypass\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => \\\ADC_SAR_1:Bypass(0)\\__PA\,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Vin_90:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "77715107-f8d5-47e5-a629-0fb83101ac6b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Vin_90(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Vin_90",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Vin_90(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Vin_Pot:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "074369c7-4c22-46f2-a9a1-5542c7bdab1a",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Vin_Pot(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Vin_Pot",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            pa_out => Vin_Pot(0)__PA,
            oe => open,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    mcp2515_clk:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "e851a3b9-efb8-48be-bbb8-b303b216c393",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    mcp2515_clk(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "mcp2515_clk",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => mcp2515_clk(0)__PA,
            oe => open,
            pin_input => Net_995_local,
            pad_out => mcp2515_clk(0)_PAD,
            pad_in => mcp2515_clk(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    RX_2:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "6995b1d6-3d1b-402c-be9a-1540701bf309",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    RX_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "RX_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => RX_2(0)__PA,
            oe => open,
            fb => Net_11,
            pad_in => RX_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    TX_2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "5da2ee05-b995-4eb7-92e3-cece4070ab85",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    TX_2(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "TX_2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => TX_2(0)__PA,
            oe => open,
            pin_input => Net_12,
            pad_out => TX_2(0)_PAD,
            pad_in => TX_2(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Enc_L:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Enc_L(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Enc_L",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Enc_L(0)__PA,
            oe => open,
            fb => Net_911,
            pad_in => Enc_L(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Test_Pin:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "a72afdf7-3288-4a6c-92af-7462774a5a37",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Test_Pin(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Test_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Test_Pin(0)__PA,
            oe => open,
            pin_input => Net_1181,
            pad_out => Test_Pin(0)_PAD,
            pad_in => Test_Pin(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    ISR_PIN:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "93f8ab82-9aa8-4c1a-a45f-c5887359957b",
            init_dr_st => "0",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "1",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "1",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    ISR_PIN(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "ISR_PIN",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => ISR_PIN(0)__PA,
            oe => open,
            pin_input => Net_1181,
            pad_out => ISR_PIN(0)_PAD,
            pad_in => ISR_PIN(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Enc_R:logicalport
        GENERIC MAP(
            drive_mode => "010",
            ibuf_enabled => "1",
            id => "7598541b-5298-4e9b-ae12-3e97f63119ff",
            init_dr_st => "1",
            input_buffer_sel => "00",
            input_clk_en => 0,
            input_sync => "0",
            input_sync_mode => "0",
            intr_mode => "00",
            invert_in_clock => 0,
            invert_in_clock_en => 0,
            invert_in_reset => 0,
            invert_out_clock => 0,
            invert_out_clock_en => 0,
            invert_out_reset => 0,
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            oe_reset => 0,
            oe_sync => "0",
            output_clk_en => 0,
            output_clock_mode => "0",
            output_conn => "0",
            output_mode => "0",
            output_reset => 0,
            output_sync => "0",
            ovt_hyst_trim => "0",
            ovt_needed => "0",
            ovt_slew_control => "00",
            pa_in_clock => -1,
            pa_in_clock_en => -1,
            pa_in_reset => -1,
            pa_out_clock => -1,
            pa_out_clock_en => -1,
            pa_out_reset => -1,
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "00000000",
            sio_hyst => "1",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vohsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1,
            in_clk_inv => 0,
            in_clken_inv => 0,
            in_clken_mode => 1,
            in_rst_inv => 0,
            out_clk_inv => 0,
            out_clken_inv => 0,
            out_clken_mode => 1,
            out_rst_inv => 0)
        PORT MAP(
            in_clock_en => open,
            in_reset => open,
            out_clock_en => open,
            out_reset => open);

    Enc_R(0):iocell
        GENERIC MAP(
            in_sync_mode => 0,
            out_sync_mode => 0,
            oe_sync_mode => 0,
            logicalport => "Enc_R",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000101")
        PORT MAP(
            pa_out => Enc_R(0)__PA,
            oe => open,
            fb => Net_1249,
            pad_in => Enc_R(0)_PAD,
            in_clock => open,
            in_clock_en => '1',
            in_reset => '0',
            out_clock => open,
            out_clock_en => '1',
            out_reset => '0');

    Net_20:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => Net_20,
            main_0 => \UART_1:BUART:txn\);

    \UART_1:BUART:counter_load_not\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2) + (!main_0 * !main_1 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:counter_load_not\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_0\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_status_2\,
            main_0 => \UART_1:BUART:tx_fifo_notfull\);

    Rx_1(0)_SYNC:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            in => Net_25,
            out => Net_25_SYNCOUT,
            clock => ClockBlock_BUS_CLK);

    \UART_1:BUART:rx_counter_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_counter_load\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:rx_postpoll\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0) + (main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_postpoll\,
            main_0 => \UART_1:BUART:pollcount_1\,
            main_1 => \UART_1:BUART:pollcount_0\,
            main_2 => Net_25_SYNCOUT);

    \UART_1:BUART:rx_status_4\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_4\,
            main_0 => \UART_1:BUART:rx_load_fifo\,
            main_1 => \UART_1:BUART:rx_fifofull\);

    \UART_1:BUART:rx_status_5\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_5\,
            main_0 => \UART_1:BUART:rx_fifonotempty\,
            main_1 => \UART_1:BUART:rx_state_stop1_reg\);

    \Encoder_Left:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_Left:CounterUDB:status_0\,
            main_0 => \Encoder_Left:CounterUDB:cmp_out_i\,
            main_1 => \Encoder_Left:CounterUDB:prevCompare\);

    \Encoder_Left:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_Left:CounterUDB:status_2\,
            main_0 => \Encoder_Left:CounterUDB:per_equal\,
            main_1 => \Encoder_Left:CounterUDB:overflow_reg_i\);

    \Encoder_Left:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_Left:CounterUDB:count_enable\,
            main_0 => \Encoder_Left:CounterUDB:control_7\,
            main_1 => \Encoder_Left:CounterUDB:count_stored_i\,
            main_2 => Net_911);

    \leftEncTimer:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \leftEncTimer:CounterUDB:status_0\,
            main_0 => \leftEncTimer:CounterUDB:cmp_out_i\,
            main_1 => \leftEncTimer:CounterUDB:prevCompare\);

    \leftEncTimer:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \leftEncTimer:CounterUDB:status_2\,
            main_0 => \leftEncTimer:CounterUDB:per_equal\,
            main_1 => \leftEncTimer:CounterUDB:overflow_reg_i\);

    \leftEncTimer:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \leftEncTimer:CounterUDB:count_enable\,
            main_0 => \leftEncTimer:CounterUDB:control_7\,
            main_1 => \leftEncTimer:CounterUDB:count_stored_i\,
            main_2 => Net_1162);

    \CAN_TIMER:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \CAN_TIMER:TimerUDB:status_tc\,
            main_0 => \CAN_TIMER:TimerUDB:control_7\,
            main_1 => \CAN_TIMER:TimerUDB:per_zero\);

    \Encoder_Right:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_Right:CounterUDB:status_0\,
            main_0 => \Encoder_Right:CounterUDB:cmp_out_i\,
            main_1 => \Encoder_Right:CounterUDB:prevCompare\);

    \Encoder_Right:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_Right:CounterUDB:status_2\,
            main_0 => \Encoder_Right:CounterUDB:per_equal\,
            main_1 => \Encoder_Right:CounterUDB:overflow_reg_i\);

    \Encoder_Right:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_Right:CounterUDB:count_enable\,
            main_0 => \Encoder_Right:CounterUDB:control_7\,
            main_1 => \Encoder_Right:CounterUDB:count_stored_i\,
            main_2 => Net_1249);

    \rightEncTimer:CounterUDB:status_0\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \rightEncTimer:CounterUDB:status_0\,
            main_0 => \rightEncTimer:CounterUDB:cmp_out_i\,
            main_1 => \rightEncTimer:CounterUDB:prevCompare\);

    \rightEncTimer:CounterUDB:status_2\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1)",
            clken_mode => 1)
        PORT MAP(
            q => \rightEncTimer:CounterUDB:status_2\,
            main_0 => \rightEncTimer:CounterUDB:per_equal\,
            main_1 => \rightEncTimer:CounterUDB:overflow_reg_i\);

    \rightEncTimer:CounterUDB:count_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)",
            clken_mode => 1)
        PORT MAP(
            q => \rightEncTimer:CounterUDB:count_enable\,
            main_0 => \leftEncTimer:CounterUDB:count_stored_i\,
            main_1 => Net_1162,
            main_2 => \rightEncTimer:CounterUDB:control_7\);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clken_mode => 1)
        PORT MAP(
            q => __ONE__);

    \UART_1:BUART:sTX:TxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_state_1\,
            cs_addr_1 => \UART_1:BUART:tx_state_0\,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\,
            so_comb => \UART_1:BUART:tx_shift_out\,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_0 => \UART_1:BUART:counter_load_not\,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\,
            ce1_reg => \UART_1:BUART:tx_counter_dp\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sTX:TxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000001",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \UART_1:BUART:tx_fifo_notfull\,
            status_2 => \UART_1:BUART:tx_status_2\,
            status_1 => \UART_1:BUART:tx_fifo_empty\,
            status_0 => \UART_1:BUART:tx_status_0\);

    \UART_1:BUART:sRX:RxShifter:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\,
            cs_addr_1 => \UART_1:BUART:rx_state_0\,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\,
            route_si => \UART_1:BUART:rx_postpoll\,
            f0_load => \UART_1:BUART:rx_load_fifo\,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\,
            busclk => ClockBlock_BUS_CLK);

    \UART_1:BUART:sRX:RxBitCounter\:count7cell
        GENERIC MAP(
            cy_alt_mode => 0,
            cy_init_value => "0000000",
            cy_period => "1110010",
            cy_route_en => 1,
            cy_route_ld => 1,
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => \UART_1:Net_9\,
            reset => open,
            load => \UART_1:BUART:rx_counter_load\,
            enable => open,
            count_6 => \UART_1:BUART:rx_count_6\,
            count_5 => \UART_1:BUART:rx_count_5\,
            count_4 => \UART_1:BUART:rx_count_4\,
            count_3 => \UART_1:BUART:rx_count_3\,
            count_2 => \UART_1:BUART:rx_count_2\,
            count_1 => \UART_1:BUART:rx_count_1\,
            count_0 => \UART_1:BUART:rx_count_0\,
            tc => \UART_1:BUART:rx_count7_tc\);

    \UART_1:BUART:sRX:RxSts\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "1011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            reset => open,
            clock => \UART_1:Net_9\,
            status_6 => open,
            status_5 => \UART_1:BUART:rx_status_5\,
            status_4 => \UART_1:BUART:rx_status_4\,
            status_3 => \UART_1:BUART:rx_status_3\,
            status_2 => open,
            status_1 => open,
            status_0 => open);

    \ADC_SAR_1:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_812,
            clock => ClockBlock_BUS_CLK);

    \ADC_SAR_1:ADC_SAR\:sarcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clk_udb => \ADC_SAR_1:Net_376_local\,
            sof_udb => open,
            vp_ctl_udb_3 => open,
            vp_ctl_udb_2 => open,
            vp_ctl_udb_1 => open,
            vp_ctl_udb_0 => open,
            vn_ctl_udb_3 => open,
            vn_ctl_udb_2 => open,
            vn_ctl_udb_1 => open,
            vn_ctl_udb_0 => open,
            irq => \ADC_SAR_1:Net_252\,
            next => Net_815,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\,
            eof_udb => Net_812);

    \CAN_1:CanIP\:cancell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => \ClockBlock.clk_bus_glb_ff__sig\,
            can_rx => Net_11,
            can_tx => Net_12,
            can_tx_en => Net_835,
            interrupt => Net_836);

    \CAN_1:isr\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_836,
            clock => ClockBlock_BUS_CLK);

    \Encoder_Left:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1117,
            control_7 => \Encoder_Left:CounterUDB:control_7\,
            control_6 => \Encoder_Left:CounterUDB:control_6\,
            control_5 => \Encoder_Left:CounterUDB:control_5\,
            control_4 => \Encoder_Left:CounterUDB:control_4\,
            control_3 => \Encoder_Left:CounterUDB:control_3\,
            control_2 => \Encoder_Left:CounterUDB:control_2\,
            control_1 => \Encoder_Left:CounterUDB:control_1\,
            control_0 => \Encoder_Left:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Encoder_Left:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1117,
            status_6 => \Encoder_Left:CounterUDB:status_6\,
            status_5 => \Encoder_Left:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \Encoder_Left:CounterUDB:status_2\,
            status_1 => \Encoder_Left:CounterUDB:status_1\,
            status_0 => \Encoder_Left:CounterUDB:status_0\);

    \Encoder_Left:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1117,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Encoder_Left:CounterUDB:count_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Encoder_Left:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Encoder_Left:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Encoder_Left:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Encoder_Left:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Encoder_Left:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Encoder_Left:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Encoder_Left:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Encoder_Left:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Encoder_Left:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Encoder_Left:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Encoder_Left:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Encoder_Left:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Encoder_Left:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Encoder_Left:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1117,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Encoder_Left:CounterUDB:count_enable\,
            ce0_comb => \Encoder_Left:CounterUDB:per_equal\,
            z0_comb => \Encoder_Left:CounterUDB:status_1\,
            cl1_comb => \Encoder_Left:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Encoder_Left:CounterUDB:status_6\,
            f0_blk_stat_comb => \Encoder_Left:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Encoder_Left:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Encoder_Left:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Encoder_Left:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Encoder_Left:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Encoder_Left:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Encoder_Left:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Encoder_Left:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Encoder_Left:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Encoder_Left:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Encoder_Left:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Encoder_Left:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Encoder_Left:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Encoder_Left:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \leftEncTimer:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1117,
            control_7 => \leftEncTimer:CounterUDB:control_7\,
            control_6 => \leftEncTimer:CounterUDB:control_6\,
            control_5 => \leftEncTimer:CounterUDB:control_5\,
            control_4 => \leftEncTimer:CounterUDB:control_4\,
            control_3 => \leftEncTimer:CounterUDB:control_3\,
            control_2 => \leftEncTimer:CounterUDB:control_2\,
            control_1 => \leftEncTimer:CounterUDB:control_1\,
            control_0 => \leftEncTimer:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \leftEncTimer:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1117,
            status_6 => \leftEncTimer:CounterUDB:status_6\,
            status_5 => \leftEncTimer:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \leftEncTimer:CounterUDB:status_2\,
            status_1 => \leftEncTimer:CounterUDB:status_1\,
            status_0 => \leftEncTimer:CounterUDB:status_0\);

    \leftEncTimer:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1117,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \leftEncTimer:CounterUDB:count_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \leftEncTimer:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \leftEncTimer:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \leftEncTimer:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \leftEncTimer:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \leftEncTimer:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \leftEncTimer:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \leftEncTimer:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \leftEncTimer:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \leftEncTimer:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \leftEncTimer:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \leftEncTimer:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \leftEncTimer:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \leftEncTimer:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \leftEncTimer:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1117,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \leftEncTimer:CounterUDB:count_enable\,
            ce0_comb => \leftEncTimer:CounterUDB:per_equal\,
            z0_comb => \leftEncTimer:CounterUDB:status_1\,
            cl1_comb => \leftEncTimer:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \leftEncTimer:CounterUDB:status_6\,
            f0_blk_stat_comb => \leftEncTimer:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \leftEncTimer:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \leftEncTimer:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \leftEncTimer:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \leftEncTimer:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \leftEncTimer:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \leftEncTimer:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \leftEncTimer:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \leftEncTimer:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \leftEncTimer:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \leftEncTimer:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \leftEncTimer:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \leftEncTimer:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \leftEncTimer:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Sync_1:genblk1[0]:INST\:synccell
        GENERIC MAP(
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1117,
            in => Net_1214_local,
            out => Net_1162);

    CAN_ISR:interrupt
        GENERIC MAP(
            int_type => "01")
        PORT MAP(
            interrupt => Net_1181,
            clock => ClockBlock_BUS_CLK);

    \CAN_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1117,
            control_7 => \CAN_TIMER:TimerUDB:control_7\,
            control_6 => \CAN_TIMER:TimerUDB:control_6\,
            control_5 => \CAN_TIMER:TimerUDB:control_5\,
            control_4 => \CAN_TIMER:TimerUDB:control_4\,
            control_3 => \CAN_TIMER:TimerUDB:control_3\,
            control_2 => \CAN_TIMER:TimerUDB:control_2\,
            control_1 => \CAN_TIMER:TimerUDB:control_1\,
            control_0 => \CAN_TIMER:TimerUDB:control_0\,
            clk_en => Net_1162,
            busclk => ClockBlock_BUS_CLK);

    \CAN_TIMER:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011",
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1117,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \CAN_TIMER:TimerUDB:status_3\,
            status_2 => \CAN_TIMER:TimerUDB:status_2\,
            status_1 => open,
            status_0 => \CAN_TIMER:TimerUDB:status_tc\,
            interrupt => Net_1181,
            clk_en => Net_1162);

    \CAN_TIMER:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1117,
            cs_addr_1 => \CAN_TIMER:TimerUDB:control_7\,
            cs_addr_0 => \CAN_TIMER:TimerUDB:per_zero\,
            clk_en => Net_1162,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \CAN_TIMER:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \CAN_TIMER:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \CAN_TIMER:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_inv => '0',
            clken_mode => 2)
        PORT MAP(
            clock => Net_1117,
            cs_addr_1 => \CAN_TIMER:TimerUDB:control_7\,
            cs_addr_0 => \CAN_TIMER:TimerUDB:per_zero\,
            z0_comb => \CAN_TIMER:TimerUDB:per_zero\,
            f0_bus_stat_comb => \CAN_TIMER:TimerUDB:status_3\,
            f0_blk_stat_comb => \CAN_TIMER:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            clk_en => Net_1162,
            ce0i => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \CAN_TIMER:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \CAN_TIMER:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \CAN_TIMER:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \Encoder_Right:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1117,
            control_7 => \Encoder_Right:CounterUDB:control_7\,
            control_6 => \Encoder_Right:CounterUDB:control_6\,
            control_5 => \Encoder_Right:CounterUDB:control_5\,
            control_4 => \Encoder_Right:CounterUDB:control_4\,
            control_3 => \Encoder_Right:CounterUDB:control_3\,
            control_2 => \Encoder_Right:CounterUDB:control_2\,
            control_1 => \Encoder_Right:CounterUDB:control_1\,
            control_0 => \Encoder_Right:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \Encoder_Right:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1117,
            status_6 => \Encoder_Right:CounterUDB:status_6\,
            status_5 => \Encoder_Right:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \Encoder_Right:CounterUDB:status_2\,
            status_1 => \Encoder_Right:CounterUDB:status_1\,
            status_0 => \Encoder_Right:CounterUDB:status_0\);

    \Encoder_Right:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1117,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Encoder_Right:CounterUDB:count_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \Encoder_Right:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \Encoder_Right:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \Encoder_Right:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \Encoder_Right:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \Encoder_Right:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \Encoder_Right:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \Encoder_Right:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \Encoder_Right:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \Encoder_Right:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \Encoder_Right:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \Encoder_Right:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \Encoder_Right:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \Encoder_Right:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \Encoder_Right:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1117,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \Encoder_Right:CounterUDB:count_enable\,
            ce0_comb => \Encoder_Right:CounterUDB:per_equal\,
            z0_comb => \Encoder_Right:CounterUDB:status_1\,
            cl1_comb => \Encoder_Right:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \Encoder_Right:CounterUDB:status_6\,
            f0_blk_stat_comb => \Encoder_Right:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \Encoder_Right:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \Encoder_Right:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \Encoder_Right:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \Encoder_Right:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \Encoder_Right:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \Encoder_Right:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \Encoder_Right:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \Encoder_Right:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \Encoder_Right:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \Encoder_Right:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \Encoder_Right:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \Encoder_Right:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \Encoder_Right:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \rightEncTimer:CounterUDB:sCTRLReg:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1117,
            control_7 => \rightEncTimer:CounterUDB:control_7\,
            control_6 => \rightEncTimer:CounterUDB:control_6\,
            control_5 => \rightEncTimer:CounterUDB:control_5\,
            control_4 => \rightEncTimer:CounterUDB:control_4\,
            control_3 => \rightEncTimer:CounterUDB:control_3\,
            control_2 => \rightEncTimer:CounterUDB:control_2\,
            control_1 => \rightEncTimer:CounterUDB:control_1\,
            control_0 => \rightEncTimer:CounterUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \rightEncTimer:CounterUDB:sSTSReg:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0011111",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1117,
            status_6 => \rightEncTimer:CounterUDB:status_6\,
            status_5 => \rightEncTimer:CounterUDB:status_5\,
            status_4 => open,
            status_3 => open,
            status_2 => \rightEncTimer:CounterUDB:status_2\,
            status_1 => \rightEncTimer:CounterUDB:status_1\,
            status_0 => \rightEncTimer:CounterUDB:status_0\);

    \rightEncTimer:CounterUDB:sC16:counterdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1117,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \rightEncTimer:CounterUDB:count_enable\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \rightEncTimer:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0 => \rightEncTimer:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0 => \rightEncTimer:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0 => \rightEncTimer:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1 => \rightEncTimer:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1 => \rightEncTimer:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1 => \rightEncTimer:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1 => \rightEncTimer:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            co_msb => \rightEncTimer:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sol_msb => \rightEncTimer:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbo => \rightEncTimer:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sil => \rightEncTimer:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbi => \rightEncTimer:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \rightEncTimer:CounterUDB:sC16:counterdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0',
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            clock => Net_1117,
            cs_addr_2 => __ONE__,
            cs_addr_1 => \rightEncTimer:CounterUDB:count_enable\,
            ce0_comb => \rightEncTimer:CounterUDB:per_equal\,
            z0_comb => \rightEncTimer:CounterUDB:status_1\,
            cl1_comb => \rightEncTimer:CounterUDB:cmp_out_i\,
            f0_bus_stat_comb => \rightEncTimer:CounterUDB:status_6\,
            f0_blk_stat_comb => \rightEncTimer:CounterUDB:status_5\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \rightEncTimer:CounterUDB:sC16:counterdp:u0.ce0__sig\,
            cl0i => \rightEncTimer:CounterUDB:sC16:counterdp:u0.cl0__sig\,
            z0i => \rightEncTimer:CounterUDB:sC16:counterdp:u0.z0__sig\,
            ff0i => \rightEncTimer:CounterUDB:sC16:counterdp:u0.ff0__sig\,
            ce1i => \rightEncTimer:CounterUDB:sC16:counterdp:u0.ce1__sig\,
            cl1i => \rightEncTimer:CounterUDB:sC16:counterdp:u0.cl1__sig\,
            z1i => \rightEncTimer:CounterUDB:sC16:counterdp:u0.z1__sig\,
            ff1i => \rightEncTimer:CounterUDB:sC16:counterdp:u0.ff1__sig\,
            ci => \rightEncTimer:CounterUDB:sC16:counterdp:u0.co_msb__sig\,
            sir => \rightEncTimer:CounterUDB:sC16:counterdp:u0.sol_msb__sig\,
            cfbi => \rightEncTimer:CounterUDB:sC16:counterdp:u0.cfbo__sig\,
            sor => \rightEncTimer:CounterUDB:sC16:counterdp:u1.sor__sig\,
            cmsbo => \rightEncTimer:CounterUDB:sC16:counterdp:u1.cmsbo__sig\);

    \UART_1:BUART:txn\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * !main_6) + (main_0 * main_4) + (!main_1 * main_2 * !main_3 * !main_4) + (!main_1 * main_2 * !main_4 * !main_6) + (main_1 * !main_2 * !main_3 * !main_4 * !main_5 * main_6)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:txn\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:txn\,
            main_1 => \UART_1:BUART:tx_state_1\,
            main_2 => \UART_1:BUART:tx_state_0\,
            main_3 => \UART_1:BUART:tx_shift_out\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_counter_dp\,
            main_6 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_1\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3) + (main_0 * !main_3 * main_4 * main_5) + (main_1 * !main_3 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * !main_3 * !main_4) + (main_0 * main_1 * main_2 * main_3 * main_4) + (main_1 * !main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_fifo_empty\,
            main_4 => \UART_1:BUART:tx_state_2\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (main_0 * main_1 * main_2 * main_3) + (main_0 * main_1 * !main_3 * main_5) + (main_0 * !main_3 * main_4 * main_5)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\,
            main_4 => \UART_1:BUART:tx_counter_dp\,
            main_5 => \UART_1:BUART:tx_bitclk\);

    \UART_1:BUART:tx_bitclk\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_3) + (!main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_bitclk\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_state_1\,
            main_1 => \UART_1:BUART:tx_state_0\,
            main_2 => \UART_1:BUART:tx_bitclk_enable_pre\,
            main_3 => \UART_1:BUART:tx_state_2\);

    \UART_1:BUART:tx_ctrl_mark_last\:macrocell
        GENERIC MAP(
            eqn_main => "1'b0",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:tx_ctrl_mark_last\,
            clock_0 => \UART_1:Net_9\);

    \UART_1:BUART:rx_state_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_9) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * !main_8 * !main_10) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\,
            main_8 => \UART_1:BUART:pollcount_1\,
            main_9 => \UART_1:BUART:pollcount_0\,
            main_10 => Net_25_SYNCOUT);

    \UART_1:BUART:rx_load_fifo\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_load_fifo\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\);

    \UART_1:BUART:rx_state_2\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3) + (!main_0 * !main_1 * main_2 * main_4) + (!main_0 * !main_1 * !main_3 * !main_4 * main_8 * !main_9) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_6) + (!main_0 * main_1 * !main_3 * !main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_2\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:rx_count_6\,
            main_6 => \UART_1:BUART:rx_count_5\,
            main_7 => \UART_1:BUART:rx_count_4\,
            main_8 => \UART_1:BUART:rx_last\,
            main_9 => Net_25_SYNCOUT);

    \UART_1:BUART:rx_bitclk_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_bitclk_enable\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:rx_count_0\);

    \UART_1:BUART:rx_state_stop1_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_state_stop1_reg\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_state_3\,
            main_3 => \UART_1:BUART:rx_state_2\);

    \UART_1:BUART:pollcount_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3 * main_4) + (!main_0 * !main_1 * main_2 * !main_3) + (!main_0 * !main_1 * main_2 * !main_4)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_1\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:pollcount_1\,
            main_3 => \UART_1:BUART:pollcount_0\,
            main_4 => Net_25_SYNCOUT);

    \UART_1:BUART:pollcount_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_3) + (!main_0 * !main_1 * main_2 * !main_3)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:pollcount_0\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:rx_count_2\,
            main_1 => \UART_1:BUART:rx_count_1\,
            main_2 => \UART_1:BUART:pollcount_0\,
            main_3 => Net_25_SYNCOUT);

    \UART_1:BUART:rx_status_3\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_6) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * !main_5 * !main_7)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_status_3\,
            clock_0 => \UART_1:Net_9\,
            main_0 => \UART_1:BUART:tx_ctrl_mark_last\,
            main_1 => \UART_1:BUART:rx_state_0\,
            main_2 => \UART_1:BUART:rx_bitclk_enable\,
            main_3 => \UART_1:BUART:rx_state_3\,
            main_4 => \UART_1:BUART:rx_state_2\,
            main_5 => \UART_1:BUART:pollcount_1\,
            main_6 => \UART_1:BUART:pollcount_0\,
            main_7 => Net_25_SYNCOUT);

    \UART_1:BUART:rx_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \UART_1:BUART:rx_last\,
            clock_0 => \UART_1:Net_9\,
            main_0 => Net_25_SYNCOUT);

    \Encoder_Left:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_Left:CounterUDB:overflow_reg_i\,
            clock_0 => Net_1117,
            main_0 => \Encoder_Left:CounterUDB:per_equal\);

    \Encoder_Left:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_Left:CounterUDB:prevCompare\,
            clock_0 => Net_1117,
            main_0 => \Encoder_Left:CounterUDB:cmp_out_i\);

    \Encoder_Left:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_Left:CounterUDB:count_stored_i\,
            clock_0 => Net_1117,
            main_0 => Net_911);

    \leftEncTimer:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \leftEncTimer:CounterUDB:overflow_reg_i\,
            clock_0 => Net_1117,
            main_0 => \leftEncTimer:CounterUDB:per_equal\);

    \leftEncTimer:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \leftEncTimer:CounterUDB:prevCompare\,
            clock_0 => Net_1117,
            main_0 => \leftEncTimer:CounterUDB:cmp_out_i\);

    \leftEncTimer:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \leftEncTimer:CounterUDB:count_stored_i\,
            clock_0 => Net_1117,
            main_0 => Net_1162);

    \Encoder_Right:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_Right:CounterUDB:overflow_reg_i\,
            clock_0 => Net_1117,
            main_0 => \Encoder_Right:CounterUDB:per_equal\);

    \Encoder_Right:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_Right:CounterUDB:prevCompare\,
            clock_0 => Net_1117,
            main_0 => \Encoder_Right:CounterUDB:cmp_out_i\);

    \Encoder_Right:CounterUDB:count_stored_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \Encoder_Right:CounterUDB:count_stored_i\,
            clock_0 => Net_1117,
            main_0 => Net_1249);

    \rightEncTimer:CounterUDB:overflow_reg_i\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \rightEncTimer:CounterUDB:overflow_reg_i\,
            clock_0 => Net_1117,
            main_0 => \rightEncTimer:CounterUDB:per_equal\);

    \rightEncTimer:CounterUDB:prevCompare\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)",
            clk_inv => '0',
            clken_mode => 1)
        PORT MAP(
            q => \rightEncTimer:CounterUDB:prevCompare\,
            clock_0 => Net_1117,
            main_0 => \rightEncTimer:CounterUDB:cmp_out_i\);

END __DEFAULT__;
