\doxysection{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b\texorpdfstring{$<$}{<} BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF \texorpdfstring{$>$}{>} Class Template Reference}
\hypertarget{classtlm_1_1tlm__base__initiator__socket__b}{}\label{classtlm_1_1tlm__base__initiator__socket__b}\index{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}}


{\ttfamily \#include $<$tlm\+\_\+initiator\+\_\+socket.\+h$>$}



Inheritance diagram for tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b\texorpdfstring{$<$}{<} BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF \texorpdfstring{$>$}{>}\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__initiator__socket__b__inherit__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b_a3f086c968a861e9d1fd720af5035b884}{\texorpdfstring{$\sim$}{\string~}tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b}} ()
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__b}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}} $>$ \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b_aa7b0fd47d818f20911b9b41c23665fe7}{get\+\_\+base\+\_\+port}} ()=0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__b}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}} $>$ \mbox{\hyperlink{class_sysc_add__pv}{const}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b_ac1d63c64030582be321da36816985e31}{get\+\_\+base\+\_\+port}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b_ac9907db2255d7798e6a24affdefd0498}{get\+\_\+base\+\_\+interface}} ()=0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} \mbox{\hyperlink{class_sysc_add__pv}{const}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b_a48ee5f9095db1c9b20e68283dd74dd24}{get\+\_\+base\+\_\+interface}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__export}{sc\+\_\+core\+::sc\+\_\+export}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$ \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b_a2d195ff497abb5bf597bf9bbb494bd41}{get\+\_\+base\+\_\+export}} ()=0
\item 
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__export}{sc\+\_\+core\+::sc\+\_\+export}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$ \mbox{\hyperlink{class_sysc_add__pv}{const}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b_a059589d7c05e8e63f16a9ed256eed8ea}{get\+\_\+base\+\_\+export}} () \mbox{\hyperlink{class_sysc_add__pv}{const}} =0
\end{DoxyCompactItemize}


\doxysubsection{Constructor \& Destructor Documentation}
\Hypertarget{classtlm_1_1tlm__base__initiator__socket__b_a3f086c968a861e9d1fd720af5035b884}\label{classtlm_1_1tlm__base__initiator__socket__b_a3f086c968a861e9d1fd720af5035b884} 
\index{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}!````~tlm\_base\_initiator\_socket\_b@{\texorpdfstring{$\sim$}{\string~}tlm\_base\_initiator\_socket\_b}}
\index{````~tlm\_base\_initiator\_socket\_b@{\texorpdfstring{$\sim$}{\string~}tlm\_base\_initiator\_socket\_b}!tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}}
\doxysubsubsection{\texorpdfstring{\texorpdfstring{$\sim$}{\string~}tlm\_base\_initiator\_socket\_b()}{\string~tlm\_base\_initiator\_socket\_b()}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$\+::\texorpdfstring{$\sim$}{\string~}\mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b}{tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b}} (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [virtual]}}



\doxysubsection{Member Function Documentation}
\Hypertarget{classtlm_1_1tlm__base__initiator__socket__b_a059589d7c05e8e63f16a9ed256eed8ea}\label{classtlm_1_1tlm__base__initiator__socket__b_a059589d7c05e8e63f16a9ed256eed8ea} 
\index{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}!get\_base\_export@{get\_base\_export}}
\index{get\_base\_export@{get\_base\_export}!tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}}
\doxysubsubsection{\texorpdfstring{get\_base\_export()}{get\_base\_export()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__export}{sc\+\_\+core\+::sc\+\_\+export}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$ \mbox{\hyperlink{class_sysc_add__pv}{const}}  \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$\+::get\+\_\+base\+\_\+export (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aea6b9d97e14c73f2d350381702acdfa4}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aea6b9d97e14c73f2d350381702acdfa4}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aea6b9d97e14c73f2d350381702acdfa4}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_aea6b9d97e14c73f2d350381702acdfa4}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_ab4806fac4cfee12e7038df07fe7ea4fe}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, BUSWIDTH, TYPES, N, POL $>$}}, and \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_ab4806fac4cfee12e7038df07fe7ea4fe}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ZERO\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}.

\Hypertarget{classtlm_1_1tlm__base__initiator__socket__b_a2d195ff497abb5bf597bf9bbb494bd41}\label{classtlm_1_1tlm__base__initiator__socket__b_a2d195ff497abb5bf597bf9bbb494bd41} 
\index{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}!get\_base\_export@{get\_base\_export}}
\index{get\_base\_export@{get\_base\_export}!tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}}
\doxysubsubsection{\texorpdfstring{get\_base\_export()}{get\_base\_export()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__export}{sc\+\_\+core\+::sc\+\_\+export}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$ \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$\+::get\+\_\+base\+\_\+export (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a4cb8787063a91caded0d4b63f114c270}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a4cb8787063a91caded0d4b63f114c270}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a4cb8787063a91caded0d4b63f114c270}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a4cb8787063a91caded0d4b63f114c270}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_a377360abfa992f2f258cb1a21a8b7597}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, BUSWIDTH, TYPES, N, POL $>$}}, and \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_a377360abfa992f2f258cb1a21a8b7597}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ZERO\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__initiator__socket__b_a2d195ff497abb5bf597bf9bbb494bd41_icgraph}
\end{center}
\end{figure}
\Hypertarget{classtlm_1_1tlm__base__initiator__socket__b_a48ee5f9095db1c9b20e68283dd74dd24}\label{classtlm_1_1tlm__base__initiator__socket__b_a48ee5f9095db1c9b20e68283dd74dd24} 
\index{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}!get\_base\_interface@{get\_base\_interface}}
\index{get\_base\_interface@{get\_base\_interface}!tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}}
\doxysubsubsection{\texorpdfstring{get\_base\_interface()}{get\_base\_interface()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} \mbox{\hyperlink{class_sysc_add__pv}{const}}  \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$\+::get\+\_\+base\+\_\+interface (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a3ce5e821bdfac023bce67290aa5a30f7}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a3ce5e821bdfac023bce67290aa5a30f7}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a3ce5e821bdfac023bce67290aa5a30f7}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a3ce5e821bdfac023bce67290aa5a30f7}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_a193c60b506d91455749fd9042de2e9e7}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, BUSWIDTH, TYPES, N, POL $>$}}, and \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_a193c60b506d91455749fd9042de2e9e7}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ZERO\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}.

\Hypertarget{classtlm_1_1tlm__base__initiator__socket__b_ac9907db2255d7798e6a24affdefd0498}\label{classtlm_1_1tlm__base__initiator__socket__b_ac9907db2255d7798e6a24affdefd0498} 
\index{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}!get\_base\_interface@{get\_base\_interface}}
\index{get\_base\_interface@{get\_base\_interface}!tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}}
\doxysubsubsection{\texorpdfstring{get\_base\_interface()}{get\_base\_interface()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$\+::get\+\_\+base\+\_\+interface (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a7c7404e0630d8f1a63405afdb999aa69}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a7c7404e0630d8f1a63405afdb999aa69}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a7c7404e0630d8f1a63405afdb999aa69}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a7c7404e0630d8f1a63405afdb999aa69}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}, \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_aa2cae721f896e56b24b5cf80fa876072}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, BUSWIDTH, TYPES, N, POL $>$}}, and \mbox{\hyperlink{classtlm__utils_1_1multi__passthrough__initiator__socket_aa2cae721f896e56b24b5cf80fa876072}{tlm\+\_\+utils\+::multi\+\_\+passthrough\+\_\+initiator\+\_\+socket$<$ MODULE, 32, tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types, 0, sc\+\_\+core\+::\+SC\+\_\+\+ZERO\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__initiator__socket__b_ac9907db2255d7798e6a24affdefd0498_icgraph}
\end{center}
\end{figure}
\Hypertarget{classtlm_1_1tlm__base__initiator__socket__b_ac1d63c64030582be321da36816985e31}\label{classtlm_1_1tlm__base__initiator__socket__b_ac1d63c64030582be321da36816985e31} 
\index{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}!get\_base\_port@{get\_base\_port}}
\index{get\_base\_port@{get\_base\_port}!tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}}
\doxysubsubsection{\texorpdfstring{get\_base\_port()}{get\_base\_port()}\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__b}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}} $>$ \mbox{\hyperlink{class_sysc_add__pv}{const}}  \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$\+::get\+\_\+base\+\_\+port (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption}) const\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a87bd5da8f52dece099ddd2abc8055d83}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a87bd5da8f52dece099ddd2abc8055d83}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a87bd5da8f52dece099ddd2abc8055d83}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, and \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_a87bd5da8f52dece099ddd2abc8055d83}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}.

\Hypertarget{classtlm_1_1tlm__base__initiator__socket__b_aa7b0fd47d818f20911b9b41c23665fe7}\label{classtlm_1_1tlm__base__initiator__socket__b_aa7b0fd47d818f20911b9b41c23665fe7} 
\index{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}!get\_base\_port@{get\_base\_port}}
\index{get\_base\_port@{get\_base\_port}!tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$@{tlm::tlm\_base\_initiator\_socket\_b$<$ BUSWIDTH, FW\_IF, BW\_IF $>$}}
\doxysubsubsection{\texorpdfstring{get\_base\_port()}{get\_base\_port()}\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily template$<$\mbox{\hyperlink{class_sysc_add__pv}{unsigned}} int BUSWIDTH = 32, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}  = tlm\+\_\+fw\+\_\+transport\+\_\+if$<$$>$, \mbox{\hyperlink{class_sysc_add__pv}{typename}} \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}}  = tlm\+\_\+bw\+\_\+transport\+\_\+if$<$$>$$>$ \\
\mbox{\hyperlink{class_sysc_add__pv}{virtual}} \mbox{\hyperlink{classsc__core_1_1sc__port__b}{sc\+\_\+core\+::sc\+\_\+port\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}} $>$ \& \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket__b}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket\+\_\+b}}$<$ \mbox{\hyperlink{class_sysc_add__pv}{BUSWIDTH}}, \mbox{\hyperlink{class_sysc_add__pv}{FW\+\_\+\+IF}}, \mbox{\hyperlink{class_sysc_add__pv}{BW\+\_\+\+IF}} $>$\+::get\+\_\+base\+\_\+port (\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [pure virtual]}}



Implemented in \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_affc701194f56a42df15287edc2e506c7}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, FW\+\_\+\+IF, BW\+\_\+\+IF, N, POL $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_affc701194f56a42df15287edc2e506c7}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ 32, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, 1, sc\+\_\+core\+::\+SC\+\_\+\+ONE\+\_\+\+OR\+\_\+\+MORE\+\_\+\+BOUND $>$}}, \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_affc701194f56a42df15287edc2e506c7}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ tlm\+::tlm\+\_\+base\+\_\+protocol\+\_\+types $>$, N, POL $>$}}, and \mbox{\hyperlink{classtlm_1_1tlm__base__initiator__socket_affc701194f56a42df15287edc2e506c7}{tlm\+::tlm\+\_\+base\+\_\+initiator\+\_\+socket$<$ BUSWIDTH, tlm\+\_\+fw\+\_\+transport\+\_\+if$<$ TYPES $>$, tlm\+\_\+bw\+\_\+transport\+\_\+if$<$ TYPES $>$, N, POL $>$}}.

Here is the caller graph for this function\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{classtlm_1_1tlm__base__initiator__socket__b_aa7b0fd47d818f20911b9b41c23665fe7_icgraph}
\end{center}
\end{figure}


The documentation for this class was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+BJRODIER/\+Documents/\+QT\+\_\+\+REPO/\+QT\+\_\+\+VHDL\+\_\+simulator/code/\+Ressources/\+System\+C/include/tlm\+\_\+core/tlm\+\_\+2/tlm\+\_\+sockets/\mbox{\hyperlink{tlm__initiator__socket_8h}{tlm\+\_\+initiator\+\_\+socket.\+h}}\end{DoxyCompactItemize}
