# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 377 \
    name input_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_0_val \
    op interface \
    ports { input_0_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 378 \
    name input_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_1_val \
    op interface \
    ports { input_1_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 379 \
    name input_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_2_val \
    op interface \
    ports { input_2_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 380 \
    name input_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_3_val \
    op interface \
    ports { input_3_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 381 \
    name input_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_4_val \
    op interface \
    ports { input_4_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 382 \
    name input_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_5_val \
    op interface \
    ports { input_5_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 383 \
    name input_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_6_val \
    op interface \
    ports { input_6_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 384 \
    name input_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_7_val \
    op interface \
    ports { input_7_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 385 \
    name input_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_8_val \
    op interface \
    ports { input_8_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 386 \
    name input_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_9_val \
    op interface \
    ports { input_9_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 387 \
    name input_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_10_val \
    op interface \
    ports { input_10_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 388 \
    name input_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_11_val \
    op interface \
    ports { input_11_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 389 \
    name input_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_12_val \
    op interface \
    ports { input_12_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 390 \
    name input_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_13_val \
    op interface \
    ports { input_13_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 391 \
    name input_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_14_val \
    op interface \
    ports { input_14_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 392 \
    name input_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_15_val \
    op interface \
    ports { input_15_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 393 \
    name input_16_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_16_val \
    op interface \
    ports { input_16_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 394 \
    name input_17_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_17_val \
    op interface \
    ports { input_17_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 395 \
    name input_18_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_18_val \
    op interface \
    ports { input_18_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 396 \
    name input_19_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_19_val \
    op interface \
    ports { input_19_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 397 \
    name input_20_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_20_val \
    op interface \
    ports { input_20_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 398 \
    name input_21_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_21_val \
    op interface \
    ports { input_21_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 399 \
    name input_22_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_22_val \
    op interface \
    ports { input_22_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 400 \
    name input_23_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_23_val \
    op interface \
    ports { input_23_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 401 \
    name input_24_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_24_val \
    op interface \
    ports { input_24_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 402 \
    name input_25_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_25_val \
    op interface \
    ports { input_25_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 403 \
    name input_26_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_26_val \
    op interface \
    ports { input_26_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 404 \
    name input_27_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_27_val \
    op interface \
    ports { input_27_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 405 \
    name input_28_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_28_val \
    op interface \
    ports { input_28_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 406 \
    name input_29_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_29_val \
    op interface \
    ports { input_29_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 407 \
    name input_30_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_30_val \
    op interface \
    ports { input_30_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 408 \
    name input_31_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_31_val \
    op interface \
    ports { input_31_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 409 \
    name input_32_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_32_val \
    op interface \
    ports { input_32_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 410 \
    name input_33_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_33_val \
    op interface \
    ports { input_33_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 411 \
    name input_34_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_34_val \
    op interface \
    ports { input_34_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 412 \
    name input_35_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_35_val \
    op interface \
    ports { input_35_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 413 \
    name input_36_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_36_val \
    op interface \
    ports { input_36_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 414 \
    name input_37_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_37_val \
    op interface \
    ports { input_37_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 415 \
    name input_38_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_38_val \
    op interface \
    ports { input_38_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 416 \
    name input_39_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_39_val \
    op interface \
    ports { input_39_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 417 \
    name input_40_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_40_val \
    op interface \
    ports { input_40_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 418 \
    name input_41_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_41_val \
    op interface \
    ports { input_41_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 419 \
    name input_42_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_42_val \
    op interface \
    ports { input_42_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 420 \
    name input_43_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_43_val \
    op interface \
    ports { input_43_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 421 \
    name input_44_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_44_val \
    op interface \
    ports { input_44_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 422 \
    name input_45_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_45_val \
    op interface \
    ports { input_45_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 423 \
    name input_46_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_46_val \
    op interface \
    ports { input_46_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 424 \
    name input_47_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_47_val \
    op interface \
    ports { input_47_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 425 \
    name input_48_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_48_val \
    op interface \
    ports { input_48_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 426 \
    name input_49_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_49_val \
    op interface \
    ports { input_49_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 427 \
    name input_50_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_50_val \
    op interface \
    ports { input_50_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 428 \
    name input_51_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_51_val \
    op interface \
    ports { input_51_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 429 \
    name input_52_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_52_val \
    op interface \
    ports { input_52_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 430 \
    name input_53_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_53_val \
    op interface \
    ports { input_53_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 431 \
    name input_54_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_54_val \
    op interface \
    ports { input_54_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 432 \
    name input_55_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_55_val \
    op interface \
    ports { input_55_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 433 \
    name input_56_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_56_val \
    op interface \
    ports { input_56_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 434 \
    name input_57_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_57_val \
    op interface \
    ports { input_57_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 435 \
    name input_58_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_58_val \
    op interface \
    ports { input_58_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 436 \
    name input_59_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_59_val \
    op interface \
    ports { input_59_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 437 \
    name input_60_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_60_val \
    op interface \
    ports { input_60_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 438 \
    name input_61_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_61_val \
    op interface \
    ports { input_61_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 439 \
    name input_62_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_62_val \
    op interface \
    ports { input_62_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 440 \
    name input_63_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_input_63_val \
    op interface \
    ports { input_63_val { I 9 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


