<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p987" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_987{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_987{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_987{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_987{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_987{left:96px;bottom:1038px;letter-spacing:0.14px;}
#t6_987{left:168px;bottom:1038px;letter-spacing:0.15px;word-spacing:0.03px;}
#t7_987{left:96px;bottom:1003px;letter-spacing:0.12px;word-spacing:-0.47px;}
#t8_987{left:96px;bottom:982px;letter-spacing:0.14px;word-spacing:-0.75px;}
#t9_987{left:96px;bottom:960px;letter-spacing:0.12px;word-spacing:-0.49px;}
#ta_987{left:96px;bottom:930px;}
#tb_987{left:124px;bottom:930px;letter-spacing:0.13px;word-spacing:-0.45px;}
#tc_987{left:96px;bottom:895px;letter-spacing:0.14px;word-spacing:-0.49px;}
#td_987{left:96px;bottom:864px;}
#te_987{left:124px;bottom:864px;letter-spacing:0.14px;word-spacing:0.77px;}
#tf_987{left:124px;bottom:843px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tg_987{left:96px;bottom:815px;}
#th_987{left:124px;bottom:815px;letter-spacing:0.1px;word-spacing:-0.43px;}
#ti_987{left:96px;bottom:775px;letter-spacing:0.14px;}
#tj_987{left:168px;bottom:775px;letter-spacing:0.14px;}
#tk_987{left:96px;bottom:740px;letter-spacing:0.12px;word-spacing:-0.87px;}
#tl_987{left:96px;bottom:719px;letter-spacing:0.13px;word-spacing:-0.57px;}
#tm_987{left:96px;bottom:698px;letter-spacing:0.12px;word-spacing:-0.49px;}
#tn_987{left:96px;bottom:662px;letter-spacing:0.14px;word-spacing:-0.49px;}
#to_987{left:96px;bottom:632px;}
#tp_987{left:124px;bottom:632px;letter-spacing:0.09px;word-spacing:-0.55px;}
#tq_987{left:96px;bottom:604px;}
#tr_987{left:124px;bottom:604px;letter-spacing:0.14px;word-spacing:-0.45px;}
#ts_987{left:96px;bottom:569px;letter-spacing:0.14px;word-spacing:-0.49px;}
#tt_987{left:96px;bottom:539px;}
#tu_987{left:124px;bottom:539px;letter-spacing:0.07px;word-spacing:-0.44px;}
#tv_987{left:96px;bottom:511px;}
#tw_987{left:124px;bottom:511px;letter-spacing:0.14px;word-spacing:-0.52px;}
#tx_987{left:96px;bottom:471px;letter-spacing:0.14px;}
#ty_987{left:168px;bottom:471px;letter-spacing:0.16px;word-spacing:-0.16px;}
#tz_987{left:96px;bottom:436px;letter-spacing:0.13px;word-spacing:-0.44px;}
#t10_987{left:96px;bottom:415px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t11_987{left:96px;bottom:393px;letter-spacing:0.09px;word-spacing:-0.89px;}
#t12_987{left:96px;bottom:372px;letter-spacing:0.11px;word-spacing:-0.55px;}
#t13_987{left:96px;bottom:351px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t14_987{left:96px;bottom:329px;letter-spacing:0.13px;word-spacing:-0.53px;}
#t15_987{left:96px;bottom:294px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t16_987{left:96px;bottom:273px;letter-spacing:0.11px;word-spacing:-0.45px;}
#t17_987{left:96px;bottom:251px;letter-spacing:0.11px;word-spacing:-0.46px;}
#t18_987{left:96px;bottom:230px;letter-spacing:0.13px;word-spacing:-0.44px;}
#t19_987{left:96px;bottom:209px;letter-spacing:0.09px;word-spacing:-0.92px;}
#t1a_987{left:723px;bottom:209px;letter-spacing:0.13px;word-spacing:-1.01px;}
#t1b_987{left:96px;bottom:173px;letter-spacing:0.13px;word-spacing:-0.46px;}
#t1c_987{left:96px;bottom:152px;letter-spacing:0.13px;word-spacing:-0.49px;}
#t1d_987{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_987{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_987{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_987{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_987{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s5_987{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s6_987{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s7_987{font-size:18px;font-family:TimesNewRoman-Italic_626;color:#000;}
.s8_987{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts987" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Italic_626;
	src: url("fonts/TimesNewRoman-Italic_626.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg987Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg987" style="-webkit-user-select: none;"><object width="935" height="1210" data="987/987.svg" type="image/svg+xml" id="pdf987" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_987" class="t s1_987">Secure Virtual Machine </span><span id="t2_987" class="t s2_987">532 </span>
<span id="t3_987" class="t s3_987">24593—Rev. 3.41—June 2023 </span><span id="t4_987" class="t s3_987">AMD64 Technology </span>
<span id="t5_987" class="t s4_987">15.21.1 </span><span id="t6_987" class="t s4_987">Physical (INTR) Interrupt Masking in EFLAGS </span>
<span id="t7_987" class="t s5_987">To prevent the guest from blocking maskable interrupts (INTR), SVM provides a VMCB control bit, </span>
<span id="t8_987" class="t s5_987">V_INTR_MASKING, which changes the operation of EFLAGS.IF and accesses to the TPR by means </span>
<span id="t9_987" class="t s5_987">of the CR8 register. While running a guest with V_INTR_MASKING cleared to zero: </span>
<span id="ta_987" class="t s6_987">• </span><span id="tb_987" class="t s5_987">EFLAGS.IF controls both virtual and physical interrupts. </span>
<span id="tc_987" class="t s5_987">While running a guest with V_INTR_MASKING set to 1: </span>
<span id="td_987" class="t s6_987">• </span><span id="te_987" class="t s5_987">The host EFLAGS.IF at the time of the VMRUN is saved and controls physical interrupts while </span>
<span id="tf_987" class="t s5_987">the guest is running. </span>
<span id="tg_987" class="t s6_987">• </span><span id="th_987" class="t s5_987">The guest value of EFLAGS.IF controls virtual interrupts only. </span>
<span id="ti_987" class="t s4_987">15.21.2 </span><span id="tj_987" class="t s4_987">Virtualizing APIC.TPR </span>
<span id="tk_987" class="t s5_987">SVM provides a virtual TPR register, V_TPR, for use by the guest; its value is loaded from the VMCB </span>
<span id="tl_987" class="t s5_987">by VMRUN and written back to the VMCB by #VMEXIT. The APIC's TPR always controls the task </span>
<span id="tm_987" class="t s5_987">priority for physical interrupts, and the V_TPR always controls virtual interrupts. </span>
<span id="tn_987" class="t s5_987">While running a guest with V_INTR_MASKING cleared to 0: </span>
<span id="to_987" class="t s6_987">• </span><span id="tp_987" class="t s5_987">Writes to CR8 affect both the APIC's TPR and the V_TPR register. </span>
<span id="tq_987" class="t s6_987">• </span><span id="tr_987" class="t s5_987">Reads from CR8 operate as they would without SVM. </span>
<span id="ts_987" class="t s5_987">While running a guest with V_INTR_MASKING set to 1: </span>
<span id="tt_987" class="t s6_987">• </span><span id="tu_987" class="t s5_987">Writes to CR8 affect only the V_TPR register. </span>
<span id="tv_987" class="t s6_987">• </span><span id="tw_987" class="t s5_987">Reads from CR8 return V_TPR. </span>
<span id="tx_987" class="t s4_987">15.21.3 </span><span id="ty_987" class="t s4_987">TPR Access in 32-Bit Mode </span>
<span id="tz_987" class="t s5_987">The mechanism for TPR virtualization described in Section 15.21.2 applies only to accesses that are </span>
<span id="t10_987" class="t s5_987">performed using the CR8 register. However, in 32-bit mode, the TPR is traditionally accessible only </span>
<span id="t11_987" class="t s5_987">by using a memory-mapped register. Typically, a VMM virtualizes such TPR accesses by not mapping </span>
<span id="t12_987" class="t s5_987">the APIC page addresses in the guest. A guest access to that region then causes a #PF intercept to the </span>
<span id="t13_987" class="t s5_987">VMM, which inspects the guest page tables to determine the physical address and, after recognizing </span>
<span id="t14_987" class="t s5_987">the physical address as belonging to the APIC, finally invokes software emulation code. </span>
<span id="t15_987" class="t s5_987">To improve the efficiency of TPR accesses in 32-bit mode, SVM makes CR8 available to 32-bit code </span>
<span id="t16_987" class="t s5_987">by means of an alternate encoding of MOV TO/FROM CR8 (namely, MOV TO/FROM CR0 with a </span>
<span id="t17_987" class="t s5_987">LOCK prefix). To achieve better performance, 32-bit guests should be modified to use this access </span>
<span id="t18_987" class="t s5_987">method, instead of the memory-mapped TPR. (For details, see “MOV CRn” on page 377 of the </span>
<span id="t19_987" class="t s7_987">AMD64 Programmer’s Reference Volume 3: General Purpose and System Instructions</span><span id="t1a_987" class="t s5_987">, order# 24594.) </span>
<span id="t1b_987" class="t s5_987">The alternate encodings of the MOV TO/FROM CR8 instructions are available even if SVM is </span>
<span id="t1c_987" class="t s5_987">disabled in EFER.SVME. They are available in both 64-bit and 32-bit mode. </span>
<span id="t1d_987" class="t s8_987">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
