

================================================================
== Vivado HLS Report for 'reduce32'
================================================================
* Date:           Tue Mar 19 14:03:39 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       encryption_unroll
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     3.999|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|      63|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|       -|
|Register         |        -|      -|       -|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|       0|      63|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|       0|   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_return        |     +    |      0|  0|  32|          25|          25|
    |tmp_26_fu_54_p2  |     -    |      0|  0|  31|          24|          24|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|  63|          49|          49|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------+-----+-----+------------+--------------+--------------+
|ap_ready   | out |    1| ap_ctrl_hs |   reduce32   | return value |
|ap_return  | out |   25| ap_ctrl_hs |   reduce32   | return value |
|a          |  in |   32|   ap_none  |       a      |    scalar    |
+-----------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.99>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%a_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %a) nounwind"   --->   Operation 2 'read' 'a_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%t = trunc i32 %a_read to i23" [reduce.c:39]   --->   Operation 3 'trunc' 't' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%t_cast = zext i23 %t to i24" [reduce.c:39]   --->   Operation 4 'zext' 't_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp = call i9 @_ssdm_op_PartSelect.i9.i32.i32.i32(i32 %a_read, i32 23, i32 31)" [reduce.c:40]   --->   Operation 5 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%a_assign_cast = zext i9 %tmp to i24" [reduce.c:40]   --->   Operation 6 'zext' 'a_assign_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%tmp_s = call i22 @_ssdm_op_BitConcatenate.i22.i9.i13(i9 %tmp, i13 0)" [reduce.c:41]   --->   Operation 7 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_cast = zext i22 %tmp_s to i25" [reduce.c:41]   --->   Operation 8 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.98ns)   --->   "%tmp_26 = sub i24 %t_cast, %a_assign_cast" [reduce.c:41]   --->   Operation 9 'sub' 'tmp_26' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_35_cast = sext i24 %tmp_26 to i25" [reduce.c:41]   --->   Operation 10 'sext' 'tmp_35_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.01ns)   --->   "%t_2 = add i25 %tmp_cast, %tmp_35_cast" [reduce.c:41]   --->   Operation 11 'add' 't_2' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "ret i25 %t_2" [reduce.c:42]   --->   Operation 12 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_read        (read          ) [ 00]
t             (trunc         ) [ 00]
t_cast        (zext          ) [ 00]
tmp           (partselect    ) [ 00]
a_assign_cast (zext          ) [ 00]
tmp_s         (bitconcatenate) [ 00]
tmp_cast      (zext          ) [ 00]
tmp_26        (sub           ) [ 00]
tmp_35_cast   (sext          ) [ 00]
t_2           (add           ) [ 00]
StgValue_12   (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i9.i13"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1004" name="a_read_read_fu_14">
<pin_list>
<pin id="15" dir="0" index="0" bw="32" slack="0"/>
<pin id="16" dir="0" index="1" bw="32" slack="0"/>
<pin id="17" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_read/1 "/>
</bind>
</comp>

<comp id="20" class="1004" name="t_fu_20">
<pin_list>
<pin id="21" dir="0" index="0" bw="32" slack="0"/>
<pin id="22" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="t_cast_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="23" slack="0"/>
<pin id="26" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_cast/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="tmp_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="9" slack="0"/>
<pin id="30" dir="0" index="1" bw="32" slack="0"/>
<pin id="31" dir="0" index="2" bw="6" slack="0"/>
<pin id="32" dir="0" index="3" bw="6" slack="0"/>
<pin id="33" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="a_assign_cast_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="9" slack="0"/>
<pin id="40" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_assign_cast/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="tmp_s_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="22" slack="0"/>
<pin id="44" dir="0" index="1" bw="9" slack="0"/>
<pin id="45" dir="0" index="2" bw="1" slack="0"/>
<pin id="46" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="tmp_cast_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="22" slack="0"/>
<pin id="52" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="tmp_26_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="23" slack="0"/>
<pin id="56" dir="0" index="1" bw="9" slack="0"/>
<pin id="57" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_26/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="tmp_35_cast_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="24" slack="0"/>
<pin id="62" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_cast/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="t_2_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="22" slack="0"/>
<pin id="66" dir="0" index="1" bw="24" slack="0"/>
<pin id="67" dir="1" index="2" bw="25" slack="2147483647"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_2/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="18"><net_src comp="2" pin="0"/><net_sink comp="14" pin=0"/></net>

<net id="19"><net_src comp="0" pin="0"/><net_sink comp="14" pin=1"/></net>

<net id="23"><net_src comp="14" pin="2"/><net_sink comp="20" pin=0"/></net>

<net id="27"><net_src comp="20" pin="1"/><net_sink comp="24" pin=0"/></net>

<net id="34"><net_src comp="4" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="35"><net_src comp="14" pin="2"/><net_sink comp="28" pin=1"/></net>

<net id="36"><net_src comp="6" pin="0"/><net_sink comp="28" pin=2"/></net>

<net id="37"><net_src comp="8" pin="0"/><net_sink comp="28" pin=3"/></net>

<net id="41"><net_src comp="28" pin="4"/><net_sink comp="38" pin=0"/></net>

<net id="47"><net_src comp="10" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="28" pin="4"/><net_sink comp="42" pin=1"/></net>

<net id="49"><net_src comp="12" pin="0"/><net_sink comp="42" pin=2"/></net>

<net id="53"><net_src comp="42" pin="3"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="24" pin="1"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="38" pin="1"/><net_sink comp="54" pin=1"/></net>

<net id="63"><net_src comp="54" pin="2"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="50" pin="1"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="60" pin="1"/><net_sink comp="64" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: reduce32 : a | {1 }
  - Chain level:
	State 1
		t_cast : 1
		a_assign_cast : 1
		tmp_s : 1
		tmp_cast : 2
		tmp_26 : 2
		tmp_35_cast : 3
		t_2 : 4
		StgValue_12 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|    add   |      t_2_fu_64      |    0    |    31   |
|----------|---------------------|---------|---------|
|    sub   |     tmp_26_fu_54    |    0    |    30   |
|----------|---------------------|---------|---------|
|   read   |  a_read_read_fu_14  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |       t_fu_20       |    0    |    0    |
|----------|---------------------|---------|---------|
|          |     t_cast_fu_24    |    0    |    0    |
|   zext   | a_assign_cast_fu_38 |    0    |    0    |
|          |    tmp_cast_fu_50   |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|      tmp_fu_28      |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     tmp_s_fu_42     |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |  tmp_35_cast_fu_60  |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |    61   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   61   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   61   |
+-----------+--------+--------+
