###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       390333   # Number of WRITE/WRITEP commands
num_reads_done                 =      1564096   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1226195   # Number of read row buffer hits
num_read_cmds                  =      1564088   # Number of READ/READP commands
num_writes_done                =       390370   # Number of read requests issued
num_write_row_hits             =       302241   # Number of write row buffer hits
num_act_cmds                   =       430206   # Number of ACT commands
num_pre_cmds                   =       430177   # Number of PRE commands
num_ondemand_pres              =       403899   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9598981   # Cyles of rank active rank.0
rank_active_cycles.1           =      9484746   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       401019   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       515254   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1895265   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        27755   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4045   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2984   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1531   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1182   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          938   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          824   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          829   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          680   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18490   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           33   # Write cmd latency (cycles)
write_latency[20-39]           =          267   # Write cmd latency (cycles)
write_latency[40-59]           =          331   # Write cmd latency (cycles)
write_latency[60-79]           =          524   # Write cmd latency (cycles)
write_latency[80-99]           =          706   # Write cmd latency (cycles)
write_latency[100-119]         =          950   # Write cmd latency (cycles)
write_latency[120-139]         =         1298   # Write cmd latency (cycles)
write_latency[140-159]         =         1600   # Write cmd latency (cycles)
write_latency[160-179]         =         2051   # Write cmd latency (cycles)
write_latency[180-199]         =         2563   # Write cmd latency (cycles)
write_latency[200-]            =       380010   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           13   # Read request latency (cycles)
read_latency[20-39]            =       275929   # Read request latency (cycles)
read_latency[40-59]            =       131882   # Read request latency (cycles)
read_latency[60-79]            =       138500   # Read request latency (cycles)
read_latency[80-99]            =        96066   # Read request latency (cycles)
read_latency[100-119]          =        82109   # Read request latency (cycles)
read_latency[120-139]          =        73228   # Read request latency (cycles)
read_latency[140-159]          =        61718   # Read request latency (cycles)
read_latency[160-179]          =        54122   # Read request latency (cycles)
read_latency[180-199]          =        48541   # Read request latency (cycles)
read_latency[200-]             =       601988   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.94854e+09   # Write energy
read_energy                    =   6.3064e+09   # Read energy
act_energy                     =  1.17704e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.92489e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.47322e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.98976e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.91848e+09   # Active standby energy rank.1
average_read_latency           =      266.416   # Average read request latency (cycles)
average_interarrival           =      5.11632   # Average request interarrival latency (cycles)
total_energy                   =  2.24847e+10   # Total energy (pJ)
average_power                  =      2248.47   # Average power (mW)
average_bandwidth              =      16.6781   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       410364   # Number of WRITE/WRITEP commands
num_reads_done                 =      1655821   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1325879   # Number of read row buffer hits
num_read_cmds                  =      1655814   # Number of READ/READP commands
num_writes_done                =       410390   # Number of read requests issued
num_write_row_hits             =       321156   # Number of write row buffer hits
num_act_cmds                   =       424624   # Number of ACT commands
num_pre_cmds                   =       424594   # Number of PRE commands
num_ondemand_pres              =       397533   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9573836   # Cyles of rank active rank.0
rank_active_cycles.1           =      9550817   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       426164   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       449183   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2011442   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        24187   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3789   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2787   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1478   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1095   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          890   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          817   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          770   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          641   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        18408   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           34   # Write cmd latency (cycles)
write_latency[20-39]           =          214   # Write cmd latency (cycles)
write_latency[40-59]           =          249   # Write cmd latency (cycles)
write_latency[60-79]           =          430   # Write cmd latency (cycles)
write_latency[80-99]           =          615   # Write cmd latency (cycles)
write_latency[100-119]         =          826   # Write cmd latency (cycles)
write_latency[120-139]         =         1097   # Write cmd latency (cycles)
write_latency[140-159]         =         1354   # Write cmd latency (cycles)
write_latency[160-179]         =         1650   # Write cmd latency (cycles)
write_latency[180-199]         =         1975   # Write cmd latency (cycles)
write_latency[200-]            =       401920   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       244580   # Read request latency (cycles)
read_latency[40-59]            =       119716   # Read request latency (cycles)
read_latency[60-79]            =       117171   # Read request latency (cycles)
read_latency[80-99]            =        86323   # Read request latency (cycles)
read_latency[100-119]          =        74206   # Read request latency (cycles)
read_latency[120-139]          =        67801   # Read request latency (cycles)
read_latency[140-159]          =        58780   # Read request latency (cycles)
read_latency[160-179]          =        53125   # Read request latency (cycles)
read_latency[180-199]          =        48670   # Read request latency (cycles)
read_latency[200-]             =       785439   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.04854e+09   # Write energy
read_energy                    =  6.67624e+09   # Read energy
act_energy                     =  1.16177e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.04559e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.15608e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.97407e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.95971e+09   # Active standby energy rank.1
average_read_latency           =      336.758   # Average read request latency (cycles)
average_interarrival           =      4.83954   # Average request interarrival latency (cycles)
total_energy                   =  2.29451e+10   # Total energy (pJ)
average_power                  =      2294.51   # Average power (mW)
average_bandwidth              =      17.6317   # Average bandwidth
