Warning (10268): Verilog HDL information at square_object.sv(38): always construct contains both blocking and non-blocking assignments File: C:/TECHNION/gitLab/Lab/Project/ProjectSchematics/RTL/VGA/square_object.sv Line: 38
