{
	"cts__timing__setup__tns__pre_repair": -28.164,
	"cts__timing__setup__ws__pre_repair": -0.264807,
	"cts__clock__skew__setup__pre_repair": 0.0287398,
	"cts__clock__skew__hold__pre_repair": 0.0287398,
	"cts__timing__drv__max_slew_limit__pre_repair": 0.234135,
	"cts__timing__drv__max_slew__pre_repair": 0,
	"cts__timing__drv__max_cap_limit__pre_repair": -0.123083,
	"cts__timing__drv__max_cap__pre_repair": 3,
	"cts__timing__drv__max_fanout_limit__pre_repair": 0,
	"cts__timing__drv__max_fanout__pre_repair": 0,
	"cts__timing__drv__setup_violation_count__pre_repair": 215,
	"cts__timing__drv__hold_violation_count__pre_repair": 0,
	"cts__power__internal__total__pre_repair": 0.10795,
	"cts__power__switching__total__pre_repair": 0.110129,
	"cts__power__leakage__total__pre_repair": 0.000660376,
	"cts__power__total__pre_repair": 0.218739,
	"cts__design__io__pre_repair": 388,
	"cts__design__die__area__pre_repair": 62612.4,
	"cts__design__core__area__pre_repair": 52785,
	"cts__design__instance__count__pre_repair": 15625,
	"cts__design__instance__area__pre_repair": 25823.3,
	"cts__design__instance__count__stdcell__pre_repair": 15625,
	"cts__design__instance__area__stdcell__pre_repair": 25823.3,
	"cts__design__instance__count__macros__pre_repair": 0,
	"cts__design__instance__area__macros__pre_repair": 0,
	"cts__design__instance__utilization__pre_repair": 0.489216,
	"cts__design__instance__utilization__stdcell__pre_repair": 0.489216,
	"cts__timing__setup__tns__post_repair": -28.164,
	"cts__timing__setup__ws__post_repair": -0.264807,
	"cts__clock__skew__setup__post_repair": 0.0287398,
	"cts__clock__skew__hold__post_repair": 0.0287398,
	"cts__timing__drv__max_slew_limit__post_repair": 0.234135,
	"cts__timing__drv__max_slew__post_repair": 0,
	"cts__timing__drv__max_cap_limit__post_repair": -0.123083,
	"cts__timing__drv__max_cap__post_repair": 3,
	"cts__timing__drv__max_fanout_limit__post_repair": 0,
	"cts__timing__drv__max_fanout__post_repair": 0,
	"cts__timing__drv__setup_violation_count__post_repair": 215,
	"cts__timing__drv__hold_violation_count__post_repair": 0,
	"cts__power__internal__total__post_repair": 0.10795,
	"cts__power__switching__total__post_repair": 0.110129,
	"cts__power__leakage__total__post_repair": 0.000660376,
	"cts__power__total__post_repair": 0.218739,
	"cts__design__io__post_repair": 388,
	"cts__design__die__area__post_repair": 62612.4,
	"cts__design__core__area__post_repair": 52785,
	"cts__design__instance__count__post_repair": 15625,
	"cts__design__instance__area__post_repair": 25823.3,
	"cts__design__instance__count__stdcell__post_repair": 15625,
	"cts__design__instance__area__stdcell__post_repair": 25823.3,
	"cts__design__instance__count__macros__post_repair": 0,
	"cts__design__instance__area__macros__post_repair": 0,
	"cts__design__instance__utilization__post_repair": 0.489216,
	"cts__design__instance__utilization__stdcell__post_repair": 0.489216,
	"cts__design__instance__displacement__total": 63.0985,
	"cts__design__instance__displacement__mean": 0.004,
	"cts__design__instance__displacement__max": 3.3665,
	"cts__route__wirelength__estimated": 204755,
	"cts__design__instance__count__setup_buffer": 1617,
	"cts__design__instance__count__hold_buffer": 0
}