# [SIMD](https://en.wikipedia.org/wiki/Single_instruction,_multiple_data)

## Advantages

multimedia & DSP

## Disadvantages

* a flow-control-heavy task like code parsing may not easily benefit from SIMD
* Currently, implementing an algorithm with SIMD instructions usually requires human labor; most compilers don't generate SIMD instructions from a typical C program
* Programming with particular SIMD instruction sets can involve numerous low-level challenges.

## Hardware

Intel's MMX and iwMMXt, SSE, SSE2, SSE3 SSSE3 and SSE4.x, AMD's 3DNow!, ARM's Neon technology.
Intel's AVX-512 SIMD instructions process 512 bits of data at once.

## SMID on C++

### ğŸ“ å¸¸ç”¨SIMDæŒ‡ä»¤é›†å¤´æ–‡ä»¶ä¸æ ¡éªŒå®

| æ¶æ„ | SIMDæŒ‡ä»¤é›† | å¤´æ–‡ä»¶ | æ ¡éªŒå® |
| :--- | :--- | :--- | :--- |
| **x86** | **SSE** | `xmmintrin.h` | `__SSE__` |
| | **SSE2** | `emmintrin.h` | `__SSE2__` |
| | **SSE3** | `pmmintrin.h` | `__SSE3__` |
| | **SSSE3** | `tmmintrin.h` | `__SSSE3__` |
| | **SSE4.1** | `smmintrin.h` | `__SSE4_1__` |
| | **SSE4.2** | `nmmintrin.h` | `__SSE4_2__` |
| | **AES, PCLMUL** | `wmmintrin.h` | `__AES__`, `__PCLMUL__` |
| | **AVX** | `avxintrin.h` | `__AVX__` |
| | **AVX2** | `avx2intrin.h` | `__AVX2__` |
| | **FMA** | `fmaintrin.h` | `__FMA__` |
| | **ç»¼åˆå¤´æ–‡ä»¶** | `immintrin.h` (å¸¸ç”¨) | å–å†³äºå¯ç”¨çš„å­é›† |
| | | `x86intrin.h` (é€šç”¨) | å–å†³äºå¯ç”¨çš„å­é›† |
| **ARM** | **NEON** (32/64-bit) | `arm_neon.h` | `__ARM_NEON__` æˆ– `__ARM_NEON` |
| | **SVE** (å¯ä¼¸ç¼©çŸ¢é‡) | `arm_sve.h` | `__ARM_FEATURE_SVE` |

**å¹³å°ä¸ç¼–è¯‘å™¨æ£€æµ‹**ï¼šåœ¨åŒ…å«ç‰¹å®šæ¶æ„çš„å¤´æ–‡ä»¶å‰ï¼ŒåŠ¡å¿…å…ˆæ£€æµ‹å½“å‰ç¼–è¯‘çš„æ¶æ„å’Œç¼–è¯‘å™¨ã€‚ä¸€ä¸ªå¸¸è§çš„è·¨å¹³å°æ£€æµ‹æ¨¡å¼å¦‚ä¸‹ï¼š

```c
#if defined(__GNUC__) && (defined(__x86_64__) || defined(__i386__))
    // GCCå…¼å®¹ç¼–è¯‘å™¨ï¼Œç›®æ ‡ä¸ºx86/x86-64
    #include <x86intrin.h>
#elif defined(__GNUC__) && defined(__ARM_NEON__)
    // GCCå…¼å®¹ç¼–è¯‘å™¨ï¼Œç›®æ ‡ä¸ºæ”¯æŒNEONçš„ARM
    #include <arm_neon.h>
#endif
```

`__x86_64__`ã€`__i386__`ã€`__arm__`ã€`__aarch64__` æ˜¯åˆ¤æ–­å¹³å°çš„åŸºç¡€å®ã€‚

1.  **æ ¡éªŒå®çš„ç”Ÿæ•ˆæ¡ä»¶**ï¼šè¡¨æ ¼ä¸­åˆ—å‡ºçš„æ ¡éªŒå®ï¼ˆå¦‚ `__SSE2__`ã€`__ARM_NEON__`ï¼‰é€šå¸¸**åªæœ‰åœ¨ç¼–è¯‘å™¨å¯ç”¨äº†ç›¸åº”æŒ‡ä»¤é›†é€‰é¡¹æ—¶æ‰ä¼šè¢«å®šä¹‰**ã€‚ä¾‹å¦‚ï¼ŒGCC/Clangä¸­ï¼Œç¼–è¯‘æ—¶ä½¿ç”¨ `-msse2` é€‰é¡¹ï¼Œ`__SSE2__` å®æ‰ä¼šè¢«å®šä¹‰ã€‚

2.  **å…¼å®¹æ€§é—®é¢˜**ï¼šä¸åº”æ— æ¡ä»¶åŒ…å«ç‰¹å®šæ¶æ„çš„å¤´æ–‡ä»¶ã€‚ä¾‹å¦‚ï¼Œåœ¨ARMè®¾å¤‡ä¸Šè‹¥ç¼–è¯‘å™¨æœªå¯ç”¨NEONæ”¯æŒï¼Œç›´æ¥åŒ…å« `arm_neon.h` å¯èƒ½å¯¼è‡´ç¼–è¯‘å¤±è´¥ã€‚æ­£ç¡®çš„åšæ³•æ˜¯åœ¨åŒ…å«å‰æ£€æŸ¥ `__ARM_NEON__` å®ã€‚

3.  **ç¼–è¯‘å™¨å‚æ•°**ï¼šè¦åœ¨ä»£ç ä¸­ä½¿ç”¨ç‰¹å®šSIMDæŒ‡ä»¤é›†ï¼Œé™¤äº†åŒ…å«å¤´æ–‡ä»¶ï¼Œè¿˜éœ€åœ¨ç¼–è¯‘æ—¶å¼€å¯å¯¹åº”æ”¯æŒã€‚ä¾‹å¦‚ï¼š
    - x86: `-msse`, `-msse2`, `-mavx`, `-mavx2`
    - ARM: `-mfpu=neon` (armv7), `-march=armv8-a+simd` (aarch64)

4.  **è·¨å¹³å°ä»£ç ç§»æ¤**ï¼šå¦‚æœä½ éœ€è¦å°†x86çš„SIMDä»£ç è¿ç§»åˆ°ARMå¹³å°ï¼Œå¯èƒ½éœ€è¦å¯»æ‰¾åŠŸèƒ½ç­‰æ•ˆçš„æŒ‡ä»¤è¿›è¡Œé‡å†™ã€‚ç¤¾åŒºæœ‰ä¸€äº›å¼€æºé¡¹ç›®å¯ä»¥è¾…åŠ©è¿™é¡¹å·¥ä½œï¼Œä¾‹å¦‚ï¼š
    - **sse2neon**ï¼šå°†x86 SSE intrinsicsä»£ç è½¬æ¢ä¸ºARM NEONä»£ç ã€‚
    - **SIMDe**ï¼šä¸€ä¸ªæ›´å…¨é¢çš„åº“ï¼Œæä¾›äº†ä¸€å¥—è·¨å¹³å°çš„SIMDæŠ½è±¡ï¼Œæ”¯æŒå¤šç§æ¶æ„ã€‚

## ReadList

- [intel Intrinsics Guide](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#ig_expand=3730,5200,1884,4635,466&techs=SSE_ALL,AVX_ALL,AVX_512)

## Use Case

- [SIMDized check which bytes are in a set](http://0x80.pl/articles/simd-byte-lookup.html)