
****** PlanAhead v14.7 (64-bit)
  **** Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Common 17-86] Your PlanAhead license expires in -46 day(s)
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/dkhoury/Desktop/SourceTree-Masters/explorations/clocking/NewReconfClockGen/pa.fromHdl.tcl
# create_project -name NewReconfClockGen -dir "C:/Users/dkhoury/Desktop/SourceTree-Masters/explorations/clocking/NewReconfClockGen/planAhead_run_3" -part xc6slx16csg324-3
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "CLOCK_GEN.ucf" [current_fileset -constrset]
Adding file 'C:/Users/dkhoury/Desktop/SourceTree-Masters/explorations/clocking/NewReconfClockGen/CLOCK_GEN.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {SYNCHRONIZER.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {RECONF_PULSE_GEN.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ODDR_WRAPPER.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {ipcore_dir/CLK_MULTIPLIER.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CLOCK_MUX.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {CLOCK_GEN.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top CLOCK_GEN $srcset
# add_files [list {CLOCK_GEN.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx16csg324-3
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/dkhoury/Desktop/SourceTree-Masters/explorations/clocking/NewReconfClockGen/SYNCHRONIZER.v" into library work
Analyzing Verilog file "C:/Users/dkhoury/Desktop/SourceTree-Masters/explorations/clocking/NewReconfClockGen/RECONF_PULSE_GEN.v" into library work
Analyzing Verilog file "C:/Users/dkhoury/Desktop/SourceTree-Masters/explorations/clocking/NewReconfClockGen/ODDR_WRAPPER.v" into library work
Analyzing Verilog file "C:/Users/dkhoury/Desktop/SourceTree-Masters/explorations/clocking/NewReconfClockGen/ipcore_dir/CLK_MULTIPLIER.v" into library work
Analyzing Verilog file "C:/Users/dkhoury/Desktop/SourceTree-Masters/explorations/clocking/NewReconfClockGen/CLOCK_MUX.v" into library work
Analyzing Verilog file "C:/Users/dkhoury/Desktop/SourceTree-Masters/explorations/clocking/NewReconfClockGen/CLOCK_GEN.v" into library work
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx16/csg324/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/dkhoury/Desktop/SourceTree-Masters/explorations/clocking/NewReconfClockGen/CLOCK_GEN.ucf]
Finished Parsing UCF File [C:/Users/dkhoury/Desktop/SourceTree-Masters/explorations/clocking/NewReconfClockGen/CLOCK_GEN.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 1f240185
open_rtl_design: Time (s): elapsed = 00:00:09 . Memory (MB): peak = 611.152 ; gain = 184.551
update_compile_order -fileset sim_1
startgroup
set_property package_pin V10 [get_ports CLK]
endgroup
set_property iostandard LVCMOS33 [get_ports [list CLK]]
set_property package_pin "" [get_ports [list  INIT]]
startgroup
set_property package_pin G13 [get_ports RST]
endgroup
startgroup
set_property package_pin K14 [get_ports INIT]
endgroup
set_property iostandard LVCMOS33 [get_ports [list INIT]]
set_property iostandard LVCMOS33 [get_ports [list OUT1]]
set_property iostandard LVCMOS33 [get_ports [list OUT2]]
set_property iostandard LVCMOS33 [get_ports [list OUT3]]
set_property iostandard LVCMOS33 [get_ports [list OUT4]]
set_property iostandard LVCMOS33 [get_ports [list RST]]
set_property slew FAST [get_ports [list OUT1]]
set_property slew FAST [get_ports [list OUT2]]
set_property slew FAST [get_ports [list OUT3]]
set_property slew FAST [get_ports [list OUT4]]
set_property drive 24 [get_ports [list OUT1]]
set_property drive 24 [get_ports [list OUT2]]
set_property drive 24 [get_ports [list OUT3]]
set_property drive 24 [get_ports [list OUT4]]
startgroup
set_property package_pin N5 [get_ports OUT1]
endgroup
startgroup
set_property package_pin P6 [get_ports OUT2]
endgroup
startgroup
set_property package_pin T6 [get_ports OUT3]
endgroup
startgroup
set_property package_pin G13 [get_ports RST]
endgroup
startgroup
set_property package_pin V6 [get_ports OUT4]
endgroup
set_property iostandard LVCMOS33 [get_ports [list {HIGH_LEVEL_LIMIT[6]} {HIGH_LEVEL_LIMIT[5]} {HIGH_LEVEL_LIMIT[4]} {HIGH_LEVEL_LIMIT[3]} {HIGH_LEVEL_LIMIT[2]} {HIGH_LEVEL_LIMIT[1]} {HIGH_LEVEL_LIMIT[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {LOW_LEVEL_LIMIT[6]} {LOW_LEVEL_LIMIT[5]} {LOW_LEVEL_LIMIT[4]} {LOW_LEVEL_LIMIT[3]} {LOW_LEVEL_LIMIT[2]} {LOW_LEVEL_LIMIT[1]} {LOW_LEVEL_LIMIT[0]}]]
startgroup
set_property package_pin H14 [get_ports {HIGH_LEVEL_LIMIT[6]}]
endgroup
set_property package_pin "" [get_ports [list  {HIGH_LEVEL_LIMIT[4]}]]
startgroup
set_property package_pin G18 [get_ports {HIGH_LEVEL_LIMIT[5]}]
endgroup
startgroup
set_property package_pin F18 [get_ports {HIGH_LEVEL_LIMIT[4]}]
endgroup
set_property package_pin "" [get_ports [list  {HIGH_LEVEL_LIMIT[3]}]]
startgroup
set_property package_pin G13 [get_ports RST]
endgroup
startgroup
set_property package_pin H16 [get_ports INIT]
endgroup
set_property package_pin "" [get_ports [list  {HIGH_LEVEL_LIMIT[6]}]]
set_property package_pin "" [get_ports [list  {HIGH_LEVEL_LIMIT[5]}]]
set_property package_pin "" [get_ports [list  {HIGH_LEVEL_LIMIT[4]}]]
startgroup
set_property package_pin G14 [get_ports {HIGH_LEVEL_LIMIT[6]}]
endgroup
startgroup
set_property package_pin G18 [get_ports {HIGH_LEVEL_LIMIT[5]}]
endgroup
startgroup
set_property package_pin F16 [get_ports {HIGH_LEVEL_LIMIT[4]}]
endgroup
startgroup
set_property package_pin F16 [get_ports {HIGH_LEVEL_LIMIT[4]}]
endgroup
startgroup
set_property package_pin E18 [get_ports {HIGH_LEVEL_LIMIT[3]}]
endgroup
startgroup
set_property package_pin C18 [get_ports {HIGH_LEVEL_LIMIT[2]}]
endgroup
startgroup
set_property package_pin A15 [get_ports {HIGH_LEVEL_LIMIT[1]}]
endgroup
startgroup
set_property package_pin A14 [get_ports {HIGH_LEVEL_LIMIT[0]}]
endgroup
startgroup
set_property package_pin A14 [get_ports {HIGH_LEVEL_LIMIT[0]}]
endgroup
startgroup
set_property package_pin F10 [get_ports {LOW_LEVEL_LIMIT[6]}]
endgroup
startgroup
set_property package_pin A11 [get_ports {LOW_LEVEL_LIMIT[5]}]
endgroup
startgroup
set_property package_pin A10 [get_ports {LOW_LEVEL_LIMIT[5]}]
endgroup
startgroup
set_property package_pin F9 [get_ports {LOW_LEVEL_LIMIT[4]}]
endgroup
startgroup
set_property package_pin C9 [get_ports {LOW_LEVEL_LIMIT[3]}]
endgroup
set_property package_pin "" [get_ports [list  {LOW_LEVEL_LIMIT[3]}]]
startgroup
set_property package_pin C9 [get_ports {LOW_LEVEL_LIMIT[4]}]
endgroup
startgroup
set_property package_pin F8 [get_ports {LOW_LEVEL_LIMIT[3]}]
endgroup
startgroup
set_property package_pin C8 [get_ports {LOW_LEVEL_LIMIT[2]}]
endgroup
startgroup
set_property package_pin E6 [get_ports {LOW_LEVEL_LIMIT[1]}]
endgroup
startgroup
set_property package_pin A6 [get_ports {LOW_LEVEL_LIMIT[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Nov 15 19:54:28 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
