==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100tcsg324-2 
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-2'
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline -off lab7_z2/Mult 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dmul -impl dsp lab7_z2 temp_mult 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.214 seconds; current allocated memory: 251.473 MB.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.045 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab7_z2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.904 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.763 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab7_z2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab7_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.088 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab7_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab7_z2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab7_z2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.079 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab7_z2.
INFO: [VLOG 209-307] Generating Verilog RTL for lab7_z2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 7.343 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: cosim_design -trace_level all -tool xsim 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 56.218 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-1510] Running: open_solution -reset sol2 
INFO: [HLS 200-10] Creating and opening solution 'C:/Xilinx_trn/HLS2023/lab7_z2/lab7_z2/sol2'.
INFO: [HLS 200-10] Cleaning up the solution database.
WARNING: [HLS 200-40] No C:/Xilinx_trn/HLS2023/lab7_z2/lab7_z2/sol2/sol2.aps file found.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off lab7_z2/Mult 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dmul -impl dsp lab7_z2 temp_mult 
INFO: [HLS 200-1510] Running: set_directive_top -name lab7_z2 lab7_z2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 32 -type cyclic lab7_z2 a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 32 -type cyclic lab7_z2 b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 32 -type cyclic lab7_z2 c 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 32 lab7_z2/Mult 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 852.523 MB.
INFO: [HLS 200-10] Analyzing design file './source/lab7_z2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'Mult' (./source/lab7_z2.cpp:6:7) in function 'lab7_z2' partially with a factor of 32 (./source/lab7_z2.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Cyclic partitioning with factor 32 on dimension 1. (./source/lab7_z2.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Cyclic partitioning with factor 32 on dimension 1. (./source/lab7_z2.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Cyclic partitioning with factor 32 on dimension 1. (./source/lab7_z2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.342 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab7_z2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab7_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.255 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab7_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_16' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_17' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_18' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_19' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_20' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_21' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_22' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_23' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_24' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_25' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_26' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_27' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_28' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_29' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_30' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_31' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab7_z2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab7_z2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.526 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.006 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.363 seconds; current allocated memory: 1.077 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab7_z2.
INFO: [VLOG 209-307] Generating Verilog RTL for lab7_z2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 9.201 seconds; current allocated memory: 259.707 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 10.289 seconds; peak allocated memory: 1.077 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off lab7_z2/Mult 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dmul -impl dsp lab7_z2 temp_mult 
INFO: [HLS 200-1510] Running: set_directive_top -name lab7_z2 lab7_z2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic lab7_z2 a 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic lab7_z2 b 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic lab7_z2 c 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 lab7_z2/Mult 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 848.930 MB.
INFO: [HLS 200-10] Analyzing design file './source/lab7_z2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.885 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-188] Unrolling loop 'Mult' (./source/lab7_z2.cpp:6:7) in function 'lab7_z2' partially with a factor of 16 (./source/lab7_z2.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'a': Cyclic partitioning with factor 16 on dimension 1. (./source/lab7_z2.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'b': Cyclic partitioning with factor 16 on dimension 1. (./source/lab7_z2.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'c': Cyclic partitioning with factor 16 on dimension 1. (./source/lab7_z2.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.252 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.098 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab7_z2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab7_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.228 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab7_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab7_z2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab7_z2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.234 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.054 seconds; current allocated memory: 1.077 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab7_z2.
INFO: [VLOG 209-307] Generating Verilog RTL for lab7_z2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 6.562 seconds; current allocated memory: 264.211 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 7.621 seconds; peak allocated memory: 1.077 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off lab7_z2/Mult 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dmul -impl dsp lab7_z2 temp_mult 
INFO: [HLS 200-1510] Running: set_directive_top -name lab7_z2 lab7_z2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 862.145 MB.
INFO: [HLS 200-10] Analyzing design file './source/lab7_z2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.758 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 3.077 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.006 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab7_z2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab7_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.166 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab7_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab7_z2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab7_z2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.036 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.077 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab7_z2.
INFO: [VLOG 209-307] Generating Verilog RTL for lab7_z2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.549 seconds; current allocated memory: 251.293 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 0 seconds. Total elapsed time: 5.516 seconds; peak allocated memory: 1.077 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off lab7_z2/Mult 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dmul -impl dsp lab7_z2 temp_mult 
INFO: [HLS 200-1510] Running: set_directive_top -name lab7_z2 lab7_z2 
INFO: [HLS 200-1510] Running: cosim_design -trace_level all 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [COSIM 212-316] Starting C post checking ...
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [HLS 200-111] Finished Command cosim_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 30.453 seconds; current allocated memory: 282.910 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 31.424 seconds; peak allocated memory: 1.081 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off lab7_z2/Mult 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dmul -impl dsp lab7_z2 temp_mult 
INFO: [HLS 200-1510] Running: set_directive_top -name lab7_z2 lab7_z2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 860.953 MB.
INFO: [HLS 200-10] Analyzing design file './source/lab7_z2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.172 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab7_z2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab7_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab7_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab7_z2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab7_z2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.289 seconds; current allocated memory: 1.077 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab7_z2.
INFO: [VLOG 209-307] Generating Verilog RTL for lab7_z2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.741 seconds; current allocated memory: 253.566 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 5.82 seconds; peak allocated memory: 1.077 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off lab7_z2/Mult 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dmul -impl dsp lab7_z2 temp_mult 
INFO: [HLS 200-1510] Running: set_directive_top -name lab7_z2 lab7_z2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab7_z2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.691 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.447 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab7_z2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab7_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.092 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab7_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab7_z2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab7_z2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.339 seconds; current allocated memory: 1.256 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab7_z2.
INFO: [VLOG 209-307] Generating Verilog RTL for lab7_z2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 5.072 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.371 seconds; peak allocated memory: 1.256 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a100t-csg324-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a100t-csg324-2 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off lab7_z2/Mult 
INFO: [HLS 200-1510] Running: set_directive_bind_op -op dmul -impl dsp lab7_z2 temp_mult 
INFO: [HLS 200-1510] Running: set_directive_top -name lab7_z2 lab7_z2 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.016 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Analyzing design file './source/lab7_z2.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.703 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.315 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.007 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'lab7_z2' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'lab7_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'lab7_z2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'lab7_z2/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'lab7_z2' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_5_max_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'lab7_z2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.046 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.346 seconds; current allocated memory: 1.255 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for lab7_z2.
INFO: [VLOG 209-307] Generating Verilog RTL for lab7_z2.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 116.73 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 4.947 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 2 seconds. Total elapsed time: 7.508 seconds; peak allocated memory: 1.255 GB.
