
BeamBall.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004380  00400000  00400000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00404380  00404380  00014380  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000ab4  20000000  00404388  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000100  20000ab4  00404e3c  00020ab4  2**2
                  ALLOC
  4 .stack        00000804  20000bb4  00404f3c  00020ab4  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020ab4  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  00020add  2**0
                  CONTENTS, READONLY
  7 .debug_info   00015e37  00000000  00000000  00020b36  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000032a8  00000000  00000000  0003696d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000041f9  00000000  00000000  00039c15  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 000009d8  00000000  00000000  0003de0e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 000008d8  00000000  00000000  0003e7e6  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  00006210  00000000  00000000  0003f0be  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000d952  00000000  00000000  000452ce  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00042dee  00000000  00000000  00052c20  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002248  00000000  00000000  00095a10  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	b8 13 00 20 dd 0d 40 00 d9 0d 40 00 d9 0d 40 00     ... ..@...@...@.
  400010:	d9 0d 40 00 d9 0d 40 00 d9 0d 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	d9 0d 40 00 d9 0d 40 00 00 00 00 00 d9 0d 40 00     ..@...@.......@.
  40003c:	d9 0d 40 00 d9 0d 40 00 d9 0d 40 00 d9 0d 40 00     ..@...@...@...@.
  40004c:	d9 0d 40 00 d9 0d 40 00 d9 0d 40 00 d9 0d 40 00     ..@...@...@...@.
  40005c:	d9 0d 40 00 d9 0d 40 00 d9 0d 40 00 d9 0d 40 00     ..@...@...@...@.
  40006c:	89 0c 40 00 9d 0c 40 00 b1 0c 40 00 d9 0d 40 00     ..@...@...@...@.
  40007c:	d9 0d 40 00 d9 0d 40 00 d9 0d 40 00 d9 0d 40 00     ..@...@...@...@.
  40008c:	d9 0d 40 00 d9 0d 40 00 d9 0d 40 00 d9 0d 40 00     ..@...@...@...@.
  40009c:	4d 05 40 00 79 05 40 00 d9 0d 40 00 d9 0d 40 00     M.@.y.@...@...@.
  4000ac:	d9 0d 40 00 d9 0d 40 00 d9 0d 40 00 d9 0d 40 00     ..@...@...@...@.
  4000bc:	d9 0d 40 00 d9 0d 40 00                             ..@...@.

004000c4 <__do_global_dtors_aux>:
  4000c4:	b510      	push	{r4, lr}
  4000c6:	4c05      	ldr	r4, [pc, #20]	; (4000dc <__do_global_dtors_aux+0x18>)
  4000c8:	7823      	ldrb	r3, [r4, #0]
  4000ca:	b933      	cbnz	r3, 4000da <__do_global_dtors_aux+0x16>
  4000cc:	4b04      	ldr	r3, [pc, #16]	; (4000e0 <__do_global_dtors_aux+0x1c>)
  4000ce:	b113      	cbz	r3, 4000d6 <__do_global_dtors_aux+0x12>
  4000d0:	4804      	ldr	r0, [pc, #16]	; (4000e4 <__do_global_dtors_aux+0x20>)
  4000d2:	f3af 8000 	nop.w
  4000d6:	2301      	movs	r3, #1
  4000d8:	7023      	strb	r3, [r4, #0]
  4000da:	bd10      	pop	{r4, pc}
  4000dc:	20000ab4 	.word	0x20000ab4
  4000e0:	00000000 	.word	0x00000000
  4000e4:	00404388 	.word	0x00404388

004000e8 <frame_dummy>:
  4000e8:	4b0c      	ldr	r3, [pc, #48]	; (40011c <frame_dummy+0x34>)
  4000ea:	b143      	cbz	r3, 4000fe <frame_dummy+0x16>
  4000ec:	480c      	ldr	r0, [pc, #48]	; (400120 <frame_dummy+0x38>)
  4000ee:	b510      	push	{r4, lr}
  4000f0:	490c      	ldr	r1, [pc, #48]	; (400124 <frame_dummy+0x3c>)
  4000f2:	f3af 8000 	nop.w
  4000f6:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x40>)
  4000f8:	6803      	ldr	r3, [r0, #0]
  4000fa:	b923      	cbnz	r3, 400106 <frame_dummy+0x1e>
  4000fc:	bd10      	pop	{r4, pc}
  4000fe:	480a      	ldr	r0, [pc, #40]	; (400128 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b933      	cbnz	r3, 400112 <frame_dummy+0x2a>
  400104:	4770      	bx	lr
  400106:	4b09      	ldr	r3, [pc, #36]	; (40012c <frame_dummy+0x44>)
  400108:	2b00      	cmp	r3, #0
  40010a:	d0f7      	beq.n	4000fc <frame_dummy+0x14>
  40010c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400110:	4718      	bx	r3
  400112:	4b06      	ldr	r3, [pc, #24]	; (40012c <frame_dummy+0x44>)
  400114:	2b00      	cmp	r3, #0
  400116:	d0f5      	beq.n	400104 <frame_dummy+0x1c>
  400118:	4718      	bx	r3
  40011a:	bf00      	nop
  40011c:	00000000 	.word	0x00000000
  400120:	00404388 	.word	0x00404388
  400124:	20000ab8 	.word	0x20000ab8
  400128:	00404388 	.word	0x00404388
  40012c:	00000000 	.word	0x00000000

00400130 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400130:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  400134:	b980      	cbnz	r0, 400158 <_read+0x28>
  400136:	460c      	mov	r4, r1
  400138:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  40013a:	2a00      	cmp	r2, #0
  40013c:	dd0f      	ble.n	40015e <_read+0x2e>
  40013e:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400140:	4e08      	ldr	r6, [pc, #32]	; (400164 <_read+0x34>)
  400142:	4d09      	ldr	r5, [pc, #36]	; (400168 <_read+0x38>)
  400144:	6830      	ldr	r0, [r6, #0]
  400146:	4621      	mov	r1, r4
  400148:	682b      	ldr	r3, [r5, #0]
  40014a:	4798      	blx	r3
		ptr++;
  40014c:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  40014e:	42bc      	cmp	r4, r7
  400150:	d1f8      	bne.n	400144 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  400152:	4640      	mov	r0, r8
  400154:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400158:	f04f 38ff 	mov.w	r8, #4294967295
  40015c:	e7f9      	b.n	400152 <_read+0x22>
	for (; len > 0; --len) {
  40015e:	4680      	mov	r8, r0
  400160:	e7f7      	b.n	400152 <_read+0x22>
  400162:	bf00      	nop
  400164:	20000b88 	.word	0x20000b88
  400168:	20000b80 	.word	0x20000b80

0040016c <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  40016c:	6943      	ldr	r3, [r0, #20]
  40016e:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400172:	bf1d      	ittte	ne
  400174:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  400178:	61c1      	strne	r1, [r0, #28]
	return 0;
  40017a:	2000      	movne	r0, #0
		return 1;
  40017c:	2001      	moveq	r0, #1
}
  40017e:	4770      	bx	lr

00400180 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  400180:	6943      	ldr	r3, [r0, #20]
  400182:	f013 0f01 	tst.w	r3, #1
  400186:	d005      	beq.n	400194 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  400188:	6983      	ldr	r3, [r0, #24]
  40018a:	f3c3 0308 	ubfx	r3, r3, #0, #9
  40018e:	600b      	str	r3, [r1, #0]

	return 0;
  400190:	2000      	movs	r0, #0
  400192:	4770      	bx	lr
		return 1;
  400194:	2001      	movs	r0, #1
}
  400196:	4770      	bx	lr

00400198 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  400198:	3801      	subs	r0, #1
  40019a:	2802      	cmp	r0, #2
  40019c:	d815      	bhi.n	4001ca <_write+0x32>
{
  40019e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4001a2:	460e      	mov	r6, r1
  4001a4:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4001a6:	b19a      	cbz	r2, 4001d0 <_write+0x38>
  4001a8:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4001aa:	f8df 8038 	ldr.w	r8, [pc, #56]	; 4001e4 <_write+0x4c>
  4001ae:	4f0c      	ldr	r7, [pc, #48]	; (4001e0 <_write+0x48>)
  4001b0:	f8d8 0000 	ldr.w	r0, [r8]
  4001b4:	f815 1b01 	ldrb.w	r1, [r5], #1
  4001b8:	683b      	ldr	r3, [r7, #0]
  4001ba:	4798      	blx	r3
  4001bc:	2800      	cmp	r0, #0
  4001be:	db0a      	blt.n	4001d6 <_write+0x3e>
  4001c0:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4001c2:	3c01      	subs	r4, #1
  4001c4:	d1f4      	bne.n	4001b0 <_write+0x18>
  4001c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4001ca:	f04f 30ff 	mov.w	r0, #4294967295
  4001ce:	4770      	bx	lr
	for (; len != 0; --len) {
  4001d0:	4610      	mov	r0, r2
  4001d2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  4001d6:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  4001da:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4001de:	bf00      	nop
  4001e0:	20000b84 	.word	0x20000b84
  4001e4:	20000b88 	.word	0x20000b88

004001e8 <pwm_clocks_generate>:
 *
 * \retval Return the value to be set in the PWM Clock Register (PWM Mode Register for
 * SAM3N/SAM4N/SAM4C/SAM4CP/SAM4CM) or PWM_INVALID_ARGUMENT if the configuration cannot be met.
 */
static uint32_t pwm_clocks_generate(uint32_t ul_frequency, uint32_t ul_mck)
{
  4001e8:	b4f0      	push	{r4, r5, r6, r7}
  4001ea:	b08c      	sub	sp, #48	; 0x30
  4001ec:	4607      	mov	r7, r0
  4001ee:	460e      	mov	r6, r1
	uint32_t ul_divisors[PWM_CLOCK_PRE_MAX] =
  4001f0:	ac01      	add	r4, sp, #4
  4001f2:	4d11      	ldr	r5, [pc, #68]	; (400238 <pwm_clocks_generate+0x50>)
  4001f4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4001f6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4001f8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  4001fa:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  4001fc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
  400200:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  400204:	aa01      	add	r2, sp, #4
			{1, 2, 4, 8, 16, 32, 64, 128, 256, 512, 1024 };
	uint32_t ul_pre = 0;
  400206:	2300      	movs	r3, #0
	uint32_t ul_div;

	/* Find prescaler and divisor values */
	do {
		ul_div = (ul_mck / ul_divisors[ul_pre]) / ul_frequency;
  400208:	f852 0b04 	ldr.w	r0, [r2], #4
  40020c:	fbb6 f0f0 	udiv	r0, r6, r0
  400210:	fbb0 f0f7 	udiv	r0, r0, r7
		if (ul_div <= PWM_CLOCK_DIV_MAX) {
  400214:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  400218:	d907      	bls.n	40022a <pwm_clocks_generate+0x42>
			break;
		}
		ul_pre++;
  40021a:	3301      	adds	r3, #1
	} while (ul_pre < PWM_CLOCK_PRE_MAX);
  40021c:	2b0b      	cmp	r3, #11
  40021e:	d1f3      	bne.n	400208 <pwm_clocks_generate+0x20>

	/* Return result */
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
		return ul_div | (ul_pre << 8);
	} else {
		return PWM_INVALID_ARGUMENT;
  400220:	f64f 70ff 	movw	r0, #65535	; 0xffff
	}
}
  400224:	b00c      	add	sp, #48	; 0x30
  400226:	bcf0      	pop	{r4, r5, r6, r7}
  400228:	4770      	bx	lr
	if (ul_pre < PWM_CLOCK_PRE_MAX) {
  40022a:	2b0a      	cmp	r3, #10
		return ul_div | (ul_pre << 8);
  40022c:	bf94      	ite	ls
  40022e:	ea40 2003 	orrls.w	r0, r0, r3, lsl #8
		return PWM_INVALID_ARGUMENT;
  400232:	f64f 70ff 	movwhi	r0, #65535	; 0xffff
  400236:	e7f5      	b.n	400224 <pwm_clocks_generate+0x3c>
  400238:	00404104 	.word	0x00404104

0040023c <pwm_init>:
 * \param clock_config PWM clock configuration.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_init(Pwm *p_pwm, pwm_clock_t *clock_config)
{
  40023c:	b570      	push	{r4, r5, r6, lr}
  40023e:	4606      	mov	r6, r0
  400240:	460d      	mov	r5, r1
	uint32_t clock = 0;
	uint32_t result;

	/* Clock A */
	if (clock_config->ul_clka != 0) {
  400242:	680c      	ldr	r4, [r1, #0]
  400244:	b144      	cbz	r4, 400258 <pwm_init+0x1c>
		result = pwm_clocks_generate(clock_config->ul_clka, clock_config->ul_mck);
  400246:	6889      	ldr	r1, [r1, #8]
  400248:	4620      	mov	r0, r4
  40024a:	4b0c      	ldr	r3, [pc, #48]	; (40027c <pwm_init+0x40>)
  40024c:	4798      	blx	r3
  40024e:	4604      	mov	r4, r0
		if (result == PWM_INVALID_ARGUMENT) {
  400250:	f64f 73ff 	movw	r3, #65535	; 0xffff
  400254:	4298      	cmp	r0, r3
  400256:	d00c      	beq.n	400272 <pwm_init+0x36>

		clock = result;
	}

	/* Clock B */
	if (clock_config->ul_clkb != 0) {
  400258:	6868      	ldr	r0, [r5, #4]
  40025a:	b140      	cbz	r0, 40026e <pwm_init+0x32>
		result = pwm_clocks_generate(clock_config->ul_clkb, clock_config->ul_mck);
  40025c:	68a9      	ldr	r1, [r5, #8]
  40025e:	4b07      	ldr	r3, [pc, #28]	; (40027c <pwm_init+0x40>)
  400260:	4798      	blx	r3

		if (result == PWM_INVALID_ARGUMENT) {
  400262:	f64f 73ff 	movw	r3, #65535	; 0xffff
  400266:	4298      	cmp	r0, r3
  400268:	d005      	beq.n	400276 <pwm_init+0x3a>
			return result;
		}

		clock |= (result << 16);
  40026a:	ea44 4400 	orr.w	r4, r4, r0, lsl #16
	}
#if (SAM3N || SAM4N || SAM4C || SAM4CP || SAM4CM)
	p_pwm->PWM_MR = clock;
  40026e:	6034      	str	r4, [r6, #0]
#else
	p_pwm->PWM_CLK = clock;
#endif
	return 0;
  400270:	2400      	movs	r4, #0
}
  400272:	4620      	mov	r0, r4
  400274:	bd70      	pop	{r4, r5, r6, pc}
			return result;
  400276:	4604      	mov	r4, r0
  400278:	e7fb      	b.n	400272 <pwm_init+0x36>
  40027a:	bf00      	nop
  40027c:	004001e9 	.word	0x004001e9

00400280 <pwm_channel_init>:
 * \param p_channel Configurations of the specified PWM channel.
 *
 * \retval 0 if initialization succeeds, otherwise fails.
 */
uint32_t pwm_channel_init(Pwm *p_pwm, pwm_channel_t *p_channel)
{
  400280:	b410      	push	{r4}
	uint32_t tmp_reg = 0;
	uint32_t ch_num = p_channel->channel;
  400282:	680a      	ldr	r2, [r1, #0]

	/* Channel Mode/Clock Register */
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  400284:	684b      	ldr	r3, [r1, #4]
  400286:	f003 030f 	and.w	r3, r3, #15
			(p_channel->counter_event) |
			(p_channel->b_deadtime_generator << 16) |
			(p_channel->b_pwmh_output_inverted << 17) |
			(p_channel->b_pwml_output_inverted << 18) |
#endif
			(p_channel->alignment);
  40028a:	890c      	ldrh	r4, [r1, #8]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  40028c:	4323      	orrs	r3, r4
			(p_channel->polarity << 9) |
  40028e:	7a8c      	ldrb	r4, [r1, #10]
	tmp_reg = (p_channel->ul_prescaler & 0xF) |
  400290:	ea43 2344 	orr.w	r3, r3, r4, lsl #9
  400294:	eb00 1042 	add.w	r0, r0, r2, lsl #5
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = tmp_reg;
  400298:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200

	/* Channel Duty Cycle Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CDTY = p_channel->ul_duty;
  40029c:	68cb      	ldr	r3, [r1, #12]
  40029e:	f8c0 3204 	str.w	r3, [r0, #516]	; 0x204

	/* Channel Period Register */
	p_pwm->PWM_CH_NUM[ch_num].PWM_CPRD = p_channel->ul_period;
  4002a2:	690b      	ldr	r3, [r1, #16]
  4002a4:	f8c0 3208 	str.w	r3, [r0, #520]	; 0x208
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR &= (~PWM_CMR_PPM);
	p_pwm->PWM_CH_NUM[ch_num].PWM_CMR |= (p_channel->ul_ppm_mode & PWM_CMR_PPM);
#endif

	return 0;
}
  4002a8:	2000      	movs	r0, #0
  4002aa:	bc10      	pop	{r4}
  4002ac:	4770      	bx	lr

004002ae <pwm_channel_update_duty>:
		uint32_t ul_duty)
{
	uint32_t ch_num = p_channel->channel;

		/** Check parameter */
	if (p_channel->ul_period < ul_duty) {
  4002ae:	690b      	ldr	r3, [r1, #16]
  4002b0:	4293      	cmp	r3, r2
  4002b2:	d202      	bcs.n	4002ba <pwm_channel_update_duty+0xc>
		return PWM_INVALID_ARGUMENT;
  4002b4:	f64f 70ff 	movw	r0, #65535	; 0xffff
		p_pwm->PWM_CH_NUM[ch_num].PWM_CDTYUPD = ul_duty;
#endif
	}

	return 0;
}
  4002b8:	4770      	bx	lr
	uint32_t ch_num = p_channel->channel;
  4002ba:	680b      	ldr	r3, [r1, #0]
		p_channel->ul_duty = ul_duty;
  4002bc:	60ca      	str	r2, [r1, #12]
  4002be:	eb00 1043 	add.w	r0, r0, r3, lsl #5
		uint32_t mode = p_pwm->PWM_CH_NUM[ch_num].PWM_CMR;
  4002c2:	f8d0 3200 	ldr.w	r3, [r0, #512]	; 0x200
		mode &= ~PWM_CMR_CPD;
  4002c6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
		p_pwm->PWM_CH_NUM[ch_num].PWM_CMR = mode;
  4002ca:	f8c0 3200 	str.w	r3, [r0, #512]	; 0x200
		p_pwm->PWM_CH_NUM[ch_num].PWM_CUPD = ul_duty;
  4002ce:	f8c0 2210 	str.w	r2, [r0, #528]	; 0x210
	return 0;
  4002d2:	2000      	movs	r0, #0
  4002d4:	4770      	bx	lr

004002d6 <pwm_channel_enable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to enable.
 */
void pwm_channel_enable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_ENA = (1 << ul_channel);
  4002d6:	2301      	movs	r3, #1
  4002d8:	fa03 f101 	lsl.w	r1, r3, r1
  4002dc:	6041      	str	r1, [r0, #4]
  4002de:	4770      	bx	lr

004002e0 <pwm_channel_disable>:
 * \param p_pwm Pointer to a PWM instance.
 * \param ul_channel PWM channel number to disable.
 */
void pwm_channel_disable(Pwm *p_pwm, uint32_t ul_channel)
{
	p_pwm->PWM_DIS = (1 << ul_channel);
  4002e0:	2301      	movs	r3, #1
  4002e2:	fa03 f101 	lsl.w	r1, r3, r1
  4002e6:	6081      	str	r1, [r0, #8]
  4002e8:	4770      	bx	lr

004002ea <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4002ea:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  4002ee:	6a08      	ldr	r0, [r1, #32]
}
  4002f0:	4770      	bx	lr

004002f2 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  4002f2:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  4002f4:	23ac      	movs	r3, #172	; 0xac
  4002f6:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  4002f8:	680b      	ldr	r3, [r1, #0]
  4002fa:	684a      	ldr	r2, [r1, #4]
  4002fc:	fbb3 f3f2 	udiv	r3, r3, r2
  400300:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400302:	1e5c      	subs	r4, r3, #1
  400304:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400308:	4294      	cmp	r4, r2
  40030a:	d80b      	bhi.n	400324 <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  40030c:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  40030e:	688b      	ldr	r3, [r1, #8]
  400310:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  400312:	f240 2302 	movw	r3, #514	; 0x202
  400316:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  40031a:	2350      	movs	r3, #80	; 0x50
  40031c:	6003      	str	r3, [r0, #0]

	return 0;
  40031e:	2000      	movs	r0, #0
}
  400320:	bc10      	pop	{r4}
  400322:	4770      	bx	lr
		return 1;
  400324:	2001      	movs	r0, #1
  400326:	e7fb      	b.n	400320 <uart_init+0x2e>

00400328 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400328:	6943      	ldr	r3, [r0, #20]
  40032a:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  40032e:	bf1a      	itte	ne
  400330:	61c1      	strne	r1, [r0, #28]
	return 0;
  400332:	2000      	movne	r0, #0
		return 1;
  400334:	2001      	moveq	r0, #1
}
  400336:	4770      	bx	lr

00400338 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400338:	6943      	ldr	r3, [r0, #20]
  40033a:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  40033e:	bf1d      	ittte	ne
  400340:	6983      	ldrne	r3, [r0, #24]
  400342:	700b      	strbne	r3, [r1, #0]
	return 0;
  400344:	2000      	movne	r0, #0
		return 1;
  400346:	2001      	moveq	r0, #1
}
  400348:	4770      	bx	lr
	...

0040034c <vReadSensor>:

#include <asf.h>
#include "BeamBall.h"


void vReadSensor(void) {
  40034c:	b510      	push	{r4, lr}
	puts("Iniciando Leitura do Sensor\r\n");
  40034e:	4809      	ldr	r0, [pc, #36]	; (400374 <vReadSensor+0x28>)
  400350:	4b09      	ldr	r3, [pc, #36]	; (400378 <vReadSensor+0x2c>)
  400352:	4798      	blx	r3
	
	// clear timer
	tc_get_status(TC_SENSOR,CHANNEL_SENSOR);
  400354:	2101      	movs	r1, #1
  400356:	4809      	ldr	r0, [pc, #36]	; (40037c <vReadSensor+0x30>)
  400358:	4b09      	ldr	r3, [pc, #36]	; (400380 <vReadSensor+0x34>)
  40035a:	4798      	blx	r3
	vClearSensorCounter();
  40035c:	4b09      	ldr	r3, [pc, #36]	; (400384 <vReadSensor+0x38>)
  40035e:	4798      	blx	r3
	
	gpio_pin_is_high(PIO_TRIGGER);
  400360:	2017      	movs	r0, #23
  400362:	4c09      	ldr	r4, [pc, #36]	; (400388 <vReadSensor+0x3c>)
  400364:	47a0      	blx	r4
	delay_us(10);
  400366:	2023      	movs	r0, #35	; 0x23
  400368:	4b08      	ldr	r3, [pc, #32]	; (40038c <vReadSensor+0x40>)
  40036a:	4798      	blx	r3
	gpio_pin_is_low(PIO_TRIGGER);
  40036c:	2017      	movs	r0, #23
  40036e:	47a0      	blx	r4
  400370:	bd10      	pop	{r4, pc}
  400372:	bf00      	nop
  400374:	00404130 	.word	0x00404130
  400378:	00401535 	.word	0x00401535
  40037c:	40014000 	.word	0x40014000
  400380:	004002eb 	.word	0x004002eb
  400384:	00400499 	.word	0x00400499
  400388:	004009b3 	.word	0x004009b3
  40038c:	20000001 	.word	0x20000001

00400390 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400390:	b5f0      	push	{r4, r5, r6, r7, lr}
  400392:	b083      	sub	sp, #12
  400394:	4605      	mov	r5, r0
  400396:	460c      	mov	r4, r1
	uint32_t val = 0;
  400398:	2300      	movs	r3, #0
  40039a:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40039c:	4b18      	ldr	r3, [pc, #96]	; (400400 <usart_serial_getchar+0x70>)
  40039e:	4298      	cmp	r0, r3
  4003a0:	d00a      	beq.n	4003b8 <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4003a2:	4b18      	ldr	r3, [pc, #96]	; (400404 <usart_serial_getchar+0x74>)
  4003a4:	4298      	cmp	r0, r3
  4003a6:	d00f      	beq.n	4003c8 <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4003a8:	4b17      	ldr	r3, [pc, #92]	; (400408 <usart_serial_getchar+0x78>)
  4003aa:	4298      	cmp	r0, r3
  4003ac:	d014      	beq.n	4003d8 <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  4003ae:	4b17      	ldr	r3, [pc, #92]	; (40040c <usart_serial_getchar+0x7c>)
  4003b0:	429d      	cmp	r5, r3
  4003b2:	d01b      	beq.n	4003ec <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  4003b4:	b003      	add	sp, #12
  4003b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  4003b8:	461f      	mov	r7, r3
  4003ba:	4e15      	ldr	r6, [pc, #84]	; (400410 <usart_serial_getchar+0x80>)
  4003bc:	4621      	mov	r1, r4
  4003be:	4638      	mov	r0, r7
  4003c0:	47b0      	blx	r6
  4003c2:	2800      	cmp	r0, #0
  4003c4:	d1fa      	bne.n	4003bc <usart_serial_getchar+0x2c>
  4003c6:	e7f2      	b.n	4003ae <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  4003c8:	461e      	mov	r6, r3
  4003ca:	4d11      	ldr	r5, [pc, #68]	; (400410 <usart_serial_getchar+0x80>)
  4003cc:	4621      	mov	r1, r4
  4003ce:	4630      	mov	r0, r6
  4003d0:	47a8      	blx	r5
  4003d2:	2800      	cmp	r0, #0
  4003d4:	d1fa      	bne.n	4003cc <usart_serial_getchar+0x3c>
  4003d6:	e7ed      	b.n	4003b4 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4003d8:	461e      	mov	r6, r3
  4003da:	4d0e      	ldr	r5, [pc, #56]	; (400414 <usart_serial_getchar+0x84>)
  4003dc:	a901      	add	r1, sp, #4
  4003de:	4630      	mov	r0, r6
  4003e0:	47a8      	blx	r5
  4003e2:	2800      	cmp	r0, #0
  4003e4:	d1fa      	bne.n	4003dc <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  4003e6:	9b01      	ldr	r3, [sp, #4]
  4003e8:	7023      	strb	r3, [r4, #0]
  4003ea:	e7e3      	b.n	4003b4 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  4003ec:	461e      	mov	r6, r3
  4003ee:	4d09      	ldr	r5, [pc, #36]	; (400414 <usart_serial_getchar+0x84>)
  4003f0:	a901      	add	r1, sp, #4
  4003f2:	4630      	mov	r0, r6
  4003f4:	47a8      	blx	r5
  4003f6:	2800      	cmp	r0, #0
  4003f8:	d1fa      	bne.n	4003f0 <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  4003fa:	9b01      	ldr	r3, [sp, #4]
  4003fc:	7023      	strb	r3, [r4, #0]
}
  4003fe:	e7d9      	b.n	4003b4 <usart_serial_getchar+0x24>
  400400:	400e0600 	.word	0x400e0600
  400404:	400e0800 	.word	0x400e0800
  400408:	40024000 	.word	0x40024000
  40040c:	40028000 	.word	0x40028000
  400410:	00400339 	.word	0x00400339
  400414:	00400181 	.word	0x00400181

00400418 <usart_serial_putchar>:
{
  400418:	b570      	push	{r4, r5, r6, lr}
  40041a:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  40041c:	4b18      	ldr	r3, [pc, #96]	; (400480 <usart_serial_putchar+0x68>)
  40041e:	4298      	cmp	r0, r3
  400420:	d00a      	beq.n	400438 <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  400422:	4b18      	ldr	r3, [pc, #96]	; (400484 <usart_serial_putchar+0x6c>)
  400424:	4298      	cmp	r0, r3
  400426:	d010      	beq.n	40044a <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  400428:	4b17      	ldr	r3, [pc, #92]	; (400488 <usart_serial_putchar+0x70>)
  40042a:	4298      	cmp	r0, r3
  40042c:	d016      	beq.n	40045c <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  40042e:	4b17      	ldr	r3, [pc, #92]	; (40048c <usart_serial_putchar+0x74>)
  400430:	4298      	cmp	r0, r3
  400432:	d01c      	beq.n	40046e <usart_serial_putchar+0x56>
	return 0;
  400434:	2000      	movs	r0, #0
}
  400436:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400438:	461e      	mov	r6, r3
  40043a:	4d15      	ldr	r5, [pc, #84]	; (400490 <usart_serial_putchar+0x78>)
  40043c:	4621      	mov	r1, r4
  40043e:	4630      	mov	r0, r6
  400440:	47a8      	blx	r5
  400442:	2800      	cmp	r0, #0
  400444:	d1fa      	bne.n	40043c <usart_serial_putchar+0x24>
		return 1;
  400446:	2001      	movs	r0, #1
  400448:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40044a:	461e      	mov	r6, r3
  40044c:	4d10      	ldr	r5, [pc, #64]	; (400490 <usart_serial_putchar+0x78>)
  40044e:	4621      	mov	r1, r4
  400450:	4630      	mov	r0, r6
  400452:	47a8      	blx	r5
  400454:	2800      	cmp	r0, #0
  400456:	d1fa      	bne.n	40044e <usart_serial_putchar+0x36>
		return 1;
  400458:	2001      	movs	r0, #1
  40045a:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40045c:	461e      	mov	r6, r3
  40045e:	4d0d      	ldr	r5, [pc, #52]	; (400494 <usart_serial_putchar+0x7c>)
  400460:	4621      	mov	r1, r4
  400462:	4630      	mov	r0, r6
  400464:	47a8      	blx	r5
  400466:	2800      	cmp	r0, #0
  400468:	d1fa      	bne.n	400460 <usart_serial_putchar+0x48>
		return 1;
  40046a:	2001      	movs	r0, #1
  40046c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40046e:	461e      	mov	r6, r3
  400470:	4d08      	ldr	r5, [pc, #32]	; (400494 <usart_serial_putchar+0x7c>)
  400472:	4621      	mov	r1, r4
  400474:	4630      	mov	r0, r6
  400476:	47a8      	blx	r5
  400478:	2800      	cmp	r0, #0
  40047a:	d1fa      	bne.n	400472 <usart_serial_putchar+0x5a>
		return 1;
  40047c:	2001      	movs	r0, #1
  40047e:	bd70      	pop	{r4, r5, r6, pc}
  400480:	400e0600 	.word	0x400e0600
  400484:	400e0800 	.word	0x400e0800
  400488:	40024000 	.word	0x40024000
  40048c:	40028000 	.word	0x40028000
  400490:	00400329 	.word	0x00400329
  400494:	0040016d 	.word	0x0040016d

00400498 <vClearSensorCounter>:
#include "BeamBall.h"

static int sensor_counter = 0;

void vClearSensorCounter() {
	sensor_counter = 0;
  400498:	2200      	movs	r2, #0
  40049a:	4b01      	ldr	r3, [pc, #4]	; (4004a0 <vClearSensorCounter+0x8>)
  40049c:	601a      	str	r2, [r3, #0]
  40049e:	4770      	bx	lr
  4004a0:	20000ad0 	.word	0x20000ad0

004004a4 <vAddSensorCounter>:
int iGetSensorCounter() {
	return sensor_counter;
}

void vAddSensorCounter() {
	sensor_counter++;
  4004a4:	4a02      	ldr	r2, [pc, #8]	; (4004b0 <vAddSensorCounter+0xc>)
  4004a6:	6813      	ldr	r3, [r2, #0]
  4004a8:	3301      	adds	r3, #1
  4004aa:	6013      	str	r3, [r2, #0]
  4004ac:	4770      	bx	lr
  4004ae:	bf00      	nop
  4004b0:	20000ad0 	.word	0x20000ad0

004004b4 <vConfigureUART>:
}


/* UART Configuration */

void vConfigureUART(void) {
  4004b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4004b8:	b084      	sub	sp, #16
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4004ba:	f8df 808c 	ldr.w	r8, [pc, #140]	; 400548 <vConfigureUART+0x94>
  4004be:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  4004c2:	4c16      	ldr	r4, [pc, #88]	; (40051c <vConfigureUART+0x68>)
  4004c4:	6823      	ldr	r3, [r4, #0]
  4004c6:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  4004c8:	68a3      	ldr	r3, [r4, #8]
  4004ca:	9303      	str	r3, [sp, #12]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4004cc:	2008      	movs	r0, #8
  4004ce:	4f14      	ldr	r7, [pc, #80]	; (400520 <vConfigureUART+0x6c>)
  4004d0:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  4004d2:	4d14      	ldr	r5, [pc, #80]	; (400524 <vConfigureUART+0x70>)
  4004d4:	a901      	add	r1, sp, #4
  4004d6:	4628      	mov	r0, r5
  4004d8:	4e13      	ldr	r6, [pc, #76]	; (400528 <vConfigureUART+0x74>)
  4004da:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  4004dc:	4b13      	ldr	r3, [pc, #76]	; (40052c <vConfigureUART+0x78>)
  4004de:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  4004e0:	4a13      	ldr	r2, [pc, #76]	; (400530 <vConfigureUART+0x7c>)
  4004e2:	4b14      	ldr	r3, [pc, #80]	; (400534 <vConfigureUART+0x80>)
  4004e4:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  4004e6:	4a14      	ldr	r2, [pc, #80]	; (400538 <vConfigureUART+0x84>)
  4004e8:	4b14      	ldr	r3, [pc, #80]	; (40053c <vConfigureUART+0x88>)
  4004ea:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  4004ec:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  4004f0:	6823      	ldr	r3, [r4, #0]
  4004f2:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  4004f4:	68a3      	ldr	r3, [r4, #8]
  4004f6:	9303      	str	r3, [sp, #12]
  4004f8:	2008      	movs	r0, #8
  4004fa:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  4004fc:	a901      	add	r1, sp, #4
  4004fe:	4628      	mov	r0, r5
  400500:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400502:	4d0f      	ldr	r5, [pc, #60]	; (400540 <vConfigureUART+0x8c>)
  400504:	682b      	ldr	r3, [r5, #0]
  400506:	2100      	movs	r1, #0
  400508:	6898      	ldr	r0, [r3, #8]
  40050a:	4c0e      	ldr	r4, [pc, #56]	; (400544 <vConfigureUART+0x90>)
  40050c:	47a0      	blx	r4
	setbuf(stdin, NULL);
  40050e:	682b      	ldr	r3, [r5, #0]
  400510:	2100      	movs	r1, #0
  400512:	6858      	ldr	r0, [r3, #4]
  400514:	47a0      	blx	r4
	// define a porta serial para a UART e com a variavel definida acima
	usart_serial_init(CONF_UART, &usart_options);

	// define a saida generica para ser o uart
	stdio_serial_init((Usart *)CONF_UART, &usart_options);
}
  400516:	b004      	add	sp, #16
  400518:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40051c:	200000f4 	.word	0x200000f4
  400520:	00400dad 	.word	0x00400dad
  400524:	400e0600 	.word	0x400e0600
  400528:	004002f3 	.word	0x004002f3
  40052c:	20000b88 	.word	0x20000b88
  400530:	00400419 	.word	0x00400419
  400534:	20000b84 	.word	0x20000b84
  400538:	00400391 	.word	0x00400391
  40053c:	20000b80 	.word	0x20000b80
  400540:	20000108 	.word	0x20000108
  400544:	00401545 	.word	0x00401545
  400548:	02dc6c00 	.word	0x02dc6c00

0040054c <TC0_Handler>:
}

/* Timer Configuration */

// Essa funcao forca outra leitura da malha de controle
void TC0_Handler(void) {
  40054c:	b508      	push	{r3, lr}
	tc_get_status(TC,CHANNEL);
  40054e:	2100      	movs	r1, #0
  400550:	4804      	ldr	r0, [pc, #16]	; (400564 <TC0_Handler+0x18>)
  400552:	4b05      	ldr	r3, [pc, #20]	; (400568 <TC0_Handler+0x1c>)
  400554:	4798      	blx	r3
	
	puts("Nova Leitura\r\n");
  400556:	4805      	ldr	r0, [pc, #20]	; (40056c <TC0_Handler+0x20>)
  400558:	4b05      	ldr	r3, [pc, #20]	; (400570 <TC0_Handler+0x24>)
  40055a:	4798      	blx	r3
	
	vReadSensor();
  40055c:	4b05      	ldr	r3, [pc, #20]	; (400574 <TC0_Handler+0x28>)
  40055e:	4798      	blx	r3
  400560:	bd08      	pop	{r3, pc}
  400562:	bf00      	nop
  400564:	40010000 	.word	0x40010000
  400568:	004002eb 	.word	0x004002eb
  40056c:	00404150 	.word	0x00404150
  400570:	00401535 	.word	0x00401535
  400574:	0040034d 	.word	0x0040034d

00400578 <TC1_Handler>:
}

// Essa funcao executa o contador de tempo entre o start do sensor e a sua resposta
void TC1_Handler(void) {
  400578:	b508      	push	{r3, lr}
	tc_get_status(TC_SENSOR,CHANNEL_SENSOR);
  40057a:	2101      	movs	r1, #1
  40057c:	4802      	ldr	r0, [pc, #8]	; (400588 <TC1_Handler+0x10>)
  40057e:	4b03      	ldr	r3, [pc, #12]	; (40058c <TC1_Handler+0x14>)
  400580:	4798      	blx	r3
	
	vAddSensorCounter();
  400582:	4b03      	ldr	r3, [pc, #12]	; (400590 <TC1_Handler+0x18>)
  400584:	4798      	blx	r3
  400586:	bd08      	pop	{r3, pc}
  400588:	40014000 	.word	0x40014000
  40058c:	004002eb 	.word	0x004002eb
  400590:	004004a5 	.word	0x004004a5

00400594 <vConfigurePWM>:
	printf("Duty atual: %d\a\n\r",btn_duty);
}

/* PWM Configuration */

void vConfigurePWM() {
  400594:	b530      	push	{r4, r5, lr}
  400596:	b085      	sub	sp, #20
	
	pmc_enable_periph_clk(ID_PWM);
  400598:	201f      	movs	r0, #31
  40059a:	4b13      	ldr	r3, [pc, #76]	; (4005e8 <vConfigurePWM+0x54>)
  40059c:	4798      	blx	r3
	pwm_channel_disable(PWM, PWM_CHANNEL);
  40059e:	4c13      	ldr	r4, [pc, #76]	; (4005ec <vConfigurePWM+0x58>)
  4005a0:	2100      	movs	r1, #0
  4005a2:	4620      	mov	r0, r4
  4005a4:	4b12      	ldr	r3, [pc, #72]	; (4005f0 <vConfigurePWM+0x5c>)
  4005a6:	4798      	blx	r3
	pwm_clock_t clock_setting = {
  4005a8:	f241 3388 	movw	r3, #5000	; 0x1388
  4005ac:	9301      	str	r3, [sp, #4]
  4005ae:	2500      	movs	r5, #0
  4005b0:	9502      	str	r5, [sp, #8]
  4005b2:	4b10      	ldr	r3, [pc, #64]	; (4005f4 <vConfigurePWM+0x60>)
  4005b4:	9303      	str	r3, [sp, #12]
		.ul_clka = PWM_FREQUENCY * PERIOD_VALUE,
		.ul_clkb = 0,
		.ul_mck = sysclk_get_cpu_hz()
	};

	pwm_init(PWM, &clock_setting);
  4005b6:	a901      	add	r1, sp, #4
  4005b8:	4620      	mov	r0, r4
  4005ba:	4b0f      	ldr	r3, [pc, #60]	; (4005f8 <vConfigurePWM+0x64>)
  4005bc:	4798      	blx	r3
	
	/* Initialize PWM channel for LED0 */
	/* Period is left-aligned */
	g_pwm_channel_led.alignment = PWM_ALIGN_LEFT;
  4005be:	490f      	ldr	r1, [pc, #60]	; (4005fc <vConfigurePWM+0x68>)
  4005c0:	810d      	strh	r5, [r1, #8]
	/* Output waveform starts at a low level */
	g_pwm_channel_led.polarity = PWM_HIGH;
  4005c2:	2301      	movs	r3, #1
  4005c4:	728b      	strb	r3, [r1, #10]
	/* Use PWM clock A as source clock */
	g_pwm_channel_led.ul_prescaler = PWM_CMR_CPRE_CLKA;
  4005c6:	230b      	movs	r3, #11
  4005c8:	604b      	str	r3, [r1, #4]
	/* Period value of output waveform */
	g_pwm_channel_led.ul_period = PERIOD_VALUE;
  4005ca:	2364      	movs	r3, #100	; 0x64
  4005cc:	610b      	str	r3, [r1, #16]
	/* Duty cycle value of output waveform */
	g_pwm_channel_led.ul_duty = 50;
  4005ce:	2332      	movs	r3, #50	; 0x32
  4005d0:	60cb      	str	r3, [r1, #12]
	g_pwm_channel_led.channel = PWM_CHANNEL;
  4005d2:	600d      	str	r5, [r1, #0]

	pwm_channel_init(PWM, &g_pwm_channel_led);
  4005d4:	4620      	mov	r0, r4
  4005d6:	4b0a      	ldr	r3, [pc, #40]	; (400600 <vConfigurePWM+0x6c>)
  4005d8:	4798      	blx	r3
	//NVIC_ClearPendingIRQ(PWM_IRQn);
	//NVIC_SetPriority(PWM_IRQn, PWM_PRIORITY);
	//NVIC_EnableIRQ(PWM_IRQn);
	//

	pwm_channel_enable(PWM, PWM_CHANNEL);
  4005da:	4629      	mov	r1, r5
  4005dc:	4620      	mov	r0, r4
  4005de:	4b09      	ldr	r3, [pc, #36]	; (400604 <vConfigurePWM+0x70>)
  4005e0:	4798      	blx	r3
}
  4005e2:	b005      	add	sp, #20
  4005e4:	bd30      	pop	{r4, r5, pc}
  4005e6:	bf00      	nop
  4005e8:	00400dad 	.word	0x00400dad
  4005ec:	40020000 	.word	0x40020000
  4005f0:	004002e1 	.word	0x004002e1
  4005f4:	02dc6c00 	.word	0x02dc6c00
  4005f8:	0040023d 	.word	0x0040023d
  4005fc:	20000b8c 	.word	0x20000b8c
  400600:	00400281 	.word	0x00400281
  400604:	004002d7 	.word	0x004002d7

00400608 <vPWMUpdateDuty>:

void vPWMUpdateDuty (double duty) {
  400608:	b510      	push	{r4, lr}
	g_pwm_channel_led.channel = PWM_CHANNEL;
  40060a:	4c05      	ldr	r4, [pc, #20]	; (400620 <vPWMUpdateDuty+0x18>)
  40060c:	2300      	movs	r3, #0
  40060e:	6023      	str	r3, [r4, #0]
	pwm_channel_update_duty(PWM, &g_pwm_channel_led, duty);
  400610:	4b04      	ldr	r3, [pc, #16]	; (400624 <vPWMUpdateDuty+0x1c>)
  400612:	4798      	blx	r3
  400614:	4602      	mov	r2, r0
  400616:	4621      	mov	r1, r4
  400618:	4803      	ldr	r0, [pc, #12]	; (400628 <vPWMUpdateDuty+0x20>)
  40061a:	4b04      	ldr	r3, [pc, #16]	; (40062c <vPWMUpdateDuty+0x24>)
  40061c:	4798      	blx	r3
  40061e:	bd10      	pop	{r4, pc}
  400620:	20000b8c 	.word	0x20000b8c
  400624:	00401379 	.word	0x00401379
  400628:	40020000 	.word	0x40020000
  40062c:	004002af 	.word	0x004002af

00400630 <vButtonLeftISR>:
void vButtonLeftISR(const uint32_t id, const uint32_t index) {
  400630:	b510      	push	{r4, lr}
	if (btn_duty < MAX_DUTY_VALUE) btn_duty++;
  400632:	4b0a      	ldr	r3, [pc, #40]	; (40065c <vButtonLeftISR+0x2c>)
  400634:	681b      	ldr	r3, [r3, #0]
  400636:	2b08      	cmp	r3, #8
  400638:	d802      	bhi.n	400640 <vButtonLeftISR+0x10>
  40063a:	3301      	adds	r3, #1
  40063c:	4a07      	ldr	r2, [pc, #28]	; (40065c <vButtonLeftISR+0x2c>)
  40063e:	6013      	str	r3, [r2, #0]
	vPWMUpdateDuty(btn_duty);
  400640:	4c06      	ldr	r4, [pc, #24]	; (40065c <vButtonLeftISR+0x2c>)
  400642:	6820      	ldr	r0, [r4, #0]
  400644:	4b06      	ldr	r3, [pc, #24]	; (400660 <vButtonLeftISR+0x30>)
  400646:	4798      	blx	r3
  400648:	4b06      	ldr	r3, [pc, #24]	; (400664 <vButtonLeftISR+0x34>)
  40064a:	4798      	blx	r3
	puts("Fim Button Left ISR \r\n");
  40064c:	4806      	ldr	r0, [pc, #24]	; (400668 <vButtonLeftISR+0x38>)
  40064e:	4b07      	ldr	r3, [pc, #28]	; (40066c <vButtonLeftISR+0x3c>)
  400650:	4798      	blx	r3
	printf("Duty atual: %d\a\n\r",btn_duty);
  400652:	6821      	ldr	r1, [r4, #0]
  400654:	4806      	ldr	r0, [pc, #24]	; (400670 <vButtonLeftISR+0x40>)
  400656:	4b07      	ldr	r3, [pc, #28]	; (400674 <vButtonLeftISR+0x44>)
  400658:	4798      	blx	r3
  40065a:	bd10      	pop	{r4, pc}
  40065c:	200000f0 	.word	0x200000f0
  400660:	0040128d 	.word	0x0040128d
  400664:	00400609 	.word	0x00400609
  400668:	00404160 	.word	0x00404160
  40066c:	00401535 	.word	0x00401535
  400670:	00404178 	.word	0x00404178
  400674:	00401409 	.word	0x00401409

00400678 <vButtonRightISR>:
void vButtonRightISR(const uint32_t id, const uint32_t index) {
  400678:	b510      	push	{r4, lr}
	if (btn_duty > MIN_DUTY_VALUE) btn_duty--;
  40067a:	4b0a      	ldr	r3, [pc, #40]	; (4006a4 <vButtonRightISR+0x2c>)
  40067c:	681b      	ldr	r3, [r3, #0]
  40067e:	2b01      	cmp	r3, #1
  400680:	d902      	bls.n	400688 <vButtonRightISR+0x10>
  400682:	3b01      	subs	r3, #1
  400684:	4a07      	ldr	r2, [pc, #28]	; (4006a4 <vButtonRightISR+0x2c>)
  400686:	6013      	str	r3, [r2, #0]
	vPWMUpdateDuty(btn_duty);
  400688:	4c06      	ldr	r4, [pc, #24]	; (4006a4 <vButtonRightISR+0x2c>)
  40068a:	6820      	ldr	r0, [r4, #0]
  40068c:	4b06      	ldr	r3, [pc, #24]	; (4006a8 <vButtonRightISR+0x30>)
  40068e:	4798      	blx	r3
  400690:	4b06      	ldr	r3, [pc, #24]	; (4006ac <vButtonRightISR+0x34>)
  400692:	4798      	blx	r3
	puts("Fim Button Right ISR \r\n");
  400694:	4806      	ldr	r0, [pc, #24]	; (4006b0 <vButtonRightISR+0x38>)
  400696:	4b07      	ldr	r3, [pc, #28]	; (4006b4 <vButtonRightISR+0x3c>)
  400698:	4798      	blx	r3
	printf("Duty atual: %d\a\n\r",btn_duty);
  40069a:	6821      	ldr	r1, [r4, #0]
  40069c:	4806      	ldr	r0, [pc, #24]	; (4006b8 <vButtonRightISR+0x40>)
  40069e:	4b07      	ldr	r3, [pc, #28]	; (4006bc <vButtonRightISR+0x44>)
  4006a0:	4798      	blx	r3
  4006a2:	bd10      	pop	{r4, pc}
  4006a4:	200000f0 	.word	0x200000f0
  4006a8:	0040128d 	.word	0x0040128d
  4006ac:	00400609 	.word	0x00400609
  4006b0:	0040418c 	.word	0x0040418c
  4006b4:	00401535 	.word	0x00401535
  4006b8:	00404178 	.word	0x00404178
  4006bc:	00401409 	.word	0x00401409

004006c0 <vConfigureButton>:
	gpio_toggle_pin(LED0_GPIO);
	vPWMUpdateDuty(6);
}*/

//Configurar botoes com interrupcoes
void vConfigureButton(){
  4006c0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4006c4:	b083      	sub	sp, #12
	pio_set_input(PIOA,PIO_BUTTON_LEFT,PIO_PULLUP|PIO_DEBOUNCE);
  4006c6:	4c1b      	ldr	r4, [pc, #108]	; (400734 <vConfigureButton+0x74>)
  4006c8:	2209      	movs	r2, #9
  4006ca:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4006ce:	4620      	mov	r0, r4
  4006d0:	f8df 907c 	ldr.w	r9, [pc, #124]	; 400750 <vConfigureButton+0x90>
  4006d4:	47c8      	blx	r9
	pio_handler_set(PIOA,ID_PIOA,PIO_BUTTON_LEFT,PIO_IT_RISE_EDGE,vButtonLeftISR);
  4006d6:	4b18      	ldr	r3, [pc, #96]	; (400738 <vConfigureButton+0x78>)
  4006d8:	9300      	str	r3, [sp, #0]
  4006da:	2370      	movs	r3, #112	; 0x70
  4006dc:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4006e0:	210b      	movs	r1, #11
  4006e2:	4620      	mov	r0, r4
  4006e4:	f8df 806c 	ldr.w	r8, [pc, #108]	; 400754 <vConfigureButton+0x94>
  4006e8:	47c0      	blx	r8
	pio_enable_interrupt(PIOA,PIO_BUTTON_LEFT);
  4006ea:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  4006ee:	4620      	mov	r0, r4
  4006f0:	4f12      	ldr	r7, [pc, #72]	; (40073c <vConfigureButton+0x7c>)
  4006f2:	47b8      	blx	r7
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  4006f4:	4d12      	ldr	r5, [pc, #72]	; (400740 <vConfigureButton+0x80>)
  4006f6:	2660      	movs	r6, #96	; 0x60
  4006f8:	f885 630b 	strb.w	r6, [r5, #779]	; 0x30b
	NVIC_SetPriority(PIOA_IRQn,BUTTON_PRIORITY);
	

	pio_set_input(PIOA,PIO_BUTTON_RIGTH,PIO_PULLUP|PIO_DEBOUNCE);
  4006fc:	2209      	movs	r2, #9
  4006fe:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  400702:	4620      	mov	r0, r4
  400704:	47c8      	blx	r9
	pio_handler_set(PIOA,ID_PIOA,PIO_BUTTON_RIGTH,PIO_IT_RISE_EDGE,vButtonRightISR);
  400706:	4b0f      	ldr	r3, [pc, #60]	; (400744 <vConfigureButton+0x84>)
  400708:	9300      	str	r3, [sp, #0]
  40070a:	2370      	movs	r3, #112	; 0x70
  40070c:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  400710:	210b      	movs	r1, #11
  400712:	4620      	mov	r0, r4
  400714:	47c0      	blx	r8
	pio_enable_interrupt(PIOA,PIO_BUTTON_RIGTH);
  400716:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40071a:	4620      	mov	r0, r4
  40071c:	47b8      	blx	r7
  40071e:	f885 630b 	strb.w	r6, [r5, #779]	; 0x30b
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
  400722:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400726:	602b      	str	r3, [r5, #0]
	NVIC_SetPriority(PIOA_IRQn,BUTTON_PRIORITY);

	NVIC_EnableIRQ(PIOA_IRQn);
	puts("botoes configurados\n\r");
  400728:	4807      	ldr	r0, [pc, #28]	; (400748 <vConfigureButton+0x88>)
  40072a:	4b08      	ldr	r3, [pc, #32]	; (40074c <vConfigureButton+0x8c>)
  40072c:	4798      	blx	r3
}
  40072e:	b003      	add	sp, #12
  400730:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  400734:	400e0e00 	.word	0x400e0e00
  400738:	00400631 	.word	0x00400631
  40073c:	004009a7 	.word	0x004009a7
  400740:	e000e100 	.word	0xe000e100
  400744:	00400679 	.word	0x00400679
  400748:	004041a4 	.word	0x004041a4
  40074c:	00401535 	.word	0x00401535
  400750:	00400921 	.word	0x00400921
  400754:	00400c19 	.word	0x00400c19

00400758 <sysclk_init>:
{
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400758:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  40075a:	480e      	ldr	r0, [pc, #56]	; (400794 <sysclk_init+0x3c>)
  40075c:	4b0e      	ldr	r3, [pc, #56]	; (400798 <sysclk_init+0x40>)
  40075e:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400760:	213e      	movs	r1, #62	; 0x3e
  400762:	2000      	movs	r0, #0
  400764:	4b0d      	ldr	r3, [pc, #52]	; (40079c <sysclk_init+0x44>)
  400766:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400768:	4c0d      	ldr	r4, [pc, #52]	; (4007a0 <sysclk_init+0x48>)
  40076a:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  40076c:	2800      	cmp	r0, #0
  40076e:	d0fc      	beq.n	40076a <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  400770:	4b0c      	ldr	r3, [pc, #48]	; (4007a4 <sysclk_init+0x4c>)
  400772:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400774:	4a0c      	ldr	r2, [pc, #48]	; (4007a8 <sysclk_init+0x50>)
  400776:	4b0d      	ldr	r3, [pc, #52]	; (4007ac <sysclk_init+0x54>)
  400778:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  40077a:	4c0d      	ldr	r4, [pc, #52]	; (4007b0 <sysclk_init+0x58>)
  40077c:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40077e:	2800      	cmp	r0, #0
  400780:	d0fc      	beq.n	40077c <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400782:	2010      	movs	r0, #16
  400784:	4b0b      	ldr	r3, [pc, #44]	; (4007b4 <sysclk_init+0x5c>)
  400786:	4798      	blx	r3
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400788:	4b0b      	ldr	r3, [pc, #44]	; (4007b8 <sysclk_init+0x60>)
  40078a:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  40078c:	4801      	ldr	r0, [pc, #4]	; (400794 <sysclk_init+0x3c>)
  40078e:	4b02      	ldr	r3, [pc, #8]	; (400798 <sysclk_init+0x40>)
  400790:	4798      	blx	r3
  400792:	bd10      	pop	{r4, pc}
  400794:	02dc6c00 	.word	0x02dc6c00
  400798:	200000ad 	.word	0x200000ad
  40079c:	00400d29 	.word	0x00400d29
  4007a0:	00400d7d 	.word	0x00400d7d
  4007a4:	00400d8d 	.word	0x00400d8d
  4007a8:	20073f01 	.word	0x20073f01
  4007ac:	400e0400 	.word	0x400e0400
  4007b0:	00400d9d 	.word	0x00400d9d
  4007b4:	00400cc5 	.word	0x00400cc5
  4007b8:	00400e75 	.word	0x00400e75

004007bc <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  4007bc:	b510      	push	{r4, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4007be:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4007c2:	4b2c      	ldr	r3, [pc, #176]	; (400874 <board_init+0xb8>)
  4007c4:	605a      	str	r2, [r3, #4]
  4007c6:	200b      	movs	r0, #11
  4007c8:	4c2b      	ldr	r4, [pc, #172]	; (400878 <board_init+0xbc>)
  4007ca:	47a0      	blx	r4
  4007cc:	200c      	movs	r0, #12
  4007ce:	47a0      	blx	r4
  4007d0:	200d      	movs	r0, #13
  4007d2:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4007d4:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4007d8:	2017      	movs	r0, #23
  4007da:	4c28      	ldr	r4, [pc, #160]	; (40087c <board_init+0xc0>)
  4007dc:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4007de:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4007e2:	202e      	movs	r0, #46	; 0x2e
  4007e4:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  4007e6:	4926      	ldr	r1, [pc, #152]	; (400880 <board_init+0xc4>)
  4007e8:	200f      	movs	r0, #15
  4007ea:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  4007ec:	4925      	ldr	r1, [pc, #148]	; (400884 <board_init+0xc8>)
  4007ee:	2010      	movs	r0, #16
  4007f0:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  4007f2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  4007f6:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  4007fa:	4823      	ldr	r0, [pc, #140]	; (400888 <board_init+0xcc>)
  4007fc:	4b23      	ldr	r3, [pc, #140]	; (40088c <board_init+0xd0>)
  4007fe:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  400800:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400804:	2000      	movs	r0, #0
  400806:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400808:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  40080c:	2008      	movs	r0, #8
  40080e:	47a0      	blx	r4
		gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#if (defined CONF_BOARD_SPI) || (defined CONF_BOARD_SD_MMC_SPI)
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400810:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400814:	200c      	movs	r0, #12
  400816:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400818:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40081c:	200d      	movs	r0, #13
  40081e:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400820:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400824:	200e      	movs	r0, #14
  400826:	47a0      	blx	r4

	#ifdef CONF_BOARD_SPI_NPCS1
		#if defined(CONF_BOARD_SPI_NPCS1_GPIO) && defined(CONF_BOARD_SPI_NPCS1_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS1_GPIO, CONF_BOARD_SPI_NPCS1_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS1_PA31_GPIO, SPI_NPCS1_PA31_FLAGS);
  400828:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40082c:	201f      	movs	r0, #31
  40082e:	47a0      	blx	r4

	#ifdef CONF_BOARD_SPI_NPCS2
		#if defined(CONF_BOARD_SPI_NPCS2_GPIO) && defined(CONF_BOARD_SPI_NPCS2_FLAGS)
			gpio_configure_pin(CONF_BOARD_SPI_NPCS2_GPIO, CONF_BOARD_SPI_NPCS2_FLAGS);
		#else
			gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  400830:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400834:	201e      	movs	r0, #30
  400836:	47a0      	blx	r4
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#ifdef CONF_BOARD_ILI9225
	/* Configure SPI LCD control pin */
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400838:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40083c:	200c      	movs	r0, #12
  40083e:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  400840:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400844:	200d      	movs	r0, #13
  400846:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400848:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40084c:	200e      	movs	r0, #14
  40084e:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS2_PA30_GPIO, SPI_NPCS2_PA30_FLAGS);
  400850:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400854:	201e      	movs	r0, #30
  400856:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RS_GPIO, BOARD_ILI9225_RS_FLAGS);
  400858:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40085c:	201c      	movs	r0, #28
  40085e:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ILI9225_RSTN_GPIO, BOARD_ILI9225_RSTN_FLAGS);
  400860:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  400864:	201d      	movs	r0, #29
  400866:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3193
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  400868:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  40086c:	204d      	movs	r0, #77	; 0x4d
  40086e:	47a0      	blx	r4
  400870:	bd10      	pop	{r4, pc}
  400872:	bf00      	nop
  400874:	400e1450 	.word	0x400e1450
  400878:	00400dad 	.word	0x00400dad
  40087c:	004009d1 	.word	0x004009d1
  400880:	28000079 	.word	0x28000079
  400884:	28000059 	.word	0x28000059
  400888:	400e0e00 	.word	0x400e0e00
  40088c:	00400af1 	.word	0x00400af1

00400890 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400890:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400892:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  400896:	d039      	beq.n	40090c <pio_set_peripheral+0x7c>
  400898:	d813      	bhi.n	4008c2 <pio_set_peripheral+0x32>
  40089a:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40089e:	d025      	beq.n	4008ec <pio_set_peripheral+0x5c>
  4008a0:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4008a4:	d10a      	bne.n	4008bc <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4008a6:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4008a8:	4313      	orrs	r3, r2
  4008aa:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4008ac:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4008ae:	6f41      	ldr	r1, [r0, #116]	; 0x74
  4008b0:	400b      	ands	r3, r1
  4008b2:	ea23 0302 	bic.w	r3, r3, r2
  4008b6:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  4008b8:	6042      	str	r2, [r0, #4]
  4008ba:	4770      	bx	lr
	switch (ul_type) {
  4008bc:	2900      	cmp	r1, #0
  4008be:	d1fb      	bne.n	4008b8 <pio_set_peripheral+0x28>
  4008c0:	4770      	bx	lr
  4008c2:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  4008c6:	d020      	beq.n	40090a <pio_set_peripheral+0x7a>
  4008c8:	d809      	bhi.n	4008de <pio_set_peripheral+0x4e>
  4008ca:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  4008ce:	d1f3      	bne.n	4008b8 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  4008d0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4008d2:	4313      	orrs	r3, r2
  4008d4:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4008d6:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4008d8:	4313      	orrs	r3, r2
  4008da:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4008dc:	e7ec      	b.n	4008b8 <pio_set_peripheral+0x28>
	switch (ul_type) {
  4008de:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  4008e2:	d012      	beq.n	40090a <pio_set_peripheral+0x7a>
  4008e4:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  4008e8:	d00f      	beq.n	40090a <pio_set_peripheral+0x7a>
  4008ea:	e7e5      	b.n	4008b8 <pio_set_peripheral+0x28>
{
  4008ec:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  4008ee:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4008f0:	6f04      	ldr	r4, [r0, #112]	; 0x70
  4008f2:	43d3      	mvns	r3, r2
  4008f4:	4021      	ands	r1, r4
  4008f6:	461c      	mov	r4, r3
  4008f8:	4019      	ands	r1, r3
  4008fa:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4008fc:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4008fe:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400900:	400b      	ands	r3, r1
  400902:	4023      	ands	r3, r4
  400904:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  400906:	6042      	str	r2, [r0, #4]
}
  400908:	bc10      	pop	{r4}
  40090a:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  40090c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40090e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  400910:	400b      	ands	r3, r1
  400912:	ea23 0302 	bic.w	r3, r3, r2
  400916:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400918:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40091a:	4313      	orrs	r3, r2
  40091c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40091e:	e7cb      	b.n	4008b8 <pio_set_peripheral+0x28>

00400920 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  400920:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400922:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  400926:	bf14      	ite	ne
  400928:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40092a:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40092c:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  400930:	bf14      	ite	ne
  400932:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  400934:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  400936:	f012 0f02 	tst.w	r2, #2
  40093a:	d107      	bne.n	40094c <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  40093c:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  400940:	bf18      	it	ne
  400942:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  400946:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  400948:	6001      	str	r1, [r0, #0]
  40094a:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  40094c:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  400950:	e7f9      	b.n	400946 <pio_set_input+0x26>

00400952 <pio_set_output>:
{
  400952:	b410      	push	{r4}
  400954:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  400956:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  400958:	b944      	cbnz	r4, 40096c <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  40095a:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  40095c:	b143      	cbz	r3, 400970 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  40095e:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  400960:	b942      	cbnz	r2, 400974 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  400962:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  400964:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  400966:	6001      	str	r1, [r0, #0]
}
  400968:	bc10      	pop	{r4}
  40096a:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  40096c:	6641      	str	r1, [r0, #100]	; 0x64
  40096e:	e7f5      	b.n	40095c <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400970:	6541      	str	r1, [r0, #84]	; 0x54
  400972:	e7f5      	b.n	400960 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400974:	6301      	str	r1, [r0, #48]	; 0x30
  400976:	e7f5      	b.n	400964 <pio_set_output+0x12>

00400978 <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  400978:	f012 0f10 	tst.w	r2, #16
  40097c:	d010      	beq.n	4009a0 <pio_configure_interrupt+0x28>
		p_pio->PIO_AIMER = ul_mask;
  40097e:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400982:	f012 0f20 	tst.w	r2, #32
			p_pio->PIO_REHLSR = ul_mask;
  400986:	bf14      	ite	ne
  400988:	f8c0 10d4 	strne.w	r1, [r0, #212]	; 0xd4
			p_pio->PIO_FELLSR = ul_mask;
  40098c:	f8c0 10d0 	streq.w	r1, [r0, #208]	; 0xd0
		if (ul_attr & PIO_IT_EDGE) {
  400990:	f012 0f40 	tst.w	r2, #64	; 0x40
			p_pio->PIO_ESR = ul_mask;
  400994:	bf14      	ite	ne
  400996:	f8c0 10c0 	strne.w	r1, [r0, #192]	; 0xc0
			p_pio->PIO_LSR = ul_mask;
  40099a:	f8c0 10c4 	streq.w	r1, [r0, #196]	; 0xc4
  40099e:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  4009a0:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  4009a4:	4770      	bx	lr

004009a6 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  4009a6:	6401      	str	r1, [r0, #64]	; 0x40
  4009a8:	4770      	bx	lr

004009aa <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  4009aa:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  4009ac:	4770      	bx	lr

004009ae <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  4009ae:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  4009b0:	4770      	bx	lr

004009b2 <pio_get_pin_value>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4009b2:	0943      	lsrs	r3, r0, #5
  4009b4:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4009b8:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4009bc:	025b      	lsls	r3, r3, #9
	return (p_pio->PIO_PDSR >> (ul_pin & 0x1F)) & 1;
  4009be:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
  4009c0:	f000 001f 	and.w	r0, r0, #31
  4009c4:	fa23 f000 	lsr.w	r0, r3, r0
}
  4009c8:	f000 0001 	and.w	r0, r0, #1
  4009cc:	4770      	bx	lr
	...

004009d0 <pio_configure_pin>:
{
  4009d0:	b570      	push	{r4, r5, r6, lr}
  4009d2:	b082      	sub	sp, #8
  4009d4:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  4009d6:	0943      	lsrs	r3, r0, #5
  4009d8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4009dc:	f203 7307 	addw	r3, r3, #1799	; 0x707
  4009e0:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  4009e2:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  4009e6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4009ea:	d053      	beq.n	400a94 <pio_configure_pin+0xc4>
  4009ec:	d80a      	bhi.n	400a04 <pio_configure_pin+0x34>
  4009ee:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4009f2:	d02d      	beq.n	400a50 <pio_configure_pin+0x80>
  4009f4:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4009f8:	d03b      	beq.n	400a72 <pio_configure_pin+0xa2>
  4009fa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4009fe:	d015      	beq.n	400a2c <pio_configure_pin+0x5c>
		return 0;
  400a00:	2000      	movs	r0, #0
  400a02:	e023      	b.n	400a4c <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400a04:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400a08:	d055      	beq.n	400ab6 <pio_configure_pin+0xe6>
  400a0a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400a0e:	d052      	beq.n	400ab6 <pio_configure_pin+0xe6>
  400a10:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400a14:	d1f4      	bne.n	400a00 <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400a16:	f000 011f 	and.w	r1, r0, #31
  400a1a:	2601      	movs	r6, #1
  400a1c:	462a      	mov	r2, r5
  400a1e:	fa06 f101 	lsl.w	r1, r6, r1
  400a22:	4620      	mov	r0, r4
  400a24:	4b2f      	ldr	r3, [pc, #188]	; (400ae4 <pio_configure_pin+0x114>)
  400a26:	4798      	blx	r3
	return 1;
  400a28:	4630      	mov	r0, r6
		break;
  400a2a:	e00f      	b.n	400a4c <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  400a2c:	f000 001f 	and.w	r0, r0, #31
  400a30:	2601      	movs	r6, #1
  400a32:	4086      	lsls	r6, r0
  400a34:	4632      	mov	r2, r6
  400a36:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400a3a:	4620      	mov	r0, r4
  400a3c:	4b2a      	ldr	r3, [pc, #168]	; (400ae8 <pio_configure_pin+0x118>)
  400a3e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400a40:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400a44:	bf14      	ite	ne
  400a46:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400a48:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400a4a:	2001      	movs	r0, #1
}
  400a4c:	b002      	add	sp, #8
  400a4e:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  400a50:	f000 001f 	and.w	r0, r0, #31
  400a54:	2601      	movs	r6, #1
  400a56:	4086      	lsls	r6, r0
  400a58:	4632      	mov	r2, r6
  400a5a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400a5e:	4620      	mov	r0, r4
  400a60:	4b21      	ldr	r3, [pc, #132]	; (400ae8 <pio_configure_pin+0x118>)
  400a62:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400a64:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400a68:	bf14      	ite	ne
  400a6a:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400a6c:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400a6e:	2001      	movs	r0, #1
  400a70:	e7ec      	b.n	400a4c <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  400a72:	f000 001f 	and.w	r0, r0, #31
  400a76:	2601      	movs	r6, #1
  400a78:	4086      	lsls	r6, r0
  400a7a:	4632      	mov	r2, r6
  400a7c:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400a80:	4620      	mov	r0, r4
  400a82:	4b19      	ldr	r3, [pc, #100]	; (400ae8 <pio_configure_pin+0x118>)
  400a84:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400a86:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400a8a:	bf14      	ite	ne
  400a8c:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400a8e:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400a90:	2001      	movs	r0, #1
  400a92:	e7db      	b.n	400a4c <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400a94:	f000 001f 	and.w	r0, r0, #31
  400a98:	2601      	movs	r6, #1
  400a9a:	4086      	lsls	r6, r0
  400a9c:	4632      	mov	r2, r6
  400a9e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400aa2:	4620      	mov	r0, r4
  400aa4:	4b10      	ldr	r3, [pc, #64]	; (400ae8 <pio_configure_pin+0x118>)
  400aa6:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400aa8:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  400aac:	bf14      	ite	ne
  400aae:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400ab0:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400ab2:	2001      	movs	r0, #1
  400ab4:	e7ca      	b.n	400a4c <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400ab6:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  400aba:	f000 011f 	and.w	r1, r0, #31
  400abe:	2601      	movs	r6, #1
  400ac0:	ea05 0306 	and.w	r3, r5, r6
  400ac4:	9300      	str	r3, [sp, #0]
  400ac6:	f3c5 0380 	ubfx	r3, r5, #2, #1
  400aca:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400ace:	bf14      	ite	ne
  400ad0:	2200      	movne	r2, #0
  400ad2:	2201      	moveq	r2, #1
  400ad4:	fa06 f101 	lsl.w	r1, r6, r1
  400ad8:	4620      	mov	r0, r4
  400ada:	4c04      	ldr	r4, [pc, #16]	; (400aec <pio_configure_pin+0x11c>)
  400adc:	47a0      	blx	r4
	return 1;
  400ade:	4630      	mov	r0, r6
		break;
  400ae0:	e7b4      	b.n	400a4c <pio_configure_pin+0x7c>
  400ae2:	bf00      	nop
  400ae4:	00400921 	.word	0x00400921
  400ae8:	00400891 	.word	0x00400891
  400aec:	00400953 	.word	0x00400953

00400af0 <pio_configure_pin_group>:
{
  400af0:	b570      	push	{r4, r5, r6, lr}
  400af2:	b082      	sub	sp, #8
  400af4:	4605      	mov	r5, r0
  400af6:	460e      	mov	r6, r1
  400af8:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  400afa:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  400afe:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400b02:	d03d      	beq.n	400b80 <pio_configure_pin_group+0x90>
  400b04:	d80a      	bhi.n	400b1c <pio_configure_pin_group+0x2c>
  400b06:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400b0a:	d021      	beq.n	400b50 <pio_configure_pin_group+0x60>
  400b0c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400b10:	d02a      	beq.n	400b68 <pio_configure_pin_group+0x78>
  400b12:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400b16:	d00e      	beq.n	400b36 <pio_configure_pin_group+0x46>
		return 0;
  400b18:	2000      	movs	r0, #0
  400b1a:	e017      	b.n	400b4c <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400b1c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400b20:	d03a      	beq.n	400b98 <pio_configure_pin_group+0xa8>
  400b22:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  400b26:	d037      	beq.n	400b98 <pio_configure_pin_group+0xa8>
  400b28:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400b2c:	d1f4      	bne.n	400b18 <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  400b2e:	4b23      	ldr	r3, [pc, #140]	; (400bbc <pio_configure_pin_group+0xcc>)
  400b30:	4798      	blx	r3
	return 1;
  400b32:	2001      	movs	r0, #1
		break;
  400b34:	e00a      	b.n	400b4c <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  400b36:	460a      	mov	r2, r1
  400b38:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400b3c:	4b20      	ldr	r3, [pc, #128]	; (400bc0 <pio_configure_pin_group+0xd0>)
  400b3e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400b40:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400b44:	bf14      	ite	ne
  400b46:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400b48:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400b4a:	2001      	movs	r0, #1
}
  400b4c:	b002      	add	sp, #8
  400b4e:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  400b50:	460a      	mov	r2, r1
  400b52:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400b56:	4b1a      	ldr	r3, [pc, #104]	; (400bc0 <pio_configure_pin_group+0xd0>)
  400b58:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400b5a:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400b5e:	bf14      	ite	ne
  400b60:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400b62:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400b64:	2001      	movs	r0, #1
  400b66:	e7f1      	b.n	400b4c <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  400b68:	460a      	mov	r2, r1
  400b6a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400b6e:	4b14      	ldr	r3, [pc, #80]	; (400bc0 <pio_configure_pin_group+0xd0>)
  400b70:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400b72:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400b76:	bf14      	ite	ne
  400b78:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400b7a:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400b7c:	2001      	movs	r0, #1
  400b7e:	e7e5      	b.n	400b4c <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400b80:	460a      	mov	r2, r1
  400b82:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400b86:	4b0e      	ldr	r3, [pc, #56]	; (400bc0 <pio_configure_pin_group+0xd0>)
  400b88:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400b8a:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  400b8e:	bf14      	ite	ne
  400b90:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400b92:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400b94:	2001      	movs	r0, #1
  400b96:	e7d9      	b.n	400b4c <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400b98:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  400b9c:	f004 0301 	and.w	r3, r4, #1
  400ba0:	9300      	str	r3, [sp, #0]
  400ba2:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400ba6:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  400baa:	bf14      	ite	ne
  400bac:	2200      	movne	r2, #0
  400bae:	2201      	moveq	r2, #1
  400bb0:	4631      	mov	r1, r6
  400bb2:	4628      	mov	r0, r5
  400bb4:	4c03      	ldr	r4, [pc, #12]	; (400bc4 <pio_configure_pin_group+0xd4>)
  400bb6:	47a0      	blx	r4
	return 1;
  400bb8:	2001      	movs	r0, #1
		break;
  400bba:	e7c7      	b.n	400b4c <pio_configure_pin_group+0x5c>
  400bbc:	00400921 	.word	0x00400921
  400bc0:	00400891 	.word	0x00400891
  400bc4:	00400953 	.word	0x00400953

00400bc8 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400bc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400bcc:	4604      	mov	r4, r0
  400bce:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400bd0:	4b0e      	ldr	r3, [pc, #56]	; (400c0c <pio_handler_process+0x44>)
  400bd2:	4798      	blx	r3
  400bd4:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400bd6:	4620      	mov	r0, r4
  400bd8:	4b0d      	ldr	r3, [pc, #52]	; (400c10 <pio_handler_process+0x48>)
  400bda:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  400bdc:	4005      	ands	r5, r0
  400bde:	d013      	beq.n	400c08 <pio_handler_process+0x40>
  400be0:	4c0c      	ldr	r4, [pc, #48]	; (400c14 <pio_handler_process+0x4c>)
  400be2:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400be6:	e003      	b.n	400bf0 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400be8:	42b4      	cmp	r4, r6
  400bea:	d00d      	beq.n	400c08 <pio_handler_process+0x40>
  400bec:	3410      	adds	r4, #16
		while (status != 0) {
  400bee:	b15d      	cbz	r5, 400c08 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400bf0:	6820      	ldr	r0, [r4, #0]
  400bf2:	4540      	cmp	r0, r8
  400bf4:	d1f8      	bne.n	400be8 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400bf6:	6861      	ldr	r1, [r4, #4]
  400bf8:	4229      	tst	r1, r5
  400bfa:	d0f5      	beq.n	400be8 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  400bfc:	68e3      	ldr	r3, [r4, #12]
  400bfe:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400c00:	6863      	ldr	r3, [r4, #4]
  400c02:	ea25 0503 	bic.w	r5, r5, r3
  400c06:	e7ef      	b.n	400be8 <pio_handler_process+0x20>
  400c08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400c0c:	004009ab 	.word	0x004009ab
  400c10:	004009af 	.word	0x004009af
  400c14:	20000ad4 	.word	0x20000ad4

00400c18 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  400c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  400c1a:	4c18      	ldr	r4, [pc, #96]	; (400c7c <pio_handler_set+0x64>)
  400c1c:	6826      	ldr	r6, [r4, #0]
  400c1e:	2e06      	cmp	r6, #6
  400c20:	d829      	bhi.n	400c76 <pio_handler_set+0x5e>
  400c22:	f04f 0c00 	mov.w	ip, #0
  400c26:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400c28:	4f15      	ldr	r7, [pc, #84]	; (400c80 <pio_handler_set+0x68>)
  400c2a:	e004      	b.n	400c36 <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400c2c:	3401      	adds	r4, #1
  400c2e:	b2e4      	uxtb	r4, r4
  400c30:	46a4      	mov	ip, r4
  400c32:	42a6      	cmp	r6, r4
  400c34:	d309      	bcc.n	400c4a <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  400c36:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400c38:	0125      	lsls	r5, r4, #4
  400c3a:	597d      	ldr	r5, [r7, r5]
  400c3c:	428d      	cmp	r5, r1
  400c3e:	d1f5      	bne.n	400c2c <pio_handler_set+0x14>
  400c40:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  400c44:	686d      	ldr	r5, [r5, #4]
  400c46:	4295      	cmp	r5, r2
  400c48:	d1f0      	bne.n	400c2c <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400c4a:	4d0d      	ldr	r5, [pc, #52]	; (400c80 <pio_handler_set+0x68>)
  400c4c:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  400c50:	eb05 040e 	add.w	r4, r5, lr
  400c54:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  400c58:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  400c5a:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  400c5c:	9906      	ldr	r1, [sp, #24]
  400c5e:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  400c60:	3601      	adds	r6, #1
  400c62:	4566      	cmp	r6, ip
		gs_ul_nb_sources++;
  400c64:	bf04      	itt	eq
  400c66:	4905      	ldreq	r1, [pc, #20]	; (400c7c <pio_handler_set+0x64>)
  400c68:	600e      	streq	r6, [r1, #0]
  400c6a:	4611      	mov	r1, r2
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400c6c:	461a      	mov	r2, r3
  400c6e:	4b05      	ldr	r3, [pc, #20]	; (400c84 <pio_handler_set+0x6c>)
  400c70:	4798      	blx	r3

	return 0;
  400c72:	2000      	movs	r0, #0
  400c74:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
  400c76:	2001      	movs	r0, #1
}
  400c78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  400c7a:	bf00      	nop
  400c7c:	20000b44 	.word	0x20000b44
  400c80:	20000ad4 	.word	0x20000ad4
  400c84:	00400979 	.word	0x00400979

00400c88 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400c88:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  400c8a:	210b      	movs	r1, #11
  400c8c:	4801      	ldr	r0, [pc, #4]	; (400c94 <PIOA_Handler+0xc>)
  400c8e:	4b02      	ldr	r3, [pc, #8]	; (400c98 <PIOA_Handler+0x10>)
  400c90:	4798      	blx	r3
  400c92:	bd08      	pop	{r3, pc}
  400c94:	400e0e00 	.word	0x400e0e00
  400c98:	00400bc9 	.word	0x00400bc9

00400c9c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400c9c:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  400c9e:	210c      	movs	r1, #12
  400ca0:	4801      	ldr	r0, [pc, #4]	; (400ca8 <PIOB_Handler+0xc>)
  400ca2:	4b02      	ldr	r3, [pc, #8]	; (400cac <PIOB_Handler+0x10>)
  400ca4:	4798      	blx	r3
  400ca6:	bd08      	pop	{r3, pc}
  400ca8:	400e1000 	.word	0x400e1000
  400cac:	00400bc9 	.word	0x00400bc9

00400cb0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400cb0:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  400cb2:	210d      	movs	r1, #13
  400cb4:	4801      	ldr	r0, [pc, #4]	; (400cbc <PIOC_Handler+0xc>)
  400cb6:	4b02      	ldr	r3, [pc, #8]	; (400cc0 <PIOC_Handler+0x10>)
  400cb8:	4798      	blx	r3
  400cba:	bd08      	pop	{r3, pc}
  400cbc:	400e1200 	.word	0x400e1200
  400cc0:	00400bc9 	.word	0x00400bc9

00400cc4 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400cc4:	4a17      	ldr	r2, [pc, #92]	; (400d24 <pmc_switch_mck_to_pllack+0x60>)
  400cc6:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400cc8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  400ccc:	4318      	orrs	r0, r3
  400cce:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400cd0:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400cd2:	f013 0f08 	tst.w	r3, #8
  400cd6:	d10a      	bne.n	400cee <pmc_switch_mck_to_pllack+0x2a>
  400cd8:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400cdc:	4911      	ldr	r1, [pc, #68]	; (400d24 <pmc_switch_mck_to_pllack+0x60>)
  400cde:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400ce0:	f012 0f08 	tst.w	r2, #8
  400ce4:	d103      	bne.n	400cee <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ce6:	3b01      	subs	r3, #1
  400ce8:	d1f9      	bne.n	400cde <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400cea:	2001      	movs	r0, #1
  400cec:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400cee:	4a0d      	ldr	r2, [pc, #52]	; (400d24 <pmc_switch_mck_to_pllack+0x60>)
  400cf0:	6b13      	ldr	r3, [r2, #48]	; 0x30
  400cf2:	f023 0303 	bic.w	r3, r3, #3
  400cf6:	f043 0302 	orr.w	r3, r3, #2
  400cfa:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400cfc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400cfe:	f013 0f08 	tst.w	r3, #8
  400d02:	d10a      	bne.n	400d1a <pmc_switch_mck_to_pllack+0x56>
  400d04:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400d08:	4906      	ldr	r1, [pc, #24]	; (400d24 <pmc_switch_mck_to_pllack+0x60>)
  400d0a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400d0c:	f012 0f08 	tst.w	r2, #8
  400d10:	d105      	bne.n	400d1e <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400d12:	3b01      	subs	r3, #1
  400d14:	d1f9      	bne.n	400d0a <pmc_switch_mck_to_pllack+0x46>
			return 1;
  400d16:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400d18:	4770      	bx	lr
	return 0;
  400d1a:	2000      	movs	r0, #0
  400d1c:	4770      	bx	lr
  400d1e:	2000      	movs	r0, #0
  400d20:	4770      	bx	lr
  400d22:	bf00      	nop
  400d24:	400e0400 	.word	0x400e0400

00400d28 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400d28:	b9c8      	cbnz	r0, 400d5e <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d2a:	4a11      	ldr	r2, [pc, #68]	; (400d70 <pmc_switch_mainck_to_xtal+0x48>)
  400d2c:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400d2e:	0209      	lsls	r1, r1, #8
  400d30:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400d32:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  400d36:	f023 0303 	bic.w	r3, r3, #3
  400d3a:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400d3e:	f043 0301 	orr.w	r3, r3, #1
  400d42:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d44:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400d46:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400d48:	f013 0f01 	tst.w	r3, #1
  400d4c:	d0fb      	beq.n	400d46 <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400d4e:	4a08      	ldr	r2, [pc, #32]	; (400d70 <pmc_switch_mainck_to_xtal+0x48>)
  400d50:	6a13      	ldr	r3, [r2, #32]
  400d52:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  400d56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400d5a:	6213      	str	r3, [r2, #32]
  400d5c:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400d5e:	4904      	ldr	r1, [pc, #16]	; (400d70 <pmc_switch_mainck_to_xtal+0x48>)
  400d60:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400d62:	4a04      	ldr	r2, [pc, #16]	; (400d74 <pmc_switch_mainck_to_xtal+0x4c>)
  400d64:	401a      	ands	r2, r3
  400d66:	4b04      	ldr	r3, [pc, #16]	; (400d78 <pmc_switch_mainck_to_xtal+0x50>)
  400d68:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400d6a:	620b      	str	r3, [r1, #32]
  400d6c:	4770      	bx	lr
  400d6e:	bf00      	nop
  400d70:	400e0400 	.word	0x400e0400
  400d74:	fec8fffc 	.word	0xfec8fffc
  400d78:	01370002 	.word	0x01370002

00400d7c <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400d7c:	4b02      	ldr	r3, [pc, #8]	; (400d88 <pmc_osc_is_ready_mainck+0xc>)
  400d7e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400d80:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  400d84:	4770      	bx	lr
  400d86:	bf00      	nop
  400d88:	400e0400 	.word	0x400e0400

00400d8c <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400d8c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400d90:	4b01      	ldr	r3, [pc, #4]	; (400d98 <pmc_disable_pllack+0xc>)
  400d92:	629a      	str	r2, [r3, #40]	; 0x28
  400d94:	4770      	bx	lr
  400d96:	bf00      	nop
  400d98:	400e0400 	.word	0x400e0400

00400d9c <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400d9c:	4b02      	ldr	r3, [pc, #8]	; (400da8 <pmc_is_locked_pllack+0xc>)
  400d9e:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  400da0:	f000 0002 	and.w	r0, r0, #2
  400da4:	4770      	bx	lr
  400da6:	bf00      	nop
  400da8:	400e0400 	.word	0x400e0400

00400dac <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  400dac:	281f      	cmp	r0, #31
  400dae:	d80c      	bhi.n	400dca <pmc_enable_periph_clk+0x1e>
		return 1;
	}

	if (ul_id < 32) {
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400db0:	4b08      	ldr	r3, [pc, #32]	; (400dd4 <pmc_enable_periph_clk+0x28>)
  400db2:	699a      	ldr	r2, [r3, #24]
  400db4:	2301      	movs	r3, #1
  400db6:	4083      	lsls	r3, r0
  400db8:	4393      	bics	r3, r2
  400dba:	d008      	beq.n	400dce <pmc_enable_periph_clk+0x22>
			PMC->PMC_PCER0 = 1 << ul_id;
  400dbc:	2301      	movs	r3, #1
  400dbe:	fa03 f000 	lsl.w	r0, r3, r0
  400dc2:	4b04      	ldr	r3, [pc, #16]	; (400dd4 <pmc_enable_periph_clk+0x28>)
  400dc4:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  400dc6:	2000      	movs	r0, #0
  400dc8:	4770      	bx	lr
		return 1;
  400dca:	2001      	movs	r0, #1
  400dcc:	4770      	bx	lr
	return 0;
  400dce:	2000      	movs	r0, #0
}
  400dd0:	4770      	bx	lr
  400dd2:	bf00      	nop
  400dd4:	400e0400 	.word	0x400e0400

00400dd8 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400dd8:	e7fe      	b.n	400dd8 <Dummy_Handler>
	...

00400ddc <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  400ddc:	b508      	push	{r3, lr}

	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
  400dde:	4b1c      	ldr	r3, [pc, #112]	; (400e50 <Reset_Handler+0x74>)
  400de0:	4a1c      	ldr	r2, [pc, #112]	; (400e54 <Reset_Handler+0x78>)
  400de2:	429a      	cmp	r2, r3
  400de4:	d010      	beq.n	400e08 <Reset_Handler+0x2c>
		for (; pDest < &_erelocate;) {
  400de6:	4b1c      	ldr	r3, [pc, #112]	; (400e58 <Reset_Handler+0x7c>)
  400de8:	4a19      	ldr	r2, [pc, #100]	; (400e50 <Reset_Handler+0x74>)
  400dea:	429a      	cmp	r2, r3
  400dec:	d20c      	bcs.n	400e08 <Reset_Handler+0x2c>
  400dee:	3b01      	subs	r3, #1
  400df0:	1a9b      	subs	r3, r3, r2
  400df2:	f023 0303 	bic.w	r3, r3, #3
  400df6:	3304      	adds	r3, #4
  400df8:	4413      	add	r3, r2
  400dfa:	4916      	ldr	r1, [pc, #88]	; (400e54 <Reset_Handler+0x78>)
			*pDest++ = *pSrc++;
  400dfc:	f851 0b04 	ldr.w	r0, [r1], #4
  400e00:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  400e04:	429a      	cmp	r2, r3
  400e06:	d1f9      	bne.n	400dfc <Reset_Handler+0x20>
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  400e08:	4b14      	ldr	r3, [pc, #80]	; (400e5c <Reset_Handler+0x80>)
  400e0a:	4a15      	ldr	r2, [pc, #84]	; (400e60 <Reset_Handler+0x84>)
  400e0c:	429a      	cmp	r2, r3
  400e0e:	d20a      	bcs.n	400e26 <Reset_Handler+0x4a>
  400e10:	3b01      	subs	r3, #1
  400e12:	1a9b      	subs	r3, r3, r2
  400e14:	f023 0303 	bic.w	r3, r3, #3
  400e18:	3304      	adds	r3, #4
  400e1a:	4413      	add	r3, r2
		*pDest++ = 0;
  400e1c:	2100      	movs	r1, #0
  400e1e:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  400e22:	4293      	cmp	r3, r2
  400e24:	d1fb      	bne.n	400e1e <Reset_Handler+0x42>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  400e26:	4b0f      	ldr	r3, [pc, #60]	; (400e64 <Reset_Handler+0x88>)
  400e28:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
  400e2c:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
  400e30:	490d      	ldr	r1, [pc, #52]	; (400e68 <Reset_Handler+0x8c>)
  400e32:	608a      	str	r2, [r1, #8]

	if (((uint32_t) pSrc >= IRAM_ADDR) && ((uint32_t) pSrc < IRAM_ADDR + IRAM_SIZE)) {
  400e34:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
  400e38:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
  400e3c:	d203      	bcs.n	400e46 <Reset_Handler+0x6a>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
  400e3e:	688b      	ldr	r3, [r1, #8]
  400e40:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400e44:	608b      	str	r3, [r1, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
  400e46:	4b09      	ldr	r3, [pc, #36]	; (400e6c <Reset_Handler+0x90>)
  400e48:	4798      	blx	r3

	/* Branch to main function */
	main();
  400e4a:	4b09      	ldr	r3, [pc, #36]	; (400e70 <Reset_Handler+0x94>)
  400e4c:	4798      	blx	r3
  400e4e:	e7fe      	b.n	400e4e <Reset_Handler+0x72>
  400e50:	20000000 	.word	0x20000000
  400e54:	00404388 	.word	0x00404388
  400e58:	20000ab4 	.word	0x20000ab4
  400e5c:	20000bb4 	.word	0x20000bb4
  400e60:	20000ab4 	.word	0x20000ab4
  400e64:	00400000 	.word	0x00400000
  400e68:	e000ed00 	.word	0xe000ed00
  400e6c:	004013b9 	.word	0x004013b9
  400e70:	00400fc5 	.word	0x00400fc5

00400e74 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate(void)
{
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
  400e74:	4b38      	ldr	r3, [pc, #224]	; (400f58 <SystemCoreClockUpdate+0xe4>)
  400e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e78:	f003 0303 	and.w	r3, r3, #3
  400e7c:	2b01      	cmp	r3, #1
  400e7e:	d01d      	beq.n	400ebc <SystemCoreClockUpdate+0x48>
  400e80:	b183      	cbz	r3, 400ea4 <SystemCoreClockUpdate+0x30>
  400e82:	2b02      	cmp	r3, #2
  400e84:	d036      	beq.n	400ef4 <SystemCoreClockUpdate+0x80>
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
			                         CKGR_PLLAR_DIVA_Pos));
		break;
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
  400e86:	4b34      	ldr	r3, [pc, #208]	; (400f58 <SystemCoreClockUpdate+0xe4>)
  400e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400e8a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400e8e:	2b70      	cmp	r3, #112	; 0x70
  400e90:	d059      	beq.n	400f46 <SystemCoreClockUpdate+0xd2>
		SystemCoreClock /= 3U;
	} else { 
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
  400e92:	4b31      	ldr	r3, [pc, #196]	; (400f58 <SystemCoreClockUpdate+0xe4>)
  400e94:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  400e96:	4931      	ldr	r1, [pc, #196]	; (400f5c <SystemCoreClockUpdate+0xe8>)
  400e98:	f3c2 1202 	ubfx	r2, r2, #4, #3
  400e9c:	680b      	ldr	r3, [r1, #0]
  400e9e:	40d3      	lsrs	r3, r2
  400ea0:	600b      	str	r3, [r1, #0]
  400ea2:	4770      	bx	lr
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
  400ea4:	4b2e      	ldr	r3, [pc, #184]	; (400f60 <SystemCoreClockUpdate+0xec>)
  400ea6:	695b      	ldr	r3, [r3, #20]
  400ea8:	f013 0f80 	tst.w	r3, #128	; 0x80
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400eac:	bf14      	ite	ne
  400eae:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400eb2:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400eb6:	4b29      	ldr	r3, [pc, #164]	; (400f5c <SystemCoreClockUpdate+0xe8>)
  400eb8:	601a      	str	r2, [r3, #0]
  400eba:	e7e4      	b.n	400e86 <SystemCoreClockUpdate+0x12>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  400ebc:	4b26      	ldr	r3, [pc, #152]	; (400f58 <SystemCoreClockUpdate+0xe4>)
  400ebe:	6a1b      	ldr	r3, [r3, #32]
  400ec0:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400ec4:	d003      	beq.n	400ece <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400ec6:	4a27      	ldr	r2, [pc, #156]	; (400f64 <SystemCoreClockUpdate+0xf0>)
  400ec8:	4b24      	ldr	r3, [pc, #144]	; (400f5c <SystemCoreClockUpdate+0xe8>)
  400eca:	601a      	str	r2, [r3, #0]
  400ecc:	e7db      	b.n	400e86 <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400ece:	4a26      	ldr	r2, [pc, #152]	; (400f68 <SystemCoreClockUpdate+0xf4>)
  400ed0:	4b22      	ldr	r3, [pc, #136]	; (400f5c <SystemCoreClockUpdate+0xe8>)
  400ed2:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  400ed4:	4b20      	ldr	r3, [pc, #128]	; (400f58 <SystemCoreClockUpdate+0xe4>)
  400ed6:	6a1b      	ldr	r3, [r3, #32]
  400ed8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400edc:	2b10      	cmp	r3, #16
  400ede:	d005      	beq.n	400eec <SystemCoreClockUpdate+0x78>
  400ee0:	2b20      	cmp	r3, #32
  400ee2:	d1d0      	bne.n	400e86 <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 3U;
  400ee4:	4a1f      	ldr	r2, [pc, #124]	; (400f64 <SystemCoreClockUpdate+0xf0>)
  400ee6:	4b1d      	ldr	r3, [pc, #116]	; (400f5c <SystemCoreClockUpdate+0xe8>)
  400ee8:	601a      	str	r2, [r3, #0]
				break;
  400eea:	e7cc      	b.n	400e86 <SystemCoreClockUpdate+0x12>
				SystemCoreClock *= 2U;
  400eec:	4a1f      	ldr	r2, [pc, #124]	; (400f6c <SystemCoreClockUpdate+0xf8>)
  400eee:	4b1b      	ldr	r3, [pc, #108]	; (400f5c <SystemCoreClockUpdate+0xe8>)
  400ef0:	601a      	str	r2, [r3, #0]
				break;
  400ef2:	e7c8      	b.n	400e86 <SystemCoreClockUpdate+0x12>
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
  400ef4:	4b18      	ldr	r3, [pc, #96]	; (400f58 <SystemCoreClockUpdate+0xe4>)
  400ef6:	6a1b      	ldr	r3, [r3, #32]
  400ef8:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400efc:	d010      	beq.n	400f20 <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
  400efe:	4a19      	ldr	r2, [pc, #100]	; (400f64 <SystemCoreClockUpdate+0xf0>)
  400f00:	4b16      	ldr	r3, [pc, #88]	; (400f5c <SystemCoreClockUpdate+0xe8>)
  400f02:	601a      	str	r2, [r3, #0]
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  400f04:	4a14      	ldr	r2, [pc, #80]	; (400f58 <SystemCoreClockUpdate+0xe4>)
  400f06:	6a91      	ldr	r1, [r2, #40]	; 0x28
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  400f08:	6a92      	ldr	r2, [r2, #40]	; 0x28
  400f0a:	4814      	ldr	r0, [pc, #80]	; (400f5c <SystemCoreClockUpdate+0xe8>)
		SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
  400f0c:	f3c1 410a 	ubfx	r1, r1, #16, #11
  400f10:	6803      	ldr	r3, [r0, #0]
  400f12:	fb01 3303 	mla	r3, r1, r3, r3
		SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
  400f16:	b2d2      	uxtb	r2, r2
  400f18:	fbb3 f3f2 	udiv	r3, r3, r2
  400f1c:	6003      	str	r3, [r0, #0]
		break;
  400f1e:	e7b2      	b.n	400e86 <SystemCoreClockUpdate+0x12>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400f20:	4a11      	ldr	r2, [pc, #68]	; (400f68 <SystemCoreClockUpdate+0xf4>)
  400f22:	4b0e      	ldr	r3, [pc, #56]	; (400f5c <SystemCoreClockUpdate+0xe8>)
  400f24:	601a      	str	r2, [r3, #0]
			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
  400f26:	4b0c      	ldr	r3, [pc, #48]	; (400f58 <SystemCoreClockUpdate+0xe4>)
  400f28:	6a1b      	ldr	r3, [r3, #32]
  400f2a:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400f2e:	2b10      	cmp	r3, #16
  400f30:	d005      	beq.n	400f3e <SystemCoreClockUpdate+0xca>
  400f32:	2b20      	cmp	r3, #32
  400f34:	d1e6      	bne.n	400f04 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 3U;
  400f36:	4a0b      	ldr	r2, [pc, #44]	; (400f64 <SystemCoreClockUpdate+0xf0>)
  400f38:	4b08      	ldr	r3, [pc, #32]	; (400f5c <SystemCoreClockUpdate+0xe8>)
  400f3a:	601a      	str	r2, [r3, #0]
				break;
  400f3c:	e7e2      	b.n	400f04 <SystemCoreClockUpdate+0x90>
				SystemCoreClock *= 2U;
  400f3e:	4a0b      	ldr	r2, [pc, #44]	; (400f6c <SystemCoreClockUpdate+0xf8>)
  400f40:	4b06      	ldr	r3, [pc, #24]	; (400f5c <SystemCoreClockUpdate+0xe8>)
  400f42:	601a      	str	r2, [r3, #0]
				break;
  400f44:	e7de      	b.n	400f04 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  400f46:	4a05      	ldr	r2, [pc, #20]	; (400f5c <SystemCoreClockUpdate+0xe8>)
  400f48:	6813      	ldr	r3, [r2, #0]
  400f4a:	4909      	ldr	r1, [pc, #36]	; (400f70 <SystemCoreClockUpdate+0xfc>)
  400f4c:	fba1 1303 	umull	r1, r3, r1, r3
  400f50:	085b      	lsrs	r3, r3, #1
  400f52:	6013      	str	r3, [r2, #0]
  400f54:	4770      	bx	lr
  400f56:	bf00      	nop
  400f58:	400e0400 	.word	0x400e0400
  400f5c:	20000104 	.word	0x20000104
  400f60:	400e1410 	.word	0x400e1410
  400f64:	00b71b00 	.word	0x00b71b00
  400f68:	003d0900 	.word	0x003d0900
  400f6c:	007a1200 	.word	0x007a1200
  400f70:	aaaaaaab 	.word	0xaaaaaaab

00400f74 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400f74:	4b0a      	ldr	r3, [pc, #40]	; (400fa0 <_sbrk+0x2c>)
  400f76:	681b      	ldr	r3, [r3, #0]
  400f78:	b153      	cbz	r3, 400f90 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400f7a:	4b09      	ldr	r3, [pc, #36]	; (400fa0 <_sbrk+0x2c>)
  400f7c:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400f7e:	181a      	adds	r2, r3, r0
  400f80:	4908      	ldr	r1, [pc, #32]	; (400fa4 <_sbrk+0x30>)
  400f82:	4291      	cmp	r1, r2
  400f84:	db08      	blt.n	400f98 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400f86:	4610      	mov	r0, r2
  400f88:	4a05      	ldr	r2, [pc, #20]	; (400fa0 <_sbrk+0x2c>)
  400f8a:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400f8c:	4618      	mov	r0, r3
  400f8e:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400f90:	4a05      	ldr	r2, [pc, #20]	; (400fa8 <_sbrk+0x34>)
  400f92:	4b03      	ldr	r3, [pc, #12]	; (400fa0 <_sbrk+0x2c>)
  400f94:	601a      	str	r2, [r3, #0]
  400f96:	e7f0      	b.n	400f7a <_sbrk+0x6>
		return (caddr_t) -1;	
  400f98:	f04f 30ff 	mov.w	r0, #4294967295
}
  400f9c:	4770      	bx	lr
  400f9e:	bf00      	nop
  400fa0:	20000b48 	.word	0x20000b48
  400fa4:	20005ffc 	.word	0x20005ffc
  400fa8:	200013b8 	.word	0x200013b8

00400fac <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400fac:	f04f 30ff 	mov.w	r0, #4294967295
  400fb0:	4770      	bx	lr

00400fb2 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400fb2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400fb6:	604b      	str	r3, [r1, #4]

	return 0;
}
  400fb8:	2000      	movs	r0, #0
  400fba:	4770      	bx	lr

00400fbc <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400fbc:	2001      	movs	r0, #1
  400fbe:	4770      	bx	lr

00400fc0 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400fc0:	2000      	movs	r0, #0
  400fc2:	4770      	bx	lr

00400fc4 <main>:
 */
#include <asf.h>
#include "BeamBall.h"

int main (void)
{
  400fc4:	b508      	push	{r3, lr}
	sysclk_init();
  400fc6:	4b08      	ldr	r3, [pc, #32]	; (400fe8 <main+0x24>)
  400fc8:	4798      	blx	r3
	board_init();
  400fca:	4b08      	ldr	r3, [pc, #32]	; (400fec <main+0x28>)
  400fcc:	4798      	blx	r3
	vConfigureUART();
  400fce:	4b08      	ldr	r3, [pc, #32]	; (400ff0 <main+0x2c>)
  400fd0:	4798      	blx	r3

	puts("Inicializing Beam Ball\r\n");
  400fd2:	4808      	ldr	r0, [pc, #32]	; (400ff4 <main+0x30>)
  400fd4:	4c08      	ldr	r4, [pc, #32]	; (400ff8 <main+0x34>)
  400fd6:	47a0      	blx	r4
	vConfigureButton(); //novo
  400fd8:	4b08      	ldr	r3, [pc, #32]	; (400ffc <main+0x38>)
  400fda:	4798      	blx	r3
	vConfigurePWM();
  400fdc:	4b08      	ldr	r3, [pc, #32]	; (401000 <main+0x3c>)
  400fde:	4798      	blx	r3
	puts("PWM configured complete\r\n");
  400fe0:	4808      	ldr	r0, [pc, #32]	; (401004 <main+0x40>)
  400fe2:	47a0      	blx	r4
  400fe4:	e7fe      	b.n	400fe4 <main+0x20>
  400fe6:	bf00      	nop
  400fe8:	00400759 	.word	0x00400759
  400fec:	004007bd 	.word	0x004007bd
  400ff0:	004004b5 	.word	0x004004b5
  400ff4:	004041bc 	.word	0x004041bc
  400ff8:	00401535 	.word	0x00401535
  400ffc:	004006c1 	.word	0x004006c1
  401000:	00400595 	.word	0x00400595
  401004:	004041d8 	.word	0x004041d8

00401008 <__aeabi_drsub>:
  401008:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40100c:	e002      	b.n	401014 <__adddf3>
  40100e:	bf00      	nop

00401010 <__aeabi_dsub>:
  401010:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00401014 <__adddf3>:
  401014:	b530      	push	{r4, r5, lr}
  401016:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40101a:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40101e:	ea94 0f05 	teq	r4, r5
  401022:	bf08      	it	eq
  401024:	ea90 0f02 	teqeq	r0, r2
  401028:	bf1f      	itttt	ne
  40102a:	ea54 0c00 	orrsne.w	ip, r4, r0
  40102e:	ea55 0c02 	orrsne.w	ip, r5, r2
  401032:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  401036:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40103a:	f000 80e2 	beq.w	401202 <__adddf3+0x1ee>
  40103e:	ea4f 5454 	mov.w	r4, r4, lsr #21
  401042:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  401046:	bfb8      	it	lt
  401048:	426d      	neglt	r5, r5
  40104a:	dd0c      	ble.n	401066 <__adddf3+0x52>
  40104c:	442c      	add	r4, r5
  40104e:	ea80 0202 	eor.w	r2, r0, r2
  401052:	ea81 0303 	eor.w	r3, r1, r3
  401056:	ea82 0000 	eor.w	r0, r2, r0
  40105a:	ea83 0101 	eor.w	r1, r3, r1
  40105e:	ea80 0202 	eor.w	r2, r0, r2
  401062:	ea81 0303 	eor.w	r3, r1, r3
  401066:	2d36      	cmp	r5, #54	; 0x36
  401068:	bf88      	it	hi
  40106a:	bd30      	pophi	{r4, r5, pc}
  40106c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  401070:	ea4f 3101 	mov.w	r1, r1, lsl #12
  401074:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  401078:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40107c:	d002      	beq.n	401084 <__adddf3+0x70>
  40107e:	4240      	negs	r0, r0
  401080:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401084:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  401088:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40108c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  401090:	d002      	beq.n	401098 <__adddf3+0x84>
  401092:	4252      	negs	r2, r2
  401094:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  401098:	ea94 0f05 	teq	r4, r5
  40109c:	f000 80a7 	beq.w	4011ee <__adddf3+0x1da>
  4010a0:	f1a4 0401 	sub.w	r4, r4, #1
  4010a4:	f1d5 0e20 	rsbs	lr, r5, #32
  4010a8:	db0d      	blt.n	4010c6 <__adddf3+0xb2>
  4010aa:	fa02 fc0e 	lsl.w	ip, r2, lr
  4010ae:	fa22 f205 	lsr.w	r2, r2, r5
  4010b2:	1880      	adds	r0, r0, r2
  4010b4:	f141 0100 	adc.w	r1, r1, #0
  4010b8:	fa03 f20e 	lsl.w	r2, r3, lr
  4010bc:	1880      	adds	r0, r0, r2
  4010be:	fa43 f305 	asr.w	r3, r3, r5
  4010c2:	4159      	adcs	r1, r3
  4010c4:	e00e      	b.n	4010e4 <__adddf3+0xd0>
  4010c6:	f1a5 0520 	sub.w	r5, r5, #32
  4010ca:	f10e 0e20 	add.w	lr, lr, #32
  4010ce:	2a01      	cmp	r2, #1
  4010d0:	fa03 fc0e 	lsl.w	ip, r3, lr
  4010d4:	bf28      	it	cs
  4010d6:	f04c 0c02 	orrcs.w	ip, ip, #2
  4010da:	fa43 f305 	asr.w	r3, r3, r5
  4010de:	18c0      	adds	r0, r0, r3
  4010e0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  4010e4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4010e8:	d507      	bpl.n	4010fa <__adddf3+0xe6>
  4010ea:	f04f 0e00 	mov.w	lr, #0
  4010ee:	f1dc 0c00 	rsbs	ip, ip, #0
  4010f2:	eb7e 0000 	sbcs.w	r0, lr, r0
  4010f6:	eb6e 0101 	sbc.w	r1, lr, r1
  4010fa:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  4010fe:	d31b      	bcc.n	401138 <__adddf3+0x124>
  401100:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  401104:	d30c      	bcc.n	401120 <__adddf3+0x10c>
  401106:	0849      	lsrs	r1, r1, #1
  401108:	ea5f 0030 	movs.w	r0, r0, rrx
  40110c:	ea4f 0c3c 	mov.w	ip, ip, rrx
  401110:	f104 0401 	add.w	r4, r4, #1
  401114:	ea4f 5244 	mov.w	r2, r4, lsl #21
  401118:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40111c:	f080 809a 	bcs.w	401254 <__adddf3+0x240>
  401120:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  401124:	bf08      	it	eq
  401126:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40112a:	f150 0000 	adcs.w	r0, r0, #0
  40112e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  401132:	ea41 0105 	orr.w	r1, r1, r5
  401136:	bd30      	pop	{r4, r5, pc}
  401138:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40113c:	4140      	adcs	r0, r0
  40113e:	eb41 0101 	adc.w	r1, r1, r1
  401142:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  401146:	f1a4 0401 	sub.w	r4, r4, #1
  40114a:	d1e9      	bne.n	401120 <__adddf3+0x10c>
  40114c:	f091 0f00 	teq	r1, #0
  401150:	bf04      	itt	eq
  401152:	4601      	moveq	r1, r0
  401154:	2000      	moveq	r0, #0
  401156:	fab1 f381 	clz	r3, r1
  40115a:	bf08      	it	eq
  40115c:	3320      	addeq	r3, #32
  40115e:	f1a3 030b 	sub.w	r3, r3, #11
  401162:	f1b3 0220 	subs.w	r2, r3, #32
  401166:	da0c      	bge.n	401182 <__adddf3+0x16e>
  401168:	320c      	adds	r2, #12
  40116a:	dd08      	ble.n	40117e <__adddf3+0x16a>
  40116c:	f102 0c14 	add.w	ip, r2, #20
  401170:	f1c2 020c 	rsb	r2, r2, #12
  401174:	fa01 f00c 	lsl.w	r0, r1, ip
  401178:	fa21 f102 	lsr.w	r1, r1, r2
  40117c:	e00c      	b.n	401198 <__adddf3+0x184>
  40117e:	f102 0214 	add.w	r2, r2, #20
  401182:	bfd8      	it	le
  401184:	f1c2 0c20 	rsble	ip, r2, #32
  401188:	fa01 f102 	lsl.w	r1, r1, r2
  40118c:	fa20 fc0c 	lsr.w	ip, r0, ip
  401190:	bfdc      	itt	le
  401192:	ea41 010c 	orrle.w	r1, r1, ip
  401196:	4090      	lslle	r0, r2
  401198:	1ae4      	subs	r4, r4, r3
  40119a:	bfa2      	ittt	ge
  40119c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  4011a0:	4329      	orrge	r1, r5
  4011a2:	bd30      	popge	{r4, r5, pc}
  4011a4:	ea6f 0404 	mvn.w	r4, r4
  4011a8:	3c1f      	subs	r4, #31
  4011aa:	da1c      	bge.n	4011e6 <__adddf3+0x1d2>
  4011ac:	340c      	adds	r4, #12
  4011ae:	dc0e      	bgt.n	4011ce <__adddf3+0x1ba>
  4011b0:	f104 0414 	add.w	r4, r4, #20
  4011b4:	f1c4 0220 	rsb	r2, r4, #32
  4011b8:	fa20 f004 	lsr.w	r0, r0, r4
  4011bc:	fa01 f302 	lsl.w	r3, r1, r2
  4011c0:	ea40 0003 	orr.w	r0, r0, r3
  4011c4:	fa21 f304 	lsr.w	r3, r1, r4
  4011c8:	ea45 0103 	orr.w	r1, r5, r3
  4011cc:	bd30      	pop	{r4, r5, pc}
  4011ce:	f1c4 040c 	rsb	r4, r4, #12
  4011d2:	f1c4 0220 	rsb	r2, r4, #32
  4011d6:	fa20 f002 	lsr.w	r0, r0, r2
  4011da:	fa01 f304 	lsl.w	r3, r1, r4
  4011de:	ea40 0003 	orr.w	r0, r0, r3
  4011e2:	4629      	mov	r1, r5
  4011e4:	bd30      	pop	{r4, r5, pc}
  4011e6:	fa21 f004 	lsr.w	r0, r1, r4
  4011ea:	4629      	mov	r1, r5
  4011ec:	bd30      	pop	{r4, r5, pc}
  4011ee:	f094 0f00 	teq	r4, #0
  4011f2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  4011f6:	bf06      	itte	eq
  4011f8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  4011fc:	3401      	addeq	r4, #1
  4011fe:	3d01      	subne	r5, #1
  401200:	e74e      	b.n	4010a0 <__adddf3+0x8c>
  401202:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401206:	bf18      	it	ne
  401208:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40120c:	d029      	beq.n	401262 <__adddf3+0x24e>
  40120e:	ea94 0f05 	teq	r4, r5
  401212:	bf08      	it	eq
  401214:	ea90 0f02 	teqeq	r0, r2
  401218:	d005      	beq.n	401226 <__adddf3+0x212>
  40121a:	ea54 0c00 	orrs.w	ip, r4, r0
  40121e:	bf04      	itt	eq
  401220:	4619      	moveq	r1, r3
  401222:	4610      	moveq	r0, r2
  401224:	bd30      	pop	{r4, r5, pc}
  401226:	ea91 0f03 	teq	r1, r3
  40122a:	bf1e      	ittt	ne
  40122c:	2100      	movne	r1, #0
  40122e:	2000      	movne	r0, #0
  401230:	bd30      	popne	{r4, r5, pc}
  401232:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  401236:	d105      	bne.n	401244 <__adddf3+0x230>
  401238:	0040      	lsls	r0, r0, #1
  40123a:	4149      	adcs	r1, r1
  40123c:	bf28      	it	cs
  40123e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  401242:	bd30      	pop	{r4, r5, pc}
  401244:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  401248:	bf3c      	itt	cc
  40124a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40124e:	bd30      	popcc	{r4, r5, pc}
  401250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401254:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  401258:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40125c:	f04f 0000 	mov.w	r0, #0
  401260:	bd30      	pop	{r4, r5, pc}
  401262:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  401266:	bf1a      	itte	ne
  401268:	4619      	movne	r1, r3
  40126a:	4610      	movne	r0, r2
  40126c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  401270:	bf1c      	itt	ne
  401272:	460b      	movne	r3, r1
  401274:	4602      	movne	r2, r0
  401276:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40127a:	bf06      	itte	eq
  40127c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  401280:	ea91 0f03 	teqeq	r1, r3
  401284:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  401288:	bd30      	pop	{r4, r5, pc}
  40128a:	bf00      	nop

0040128c <__aeabi_ui2d>:
  40128c:	f090 0f00 	teq	r0, #0
  401290:	bf04      	itt	eq
  401292:	2100      	moveq	r1, #0
  401294:	4770      	bxeq	lr
  401296:	b530      	push	{r4, r5, lr}
  401298:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40129c:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4012a0:	f04f 0500 	mov.w	r5, #0
  4012a4:	f04f 0100 	mov.w	r1, #0
  4012a8:	e750      	b.n	40114c <__adddf3+0x138>
  4012aa:	bf00      	nop

004012ac <__aeabi_i2d>:
  4012ac:	f090 0f00 	teq	r0, #0
  4012b0:	bf04      	itt	eq
  4012b2:	2100      	moveq	r1, #0
  4012b4:	4770      	bxeq	lr
  4012b6:	b530      	push	{r4, r5, lr}
  4012b8:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4012bc:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4012c0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  4012c4:	bf48      	it	mi
  4012c6:	4240      	negmi	r0, r0
  4012c8:	f04f 0100 	mov.w	r1, #0
  4012cc:	e73e      	b.n	40114c <__adddf3+0x138>
  4012ce:	bf00      	nop

004012d0 <__aeabi_f2d>:
  4012d0:	0042      	lsls	r2, r0, #1
  4012d2:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4012d6:	ea4f 0131 	mov.w	r1, r1, rrx
  4012da:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4012de:	bf1f      	itttt	ne
  4012e0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4012e4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4012e8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4012ec:	4770      	bxne	lr
  4012ee:	f092 0f00 	teq	r2, #0
  4012f2:	bf14      	ite	ne
  4012f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4012f8:	4770      	bxeq	lr
  4012fa:	b530      	push	{r4, r5, lr}
  4012fc:	f44f 7460 	mov.w	r4, #896	; 0x380
  401300:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  401304:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  401308:	e720      	b.n	40114c <__adddf3+0x138>
  40130a:	bf00      	nop

0040130c <__aeabi_ul2d>:
  40130c:	ea50 0201 	orrs.w	r2, r0, r1
  401310:	bf08      	it	eq
  401312:	4770      	bxeq	lr
  401314:	b530      	push	{r4, r5, lr}
  401316:	f04f 0500 	mov.w	r5, #0
  40131a:	e00a      	b.n	401332 <__aeabi_l2d+0x16>

0040131c <__aeabi_l2d>:
  40131c:	ea50 0201 	orrs.w	r2, r0, r1
  401320:	bf08      	it	eq
  401322:	4770      	bxeq	lr
  401324:	b530      	push	{r4, r5, lr}
  401326:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40132a:	d502      	bpl.n	401332 <__aeabi_l2d+0x16>
  40132c:	4240      	negs	r0, r0
  40132e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  401332:	f44f 6480 	mov.w	r4, #1024	; 0x400
  401336:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40133a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40133e:	f43f aedc 	beq.w	4010fa <__adddf3+0xe6>
  401342:	f04f 0203 	mov.w	r2, #3
  401346:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40134a:	bf18      	it	ne
  40134c:	3203      	addne	r2, #3
  40134e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  401352:	bf18      	it	ne
  401354:	3203      	addne	r2, #3
  401356:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40135a:	f1c2 0320 	rsb	r3, r2, #32
  40135e:	fa00 fc03 	lsl.w	ip, r0, r3
  401362:	fa20 f002 	lsr.w	r0, r0, r2
  401366:	fa01 fe03 	lsl.w	lr, r1, r3
  40136a:	ea40 000e 	orr.w	r0, r0, lr
  40136e:	fa21 f102 	lsr.w	r1, r1, r2
  401372:	4414      	add	r4, r2
  401374:	e6c1      	b.n	4010fa <__adddf3+0xe6>
  401376:	bf00      	nop

00401378 <__aeabi_d2uiz>:
  401378:	004a      	lsls	r2, r1, #1
  40137a:	d211      	bcs.n	4013a0 <__aeabi_d2uiz+0x28>
  40137c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  401380:	d211      	bcs.n	4013a6 <__aeabi_d2uiz+0x2e>
  401382:	d50d      	bpl.n	4013a0 <__aeabi_d2uiz+0x28>
  401384:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  401388:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  40138c:	d40e      	bmi.n	4013ac <__aeabi_d2uiz+0x34>
  40138e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  401392:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  401396:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  40139a:	fa23 f002 	lsr.w	r0, r3, r2
  40139e:	4770      	bx	lr
  4013a0:	f04f 0000 	mov.w	r0, #0
  4013a4:	4770      	bx	lr
  4013a6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4013aa:	d102      	bne.n	4013b2 <__aeabi_d2uiz+0x3a>
  4013ac:	f04f 30ff 	mov.w	r0, #4294967295
  4013b0:	4770      	bx	lr
  4013b2:	f04f 0000 	mov.w	r0, #0
  4013b6:	4770      	bx	lr

004013b8 <__libc_init_array>:
  4013b8:	b570      	push	{r4, r5, r6, lr}
  4013ba:	4e0f      	ldr	r6, [pc, #60]	; (4013f8 <__libc_init_array+0x40>)
  4013bc:	4d0f      	ldr	r5, [pc, #60]	; (4013fc <__libc_init_array+0x44>)
  4013be:	1b76      	subs	r6, r6, r5
  4013c0:	10b6      	asrs	r6, r6, #2
  4013c2:	bf18      	it	ne
  4013c4:	2400      	movne	r4, #0
  4013c6:	d005      	beq.n	4013d4 <__libc_init_array+0x1c>
  4013c8:	3401      	adds	r4, #1
  4013ca:	f855 3b04 	ldr.w	r3, [r5], #4
  4013ce:	4798      	blx	r3
  4013d0:	42a6      	cmp	r6, r4
  4013d2:	d1f9      	bne.n	4013c8 <__libc_init_array+0x10>
  4013d4:	4e0a      	ldr	r6, [pc, #40]	; (401400 <__libc_init_array+0x48>)
  4013d6:	4d0b      	ldr	r5, [pc, #44]	; (401404 <__libc_init_array+0x4c>)
  4013d8:	f002 ffc0 	bl	40435c <_init>
  4013dc:	1b76      	subs	r6, r6, r5
  4013de:	10b6      	asrs	r6, r6, #2
  4013e0:	bf18      	it	ne
  4013e2:	2400      	movne	r4, #0
  4013e4:	d006      	beq.n	4013f4 <__libc_init_array+0x3c>
  4013e6:	3401      	adds	r4, #1
  4013e8:	f855 3b04 	ldr.w	r3, [r5], #4
  4013ec:	4798      	blx	r3
  4013ee:	42a6      	cmp	r6, r4
  4013f0:	d1f9      	bne.n	4013e6 <__libc_init_array+0x2e>
  4013f2:	bd70      	pop	{r4, r5, r6, pc}
  4013f4:	bd70      	pop	{r4, r5, r6, pc}
  4013f6:	bf00      	nop
  4013f8:	00404368 	.word	0x00404368
  4013fc:	00404368 	.word	0x00404368
  401400:	00404370 	.word	0x00404370
  401404:	00404368 	.word	0x00404368

00401408 <iprintf>:
  401408:	b40f      	push	{r0, r1, r2, r3}
  40140a:	b510      	push	{r4, lr}
  40140c:	4b07      	ldr	r3, [pc, #28]	; (40142c <iprintf+0x24>)
  40140e:	b082      	sub	sp, #8
  401410:	ac04      	add	r4, sp, #16
  401412:	f854 2b04 	ldr.w	r2, [r4], #4
  401416:	6818      	ldr	r0, [r3, #0]
  401418:	4623      	mov	r3, r4
  40141a:	6881      	ldr	r1, [r0, #8]
  40141c:	9401      	str	r4, [sp, #4]
  40141e:	f000 f9ad 	bl	40177c <_vfiprintf_r>
  401422:	b002      	add	sp, #8
  401424:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  401428:	b004      	add	sp, #16
  40142a:	4770      	bx	lr
  40142c:	20000108 	.word	0x20000108

00401430 <memset>:
  401430:	b470      	push	{r4, r5, r6}
  401432:	0786      	lsls	r6, r0, #30
  401434:	d046      	beq.n	4014c4 <memset+0x94>
  401436:	1e54      	subs	r4, r2, #1
  401438:	2a00      	cmp	r2, #0
  40143a:	d041      	beq.n	4014c0 <memset+0x90>
  40143c:	b2ca      	uxtb	r2, r1
  40143e:	4603      	mov	r3, r0
  401440:	e002      	b.n	401448 <memset+0x18>
  401442:	f114 34ff 	adds.w	r4, r4, #4294967295
  401446:	d33b      	bcc.n	4014c0 <memset+0x90>
  401448:	f803 2b01 	strb.w	r2, [r3], #1
  40144c:	079d      	lsls	r5, r3, #30
  40144e:	d1f8      	bne.n	401442 <memset+0x12>
  401450:	2c03      	cmp	r4, #3
  401452:	d92e      	bls.n	4014b2 <memset+0x82>
  401454:	b2cd      	uxtb	r5, r1
  401456:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40145a:	2c0f      	cmp	r4, #15
  40145c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401460:	d919      	bls.n	401496 <memset+0x66>
  401462:	4626      	mov	r6, r4
  401464:	f103 0210 	add.w	r2, r3, #16
  401468:	3e10      	subs	r6, #16
  40146a:	2e0f      	cmp	r6, #15
  40146c:	f842 5c10 	str.w	r5, [r2, #-16]
  401470:	f842 5c0c 	str.w	r5, [r2, #-12]
  401474:	f842 5c08 	str.w	r5, [r2, #-8]
  401478:	f842 5c04 	str.w	r5, [r2, #-4]
  40147c:	f102 0210 	add.w	r2, r2, #16
  401480:	d8f2      	bhi.n	401468 <memset+0x38>
  401482:	f1a4 0210 	sub.w	r2, r4, #16
  401486:	f022 020f 	bic.w	r2, r2, #15
  40148a:	f004 040f 	and.w	r4, r4, #15
  40148e:	3210      	adds	r2, #16
  401490:	2c03      	cmp	r4, #3
  401492:	4413      	add	r3, r2
  401494:	d90d      	bls.n	4014b2 <memset+0x82>
  401496:	461e      	mov	r6, r3
  401498:	4622      	mov	r2, r4
  40149a:	3a04      	subs	r2, #4
  40149c:	2a03      	cmp	r2, #3
  40149e:	f846 5b04 	str.w	r5, [r6], #4
  4014a2:	d8fa      	bhi.n	40149a <memset+0x6a>
  4014a4:	1f22      	subs	r2, r4, #4
  4014a6:	f022 0203 	bic.w	r2, r2, #3
  4014aa:	3204      	adds	r2, #4
  4014ac:	4413      	add	r3, r2
  4014ae:	f004 0403 	and.w	r4, r4, #3
  4014b2:	b12c      	cbz	r4, 4014c0 <memset+0x90>
  4014b4:	b2c9      	uxtb	r1, r1
  4014b6:	441c      	add	r4, r3
  4014b8:	f803 1b01 	strb.w	r1, [r3], #1
  4014bc:	429c      	cmp	r4, r3
  4014be:	d1fb      	bne.n	4014b8 <memset+0x88>
  4014c0:	bc70      	pop	{r4, r5, r6}
  4014c2:	4770      	bx	lr
  4014c4:	4614      	mov	r4, r2
  4014c6:	4603      	mov	r3, r0
  4014c8:	e7c2      	b.n	401450 <memset+0x20>
  4014ca:	bf00      	nop

004014cc <_puts_r>:
  4014cc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4014ce:	4605      	mov	r5, r0
  4014d0:	b089      	sub	sp, #36	; 0x24
  4014d2:	4608      	mov	r0, r1
  4014d4:	460c      	mov	r4, r1
  4014d6:	2701      	movs	r7, #1
  4014d8:	f000 f8e2 	bl	4016a0 <strlen>
  4014dc:	2602      	movs	r6, #2
  4014de:	19c3      	adds	r3, r0, r7
  4014e0:	4913      	ldr	r1, [pc, #76]	; (401530 <_puts_r+0x64>)
  4014e2:	9303      	str	r3, [sp, #12]
  4014e4:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4014e6:	aa04      	add	r2, sp, #16
  4014e8:	9404      	str	r4, [sp, #16]
  4014ea:	9005      	str	r0, [sp, #20]
  4014ec:	68ac      	ldr	r4, [r5, #8]
  4014ee:	9707      	str	r7, [sp, #28]
  4014f0:	9602      	str	r6, [sp, #8]
  4014f2:	9106      	str	r1, [sp, #24]
  4014f4:	9201      	str	r2, [sp, #4]
  4014f6:	b1b3      	cbz	r3, 401526 <_puts_r+0x5a>
  4014f8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4014fc:	049a      	lsls	r2, r3, #18
  4014fe:	d406      	bmi.n	40150e <_puts_r+0x42>
  401500:	6e62      	ldr	r2, [r4, #100]	; 0x64
  401502:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401506:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  40150a:	81a3      	strh	r3, [r4, #12]
  40150c:	6662      	str	r2, [r4, #100]	; 0x64
  40150e:	4621      	mov	r1, r4
  401510:	4628      	mov	r0, r5
  401512:	aa01      	add	r2, sp, #4
  401514:	f001 fabe 	bl	402a94 <__sfvwrite_r>
  401518:	2800      	cmp	r0, #0
  40151a:	bf14      	ite	ne
  40151c:	f04f 30ff 	movne.w	r0, #4294967295
  401520:	200a      	moveq	r0, #10
  401522:	b009      	add	sp, #36	; 0x24
  401524:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401526:	4628      	mov	r0, r5
  401528:	f001 f8fc 	bl	402724 <__sinit>
  40152c:	e7e4      	b.n	4014f8 <_puts_r+0x2c>
  40152e:	bf00      	nop
  401530:	004041f0 	.word	0x004041f0

00401534 <puts>:
  401534:	4b02      	ldr	r3, [pc, #8]	; (401540 <puts+0xc>)
  401536:	4601      	mov	r1, r0
  401538:	6818      	ldr	r0, [r3, #0]
  40153a:	f7ff bfc7 	b.w	4014cc <_puts_r>
  40153e:	bf00      	nop
  401540:	20000108 	.word	0x20000108

00401544 <setbuf>:
  401544:	2900      	cmp	r1, #0
  401546:	bf0c      	ite	eq
  401548:	2202      	moveq	r2, #2
  40154a:	2200      	movne	r2, #0
  40154c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  401550:	f000 b800 	b.w	401554 <setvbuf>

00401554 <setvbuf>:
  401554:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  401558:	4d50      	ldr	r5, [pc, #320]	; (40169c <setvbuf+0x148>)
  40155a:	b083      	sub	sp, #12
  40155c:	682d      	ldr	r5, [r5, #0]
  40155e:	4604      	mov	r4, r0
  401560:	460f      	mov	r7, r1
  401562:	4690      	mov	r8, r2
  401564:	461e      	mov	r6, r3
  401566:	b115      	cbz	r5, 40156e <setvbuf+0x1a>
  401568:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40156a:	2b00      	cmp	r3, #0
  40156c:	d077      	beq.n	40165e <setvbuf+0x10a>
  40156e:	f1b8 0f02 	cmp.w	r8, #2
  401572:	d004      	beq.n	40157e <setvbuf+0x2a>
  401574:	f1b8 0f01 	cmp.w	r8, #1
  401578:	d87d      	bhi.n	401676 <setvbuf+0x122>
  40157a:	2e00      	cmp	r6, #0
  40157c:	db7b      	blt.n	401676 <setvbuf+0x122>
  40157e:	4621      	mov	r1, r4
  401580:	4628      	mov	r0, r5
  401582:	f001 f83b 	bl	4025fc <_fflush_r>
  401586:	6b21      	ldr	r1, [r4, #48]	; 0x30
  401588:	b141      	cbz	r1, 40159c <setvbuf+0x48>
  40158a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40158e:	4299      	cmp	r1, r3
  401590:	d002      	beq.n	401598 <setvbuf+0x44>
  401592:	4628      	mov	r0, r5
  401594:	f001 f998 	bl	4028c8 <_free_r>
  401598:	2300      	movs	r3, #0
  40159a:	6323      	str	r3, [r4, #48]	; 0x30
  40159c:	2200      	movs	r2, #0
  40159e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4015a2:	61a2      	str	r2, [r4, #24]
  4015a4:	6062      	str	r2, [r4, #4]
  4015a6:	061a      	lsls	r2, r3, #24
  4015a8:	d452      	bmi.n	401650 <setvbuf+0xfc>
  4015aa:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  4015ae:	f023 0303 	bic.w	r3, r3, #3
  4015b2:	f1b8 0f02 	cmp.w	r8, #2
  4015b6:	81a3      	strh	r3, [r4, #12]
  4015b8:	d037      	beq.n	40162a <setvbuf+0xd6>
  4015ba:	ab01      	add	r3, sp, #4
  4015bc:	466a      	mov	r2, sp
  4015be:	4621      	mov	r1, r4
  4015c0:	4628      	mov	r0, r5
  4015c2:	f001 fc17 	bl	402df4 <__swhatbuf_r>
  4015c6:	89a3      	ldrh	r3, [r4, #12]
  4015c8:	4318      	orrs	r0, r3
  4015ca:	81a0      	strh	r0, [r4, #12]
  4015cc:	b316      	cbz	r6, 401614 <setvbuf+0xc0>
  4015ce:	b317      	cbz	r7, 401616 <setvbuf+0xc2>
  4015d0:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4015d2:	2b00      	cmp	r3, #0
  4015d4:	d04b      	beq.n	40166e <setvbuf+0x11a>
  4015d6:	9b00      	ldr	r3, [sp, #0]
  4015d8:	6027      	str	r7, [r4, #0]
  4015da:	429e      	cmp	r6, r3
  4015dc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4015e0:	6127      	str	r7, [r4, #16]
  4015e2:	bf1c      	itt	ne
  4015e4:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
  4015e8:	81a3      	strhne	r3, [r4, #12]
  4015ea:	f1b8 0f01 	cmp.w	r8, #1
  4015ee:	bf04      	itt	eq
  4015f0:	f043 0301 	orreq.w	r3, r3, #1
  4015f4:	81a3      	strheq	r3, [r4, #12]
  4015f6:	b29b      	uxth	r3, r3
  4015f8:	f013 0008 	ands.w	r0, r3, #8
  4015fc:	6166      	str	r6, [r4, #20]
  4015fe:	d023      	beq.n	401648 <setvbuf+0xf4>
  401600:	f013 0001 	ands.w	r0, r3, #1
  401604:	d02f      	beq.n	401666 <setvbuf+0x112>
  401606:	2000      	movs	r0, #0
  401608:	4276      	negs	r6, r6
  40160a:	61a6      	str	r6, [r4, #24]
  40160c:	60a0      	str	r0, [r4, #8]
  40160e:	b003      	add	sp, #12
  401610:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401614:	9e00      	ldr	r6, [sp, #0]
  401616:	4630      	mov	r0, r6
  401618:	f001 fc5e 	bl	402ed8 <malloc>
  40161c:	4607      	mov	r7, r0
  40161e:	b368      	cbz	r0, 40167c <setvbuf+0x128>
  401620:	89a3      	ldrh	r3, [r4, #12]
  401622:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401626:	81a3      	strh	r3, [r4, #12]
  401628:	e7d2      	b.n	4015d0 <setvbuf+0x7c>
  40162a:	2000      	movs	r0, #0
  40162c:	2500      	movs	r5, #0
  40162e:	2101      	movs	r1, #1
  401630:	f104 0243 	add.w	r2, r4, #67	; 0x43
  401634:	f043 0302 	orr.w	r3, r3, #2
  401638:	81a3      	strh	r3, [r4, #12]
  40163a:	60a5      	str	r5, [r4, #8]
  40163c:	6161      	str	r1, [r4, #20]
  40163e:	6022      	str	r2, [r4, #0]
  401640:	6122      	str	r2, [r4, #16]
  401642:	b003      	add	sp, #12
  401644:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401648:	60a0      	str	r0, [r4, #8]
  40164a:	b003      	add	sp, #12
  40164c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401650:	6921      	ldr	r1, [r4, #16]
  401652:	4628      	mov	r0, r5
  401654:	f001 f938 	bl	4028c8 <_free_r>
  401658:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40165c:	e7a5      	b.n	4015aa <setvbuf+0x56>
  40165e:	4628      	mov	r0, r5
  401660:	f001 f860 	bl	402724 <__sinit>
  401664:	e783      	b.n	40156e <setvbuf+0x1a>
  401666:	60a6      	str	r6, [r4, #8]
  401668:	b003      	add	sp, #12
  40166a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40166e:	4628      	mov	r0, r5
  401670:	f001 f858 	bl	402724 <__sinit>
  401674:	e7af      	b.n	4015d6 <setvbuf+0x82>
  401676:	f04f 30ff 	mov.w	r0, #4294967295
  40167a:	e7e2      	b.n	401642 <setvbuf+0xee>
  40167c:	f8dd 9000 	ldr.w	r9, [sp]
  401680:	45b1      	cmp	r9, r6
  401682:	d006      	beq.n	401692 <setvbuf+0x13e>
  401684:	4648      	mov	r0, r9
  401686:	f001 fc27 	bl	402ed8 <malloc>
  40168a:	4607      	mov	r7, r0
  40168c:	b108      	cbz	r0, 401692 <setvbuf+0x13e>
  40168e:	464e      	mov	r6, r9
  401690:	e7c6      	b.n	401620 <setvbuf+0xcc>
  401692:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401696:	f04f 30ff 	mov.w	r0, #4294967295
  40169a:	e7c7      	b.n	40162c <setvbuf+0xd8>
  40169c:	20000108 	.word	0x20000108

004016a0 <strlen>:
  4016a0:	f020 0103 	bic.w	r1, r0, #3
  4016a4:	f010 0003 	ands.w	r0, r0, #3
  4016a8:	f1c0 0000 	rsb	r0, r0, #0
  4016ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4016b0:	f100 0c04 	add.w	ip, r0, #4
  4016b4:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
  4016b8:	f06f 0200 	mvn.w	r2, #0
  4016bc:	bf1c      	itt	ne
  4016be:	fa22 f20c 	lsrne.w	r2, r2, ip
  4016c2:	4313      	orrne	r3, r2
  4016c4:	f04f 0c01 	mov.w	ip, #1
  4016c8:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
  4016cc:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
  4016d0:	eba3 020c 	sub.w	r2, r3, ip
  4016d4:	ea22 0203 	bic.w	r2, r2, r3
  4016d8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
  4016dc:	bf04      	itt	eq
  4016de:	f851 3b04 	ldreq.w	r3, [r1], #4
  4016e2:	3004      	addeq	r0, #4
  4016e4:	d0f4      	beq.n	4016d0 <strlen+0x30>
  4016e6:	f1c2 0100 	rsb	r1, r2, #0
  4016ea:	ea02 0201 	and.w	r2, r2, r1
  4016ee:	fab2 f282 	clz	r2, r2
  4016f2:	f1c2 021f 	rsb	r2, r2, #31
  4016f6:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4016fa:	4770      	bx	lr

004016fc <__sprint_r.part.0>:
  4016fc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401700:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  401702:	4693      	mov	fp, r2
  401704:	049c      	lsls	r4, r3, #18
  401706:	d52f      	bpl.n	401768 <__sprint_r.part.0+0x6c>
  401708:	6893      	ldr	r3, [r2, #8]
  40170a:	6812      	ldr	r2, [r2, #0]
  40170c:	b353      	cbz	r3, 401764 <__sprint_r.part.0+0x68>
  40170e:	460e      	mov	r6, r1
  401710:	4607      	mov	r7, r0
  401712:	f102 0908 	add.w	r9, r2, #8
  401716:	e919 0420 	ldmdb	r9, {r5, sl}
  40171a:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40171e:	d017      	beq.n	401750 <__sprint_r.part.0+0x54>
  401720:	2400      	movs	r4, #0
  401722:	3d04      	subs	r5, #4
  401724:	e001      	b.n	40172a <__sprint_r.part.0+0x2e>
  401726:	45a0      	cmp	r8, r4
  401728:	d010      	beq.n	40174c <__sprint_r.part.0+0x50>
  40172a:	4632      	mov	r2, r6
  40172c:	f855 1f04 	ldr.w	r1, [r5, #4]!
  401730:	4638      	mov	r0, r7
  401732:	f001 f867 	bl	402804 <_fputwc_r>
  401736:	1c43      	adds	r3, r0, #1
  401738:	f104 0401 	add.w	r4, r4, #1
  40173c:	d1f3      	bne.n	401726 <__sprint_r.part.0+0x2a>
  40173e:	2300      	movs	r3, #0
  401740:	f8cb 3008 	str.w	r3, [fp, #8]
  401744:	f8cb 3004 	str.w	r3, [fp, #4]
  401748:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40174c:	f8db 3008 	ldr.w	r3, [fp, #8]
  401750:	f02a 0a03 	bic.w	sl, sl, #3
  401754:	eba3 030a 	sub.w	r3, r3, sl
  401758:	f8cb 3008 	str.w	r3, [fp, #8]
  40175c:	f109 0908 	add.w	r9, r9, #8
  401760:	2b00      	cmp	r3, #0
  401762:	d1d8      	bne.n	401716 <__sprint_r.part.0+0x1a>
  401764:	2000      	movs	r0, #0
  401766:	e7ea      	b.n	40173e <__sprint_r.part.0+0x42>
  401768:	f001 f994 	bl	402a94 <__sfvwrite_r>
  40176c:	2300      	movs	r3, #0
  40176e:	f8cb 3008 	str.w	r3, [fp, #8]
  401772:	f8cb 3004 	str.w	r3, [fp, #4]
  401776:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40177a:	bf00      	nop

0040177c <_vfiprintf_r>:
  40177c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401780:	b0ad      	sub	sp, #180	; 0xb4
  401782:	461d      	mov	r5, r3
  401784:	9101      	str	r1, [sp, #4]
  401786:	4691      	mov	r9, r2
  401788:	9308      	str	r3, [sp, #32]
  40178a:	9006      	str	r0, [sp, #24]
  40178c:	b118      	cbz	r0, 401796 <_vfiprintf_r+0x1a>
  40178e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  401790:	2b00      	cmp	r3, #0
  401792:	f000 80e0 	beq.w	401956 <_vfiprintf_r+0x1da>
  401796:	9c01      	ldr	r4, [sp, #4]
  401798:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  40179c:	b281      	uxth	r1, r0
  40179e:	048b      	lsls	r3, r1, #18
  4017a0:	d407      	bmi.n	4017b2 <_vfiprintf_r+0x36>
  4017a2:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4017a4:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  4017a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4017ac:	81a1      	strh	r1, [r4, #12]
  4017ae:	6663      	str	r3, [r4, #100]	; 0x64
  4017b0:	b289      	uxth	r1, r1
  4017b2:	070f      	lsls	r7, r1, #28
  4017b4:	f140 80b1 	bpl.w	40191a <_vfiprintf_r+0x19e>
  4017b8:	9b01      	ldr	r3, [sp, #4]
  4017ba:	691b      	ldr	r3, [r3, #16]
  4017bc:	2b00      	cmp	r3, #0
  4017be:	f000 80ac 	beq.w	40191a <_vfiprintf_r+0x19e>
  4017c2:	f001 011a 	and.w	r1, r1, #26
  4017c6:	290a      	cmp	r1, #10
  4017c8:	f000 80b5 	beq.w	401936 <_vfiprintf_r+0x1ba>
  4017cc:	2300      	movs	r3, #0
  4017ce:	f10d 0a70 	add.w	sl, sp, #112	; 0x70
  4017d2:	46d3      	mov	fp, sl
  4017d4:	930b      	str	r3, [sp, #44]	; 0x2c
  4017d6:	9304      	str	r3, [sp, #16]
  4017d8:	9311      	str	r3, [sp, #68]	; 0x44
  4017da:	9310      	str	r3, [sp, #64]	; 0x40
  4017dc:	f8cd a03c 	str.w	sl, [sp, #60]	; 0x3c
  4017e0:	f899 3000 	ldrb.w	r3, [r9]
  4017e4:	464c      	mov	r4, r9
  4017e6:	b1fb      	cbz	r3, 401828 <_vfiprintf_r+0xac>
  4017e8:	2b25      	cmp	r3, #37	; 0x25
  4017ea:	d102      	bne.n	4017f2 <_vfiprintf_r+0x76>
  4017ec:	e01c      	b.n	401828 <_vfiprintf_r+0xac>
  4017ee:	2b25      	cmp	r3, #37	; 0x25
  4017f0:	d003      	beq.n	4017fa <_vfiprintf_r+0x7e>
  4017f2:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4017f6:	2b00      	cmp	r3, #0
  4017f8:	d1f9      	bne.n	4017ee <_vfiprintf_r+0x72>
  4017fa:	eba4 0509 	sub.w	r5, r4, r9
  4017fe:	b19d      	cbz	r5, 401828 <_vfiprintf_r+0xac>
  401800:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401802:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401804:	3301      	adds	r3, #1
  401806:	442a      	add	r2, r5
  401808:	2b07      	cmp	r3, #7
  40180a:	f8cb 9000 	str.w	r9, [fp]
  40180e:	f8cb 5004 	str.w	r5, [fp, #4]
  401812:	9211      	str	r2, [sp, #68]	; 0x44
  401814:	9310      	str	r3, [sp, #64]	; 0x40
  401816:	dd7a      	ble.n	40190e <_vfiprintf_r+0x192>
  401818:	2a00      	cmp	r2, #0
  40181a:	f040 8493 	bne.w	402144 <_vfiprintf_r+0x9c8>
  40181e:	46d3      	mov	fp, sl
  401820:	9b04      	ldr	r3, [sp, #16]
  401822:	9210      	str	r2, [sp, #64]	; 0x40
  401824:	442b      	add	r3, r5
  401826:	9304      	str	r3, [sp, #16]
  401828:	7823      	ldrb	r3, [r4, #0]
  40182a:	2b00      	cmp	r3, #0
  40182c:	f000 83b6 	beq.w	401f9c <_vfiprintf_r+0x820>
  401830:	2000      	movs	r0, #0
  401832:	f04f 0300 	mov.w	r3, #0
  401836:	f104 0901 	add.w	r9, r4, #1
  40183a:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  40183e:	7862      	ldrb	r2, [r4, #1]
  401840:	4606      	mov	r6, r0
  401842:	4605      	mov	r5, r0
  401844:	4603      	mov	r3, r0
  401846:	f04f 34ff 	mov.w	r4, #4294967295
  40184a:	f109 0901 	add.w	r9, r9, #1
  40184e:	f1a2 0120 	sub.w	r1, r2, #32
  401852:	2958      	cmp	r1, #88	; 0x58
  401854:	f200 830a 	bhi.w	401e6c <_vfiprintf_r+0x6f0>
  401858:	e8df f011 	tbh	[pc, r1, lsl #1]
  40185c:	0308023f 	.word	0x0308023f
  401860:	02e70308 	.word	0x02e70308
  401864:	03080308 	.word	0x03080308
  401868:	03080308 	.word	0x03080308
  40186c:	03080308 	.word	0x03080308
  401870:	02ec0080 	.word	0x02ec0080
  401874:	00880308 	.word	0x00880308
  401878:	0308027f 	.word	0x0308027f
  40187c:	01db01d6 	.word	0x01db01d6
  401880:	01db01db 	.word	0x01db01db
  401884:	01db01db 	.word	0x01db01db
  401888:	01db01db 	.word	0x01db01db
  40188c:	01db01db 	.word	0x01db01db
  401890:	03080308 	.word	0x03080308
  401894:	03080308 	.word	0x03080308
  401898:	03080308 	.word	0x03080308
  40189c:	03080308 	.word	0x03080308
  4018a0:	03080308 	.word	0x03080308
  4018a4:	03080247 	.word	0x03080247
  4018a8:	03080308 	.word	0x03080308
  4018ac:	03080308 	.word	0x03080308
  4018b0:	03080308 	.word	0x03080308
  4018b4:	03080308 	.word	0x03080308
  4018b8:	024e0308 	.word	0x024e0308
  4018bc:	03080308 	.word	0x03080308
  4018c0:	03080308 	.word	0x03080308
  4018c4:	02520308 	.word	0x02520308
  4018c8:	03080308 	.word	0x03080308
  4018cc:	0308025a 	.word	0x0308025a
  4018d0:	03080308 	.word	0x03080308
  4018d4:	03080308 	.word	0x03080308
  4018d8:	03080308 	.word	0x03080308
  4018dc:	03080308 	.word	0x03080308
  4018e0:	01e90308 	.word	0x01e90308
  4018e4:	030801fe 	.word	0x030801fe
  4018e8:	03080308 	.word	0x03080308
  4018ec:	01fe0303 	.word	0x01fe0303
  4018f0:	03080308 	.word	0x03080308
  4018f4:	03080299 	.word	0x03080299
  4018f8:	008d02f1 	.word	0x008d02f1
  4018fc:	02bf02ad 	.word	0x02bf02ad
  401900:	02c40308 	.word	0x02c40308
  401904:	01c40308 	.word	0x01c40308
  401908:	03080308 	.word	0x03080308
  40190c:	02a6      	.short	0x02a6
  40190e:	f10b 0b08 	add.w	fp, fp, #8
  401912:	9b04      	ldr	r3, [sp, #16]
  401914:	442b      	add	r3, r5
  401916:	9304      	str	r3, [sp, #16]
  401918:	e786      	b.n	401828 <_vfiprintf_r+0xac>
  40191a:	9c01      	ldr	r4, [sp, #4]
  40191c:	9806      	ldr	r0, [sp, #24]
  40191e:	4621      	mov	r1, r4
  401920:	f000 fd5c 	bl	4023dc <__swsetup_r>
  401924:	2800      	cmp	r0, #0
  401926:	f040 8345 	bne.w	401fb4 <_vfiprintf_r+0x838>
  40192a:	89a1      	ldrh	r1, [r4, #12]
  40192c:	f001 011a 	and.w	r1, r1, #26
  401930:	290a      	cmp	r1, #10
  401932:	f47f af4b 	bne.w	4017cc <_vfiprintf_r+0x50>
  401936:	9901      	ldr	r1, [sp, #4]
  401938:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  40193c:	2b00      	cmp	r3, #0
  40193e:	f6ff af45 	blt.w	4017cc <_vfiprintf_r+0x50>
  401942:	462b      	mov	r3, r5
  401944:	464a      	mov	r2, r9
  401946:	9806      	ldr	r0, [sp, #24]
  401948:	f000 fd12 	bl	402370 <__sbprintf>
  40194c:	9004      	str	r0, [sp, #16]
  40194e:	9804      	ldr	r0, [sp, #16]
  401950:	b02d      	add	sp, #180	; 0xb4
  401952:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401956:	f000 fee5 	bl	402724 <__sinit>
  40195a:	e71c      	b.n	401796 <_vfiprintf_r+0x1a>
  40195c:	9908      	ldr	r1, [sp, #32]
  40195e:	460a      	mov	r2, r1
  401960:	680d      	ldr	r5, [r1, #0]
  401962:	3204      	adds	r2, #4
  401964:	2d00      	cmp	r5, #0
  401966:	9208      	str	r2, [sp, #32]
  401968:	da02      	bge.n	401970 <_vfiprintf_r+0x1f4>
  40196a:	426d      	negs	r5, r5
  40196c:	f043 0304 	orr.w	r3, r3, #4
  401970:	f899 2000 	ldrb.w	r2, [r9]
  401974:	e769      	b.n	40184a <_vfiprintf_r+0xce>
  401976:	9507      	str	r5, [sp, #28]
  401978:	f013 0220 	ands.w	r2, r3, #32
  40197c:	f040 843d 	bne.w	4021fa <_vfiprintf_r+0xa7e>
  401980:	f013 0110 	ands.w	r1, r3, #16
  401984:	f040 83e9 	bne.w	40215a <_vfiprintf_r+0x9de>
  401988:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40198c:	f000 83e5 	beq.w	40215a <_vfiprintf_r+0x9de>
  401990:	9808      	ldr	r0, [sp, #32]
  401992:	460a      	mov	r2, r1
  401994:	4601      	mov	r1, r0
  401996:	2700      	movs	r7, #0
  401998:	3104      	adds	r1, #4
  40199a:	8806      	ldrh	r6, [r0, #0]
  40199c:	9108      	str	r1, [sp, #32]
  40199e:	f04f 0100 	mov.w	r1, #0
  4019a2:	2500      	movs	r5, #0
  4019a4:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  4019a8:	1c61      	adds	r1, r4, #1
  4019aa:	f000 8177 	beq.w	401c9c <_vfiprintf_r+0x520>
  4019ae:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  4019b2:	9103      	str	r1, [sp, #12]
  4019b4:	ea56 0107 	orrs.w	r1, r6, r7
  4019b8:	f040 8175 	bne.w	401ca6 <_vfiprintf_r+0x52a>
  4019bc:	2c00      	cmp	r4, #0
  4019be:	f040 8354 	bne.w	40206a <_vfiprintf_r+0x8ee>
  4019c2:	2a00      	cmp	r2, #0
  4019c4:	f040 8393 	bne.w	4020ee <_vfiprintf_r+0x972>
  4019c8:	f013 0301 	ands.w	r3, r3, #1
  4019cc:	9305      	str	r3, [sp, #20]
  4019ce:	f000 8442 	beq.w	402256 <_vfiprintf_r+0xada>
  4019d2:	2330      	movs	r3, #48	; 0x30
  4019d4:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  4019d8:	f808 3d41 	strb.w	r3, [r8, #-65]!
  4019dc:	9b05      	ldr	r3, [sp, #20]
  4019de:	42a3      	cmp	r3, r4
  4019e0:	bfb8      	it	lt
  4019e2:	4623      	movlt	r3, r4
  4019e4:	9302      	str	r3, [sp, #8]
  4019e6:	b10d      	cbz	r5, 4019ec <_vfiprintf_r+0x270>
  4019e8:	3301      	adds	r3, #1
  4019ea:	9302      	str	r3, [sp, #8]
  4019ec:	9b03      	ldr	r3, [sp, #12]
  4019ee:	f013 0302 	ands.w	r3, r3, #2
  4019f2:	9309      	str	r3, [sp, #36]	; 0x24
  4019f4:	d002      	beq.n	4019fc <_vfiprintf_r+0x280>
  4019f6:	9b02      	ldr	r3, [sp, #8]
  4019f8:	3302      	adds	r3, #2
  4019fa:	9302      	str	r3, [sp, #8]
  4019fc:	9b03      	ldr	r3, [sp, #12]
  4019fe:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  401a02:	930a      	str	r3, [sp, #40]	; 0x28
  401a04:	f040 8261 	bne.w	401eca <_vfiprintf_r+0x74e>
  401a08:	9b07      	ldr	r3, [sp, #28]
  401a0a:	9a02      	ldr	r2, [sp, #8]
  401a0c:	1a9d      	subs	r5, r3, r2
  401a0e:	2d00      	cmp	r5, #0
  401a10:	f340 825b 	ble.w	401eca <_vfiprintf_r+0x74e>
  401a14:	2d10      	cmp	r5, #16
  401a16:	f340 8468 	ble.w	4022ea <_vfiprintf_r+0xb6e>
  401a1a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  401a1c:	46de      	mov	lr, fp
  401a1e:	2710      	movs	r7, #16
  401a20:	46a3      	mov	fp, r4
  401a22:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401a24:	4eb8      	ldr	r6, [pc, #736]	; (401d08 <_vfiprintf_r+0x58c>)
  401a26:	4619      	mov	r1, r3
  401a28:	9c06      	ldr	r4, [sp, #24]
  401a2a:	e007      	b.n	401a3c <_vfiprintf_r+0x2c0>
  401a2c:	f101 0c02 	add.w	ip, r1, #2
  401a30:	4601      	mov	r1, r0
  401a32:	f10e 0e08 	add.w	lr, lr, #8
  401a36:	3d10      	subs	r5, #16
  401a38:	2d10      	cmp	r5, #16
  401a3a:	dd11      	ble.n	401a60 <_vfiprintf_r+0x2e4>
  401a3c:	1c48      	adds	r0, r1, #1
  401a3e:	3210      	adds	r2, #16
  401a40:	2807      	cmp	r0, #7
  401a42:	9211      	str	r2, [sp, #68]	; 0x44
  401a44:	e88e 00c0 	stmia.w	lr, {r6, r7}
  401a48:	9010      	str	r0, [sp, #64]	; 0x40
  401a4a:	ddef      	ble.n	401a2c <_vfiprintf_r+0x2b0>
  401a4c:	2a00      	cmp	r2, #0
  401a4e:	f040 8227 	bne.w	401ea0 <_vfiprintf_r+0x724>
  401a52:	3d10      	subs	r5, #16
  401a54:	2d10      	cmp	r5, #16
  401a56:	4611      	mov	r1, r2
  401a58:	f04f 0c01 	mov.w	ip, #1
  401a5c:	46d6      	mov	lr, sl
  401a5e:	dced      	bgt.n	401a3c <_vfiprintf_r+0x2c0>
  401a60:	465c      	mov	r4, fp
  401a62:	4661      	mov	r1, ip
  401a64:	46f3      	mov	fp, lr
  401a66:	442a      	add	r2, r5
  401a68:	2907      	cmp	r1, #7
  401a6a:	9211      	str	r2, [sp, #68]	; 0x44
  401a6c:	f8cb 6000 	str.w	r6, [fp]
  401a70:	f8cb 5004 	str.w	r5, [fp, #4]
  401a74:	9110      	str	r1, [sp, #64]	; 0x40
  401a76:	f300 82e4 	bgt.w	402042 <_vfiprintf_r+0x8c6>
  401a7a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401a7e:	f10b 0b08 	add.w	fp, fp, #8
  401a82:	1c48      	adds	r0, r1, #1
  401a84:	2d00      	cmp	r5, #0
  401a86:	f040 8228 	bne.w	401eda <_vfiprintf_r+0x75e>
  401a8a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401a8c:	2b00      	cmp	r3, #0
  401a8e:	f000 8242 	beq.w	401f16 <_vfiprintf_r+0x79a>
  401a92:	2102      	movs	r1, #2
  401a94:	ab0e      	add	r3, sp, #56	; 0x38
  401a96:	440a      	add	r2, r1
  401a98:	2807      	cmp	r0, #7
  401a9a:	9211      	str	r2, [sp, #68]	; 0x44
  401a9c:	9010      	str	r0, [sp, #64]	; 0x40
  401a9e:	f8cb 1004 	str.w	r1, [fp, #4]
  401aa2:	f8cb 3000 	str.w	r3, [fp]
  401aa6:	f340 8232 	ble.w	401f0e <_vfiprintf_r+0x792>
  401aaa:	2a00      	cmp	r2, #0
  401aac:	f040 8378 	bne.w	4021a0 <_vfiprintf_r+0xa24>
  401ab0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401ab2:	2001      	movs	r0, #1
  401ab4:	2b80      	cmp	r3, #128	; 0x80
  401ab6:	4611      	mov	r1, r2
  401ab8:	46d3      	mov	fp, sl
  401aba:	f040 8230 	bne.w	401f1e <_vfiprintf_r+0x7a2>
  401abe:	9b07      	ldr	r3, [sp, #28]
  401ac0:	9d02      	ldr	r5, [sp, #8]
  401ac2:	1b5e      	subs	r6, r3, r5
  401ac4:	2e00      	cmp	r6, #0
  401ac6:	f340 822a 	ble.w	401f1e <_vfiprintf_r+0x7a2>
  401aca:	2e10      	cmp	r6, #16
  401acc:	f340 8428 	ble.w	402320 <_vfiprintf_r+0xba4>
  401ad0:	46dc      	mov	ip, fp
  401ad2:	2710      	movs	r7, #16
  401ad4:	46a3      	mov	fp, r4
  401ad6:	4d8d      	ldr	r5, [pc, #564]	; (401d0c <_vfiprintf_r+0x590>)
  401ad8:	9c06      	ldr	r4, [sp, #24]
  401ada:	e007      	b.n	401aec <_vfiprintf_r+0x370>
  401adc:	f101 0e02 	add.w	lr, r1, #2
  401ae0:	4601      	mov	r1, r0
  401ae2:	f10c 0c08 	add.w	ip, ip, #8
  401ae6:	3e10      	subs	r6, #16
  401ae8:	2e10      	cmp	r6, #16
  401aea:	dd11      	ble.n	401b10 <_vfiprintf_r+0x394>
  401aec:	1c48      	adds	r0, r1, #1
  401aee:	3210      	adds	r2, #16
  401af0:	2807      	cmp	r0, #7
  401af2:	9211      	str	r2, [sp, #68]	; 0x44
  401af4:	e88c 00a0 	stmia.w	ip, {r5, r7}
  401af8:	9010      	str	r0, [sp, #64]	; 0x40
  401afa:	ddef      	ble.n	401adc <_vfiprintf_r+0x360>
  401afc:	2a00      	cmp	r2, #0
  401afe:	f040 8293 	bne.w	402028 <_vfiprintf_r+0x8ac>
  401b02:	3e10      	subs	r6, #16
  401b04:	2e10      	cmp	r6, #16
  401b06:	f04f 0e01 	mov.w	lr, #1
  401b0a:	4611      	mov	r1, r2
  401b0c:	46d4      	mov	ip, sl
  401b0e:	dced      	bgt.n	401aec <_vfiprintf_r+0x370>
  401b10:	465c      	mov	r4, fp
  401b12:	46e3      	mov	fp, ip
  401b14:	4432      	add	r2, r6
  401b16:	f1be 0f07 	cmp.w	lr, #7
  401b1a:	9211      	str	r2, [sp, #68]	; 0x44
  401b1c:	e88b 0060 	stmia.w	fp, {r5, r6}
  401b20:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  401b24:	f300 8356 	bgt.w	4021d4 <_vfiprintf_r+0xa58>
  401b28:	9b05      	ldr	r3, [sp, #20]
  401b2a:	f10b 0b08 	add.w	fp, fp, #8
  401b2e:	1ae4      	subs	r4, r4, r3
  401b30:	2c00      	cmp	r4, #0
  401b32:	f10e 0001 	add.w	r0, lr, #1
  401b36:	4671      	mov	r1, lr
  401b38:	f300 81f6 	bgt.w	401f28 <_vfiprintf_r+0x7ac>
  401b3c:	9905      	ldr	r1, [sp, #20]
  401b3e:	2807      	cmp	r0, #7
  401b40:	440a      	add	r2, r1
  401b42:	9211      	str	r2, [sp, #68]	; 0x44
  401b44:	f8cb 8000 	str.w	r8, [fp]
  401b48:	f8cb 1004 	str.w	r1, [fp, #4]
  401b4c:	9010      	str	r0, [sp, #64]	; 0x40
  401b4e:	f340 8252 	ble.w	401ff6 <_vfiprintf_r+0x87a>
  401b52:	2a00      	cmp	r2, #0
  401b54:	f040 82eb 	bne.w	40212e <_vfiprintf_r+0x9b2>
  401b58:	9b03      	ldr	r3, [sp, #12]
  401b5a:	9210      	str	r2, [sp, #64]	; 0x40
  401b5c:	0758      	lsls	r0, r3, #29
  401b5e:	d538      	bpl.n	401bd2 <_vfiprintf_r+0x456>
  401b60:	9b07      	ldr	r3, [sp, #28]
  401b62:	9902      	ldr	r1, [sp, #8]
  401b64:	1a5c      	subs	r4, r3, r1
  401b66:	2c00      	cmp	r4, #0
  401b68:	f340 82b7 	ble.w	4020da <_vfiprintf_r+0x95e>
  401b6c:	46d3      	mov	fp, sl
  401b6e:	2c10      	cmp	r4, #16
  401b70:	f340 83ca 	ble.w	402308 <_vfiprintf_r+0xb8c>
  401b74:	2510      	movs	r5, #16
  401b76:	9910      	ldr	r1, [sp, #64]	; 0x40
  401b78:	4e63      	ldr	r6, [pc, #396]	; (401d08 <_vfiprintf_r+0x58c>)
  401b7a:	9f06      	ldr	r7, [sp, #24]
  401b7c:	f8dd 8004 	ldr.w	r8, [sp, #4]
  401b80:	e006      	b.n	401b90 <_vfiprintf_r+0x414>
  401b82:	1c88      	adds	r0, r1, #2
  401b84:	4619      	mov	r1, r3
  401b86:	f10b 0b08 	add.w	fp, fp, #8
  401b8a:	3c10      	subs	r4, #16
  401b8c:	2c10      	cmp	r4, #16
  401b8e:	dd13      	ble.n	401bb8 <_vfiprintf_r+0x43c>
  401b90:	1c4b      	adds	r3, r1, #1
  401b92:	3210      	adds	r2, #16
  401b94:	2b07      	cmp	r3, #7
  401b96:	9211      	str	r2, [sp, #68]	; 0x44
  401b98:	f8cb 6000 	str.w	r6, [fp]
  401b9c:	f8cb 5004 	str.w	r5, [fp, #4]
  401ba0:	9310      	str	r3, [sp, #64]	; 0x40
  401ba2:	ddee      	ble.n	401b82 <_vfiprintf_r+0x406>
  401ba4:	2a00      	cmp	r2, #0
  401ba6:	f040 8209 	bne.w	401fbc <_vfiprintf_r+0x840>
  401baa:	3c10      	subs	r4, #16
  401bac:	2c10      	cmp	r4, #16
  401bae:	f04f 0001 	mov.w	r0, #1
  401bb2:	4611      	mov	r1, r2
  401bb4:	46d3      	mov	fp, sl
  401bb6:	dceb      	bgt.n	401b90 <_vfiprintf_r+0x414>
  401bb8:	4422      	add	r2, r4
  401bba:	2807      	cmp	r0, #7
  401bbc:	9211      	str	r2, [sp, #68]	; 0x44
  401bbe:	f8cb 6000 	str.w	r6, [fp]
  401bc2:	f8cb 4004 	str.w	r4, [fp, #4]
  401bc6:	9010      	str	r0, [sp, #64]	; 0x40
  401bc8:	f340 8220 	ble.w	40200c <_vfiprintf_r+0x890>
  401bcc:	2a00      	cmp	r2, #0
  401bce:	f040 8354 	bne.w	40227a <_vfiprintf_r+0xafe>
  401bd2:	9b04      	ldr	r3, [sp, #16]
  401bd4:	9a07      	ldr	r2, [sp, #28]
  401bd6:	9902      	ldr	r1, [sp, #8]
  401bd8:	428a      	cmp	r2, r1
  401bda:	bfac      	ite	ge
  401bdc:	189b      	addge	r3, r3, r2
  401bde:	185b      	addlt	r3, r3, r1
  401be0:	9304      	str	r3, [sp, #16]
  401be2:	e21c      	b.n	40201e <_vfiprintf_r+0x8a2>
  401be4:	9507      	str	r5, [sp, #28]
  401be6:	069e      	lsls	r6, r3, #26
  401be8:	f100 8313 	bmi.w	402212 <_vfiprintf_r+0xa96>
  401bec:	9908      	ldr	r1, [sp, #32]
  401bee:	06dd      	lsls	r5, r3, #27
  401bf0:	460a      	mov	r2, r1
  401bf2:	f100 82c5 	bmi.w	402180 <_vfiprintf_r+0xa04>
  401bf6:	0658      	lsls	r0, r3, #25
  401bf8:	f140 82c2 	bpl.w	402180 <_vfiprintf_r+0xa04>
  401bfc:	880e      	ldrh	r6, [r1, #0]
  401bfe:	3104      	adds	r1, #4
  401c00:	2700      	movs	r7, #0
  401c02:	2201      	movs	r2, #1
  401c04:	9108      	str	r1, [sp, #32]
  401c06:	e6ca      	b.n	40199e <_vfiprintf_r+0x222>
  401c08:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401c0c:	f899 2000 	ldrb.w	r2, [r9]
  401c10:	e61b      	b.n	40184a <_vfiprintf_r+0xce>
  401c12:	2500      	movs	r5, #0
  401c14:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401c18:	f819 2b01 	ldrb.w	r2, [r9], #1
  401c1c:	eb05 0585 	add.w	r5, r5, r5, lsl #2
  401c20:	eb01 0545 	add.w	r5, r1, r5, lsl #1
  401c24:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401c28:	2909      	cmp	r1, #9
  401c2a:	d9f5      	bls.n	401c18 <_vfiprintf_r+0x49c>
  401c2c:	e60f      	b.n	40184e <_vfiprintf_r+0xd2>
  401c2e:	2201      	movs	r2, #1
  401c30:	9808      	ldr	r0, [sp, #32]
  401c32:	4611      	mov	r1, r2
  401c34:	9202      	str	r2, [sp, #8]
  401c36:	6802      	ldr	r2, [r0, #0]
  401c38:	f04f 0400 	mov.w	r4, #0
  401c3c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401c40:	4602      	mov	r2, r0
  401c42:	3204      	adds	r2, #4
  401c44:	9507      	str	r5, [sp, #28]
  401c46:	f88d 4037 	strb.w	r4, [sp, #55]	; 0x37
  401c4a:	9105      	str	r1, [sp, #20]
  401c4c:	9208      	str	r2, [sp, #32]
  401c4e:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  401c52:	9303      	str	r3, [sp, #12]
  401c54:	2400      	movs	r4, #0
  401c56:	e6c9      	b.n	4019ec <_vfiprintf_r+0x270>
  401c58:	9507      	str	r5, [sp, #28]
  401c5a:	2800      	cmp	r0, #0
  401c5c:	f040 837e 	bne.w	40235c <_vfiprintf_r+0xbe0>
  401c60:	069e      	lsls	r6, r3, #26
  401c62:	f100 82ec 	bmi.w	40223e <_vfiprintf_r+0xac2>
  401c66:	9908      	ldr	r1, [sp, #32]
  401c68:	06dd      	lsls	r5, r3, #27
  401c6a:	460a      	mov	r2, r1
  401c6c:	f100 8281 	bmi.w	402172 <_vfiprintf_r+0x9f6>
  401c70:	0658      	lsls	r0, r3, #25
  401c72:	f140 827e 	bpl.w	402172 <_vfiprintf_r+0x9f6>
  401c76:	f9b1 6000 	ldrsh.w	r6, [r1]
  401c7a:	3204      	adds	r2, #4
  401c7c:	17f7      	asrs	r7, r6, #31
  401c7e:	4630      	mov	r0, r6
  401c80:	4639      	mov	r1, r7
  401c82:	9208      	str	r2, [sp, #32]
  401c84:	2800      	cmp	r0, #0
  401c86:	f171 0200 	sbcs.w	r2, r1, #0
  401c8a:	f2c0 82e7 	blt.w	40225c <_vfiprintf_r+0xae0>
  401c8e:	1c61      	adds	r1, r4, #1
  401c90:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401c94:	f04f 0201 	mov.w	r2, #1
  401c98:	f47f ae89 	bne.w	4019ae <_vfiprintf_r+0x232>
  401c9c:	ea56 0107 	orrs.w	r1, r6, r7
  401ca0:	f000 81e4 	beq.w	40206c <_vfiprintf_r+0x8f0>
  401ca4:	9303      	str	r3, [sp, #12]
  401ca6:	2a01      	cmp	r2, #1
  401ca8:	f000 8224 	beq.w	4020f4 <_vfiprintf_r+0x978>
  401cac:	2a02      	cmp	r2, #2
  401cae:	f040 81f1 	bne.w	402094 <_vfiprintf_r+0x918>
  401cb2:	46d0      	mov	r8, sl
  401cb4:	980b      	ldr	r0, [sp, #44]	; 0x2c
  401cb6:	0933      	lsrs	r3, r6, #4
  401cb8:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  401cbc:	0939      	lsrs	r1, r7, #4
  401cbe:	f006 020f 	and.w	r2, r6, #15
  401cc2:	460f      	mov	r7, r1
  401cc4:	461e      	mov	r6, r3
  401cc6:	5c83      	ldrb	r3, [r0, r2]
  401cc8:	f808 3d01 	strb.w	r3, [r8, #-1]!
  401ccc:	ea56 0307 	orrs.w	r3, r6, r7
  401cd0:	d1f1      	bne.n	401cb6 <_vfiprintf_r+0x53a>
  401cd2:	ebaa 0308 	sub.w	r3, sl, r8
  401cd6:	9305      	str	r3, [sp, #20]
  401cd8:	e680      	b.n	4019dc <_vfiprintf_r+0x260>
  401cda:	f899 2000 	ldrb.w	r2, [r9]
  401cde:	2e00      	cmp	r6, #0
  401ce0:	f47f adb3 	bne.w	40184a <_vfiprintf_r+0xce>
  401ce4:	2001      	movs	r0, #1
  401ce6:	2620      	movs	r6, #32
  401ce8:	e5af      	b.n	40184a <_vfiprintf_r+0xce>
  401cea:	9507      	str	r5, [sp, #28]
  401cec:	2800      	cmp	r0, #0
  401cee:	f040 8332 	bne.w	402356 <_vfiprintf_r+0xbda>
  401cf2:	f043 0310 	orr.w	r3, r3, #16
  401cf6:	e7b3      	b.n	401c60 <_vfiprintf_r+0x4e4>
  401cf8:	9507      	str	r5, [sp, #28]
  401cfa:	f043 0310 	orr.w	r3, r3, #16
  401cfe:	e63b      	b.n	401978 <_vfiprintf_r+0x1fc>
  401d00:	9507      	str	r5, [sp, #28]
  401d02:	f043 0310 	orr.w	r3, r3, #16
  401d06:	e76e      	b.n	401be6 <_vfiprintf_r+0x46a>
  401d08:	00404228 	.word	0x00404228
  401d0c:	00404238 	.word	0x00404238
  401d10:	9507      	str	r5, [sp, #28]
  401d12:	2800      	cmp	r0, #0
  401d14:	f040 8316 	bne.w	402344 <_vfiprintf_r+0xbc8>
  401d18:	49ae      	ldr	r1, [pc, #696]	; (401fd4 <_vfiprintf_r+0x858>)
  401d1a:	910b      	str	r1, [sp, #44]	; 0x2c
  401d1c:	069f      	lsls	r7, r3, #26
  401d1e:	f100 8284 	bmi.w	40222a <_vfiprintf_r+0xaae>
  401d22:	9808      	ldr	r0, [sp, #32]
  401d24:	06de      	lsls	r6, r3, #27
  401d26:	4601      	mov	r1, r0
  401d28:	f100 821e 	bmi.w	402168 <_vfiprintf_r+0x9ec>
  401d2c:	065d      	lsls	r5, r3, #25
  401d2e:	f140 821b 	bpl.w	402168 <_vfiprintf_r+0x9ec>
  401d32:	2700      	movs	r7, #0
  401d34:	3104      	adds	r1, #4
  401d36:	8806      	ldrh	r6, [r0, #0]
  401d38:	9108      	str	r1, [sp, #32]
  401d3a:	07d8      	lsls	r0, r3, #31
  401d3c:	f140 81d5 	bpl.w	4020ea <_vfiprintf_r+0x96e>
  401d40:	ea56 0107 	orrs.w	r1, r6, r7
  401d44:	f000 81d1 	beq.w	4020ea <_vfiprintf_r+0x96e>
  401d48:	2130      	movs	r1, #48	; 0x30
  401d4a:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401d4e:	f043 0302 	orr.w	r3, r3, #2
  401d52:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401d56:	2202      	movs	r2, #2
  401d58:	e621      	b.n	40199e <_vfiprintf_r+0x222>
  401d5a:	f899 2000 	ldrb.w	r2, [r9]
  401d5e:	f109 0701 	add.w	r7, r9, #1
  401d62:	2a2a      	cmp	r2, #42	; 0x2a
  401d64:	f000 82e0 	beq.w	402328 <_vfiprintf_r+0xbac>
  401d68:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401d6c:	2909      	cmp	r1, #9
  401d6e:	46b9      	mov	r9, r7
  401d70:	f04f 0400 	mov.w	r4, #0
  401d74:	f63f ad6b 	bhi.w	40184e <_vfiprintf_r+0xd2>
  401d78:	f819 2b01 	ldrb.w	r2, [r9], #1
  401d7c:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401d80:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  401d84:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  401d88:	2909      	cmp	r1, #9
  401d8a:	d9f5      	bls.n	401d78 <_vfiprintf_r+0x5fc>
  401d8c:	e55f      	b.n	40184e <_vfiprintf_r+0xd2>
  401d8e:	f899 2000 	ldrb.w	r2, [r9]
  401d92:	2a6c      	cmp	r2, #108	; 0x6c
  401d94:	bf03      	ittte	eq
  401d96:	f899 2001 	ldrbeq.w	r2, [r9, #1]
  401d9a:	f043 0320 	orreq.w	r3, r3, #32
  401d9e:	f109 0901 	addeq.w	r9, r9, #1
  401da2:	f043 0310 	orrne.w	r3, r3, #16
  401da6:	e550      	b.n	40184a <_vfiprintf_r+0xce>
  401da8:	9507      	str	r5, [sp, #28]
  401daa:	2800      	cmp	r0, #0
  401dac:	f040 82d0 	bne.w	402350 <_vfiprintf_r+0xbd4>
  401db0:	4989      	ldr	r1, [pc, #548]	; (401fd8 <_vfiprintf_r+0x85c>)
  401db2:	910b      	str	r1, [sp, #44]	; 0x2c
  401db4:	e7b2      	b.n	401d1c <_vfiprintf_r+0x5a0>
  401db6:	2278      	movs	r2, #120	; 0x78
  401db8:	2130      	movs	r1, #48	; 0x30
  401dba:	9507      	str	r5, [sp, #28]
  401dbc:	9d08      	ldr	r5, [sp, #32]
  401dbe:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  401dc2:	1d2a      	adds	r2, r5, #4
  401dc4:	9208      	str	r2, [sp, #32]
  401dc6:	4a84      	ldr	r2, [pc, #528]	; (401fd8 <_vfiprintf_r+0x85c>)
  401dc8:	682e      	ldr	r6, [r5, #0]
  401dca:	920b      	str	r2, [sp, #44]	; 0x2c
  401dcc:	f043 0302 	orr.w	r3, r3, #2
  401dd0:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  401dd4:	2700      	movs	r7, #0
  401dd6:	2202      	movs	r2, #2
  401dd8:	e5e1      	b.n	40199e <_vfiprintf_r+0x222>
  401dda:	f043 0320 	orr.w	r3, r3, #32
  401dde:	f899 2000 	ldrb.w	r2, [r9]
  401de2:	e532      	b.n	40184a <_vfiprintf_r+0xce>
  401de4:	f04f 0200 	mov.w	r2, #0
  401de8:	9908      	ldr	r1, [sp, #32]
  401dea:	9507      	str	r5, [sp, #28]
  401dec:	f8d1 8000 	ldr.w	r8, [r1]
  401df0:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401df4:	1d0d      	adds	r5, r1, #4
  401df6:	f1b8 0f00 	cmp.w	r8, #0
  401dfa:	f000 827c 	beq.w	4022f6 <_vfiprintf_r+0xb7a>
  401dfe:	1c67      	adds	r7, r4, #1
  401e00:	f000 825b 	beq.w	4022ba <_vfiprintf_r+0xb3e>
  401e04:	4622      	mov	r2, r4
  401e06:	2100      	movs	r1, #0
  401e08:	4640      	mov	r0, r8
  401e0a:	9302      	str	r3, [sp, #8]
  401e0c:	f001 fb24 	bl	403458 <memchr>
  401e10:	9b02      	ldr	r3, [sp, #8]
  401e12:	2800      	cmp	r0, #0
  401e14:	f000 827c 	beq.w	402310 <_vfiprintf_r+0xb94>
  401e18:	eba0 0208 	sub.w	r2, r0, r8
  401e1c:	9508      	str	r5, [sp, #32]
  401e1e:	9205      	str	r2, [sp, #20]
  401e20:	9303      	str	r3, [sp, #12]
  401e22:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401e26:	2400      	movs	r4, #0
  401e28:	e5d8      	b.n	4019dc <_vfiprintf_r+0x260>
  401e2a:	f043 0301 	orr.w	r3, r3, #1
  401e2e:	f899 2000 	ldrb.w	r2, [r9]
  401e32:	e50a      	b.n	40184a <_vfiprintf_r+0xce>
  401e34:	f899 2000 	ldrb.w	r2, [r9]
  401e38:	2001      	movs	r0, #1
  401e3a:	262b      	movs	r6, #43	; 0x2b
  401e3c:	e505      	b.n	40184a <_vfiprintf_r+0xce>
  401e3e:	2800      	cmp	r0, #0
  401e40:	f040 8283 	bne.w	40234a <_vfiprintf_r+0xbce>
  401e44:	0699      	lsls	r1, r3, #26
  401e46:	f100 822b 	bmi.w	4022a0 <_vfiprintf_r+0xb24>
  401e4a:	06da      	lsls	r2, r3, #27
  401e4c:	d421      	bmi.n	401e92 <_vfiprintf_r+0x716>
  401e4e:	065b      	lsls	r3, r3, #25
  401e50:	d51f      	bpl.n	401e92 <_vfiprintf_r+0x716>
  401e52:	9a08      	ldr	r2, [sp, #32]
  401e54:	6813      	ldr	r3, [r2, #0]
  401e56:	3204      	adds	r2, #4
  401e58:	9208      	str	r2, [sp, #32]
  401e5a:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  401e5e:	801a      	strh	r2, [r3, #0]
  401e60:	e4be      	b.n	4017e0 <_vfiprintf_r+0x64>
  401e62:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  401e66:	f899 2000 	ldrb.w	r2, [r9]
  401e6a:	e4ee      	b.n	40184a <_vfiprintf_r+0xce>
  401e6c:	9507      	str	r5, [sp, #28]
  401e6e:	2800      	cmp	r0, #0
  401e70:	f040 8265 	bne.w	40233e <_vfiprintf_r+0xbc2>
  401e74:	2a00      	cmp	r2, #0
  401e76:	f000 8091 	beq.w	401f9c <_vfiprintf_r+0x820>
  401e7a:	2101      	movs	r1, #1
  401e7c:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  401e80:	f04f 0200 	mov.w	r2, #0
  401e84:	9102      	str	r1, [sp, #8]
  401e86:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  401e8a:	9105      	str	r1, [sp, #20]
  401e8c:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  401e90:	e6df      	b.n	401c52 <_vfiprintf_r+0x4d6>
  401e92:	9a08      	ldr	r2, [sp, #32]
  401e94:	6813      	ldr	r3, [r2, #0]
  401e96:	3204      	adds	r2, #4
  401e98:	9208      	str	r2, [sp, #32]
  401e9a:	9a04      	ldr	r2, [sp, #16]
  401e9c:	601a      	str	r2, [r3, #0]
  401e9e:	e49f      	b.n	4017e0 <_vfiprintf_r+0x64>
  401ea0:	aa0f      	add	r2, sp, #60	; 0x3c
  401ea2:	9901      	ldr	r1, [sp, #4]
  401ea4:	4620      	mov	r0, r4
  401ea6:	f7ff fc29 	bl	4016fc <__sprint_r.part.0>
  401eaa:	2800      	cmp	r0, #0
  401eac:	d17d      	bne.n	401faa <_vfiprintf_r+0x82e>
  401eae:	9910      	ldr	r1, [sp, #64]	; 0x40
  401eb0:	46d6      	mov	lr, sl
  401eb2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401eb4:	f101 0c01 	add.w	ip, r1, #1
  401eb8:	e5bd      	b.n	401a36 <_vfiprintf_r+0x2ba>
  401eba:	aa0f      	add	r2, sp, #60	; 0x3c
  401ebc:	9901      	ldr	r1, [sp, #4]
  401ebe:	9806      	ldr	r0, [sp, #24]
  401ec0:	f7ff fc1c 	bl	4016fc <__sprint_r.part.0>
  401ec4:	2800      	cmp	r0, #0
  401ec6:	d170      	bne.n	401faa <_vfiprintf_r+0x82e>
  401ec8:	46d3      	mov	fp, sl
  401eca:	9910      	ldr	r1, [sp, #64]	; 0x40
  401ecc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  401ed0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401ed2:	1c48      	adds	r0, r1, #1
  401ed4:	2d00      	cmp	r5, #0
  401ed6:	f43f add8 	beq.w	401a8a <_vfiprintf_r+0x30e>
  401eda:	2101      	movs	r1, #1
  401edc:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  401ee0:	440a      	add	r2, r1
  401ee2:	2807      	cmp	r0, #7
  401ee4:	9211      	str	r2, [sp, #68]	; 0x44
  401ee6:	9010      	str	r0, [sp, #64]	; 0x40
  401ee8:	f8cb 1004 	str.w	r1, [fp, #4]
  401eec:	f8cb 5000 	str.w	r5, [fp]
  401ef0:	f340 80b6 	ble.w	402060 <_vfiprintf_r+0x8e4>
  401ef4:	2a00      	cmp	r2, #0
  401ef6:	f040 8160 	bne.w	4021ba <_vfiprintf_r+0xa3e>
  401efa:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401efc:	2b00      	cmp	r3, #0
  401efe:	f43f add7 	beq.w	401ab0 <_vfiprintf_r+0x334>
  401f02:	2202      	movs	r2, #2
  401f04:	4608      	mov	r0, r1
  401f06:	46d3      	mov	fp, sl
  401f08:	ab0e      	add	r3, sp, #56	; 0x38
  401f0a:	921d      	str	r2, [sp, #116]	; 0x74
  401f0c:	931c      	str	r3, [sp, #112]	; 0x70
  401f0e:	4601      	mov	r1, r0
  401f10:	f10b 0b08 	add.w	fp, fp, #8
  401f14:	3001      	adds	r0, #1
  401f16:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  401f18:	2b80      	cmp	r3, #128	; 0x80
  401f1a:	f43f add0 	beq.w	401abe <_vfiprintf_r+0x342>
  401f1e:	9b05      	ldr	r3, [sp, #20]
  401f20:	1ae4      	subs	r4, r4, r3
  401f22:	2c00      	cmp	r4, #0
  401f24:	f77f ae0a 	ble.w	401b3c <_vfiprintf_r+0x3c0>
  401f28:	2c10      	cmp	r4, #16
  401f2a:	f340 81b7 	ble.w	40229c <_vfiprintf_r+0xb20>
  401f2e:	46de      	mov	lr, fp
  401f30:	2610      	movs	r6, #16
  401f32:	4d2a      	ldr	r5, [pc, #168]	; (401fdc <_vfiprintf_r+0x860>)
  401f34:	9f06      	ldr	r7, [sp, #24]
  401f36:	f8dd b004 	ldr.w	fp, [sp, #4]
  401f3a:	e006      	b.n	401f4a <_vfiprintf_r+0x7ce>
  401f3c:	1c88      	adds	r0, r1, #2
  401f3e:	4619      	mov	r1, r3
  401f40:	f10e 0e08 	add.w	lr, lr, #8
  401f44:	3c10      	subs	r4, #16
  401f46:	2c10      	cmp	r4, #16
  401f48:	dd0f      	ble.n	401f6a <_vfiprintf_r+0x7ee>
  401f4a:	1c4b      	adds	r3, r1, #1
  401f4c:	3210      	adds	r2, #16
  401f4e:	2b07      	cmp	r3, #7
  401f50:	9211      	str	r2, [sp, #68]	; 0x44
  401f52:	e88e 0060 	stmia.w	lr, {r5, r6}
  401f56:	9310      	str	r3, [sp, #64]	; 0x40
  401f58:	ddf0      	ble.n	401f3c <_vfiprintf_r+0x7c0>
  401f5a:	b9a2      	cbnz	r2, 401f86 <_vfiprintf_r+0x80a>
  401f5c:	3c10      	subs	r4, #16
  401f5e:	2c10      	cmp	r4, #16
  401f60:	f04f 0001 	mov.w	r0, #1
  401f64:	4611      	mov	r1, r2
  401f66:	46d6      	mov	lr, sl
  401f68:	dcef      	bgt.n	401f4a <_vfiprintf_r+0x7ce>
  401f6a:	46f3      	mov	fp, lr
  401f6c:	4422      	add	r2, r4
  401f6e:	2807      	cmp	r0, #7
  401f70:	9211      	str	r2, [sp, #68]	; 0x44
  401f72:	f8cb 5000 	str.w	r5, [fp]
  401f76:	f8cb 4004 	str.w	r4, [fp, #4]
  401f7a:	9010      	str	r0, [sp, #64]	; 0x40
  401f7c:	dc30      	bgt.n	401fe0 <_vfiprintf_r+0x864>
  401f7e:	f10b 0b08 	add.w	fp, fp, #8
  401f82:	3001      	adds	r0, #1
  401f84:	e5da      	b.n	401b3c <_vfiprintf_r+0x3c0>
  401f86:	aa0f      	add	r2, sp, #60	; 0x3c
  401f88:	4659      	mov	r1, fp
  401f8a:	4638      	mov	r0, r7
  401f8c:	f7ff fbb6 	bl	4016fc <__sprint_r.part.0>
  401f90:	b958      	cbnz	r0, 401faa <_vfiprintf_r+0x82e>
  401f92:	9910      	ldr	r1, [sp, #64]	; 0x40
  401f94:	46d6      	mov	lr, sl
  401f96:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401f98:	1c48      	adds	r0, r1, #1
  401f9a:	e7d3      	b.n	401f44 <_vfiprintf_r+0x7c8>
  401f9c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401f9e:	b123      	cbz	r3, 401faa <_vfiprintf_r+0x82e>
  401fa0:	9806      	ldr	r0, [sp, #24]
  401fa2:	aa0f      	add	r2, sp, #60	; 0x3c
  401fa4:	9901      	ldr	r1, [sp, #4]
  401fa6:	f7ff fba9 	bl	4016fc <__sprint_r.part.0>
  401faa:	9b01      	ldr	r3, [sp, #4]
  401fac:	899b      	ldrh	r3, [r3, #12]
  401fae:	065b      	lsls	r3, r3, #25
  401fb0:	f57f accd 	bpl.w	40194e <_vfiprintf_r+0x1d2>
  401fb4:	f04f 33ff 	mov.w	r3, #4294967295
  401fb8:	9304      	str	r3, [sp, #16]
  401fba:	e4c8      	b.n	40194e <_vfiprintf_r+0x1d2>
  401fbc:	aa0f      	add	r2, sp, #60	; 0x3c
  401fbe:	4641      	mov	r1, r8
  401fc0:	4638      	mov	r0, r7
  401fc2:	f7ff fb9b 	bl	4016fc <__sprint_r.part.0>
  401fc6:	2800      	cmp	r0, #0
  401fc8:	d1ef      	bne.n	401faa <_vfiprintf_r+0x82e>
  401fca:	9910      	ldr	r1, [sp, #64]	; 0x40
  401fcc:	46d3      	mov	fp, sl
  401fce:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401fd0:	1c48      	adds	r0, r1, #1
  401fd2:	e5da      	b.n	401b8a <_vfiprintf_r+0x40e>
  401fd4:	004041f8 	.word	0x004041f8
  401fd8:	0040420c 	.word	0x0040420c
  401fdc:	00404238 	.word	0x00404238
  401fe0:	2a00      	cmp	r2, #0
  401fe2:	f040 80fd 	bne.w	4021e0 <_vfiprintf_r+0xa64>
  401fe6:	2301      	movs	r3, #1
  401fe8:	46d3      	mov	fp, sl
  401fea:	9a05      	ldr	r2, [sp, #20]
  401fec:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  401ff0:	921d      	str	r2, [sp, #116]	; 0x74
  401ff2:	9211      	str	r2, [sp, #68]	; 0x44
  401ff4:	9310      	str	r3, [sp, #64]	; 0x40
  401ff6:	f10b 0b08 	add.w	fp, fp, #8
  401ffa:	9b03      	ldr	r3, [sp, #12]
  401ffc:	0759      	lsls	r1, r3, #29
  401ffe:	d505      	bpl.n	40200c <_vfiprintf_r+0x890>
  402000:	9b07      	ldr	r3, [sp, #28]
  402002:	9902      	ldr	r1, [sp, #8]
  402004:	1a5c      	subs	r4, r3, r1
  402006:	2c00      	cmp	r4, #0
  402008:	f73f adb1 	bgt.w	401b6e <_vfiprintf_r+0x3f2>
  40200c:	9b04      	ldr	r3, [sp, #16]
  40200e:	9907      	ldr	r1, [sp, #28]
  402010:	9802      	ldr	r0, [sp, #8]
  402012:	4281      	cmp	r1, r0
  402014:	bfac      	ite	ge
  402016:	185b      	addge	r3, r3, r1
  402018:	181b      	addlt	r3, r3, r0
  40201a:	9304      	str	r3, [sp, #16]
  40201c:	bb7a      	cbnz	r2, 40207e <_vfiprintf_r+0x902>
  40201e:	2300      	movs	r3, #0
  402020:	46d3      	mov	fp, sl
  402022:	9310      	str	r3, [sp, #64]	; 0x40
  402024:	f7ff bbdc 	b.w	4017e0 <_vfiprintf_r+0x64>
  402028:	aa0f      	add	r2, sp, #60	; 0x3c
  40202a:	9901      	ldr	r1, [sp, #4]
  40202c:	4620      	mov	r0, r4
  40202e:	f7ff fb65 	bl	4016fc <__sprint_r.part.0>
  402032:	2800      	cmp	r0, #0
  402034:	d1b9      	bne.n	401faa <_vfiprintf_r+0x82e>
  402036:	9910      	ldr	r1, [sp, #64]	; 0x40
  402038:	46d4      	mov	ip, sl
  40203a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40203c:	f101 0e01 	add.w	lr, r1, #1
  402040:	e551      	b.n	401ae6 <_vfiprintf_r+0x36a>
  402042:	2a00      	cmp	r2, #0
  402044:	f47f af39 	bne.w	401eba <_vfiprintf_r+0x73e>
  402048:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  40204c:	2900      	cmp	r1, #0
  40204e:	f000 810e 	beq.w	40226e <_vfiprintf_r+0xaf2>
  402052:	2201      	movs	r2, #1
  402054:	46d3      	mov	fp, sl
  402056:	4610      	mov	r0, r2
  402058:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40205c:	921d      	str	r2, [sp, #116]	; 0x74
  40205e:	911c      	str	r1, [sp, #112]	; 0x70
  402060:	4601      	mov	r1, r0
  402062:	f10b 0b08 	add.w	fp, fp, #8
  402066:	3001      	adds	r0, #1
  402068:	e50f      	b.n	401a8a <_vfiprintf_r+0x30e>
  40206a:	9b03      	ldr	r3, [sp, #12]
  40206c:	2a01      	cmp	r2, #1
  40206e:	f000 808e 	beq.w	40218e <_vfiprintf_r+0xa12>
  402072:	2a02      	cmp	r2, #2
  402074:	d10b      	bne.n	40208e <_vfiprintf_r+0x912>
  402076:	9303      	str	r3, [sp, #12]
  402078:	2600      	movs	r6, #0
  40207a:	2700      	movs	r7, #0
  40207c:	e619      	b.n	401cb2 <_vfiprintf_r+0x536>
  40207e:	aa0f      	add	r2, sp, #60	; 0x3c
  402080:	9901      	ldr	r1, [sp, #4]
  402082:	9806      	ldr	r0, [sp, #24]
  402084:	f7ff fb3a 	bl	4016fc <__sprint_r.part.0>
  402088:	2800      	cmp	r0, #0
  40208a:	d0c8      	beq.n	40201e <_vfiprintf_r+0x8a2>
  40208c:	e78d      	b.n	401faa <_vfiprintf_r+0x82e>
  40208e:	2600      	movs	r6, #0
  402090:	2700      	movs	r7, #0
  402092:	9303      	str	r3, [sp, #12]
  402094:	4651      	mov	r1, sl
  402096:	e000      	b.n	40209a <_vfiprintf_r+0x91e>
  402098:	4641      	mov	r1, r8
  40209a:	08f2      	lsrs	r2, r6, #3
  40209c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  4020a0:	08f8      	lsrs	r0, r7, #3
  4020a2:	f006 0307 	and.w	r3, r6, #7
  4020a6:	4607      	mov	r7, r0
  4020a8:	4616      	mov	r6, r2
  4020aa:	3330      	adds	r3, #48	; 0x30
  4020ac:	ea56 0207 	orrs.w	r2, r6, r7
  4020b0:	f801 3c01 	strb.w	r3, [r1, #-1]
  4020b4:	f101 38ff 	add.w	r8, r1, #4294967295
  4020b8:	d1ee      	bne.n	402098 <_vfiprintf_r+0x91c>
  4020ba:	9a03      	ldr	r2, [sp, #12]
  4020bc:	07d6      	lsls	r6, r2, #31
  4020be:	f57f ae08 	bpl.w	401cd2 <_vfiprintf_r+0x556>
  4020c2:	2b30      	cmp	r3, #48	; 0x30
  4020c4:	f43f ae05 	beq.w	401cd2 <_vfiprintf_r+0x556>
  4020c8:	2330      	movs	r3, #48	; 0x30
  4020ca:	3902      	subs	r1, #2
  4020cc:	f808 3c01 	strb.w	r3, [r8, #-1]
  4020d0:	ebaa 0301 	sub.w	r3, sl, r1
  4020d4:	9305      	str	r3, [sp, #20]
  4020d6:	4688      	mov	r8, r1
  4020d8:	e480      	b.n	4019dc <_vfiprintf_r+0x260>
  4020da:	9b04      	ldr	r3, [sp, #16]
  4020dc:	9a07      	ldr	r2, [sp, #28]
  4020de:	428a      	cmp	r2, r1
  4020e0:	bfac      	ite	ge
  4020e2:	189b      	addge	r3, r3, r2
  4020e4:	185b      	addlt	r3, r3, r1
  4020e6:	9304      	str	r3, [sp, #16]
  4020e8:	e799      	b.n	40201e <_vfiprintf_r+0x8a2>
  4020ea:	2202      	movs	r2, #2
  4020ec:	e457      	b.n	40199e <_vfiprintf_r+0x222>
  4020ee:	9405      	str	r4, [sp, #20]
  4020f0:	46d0      	mov	r8, sl
  4020f2:	e473      	b.n	4019dc <_vfiprintf_r+0x260>
  4020f4:	2f00      	cmp	r7, #0
  4020f6:	bf08      	it	eq
  4020f8:	2e0a      	cmpeq	r6, #10
  4020fa:	d347      	bcc.n	40218c <_vfiprintf_r+0xa10>
  4020fc:	46d0      	mov	r8, sl
  4020fe:	4630      	mov	r0, r6
  402100:	4639      	mov	r1, r7
  402102:	220a      	movs	r2, #10
  402104:	2300      	movs	r3, #0
  402106:	f001 fe75 	bl	403df4 <__aeabi_uldivmod>
  40210a:	3230      	adds	r2, #48	; 0x30
  40210c:	f808 2d01 	strb.w	r2, [r8, #-1]!
  402110:	4630      	mov	r0, r6
  402112:	4639      	mov	r1, r7
  402114:	2300      	movs	r3, #0
  402116:	220a      	movs	r2, #10
  402118:	f001 fe6c 	bl	403df4 <__aeabi_uldivmod>
  40211c:	4606      	mov	r6, r0
  40211e:	460f      	mov	r7, r1
  402120:	ea56 0307 	orrs.w	r3, r6, r7
  402124:	d1eb      	bne.n	4020fe <_vfiprintf_r+0x982>
  402126:	ebaa 0308 	sub.w	r3, sl, r8
  40212a:	9305      	str	r3, [sp, #20]
  40212c:	e456      	b.n	4019dc <_vfiprintf_r+0x260>
  40212e:	aa0f      	add	r2, sp, #60	; 0x3c
  402130:	9901      	ldr	r1, [sp, #4]
  402132:	9806      	ldr	r0, [sp, #24]
  402134:	f7ff fae2 	bl	4016fc <__sprint_r.part.0>
  402138:	2800      	cmp	r0, #0
  40213a:	f47f af36 	bne.w	401faa <_vfiprintf_r+0x82e>
  40213e:	46d3      	mov	fp, sl
  402140:	9a11      	ldr	r2, [sp, #68]	; 0x44
  402142:	e75a      	b.n	401ffa <_vfiprintf_r+0x87e>
  402144:	aa0f      	add	r2, sp, #60	; 0x3c
  402146:	9901      	ldr	r1, [sp, #4]
  402148:	9806      	ldr	r0, [sp, #24]
  40214a:	f7ff fad7 	bl	4016fc <__sprint_r.part.0>
  40214e:	2800      	cmp	r0, #0
  402150:	f47f af2b 	bne.w	401faa <_vfiprintf_r+0x82e>
  402154:	46d3      	mov	fp, sl
  402156:	f7ff bbdc 	b.w	401912 <_vfiprintf_r+0x196>
  40215a:	9808      	ldr	r0, [sp, #32]
  40215c:	2700      	movs	r7, #0
  40215e:	4601      	mov	r1, r0
  402160:	3104      	adds	r1, #4
  402162:	6806      	ldr	r6, [r0, #0]
  402164:	9108      	str	r1, [sp, #32]
  402166:	e41a      	b.n	40199e <_vfiprintf_r+0x222>
  402168:	680e      	ldr	r6, [r1, #0]
  40216a:	3104      	adds	r1, #4
  40216c:	9108      	str	r1, [sp, #32]
  40216e:	2700      	movs	r7, #0
  402170:	e5e3      	b.n	401d3a <_vfiprintf_r+0x5be>
  402172:	6816      	ldr	r6, [r2, #0]
  402174:	3204      	adds	r2, #4
  402176:	17f7      	asrs	r7, r6, #31
  402178:	9208      	str	r2, [sp, #32]
  40217a:	4630      	mov	r0, r6
  40217c:	4639      	mov	r1, r7
  40217e:	e581      	b.n	401c84 <_vfiprintf_r+0x508>
  402180:	3104      	adds	r1, #4
  402182:	6816      	ldr	r6, [r2, #0]
  402184:	2700      	movs	r7, #0
  402186:	2201      	movs	r2, #1
  402188:	9108      	str	r1, [sp, #32]
  40218a:	e408      	b.n	40199e <_vfiprintf_r+0x222>
  40218c:	9b03      	ldr	r3, [sp, #12]
  40218e:	9303      	str	r3, [sp, #12]
  402190:	2301      	movs	r3, #1
  402192:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  402196:	3630      	adds	r6, #48	; 0x30
  402198:	f808 6d41 	strb.w	r6, [r8, #-65]!
  40219c:	9305      	str	r3, [sp, #20]
  40219e:	e41d      	b.n	4019dc <_vfiprintf_r+0x260>
  4021a0:	aa0f      	add	r2, sp, #60	; 0x3c
  4021a2:	9901      	ldr	r1, [sp, #4]
  4021a4:	9806      	ldr	r0, [sp, #24]
  4021a6:	f7ff faa9 	bl	4016fc <__sprint_r.part.0>
  4021aa:	2800      	cmp	r0, #0
  4021ac:	f47f aefd 	bne.w	401faa <_vfiprintf_r+0x82e>
  4021b0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4021b2:	46d3      	mov	fp, sl
  4021b4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4021b6:	1c48      	adds	r0, r1, #1
  4021b8:	e6ad      	b.n	401f16 <_vfiprintf_r+0x79a>
  4021ba:	aa0f      	add	r2, sp, #60	; 0x3c
  4021bc:	9901      	ldr	r1, [sp, #4]
  4021be:	9806      	ldr	r0, [sp, #24]
  4021c0:	f7ff fa9c 	bl	4016fc <__sprint_r.part.0>
  4021c4:	2800      	cmp	r0, #0
  4021c6:	f47f aef0 	bne.w	401faa <_vfiprintf_r+0x82e>
  4021ca:	9910      	ldr	r1, [sp, #64]	; 0x40
  4021cc:	46d3      	mov	fp, sl
  4021ce:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4021d0:	1c48      	adds	r0, r1, #1
  4021d2:	e45a      	b.n	401a8a <_vfiprintf_r+0x30e>
  4021d4:	2a00      	cmp	r2, #0
  4021d6:	d17b      	bne.n	4022d0 <_vfiprintf_r+0xb54>
  4021d8:	2001      	movs	r0, #1
  4021da:	4611      	mov	r1, r2
  4021dc:	46d3      	mov	fp, sl
  4021de:	e69e      	b.n	401f1e <_vfiprintf_r+0x7a2>
  4021e0:	aa0f      	add	r2, sp, #60	; 0x3c
  4021e2:	9901      	ldr	r1, [sp, #4]
  4021e4:	9806      	ldr	r0, [sp, #24]
  4021e6:	f7ff fa89 	bl	4016fc <__sprint_r.part.0>
  4021ea:	2800      	cmp	r0, #0
  4021ec:	f47f aedd 	bne.w	401faa <_vfiprintf_r+0x82e>
  4021f0:	9810      	ldr	r0, [sp, #64]	; 0x40
  4021f2:	46d3      	mov	fp, sl
  4021f4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4021f6:	3001      	adds	r0, #1
  4021f8:	e4a0      	b.n	401b3c <_vfiprintf_r+0x3c0>
  4021fa:	9d08      	ldr	r5, [sp, #32]
  4021fc:	3507      	adds	r5, #7
  4021fe:	f025 0207 	bic.w	r2, r5, #7
  402202:	f102 0108 	add.w	r1, r2, #8
  402206:	e9d2 6700 	ldrd	r6, r7, [r2]
  40220a:	9108      	str	r1, [sp, #32]
  40220c:	2200      	movs	r2, #0
  40220e:	f7ff bbc6 	b.w	40199e <_vfiprintf_r+0x222>
  402212:	9d08      	ldr	r5, [sp, #32]
  402214:	3507      	adds	r5, #7
  402216:	f025 0207 	bic.w	r2, r5, #7
  40221a:	f102 0108 	add.w	r1, r2, #8
  40221e:	e9d2 6700 	ldrd	r6, r7, [r2]
  402222:	9108      	str	r1, [sp, #32]
  402224:	2201      	movs	r2, #1
  402226:	f7ff bbba 	b.w	40199e <_vfiprintf_r+0x222>
  40222a:	9d08      	ldr	r5, [sp, #32]
  40222c:	3507      	adds	r5, #7
  40222e:	f025 0107 	bic.w	r1, r5, #7
  402232:	f101 0008 	add.w	r0, r1, #8
  402236:	9008      	str	r0, [sp, #32]
  402238:	e9d1 6700 	ldrd	r6, r7, [r1]
  40223c:	e57d      	b.n	401d3a <_vfiprintf_r+0x5be>
  40223e:	9d08      	ldr	r5, [sp, #32]
  402240:	3507      	adds	r5, #7
  402242:	f025 0507 	bic.w	r5, r5, #7
  402246:	f105 0208 	add.w	r2, r5, #8
  40224a:	e9d5 0100 	ldrd	r0, r1, [r5]
  40224e:	9208      	str	r2, [sp, #32]
  402250:	4606      	mov	r6, r0
  402252:	460f      	mov	r7, r1
  402254:	e516      	b.n	401c84 <_vfiprintf_r+0x508>
  402256:	46d0      	mov	r8, sl
  402258:	f7ff bbc0 	b.w	4019dc <_vfiprintf_r+0x260>
  40225c:	252d      	movs	r5, #45	; 0x2d
  40225e:	4276      	negs	r6, r6
  402260:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  402264:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  402268:	2201      	movs	r2, #1
  40226a:	f7ff bb9d 	b.w	4019a8 <_vfiprintf_r+0x22c>
  40226e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402270:	b96b      	cbnz	r3, 40228e <_vfiprintf_r+0xb12>
  402272:	4611      	mov	r1, r2
  402274:	2001      	movs	r0, #1
  402276:	46d3      	mov	fp, sl
  402278:	e651      	b.n	401f1e <_vfiprintf_r+0x7a2>
  40227a:	aa0f      	add	r2, sp, #60	; 0x3c
  40227c:	9901      	ldr	r1, [sp, #4]
  40227e:	9806      	ldr	r0, [sp, #24]
  402280:	f7ff fa3c 	bl	4016fc <__sprint_r.part.0>
  402284:	2800      	cmp	r0, #0
  402286:	f47f ae90 	bne.w	401faa <_vfiprintf_r+0x82e>
  40228a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40228c:	e6be      	b.n	40200c <_vfiprintf_r+0x890>
  40228e:	2202      	movs	r2, #2
  402290:	ab0e      	add	r3, sp, #56	; 0x38
  402292:	921d      	str	r2, [sp, #116]	; 0x74
  402294:	931c      	str	r3, [sp, #112]	; 0x70
  402296:	2001      	movs	r0, #1
  402298:	46d3      	mov	fp, sl
  40229a:	e638      	b.n	401f0e <_vfiprintf_r+0x792>
  40229c:	4d31      	ldr	r5, [pc, #196]	; (402364 <_vfiprintf_r+0xbe8>)
  40229e:	e665      	b.n	401f6c <_vfiprintf_r+0x7f0>
  4022a0:	9a08      	ldr	r2, [sp, #32]
  4022a2:	4613      	mov	r3, r2
  4022a4:	3304      	adds	r3, #4
  4022a6:	9308      	str	r3, [sp, #32]
  4022a8:	9b04      	ldr	r3, [sp, #16]
  4022aa:	6811      	ldr	r1, [r2, #0]
  4022ac:	17dd      	asrs	r5, r3, #31
  4022ae:	461a      	mov	r2, r3
  4022b0:	462b      	mov	r3, r5
  4022b2:	e9c1 2300 	strd	r2, r3, [r1]
  4022b6:	f7ff ba93 	b.w	4017e0 <_vfiprintf_r+0x64>
  4022ba:	4640      	mov	r0, r8
  4022bc:	9508      	str	r5, [sp, #32]
  4022be:	9303      	str	r3, [sp, #12]
  4022c0:	f7ff f9ee 	bl	4016a0 <strlen>
  4022c4:	2400      	movs	r4, #0
  4022c6:	9005      	str	r0, [sp, #20]
  4022c8:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4022cc:	f7ff bb86 	b.w	4019dc <_vfiprintf_r+0x260>
  4022d0:	aa0f      	add	r2, sp, #60	; 0x3c
  4022d2:	9901      	ldr	r1, [sp, #4]
  4022d4:	9806      	ldr	r0, [sp, #24]
  4022d6:	f7ff fa11 	bl	4016fc <__sprint_r.part.0>
  4022da:	2800      	cmp	r0, #0
  4022dc:	f47f ae65 	bne.w	401faa <_vfiprintf_r+0x82e>
  4022e0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4022e2:	46d3      	mov	fp, sl
  4022e4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4022e6:	1c48      	adds	r0, r1, #1
  4022e8:	e619      	b.n	401f1e <_vfiprintf_r+0x7a2>
  4022ea:	9910      	ldr	r1, [sp, #64]	; 0x40
  4022ec:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4022ee:	3101      	adds	r1, #1
  4022f0:	4e1d      	ldr	r6, [pc, #116]	; (402368 <_vfiprintf_r+0xbec>)
  4022f2:	f7ff bbb8 	b.w	401a66 <_vfiprintf_r+0x2ea>
  4022f6:	2c06      	cmp	r4, #6
  4022f8:	bf28      	it	cs
  4022fa:	2406      	movcs	r4, #6
  4022fc:	9508      	str	r5, [sp, #32]
  4022fe:	9405      	str	r4, [sp, #20]
  402300:	9402      	str	r4, [sp, #8]
  402302:	f8df 8068 	ldr.w	r8, [pc, #104]	; 40236c <_vfiprintf_r+0xbf0>
  402306:	e4a4      	b.n	401c52 <_vfiprintf_r+0x4d6>
  402308:	9810      	ldr	r0, [sp, #64]	; 0x40
  40230a:	4e17      	ldr	r6, [pc, #92]	; (402368 <_vfiprintf_r+0xbec>)
  40230c:	3001      	adds	r0, #1
  40230e:	e453      	b.n	401bb8 <_vfiprintf_r+0x43c>
  402310:	9405      	str	r4, [sp, #20]
  402312:	9508      	str	r5, [sp, #32]
  402314:	9303      	str	r3, [sp, #12]
  402316:	4604      	mov	r4, r0
  402318:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40231c:	f7ff bb5e 	b.w	4019dc <_vfiprintf_r+0x260>
  402320:	4686      	mov	lr, r0
  402322:	4d10      	ldr	r5, [pc, #64]	; (402364 <_vfiprintf_r+0xbe8>)
  402324:	f7ff bbf6 	b.w	401b14 <_vfiprintf_r+0x398>
  402328:	9908      	ldr	r1, [sp, #32]
  40232a:	f899 2001 	ldrb.w	r2, [r9, #1]
  40232e:	680c      	ldr	r4, [r1, #0]
  402330:	3104      	adds	r1, #4
  402332:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  402336:	46b9      	mov	r9, r7
  402338:	9108      	str	r1, [sp, #32]
  40233a:	f7ff ba86 	b.w	40184a <_vfiprintf_r+0xce>
  40233e:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
  402342:	e597      	b.n	401e74 <_vfiprintf_r+0x6f8>
  402344:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
  402348:	e4e6      	b.n	401d18 <_vfiprintf_r+0x59c>
  40234a:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
  40234e:	e579      	b.n	401e44 <_vfiprintf_r+0x6c8>
  402350:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
  402354:	e52c      	b.n	401db0 <_vfiprintf_r+0x634>
  402356:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
  40235a:	e4ca      	b.n	401cf2 <_vfiprintf_r+0x576>
  40235c:	f88d 6037 	strb.w	r6, [sp, #55]	; 0x37
  402360:	e47e      	b.n	401c60 <_vfiprintf_r+0x4e4>
  402362:	bf00      	nop
  402364:	00404238 	.word	0x00404238
  402368:	00404228 	.word	0x00404228
  40236c:	00404220 	.word	0x00404220

00402370 <__sbprintf>:
  402370:	b570      	push	{r4, r5, r6, lr}
  402372:	460c      	mov	r4, r1
  402374:	2600      	movs	r6, #0
  402376:	f44f 6580 	mov.w	r5, #1024	; 0x400
  40237a:	8989      	ldrh	r1, [r1, #12]
  40237c:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  402380:	f021 0102 	bic.w	r1, r1, #2
  402384:	f8ad 100c 	strh.w	r1, [sp, #12]
  402388:	9606      	str	r6, [sp, #24]
  40238a:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40238c:	89e6      	ldrh	r6, [r4, #14]
  40238e:	9119      	str	r1, [sp, #100]	; 0x64
  402390:	f8ad 600e 	strh.w	r6, [sp, #14]
  402394:	69e1      	ldr	r1, [r4, #28]
  402396:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402398:	9107      	str	r1, [sp, #28]
  40239a:	9609      	str	r6, [sp, #36]	; 0x24
  40239c:	4669      	mov	r1, sp
  40239e:	ae1a      	add	r6, sp, #104	; 0x68
  4023a0:	9600      	str	r6, [sp, #0]
  4023a2:	9604      	str	r6, [sp, #16]
  4023a4:	9502      	str	r5, [sp, #8]
  4023a6:	9505      	str	r5, [sp, #20]
  4023a8:	4606      	mov	r6, r0
  4023aa:	f7ff f9e7 	bl	40177c <_vfiprintf_r>
  4023ae:	1e05      	subs	r5, r0, #0
  4023b0:	db07      	blt.n	4023c2 <__sbprintf+0x52>
  4023b2:	4630      	mov	r0, r6
  4023b4:	4669      	mov	r1, sp
  4023b6:	f000 f921 	bl	4025fc <_fflush_r>
  4023ba:	2800      	cmp	r0, #0
  4023bc:	bf18      	it	ne
  4023be:	f04f 35ff 	movne.w	r5, #4294967295
  4023c2:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  4023c6:	065b      	lsls	r3, r3, #25
  4023c8:	d503      	bpl.n	4023d2 <__sbprintf+0x62>
  4023ca:	89a3      	ldrh	r3, [r4, #12]
  4023cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4023d0:	81a3      	strh	r3, [r4, #12]
  4023d2:	4628      	mov	r0, r5
  4023d4:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  4023d8:	bd70      	pop	{r4, r5, r6, pc}
  4023da:	bf00      	nop

004023dc <__swsetup_r>:
  4023dc:	b538      	push	{r3, r4, r5, lr}
  4023de:	4b30      	ldr	r3, [pc, #192]	; (4024a0 <__swsetup_r+0xc4>)
  4023e0:	4605      	mov	r5, r0
  4023e2:	6818      	ldr	r0, [r3, #0]
  4023e4:	460c      	mov	r4, r1
  4023e6:	b110      	cbz	r0, 4023ee <__swsetup_r+0x12>
  4023e8:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4023ea:	2b00      	cmp	r3, #0
  4023ec:	d038      	beq.n	402460 <__swsetup_r+0x84>
  4023ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4023f2:	b293      	uxth	r3, r2
  4023f4:	0718      	lsls	r0, r3, #28
  4023f6:	d50c      	bpl.n	402412 <__swsetup_r+0x36>
  4023f8:	6920      	ldr	r0, [r4, #16]
  4023fa:	b1a8      	cbz	r0, 402428 <__swsetup_r+0x4c>
  4023fc:	f013 0201 	ands.w	r2, r3, #1
  402400:	d01e      	beq.n	402440 <__swsetup_r+0x64>
  402402:	2200      	movs	r2, #0
  402404:	6963      	ldr	r3, [r4, #20]
  402406:	60a2      	str	r2, [r4, #8]
  402408:	425b      	negs	r3, r3
  40240a:	61a3      	str	r3, [r4, #24]
  40240c:	b1f0      	cbz	r0, 40244c <__swsetup_r+0x70>
  40240e:	2000      	movs	r0, #0
  402410:	bd38      	pop	{r3, r4, r5, pc}
  402412:	06d9      	lsls	r1, r3, #27
  402414:	d53b      	bpl.n	40248e <__swsetup_r+0xb2>
  402416:	0758      	lsls	r0, r3, #29
  402418:	d425      	bmi.n	402466 <__swsetup_r+0x8a>
  40241a:	6920      	ldr	r0, [r4, #16]
  40241c:	f042 0308 	orr.w	r3, r2, #8
  402420:	81a3      	strh	r3, [r4, #12]
  402422:	b29b      	uxth	r3, r3
  402424:	2800      	cmp	r0, #0
  402426:	d1e9      	bne.n	4023fc <__swsetup_r+0x20>
  402428:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40242c:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402430:	d0e4      	beq.n	4023fc <__swsetup_r+0x20>
  402432:	4628      	mov	r0, r5
  402434:	4621      	mov	r1, r4
  402436:	f000 fd0b 	bl	402e50 <__smakebuf_r>
  40243a:	89a3      	ldrh	r3, [r4, #12]
  40243c:	6920      	ldr	r0, [r4, #16]
  40243e:	e7dd      	b.n	4023fc <__swsetup_r+0x20>
  402440:	0799      	lsls	r1, r3, #30
  402442:	bf58      	it	pl
  402444:	6962      	ldrpl	r2, [r4, #20]
  402446:	60a2      	str	r2, [r4, #8]
  402448:	2800      	cmp	r0, #0
  40244a:	d1e0      	bne.n	40240e <__swsetup_r+0x32>
  40244c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402450:	061a      	lsls	r2, r3, #24
  402452:	d5dd      	bpl.n	402410 <__swsetup_r+0x34>
  402454:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402458:	81a3      	strh	r3, [r4, #12]
  40245a:	f04f 30ff 	mov.w	r0, #4294967295
  40245e:	bd38      	pop	{r3, r4, r5, pc}
  402460:	f000 f960 	bl	402724 <__sinit>
  402464:	e7c3      	b.n	4023ee <__swsetup_r+0x12>
  402466:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402468:	b151      	cbz	r1, 402480 <__swsetup_r+0xa4>
  40246a:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40246e:	4299      	cmp	r1, r3
  402470:	d004      	beq.n	40247c <__swsetup_r+0xa0>
  402472:	4628      	mov	r0, r5
  402474:	f000 fa28 	bl	4028c8 <_free_r>
  402478:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40247c:	2300      	movs	r3, #0
  40247e:	6323      	str	r3, [r4, #48]	; 0x30
  402480:	2300      	movs	r3, #0
  402482:	6920      	ldr	r0, [r4, #16]
  402484:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402488:	e884 0009 	stmia.w	r4, {r0, r3}
  40248c:	e7c6      	b.n	40241c <__swsetup_r+0x40>
  40248e:	2309      	movs	r3, #9
  402490:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402494:	602b      	str	r3, [r5, #0]
  402496:	f04f 30ff 	mov.w	r0, #4294967295
  40249a:	81a2      	strh	r2, [r4, #12]
  40249c:	bd38      	pop	{r3, r4, r5, pc}
  40249e:	bf00      	nop
  4024a0:	20000108 	.word	0x20000108

004024a4 <register_fini>:
  4024a4:	4b02      	ldr	r3, [pc, #8]	; (4024b0 <register_fini+0xc>)
  4024a6:	b113      	cbz	r3, 4024ae <register_fini+0xa>
  4024a8:	4802      	ldr	r0, [pc, #8]	; (4024b4 <register_fini+0x10>)
  4024aa:	f000 b805 	b.w	4024b8 <atexit>
  4024ae:	4770      	bx	lr
  4024b0:	00000000 	.word	0x00000000
  4024b4:	00402739 	.word	0x00402739

004024b8 <atexit>:
  4024b8:	2300      	movs	r3, #0
  4024ba:	4601      	mov	r1, r0
  4024bc:	461a      	mov	r2, r3
  4024be:	4618      	mov	r0, r3
  4024c0:	f001 bb9e 	b.w	403c00 <__register_exitproc>

004024c4 <__sflush_r>:
  4024c4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  4024c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4024cc:	b29a      	uxth	r2, r3
  4024ce:	460d      	mov	r5, r1
  4024d0:	0711      	lsls	r1, r2, #28
  4024d2:	4680      	mov	r8, r0
  4024d4:	d43a      	bmi.n	40254c <__sflush_r+0x88>
  4024d6:	686a      	ldr	r2, [r5, #4]
  4024d8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  4024dc:	2a00      	cmp	r2, #0
  4024de:	81ab      	strh	r3, [r5, #12]
  4024e0:	dd70      	ble.n	4025c4 <__sflush_r+0x100>
  4024e2:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4024e4:	2c00      	cmp	r4, #0
  4024e6:	d04a      	beq.n	40257e <__sflush_r+0xba>
  4024e8:	2200      	movs	r2, #0
  4024ea:	b29b      	uxth	r3, r3
  4024ec:	f8d8 6000 	ldr.w	r6, [r8]
  4024f0:	f8c8 2000 	str.w	r2, [r8]
  4024f4:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  4024f8:	d068      	beq.n	4025cc <__sflush_r+0x108>
  4024fa:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  4024fc:	075f      	lsls	r7, r3, #29
  4024fe:	d505      	bpl.n	40250c <__sflush_r+0x48>
  402500:	6869      	ldr	r1, [r5, #4]
  402502:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  402504:	1a52      	subs	r2, r2, r1
  402506:	b10b      	cbz	r3, 40250c <__sflush_r+0x48>
  402508:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40250a:	1ad2      	subs	r2, r2, r3
  40250c:	2300      	movs	r3, #0
  40250e:	69e9      	ldr	r1, [r5, #28]
  402510:	4640      	mov	r0, r8
  402512:	47a0      	blx	r4
  402514:	1c44      	adds	r4, r0, #1
  402516:	d03d      	beq.n	402594 <__sflush_r+0xd0>
  402518:	2100      	movs	r1, #0
  40251a:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40251e:	692a      	ldr	r2, [r5, #16]
  402520:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  402524:	81ab      	strh	r3, [r5, #12]
  402526:	04db      	lsls	r3, r3, #19
  402528:	6069      	str	r1, [r5, #4]
  40252a:	602a      	str	r2, [r5, #0]
  40252c:	d448      	bmi.n	4025c0 <__sflush_r+0xfc>
  40252e:	6b29      	ldr	r1, [r5, #48]	; 0x30
  402530:	f8c8 6000 	str.w	r6, [r8]
  402534:	b319      	cbz	r1, 40257e <__sflush_r+0xba>
  402536:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40253a:	4299      	cmp	r1, r3
  40253c:	d002      	beq.n	402544 <__sflush_r+0x80>
  40253e:	4640      	mov	r0, r8
  402540:	f000 f9c2 	bl	4028c8 <_free_r>
  402544:	2000      	movs	r0, #0
  402546:	6328      	str	r0, [r5, #48]	; 0x30
  402548:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40254c:	692e      	ldr	r6, [r5, #16]
  40254e:	b1b6      	cbz	r6, 40257e <__sflush_r+0xba>
  402550:	0791      	lsls	r1, r2, #30
  402552:	bf18      	it	ne
  402554:	2300      	movne	r3, #0
  402556:	682c      	ldr	r4, [r5, #0]
  402558:	bf08      	it	eq
  40255a:	696b      	ldreq	r3, [r5, #20]
  40255c:	602e      	str	r6, [r5, #0]
  40255e:	1ba4      	subs	r4, r4, r6
  402560:	60ab      	str	r3, [r5, #8]
  402562:	e00a      	b.n	40257a <__sflush_r+0xb6>
  402564:	4623      	mov	r3, r4
  402566:	4632      	mov	r2, r6
  402568:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40256a:	69e9      	ldr	r1, [r5, #28]
  40256c:	4640      	mov	r0, r8
  40256e:	47b8      	blx	r7
  402570:	2800      	cmp	r0, #0
  402572:	eba4 0400 	sub.w	r4, r4, r0
  402576:	4406      	add	r6, r0
  402578:	dd04      	ble.n	402584 <__sflush_r+0xc0>
  40257a:	2c00      	cmp	r4, #0
  40257c:	dcf2      	bgt.n	402564 <__sflush_r+0xa0>
  40257e:	2000      	movs	r0, #0
  402580:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402584:	89ab      	ldrh	r3, [r5, #12]
  402586:	f04f 30ff 	mov.w	r0, #4294967295
  40258a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40258e:	81ab      	strh	r3, [r5, #12]
  402590:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  402594:	f8d8 4000 	ldr.w	r4, [r8]
  402598:	2c1d      	cmp	r4, #29
  40259a:	d8f3      	bhi.n	402584 <__sflush_r+0xc0>
  40259c:	4b16      	ldr	r3, [pc, #88]	; (4025f8 <__sflush_r+0x134>)
  40259e:	40e3      	lsrs	r3, r4
  4025a0:	43db      	mvns	r3, r3
  4025a2:	f013 0301 	ands.w	r3, r3, #1
  4025a6:	d1ed      	bne.n	402584 <__sflush_r+0xc0>
  4025a8:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4025ac:	6929      	ldr	r1, [r5, #16]
  4025ae:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
  4025b2:	81aa      	strh	r2, [r5, #12]
  4025b4:	04d2      	lsls	r2, r2, #19
  4025b6:	606b      	str	r3, [r5, #4]
  4025b8:	6029      	str	r1, [r5, #0]
  4025ba:	d5b8      	bpl.n	40252e <__sflush_r+0x6a>
  4025bc:	2c00      	cmp	r4, #0
  4025be:	d1b6      	bne.n	40252e <__sflush_r+0x6a>
  4025c0:	6528      	str	r0, [r5, #80]	; 0x50
  4025c2:	e7b4      	b.n	40252e <__sflush_r+0x6a>
  4025c4:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4025c6:	2a00      	cmp	r2, #0
  4025c8:	dc8b      	bgt.n	4024e2 <__sflush_r+0x1e>
  4025ca:	e7d8      	b.n	40257e <__sflush_r+0xba>
  4025cc:	2301      	movs	r3, #1
  4025ce:	69e9      	ldr	r1, [r5, #28]
  4025d0:	4640      	mov	r0, r8
  4025d2:	47a0      	blx	r4
  4025d4:	1c43      	adds	r3, r0, #1
  4025d6:	4602      	mov	r2, r0
  4025d8:	d002      	beq.n	4025e0 <__sflush_r+0x11c>
  4025da:	89ab      	ldrh	r3, [r5, #12]
  4025dc:	6aac      	ldr	r4, [r5, #40]	; 0x28
  4025de:	e78d      	b.n	4024fc <__sflush_r+0x38>
  4025e0:	f8d8 3000 	ldr.w	r3, [r8]
  4025e4:	2b00      	cmp	r3, #0
  4025e6:	d0f8      	beq.n	4025da <__sflush_r+0x116>
  4025e8:	2b1d      	cmp	r3, #29
  4025ea:	d001      	beq.n	4025f0 <__sflush_r+0x12c>
  4025ec:	2b16      	cmp	r3, #22
  4025ee:	d1c9      	bne.n	402584 <__sflush_r+0xc0>
  4025f0:	f8c8 6000 	str.w	r6, [r8]
  4025f4:	e7c3      	b.n	40257e <__sflush_r+0xba>
  4025f6:	bf00      	nop
  4025f8:	20400001 	.word	0x20400001

004025fc <_fflush_r>:
  4025fc:	b510      	push	{r4, lr}
  4025fe:	4604      	mov	r4, r0
  402600:	b082      	sub	sp, #8
  402602:	b108      	cbz	r0, 402608 <_fflush_r+0xc>
  402604:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402606:	b153      	cbz	r3, 40261e <_fflush_r+0x22>
  402608:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40260c:	b908      	cbnz	r0, 402612 <_fflush_r+0x16>
  40260e:	b002      	add	sp, #8
  402610:	bd10      	pop	{r4, pc}
  402612:	4620      	mov	r0, r4
  402614:	b002      	add	sp, #8
  402616:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40261a:	f7ff bf53 	b.w	4024c4 <__sflush_r>
  40261e:	9101      	str	r1, [sp, #4]
  402620:	f000 f880 	bl	402724 <__sinit>
  402624:	9901      	ldr	r1, [sp, #4]
  402626:	e7ef      	b.n	402608 <_fflush_r+0xc>

00402628 <_cleanup_r>:
  402628:	4901      	ldr	r1, [pc, #4]	; (402630 <_cleanup_r+0x8>)
  40262a:	f000 bbad 	b.w	402d88 <_fwalk_reent>
  40262e:	bf00      	nop
  402630:	00403cd1 	.word	0x00403cd1

00402634 <__sinit.part.1>:
  402634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402638:	4607      	mov	r7, r0
  40263a:	2400      	movs	r4, #0
  40263c:	2304      	movs	r3, #4
  40263e:	2103      	movs	r1, #3
  402640:	687d      	ldr	r5, [r7, #4]
  402642:	4833      	ldr	r0, [pc, #204]	; (402710 <__sinit.part.1+0xdc>)
  402644:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
  402648:	63f8      	str	r0, [r7, #60]	; 0x3c
  40264a:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
  40264e:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
  402652:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
  402656:	b083      	sub	sp, #12
  402658:	602c      	str	r4, [r5, #0]
  40265a:	606c      	str	r4, [r5, #4]
  40265c:	60ac      	str	r4, [r5, #8]
  40265e:	666c      	str	r4, [r5, #100]	; 0x64
  402660:	81ec      	strh	r4, [r5, #14]
  402662:	612c      	str	r4, [r5, #16]
  402664:	616c      	str	r4, [r5, #20]
  402666:	61ac      	str	r4, [r5, #24]
  402668:	81ab      	strh	r3, [r5, #12]
  40266a:	4621      	mov	r1, r4
  40266c:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  402670:	2208      	movs	r2, #8
  402672:	f7fe fedd 	bl	401430 <memset>
  402676:	2301      	movs	r3, #1
  402678:	2209      	movs	r2, #9
  40267a:	68be      	ldr	r6, [r7, #8]
  40267c:	f8df b094 	ldr.w	fp, [pc, #148]	; 402714 <__sinit.part.1+0xe0>
  402680:	f8df a094 	ldr.w	sl, [pc, #148]	; 402718 <__sinit.part.1+0xe4>
  402684:	f8df 9094 	ldr.w	r9, [pc, #148]	; 40271c <__sinit.part.1+0xe8>
  402688:	f8df 8094 	ldr.w	r8, [pc, #148]	; 402720 <__sinit.part.1+0xec>
  40268c:	f8c5 b020 	str.w	fp, [r5, #32]
  402690:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402694:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402698:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  40269c:	61ed      	str	r5, [r5, #28]
  40269e:	4621      	mov	r1, r4
  4026a0:	81f3      	strh	r3, [r6, #14]
  4026a2:	81b2      	strh	r2, [r6, #12]
  4026a4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4026a8:	6034      	str	r4, [r6, #0]
  4026aa:	6074      	str	r4, [r6, #4]
  4026ac:	60b4      	str	r4, [r6, #8]
  4026ae:	6674      	str	r4, [r6, #100]	; 0x64
  4026b0:	6134      	str	r4, [r6, #16]
  4026b2:	6174      	str	r4, [r6, #20]
  4026b4:	61b4      	str	r4, [r6, #24]
  4026b6:	2208      	movs	r2, #8
  4026b8:	9301      	str	r3, [sp, #4]
  4026ba:	f7fe feb9 	bl	401430 <memset>
  4026be:	2012      	movs	r0, #18
  4026c0:	2202      	movs	r2, #2
  4026c2:	68fd      	ldr	r5, [r7, #12]
  4026c4:	4621      	mov	r1, r4
  4026c6:	61f6      	str	r6, [r6, #28]
  4026c8:	f8c6 b020 	str.w	fp, [r6, #32]
  4026cc:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  4026d0:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  4026d4:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  4026d8:	81a8      	strh	r0, [r5, #12]
  4026da:	81ea      	strh	r2, [r5, #14]
  4026dc:	602c      	str	r4, [r5, #0]
  4026de:	606c      	str	r4, [r5, #4]
  4026e0:	60ac      	str	r4, [r5, #8]
  4026e2:	666c      	str	r4, [r5, #100]	; 0x64
  4026e4:	612c      	str	r4, [r5, #16]
  4026e6:	616c      	str	r4, [r5, #20]
  4026e8:	61ac      	str	r4, [r5, #24]
  4026ea:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4026ee:	2208      	movs	r2, #8
  4026f0:	f7fe fe9e 	bl	401430 <memset>
  4026f4:	9b01      	ldr	r3, [sp, #4]
  4026f6:	61ed      	str	r5, [r5, #28]
  4026f8:	f8c5 b020 	str.w	fp, [r5, #32]
  4026fc:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  402700:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  402704:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  402708:	63bb      	str	r3, [r7, #56]	; 0x38
  40270a:	b003      	add	sp, #12
  40270c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402710:	00402629 	.word	0x00402629
  402714:	00403a31 	.word	0x00403a31
  402718:	00403a55 	.word	0x00403a55
  40271c:	00403a91 	.word	0x00403a91
  402720:	00403ab1 	.word	0x00403ab1

00402724 <__sinit>:
  402724:	6b83      	ldr	r3, [r0, #56]	; 0x38
  402726:	b103      	cbz	r3, 40272a <__sinit+0x6>
  402728:	4770      	bx	lr
  40272a:	f7ff bf83 	b.w	402634 <__sinit.part.1>
  40272e:	bf00      	nop

00402730 <__sfp_lock_acquire>:
  402730:	4770      	bx	lr
  402732:	bf00      	nop

00402734 <__sfp_lock_release>:
  402734:	4770      	bx	lr
  402736:	bf00      	nop

00402738 <__libc_fini_array>:
  402738:	b538      	push	{r3, r4, r5, lr}
  40273a:	4c0a      	ldr	r4, [pc, #40]	; (402764 <__libc_fini_array+0x2c>)
  40273c:	4d0a      	ldr	r5, [pc, #40]	; (402768 <__libc_fini_array+0x30>)
  40273e:	1b64      	subs	r4, r4, r5
  402740:	10a4      	asrs	r4, r4, #2
  402742:	d00a      	beq.n	40275a <__libc_fini_array+0x22>
  402744:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  402748:	3b01      	subs	r3, #1
  40274a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40274e:	3c01      	subs	r4, #1
  402750:	f855 3904 	ldr.w	r3, [r5], #-4
  402754:	4798      	blx	r3
  402756:	2c00      	cmp	r4, #0
  402758:	d1f9      	bne.n	40274e <__libc_fini_array+0x16>
  40275a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40275e:	f001 be07 	b.w	404370 <_fini>
  402762:	bf00      	nop
  402764:	00404380 	.word	0x00404380
  402768:	0040437c 	.word	0x0040437c

0040276c <__fputwc>:
  40276c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  402770:	b083      	sub	sp, #12
  402772:	4607      	mov	r7, r0
  402774:	4688      	mov	r8, r1
  402776:	4614      	mov	r4, r2
  402778:	f000 fb2e 	bl	402dd8 <__locale_mb_cur_max>
  40277c:	2801      	cmp	r0, #1
  40277e:	d033      	beq.n	4027e8 <__fputwc+0x7c>
  402780:	4642      	mov	r2, r8
  402782:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  402786:	a901      	add	r1, sp, #4
  402788:	4638      	mov	r0, r7
  40278a:	f001 f9ed 	bl	403b68 <_wcrtomb_r>
  40278e:	1c42      	adds	r2, r0, #1
  402790:	4606      	mov	r6, r0
  402792:	d022      	beq.n	4027da <__fputwc+0x6e>
  402794:	b390      	cbz	r0, 4027fc <__fputwc+0x90>
  402796:	f89d 1004 	ldrb.w	r1, [sp, #4]
  40279a:	2500      	movs	r5, #0
  40279c:	f10d 0904 	add.w	r9, sp, #4
  4027a0:	e008      	b.n	4027b4 <__fputwc+0x48>
  4027a2:	6823      	ldr	r3, [r4, #0]
  4027a4:	1c5a      	adds	r2, r3, #1
  4027a6:	6022      	str	r2, [r4, #0]
  4027a8:	7019      	strb	r1, [r3, #0]
  4027aa:	3501      	adds	r5, #1
  4027ac:	42b5      	cmp	r5, r6
  4027ae:	d225      	bcs.n	4027fc <__fputwc+0x90>
  4027b0:	f815 1009 	ldrb.w	r1, [r5, r9]
  4027b4:	68a3      	ldr	r3, [r4, #8]
  4027b6:	3b01      	subs	r3, #1
  4027b8:	2b00      	cmp	r3, #0
  4027ba:	60a3      	str	r3, [r4, #8]
  4027bc:	daf1      	bge.n	4027a2 <__fputwc+0x36>
  4027be:	69a2      	ldr	r2, [r4, #24]
  4027c0:	4293      	cmp	r3, r2
  4027c2:	db01      	blt.n	4027c8 <__fputwc+0x5c>
  4027c4:	290a      	cmp	r1, #10
  4027c6:	d1ec      	bne.n	4027a2 <__fputwc+0x36>
  4027c8:	4622      	mov	r2, r4
  4027ca:	4638      	mov	r0, r7
  4027cc:	f001 f974 	bl	403ab8 <__swbuf_r>
  4027d0:	1c43      	adds	r3, r0, #1
  4027d2:	d1ea      	bne.n	4027aa <__fputwc+0x3e>
  4027d4:	b003      	add	sp, #12
  4027d6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4027da:	89a3      	ldrh	r3, [r4, #12]
  4027dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4027e0:	81a3      	strh	r3, [r4, #12]
  4027e2:	b003      	add	sp, #12
  4027e4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4027e8:	f108 33ff 	add.w	r3, r8, #4294967295
  4027ec:	2bfe      	cmp	r3, #254	; 0xfe
  4027ee:	d8c7      	bhi.n	402780 <__fputwc+0x14>
  4027f0:	fa5f f188 	uxtb.w	r1, r8
  4027f4:	4606      	mov	r6, r0
  4027f6:	f88d 1004 	strb.w	r1, [sp, #4]
  4027fa:	e7ce      	b.n	40279a <__fputwc+0x2e>
  4027fc:	4640      	mov	r0, r8
  4027fe:	b003      	add	sp, #12
  402800:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00402804 <_fputwc_r>:
  402804:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  402808:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  40280c:	d10a      	bne.n	402824 <_fputwc_r+0x20>
  40280e:	b410      	push	{r4}
  402810:	6e54      	ldr	r4, [r2, #100]	; 0x64
  402812:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  402816:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  40281a:	6654      	str	r4, [r2, #100]	; 0x64
  40281c:	8193      	strh	r3, [r2, #12]
  40281e:	bc10      	pop	{r4}
  402820:	f7ff bfa4 	b.w	40276c <__fputwc>
  402824:	f7ff bfa2 	b.w	40276c <__fputwc>

00402828 <_malloc_trim_r>:
  402828:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40282a:	460c      	mov	r4, r1
  40282c:	4f23      	ldr	r7, [pc, #140]	; (4028bc <_malloc_trim_r+0x94>)
  40282e:	4606      	mov	r6, r0
  402830:	f000 ff32 	bl	403698 <__malloc_lock>
  402834:	68bb      	ldr	r3, [r7, #8]
  402836:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40283a:	685d      	ldr	r5, [r3, #4]
  40283c:	310f      	adds	r1, #15
  40283e:	f025 0503 	bic.w	r5, r5, #3
  402842:	4429      	add	r1, r5
  402844:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  402848:	f021 010f 	bic.w	r1, r1, #15
  40284c:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  402850:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  402854:	db07      	blt.n	402866 <_malloc_trim_r+0x3e>
  402856:	2100      	movs	r1, #0
  402858:	4630      	mov	r0, r6
  40285a:	f001 f8d7 	bl	403a0c <_sbrk_r>
  40285e:	68bb      	ldr	r3, [r7, #8]
  402860:	442b      	add	r3, r5
  402862:	4298      	cmp	r0, r3
  402864:	d004      	beq.n	402870 <_malloc_trim_r+0x48>
  402866:	4630      	mov	r0, r6
  402868:	f000 ff18 	bl	40369c <__malloc_unlock>
  40286c:	2000      	movs	r0, #0
  40286e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402870:	4261      	negs	r1, r4
  402872:	4630      	mov	r0, r6
  402874:	f001 f8ca 	bl	403a0c <_sbrk_r>
  402878:	3001      	adds	r0, #1
  40287a:	d00d      	beq.n	402898 <_malloc_trim_r+0x70>
  40287c:	4b10      	ldr	r3, [pc, #64]	; (4028c0 <_malloc_trim_r+0x98>)
  40287e:	68ba      	ldr	r2, [r7, #8]
  402880:	6819      	ldr	r1, [r3, #0]
  402882:	1b2d      	subs	r5, r5, r4
  402884:	f045 0501 	orr.w	r5, r5, #1
  402888:	4630      	mov	r0, r6
  40288a:	1b09      	subs	r1, r1, r4
  40288c:	6055      	str	r5, [r2, #4]
  40288e:	6019      	str	r1, [r3, #0]
  402890:	f000 ff04 	bl	40369c <__malloc_unlock>
  402894:	2001      	movs	r0, #1
  402896:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  402898:	2100      	movs	r1, #0
  40289a:	4630      	mov	r0, r6
  40289c:	f001 f8b6 	bl	403a0c <_sbrk_r>
  4028a0:	68ba      	ldr	r2, [r7, #8]
  4028a2:	1a83      	subs	r3, r0, r2
  4028a4:	2b0f      	cmp	r3, #15
  4028a6:	ddde      	ble.n	402866 <_malloc_trim_r+0x3e>
  4028a8:	4c06      	ldr	r4, [pc, #24]	; (4028c4 <_malloc_trim_r+0x9c>)
  4028aa:	4905      	ldr	r1, [pc, #20]	; (4028c0 <_malloc_trim_r+0x98>)
  4028ac:	6824      	ldr	r4, [r4, #0]
  4028ae:	f043 0301 	orr.w	r3, r3, #1
  4028b2:	1b00      	subs	r0, r0, r4
  4028b4:	6053      	str	r3, [r2, #4]
  4028b6:	6008      	str	r0, [r1, #0]
  4028b8:	e7d5      	b.n	402866 <_malloc_trim_r+0x3e>
  4028ba:	bf00      	nop
  4028bc:	200006a4 	.word	0x200006a4
  4028c0:	20000b4c 	.word	0x20000b4c
  4028c4:	20000aac 	.word	0x20000aac

004028c8 <_free_r>:
  4028c8:	2900      	cmp	r1, #0
  4028ca:	d044      	beq.n	402956 <_free_r+0x8e>
  4028cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4028d0:	460d      	mov	r5, r1
  4028d2:	4680      	mov	r8, r0
  4028d4:	f000 fee0 	bl	403698 <__malloc_lock>
  4028d8:	f855 7c04 	ldr.w	r7, [r5, #-4]
  4028dc:	4969      	ldr	r1, [pc, #420]	; (402a84 <_free_r+0x1bc>)
  4028de:	f1a5 0408 	sub.w	r4, r5, #8
  4028e2:	f027 0301 	bic.w	r3, r7, #1
  4028e6:	18e2      	adds	r2, r4, r3
  4028e8:	688e      	ldr	r6, [r1, #8]
  4028ea:	6850      	ldr	r0, [r2, #4]
  4028ec:	42b2      	cmp	r2, r6
  4028ee:	f020 0003 	bic.w	r0, r0, #3
  4028f2:	d05e      	beq.n	4029b2 <_free_r+0xea>
  4028f4:	07fe      	lsls	r6, r7, #31
  4028f6:	6050      	str	r0, [r2, #4]
  4028f8:	d40b      	bmi.n	402912 <_free_r+0x4a>
  4028fa:	f855 7c08 	ldr.w	r7, [r5, #-8]
  4028fe:	f101 0e08 	add.w	lr, r1, #8
  402902:	1be4      	subs	r4, r4, r7
  402904:	68a5      	ldr	r5, [r4, #8]
  402906:	443b      	add	r3, r7
  402908:	4575      	cmp	r5, lr
  40290a:	d06d      	beq.n	4029e8 <_free_r+0x120>
  40290c:	68e7      	ldr	r7, [r4, #12]
  40290e:	60ef      	str	r7, [r5, #12]
  402910:	60bd      	str	r5, [r7, #8]
  402912:	1815      	adds	r5, r2, r0
  402914:	686d      	ldr	r5, [r5, #4]
  402916:	07ed      	lsls	r5, r5, #31
  402918:	d53e      	bpl.n	402998 <_free_r+0xd0>
  40291a:	f043 0201 	orr.w	r2, r3, #1
  40291e:	6062      	str	r2, [r4, #4]
  402920:	50e3      	str	r3, [r4, r3]
  402922:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402926:	d217      	bcs.n	402958 <_free_r+0x90>
  402928:	2201      	movs	r2, #1
  40292a:	08db      	lsrs	r3, r3, #3
  40292c:	1098      	asrs	r0, r3, #2
  40292e:	684d      	ldr	r5, [r1, #4]
  402930:	4413      	add	r3, r2
  402932:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
  402936:	4082      	lsls	r2, r0
  402938:	eb01 00c3 	add.w	r0, r1, r3, lsl #3
  40293c:	432a      	orrs	r2, r5
  40293e:	3808      	subs	r0, #8
  402940:	60e0      	str	r0, [r4, #12]
  402942:	60a7      	str	r7, [r4, #8]
  402944:	604a      	str	r2, [r1, #4]
  402946:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
  40294a:	60fc      	str	r4, [r7, #12]
  40294c:	4640      	mov	r0, r8
  40294e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402952:	f000 bea3 	b.w	40369c <__malloc_unlock>
  402956:	4770      	bx	lr
  402958:	0a5a      	lsrs	r2, r3, #9
  40295a:	2a04      	cmp	r2, #4
  40295c:	d852      	bhi.n	402a04 <_free_r+0x13c>
  40295e:	099a      	lsrs	r2, r3, #6
  402960:	f102 0739 	add.w	r7, r2, #57	; 0x39
  402964:	00ff      	lsls	r7, r7, #3
  402966:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40296a:	19c8      	adds	r0, r1, r7
  40296c:	59ca      	ldr	r2, [r1, r7]
  40296e:	3808      	subs	r0, #8
  402970:	4290      	cmp	r0, r2
  402972:	d04f      	beq.n	402a14 <_free_r+0x14c>
  402974:	6851      	ldr	r1, [r2, #4]
  402976:	f021 0103 	bic.w	r1, r1, #3
  40297a:	428b      	cmp	r3, r1
  40297c:	d232      	bcs.n	4029e4 <_free_r+0x11c>
  40297e:	6892      	ldr	r2, [r2, #8]
  402980:	4290      	cmp	r0, r2
  402982:	d1f7      	bne.n	402974 <_free_r+0xac>
  402984:	68c3      	ldr	r3, [r0, #12]
  402986:	60a0      	str	r0, [r4, #8]
  402988:	60e3      	str	r3, [r4, #12]
  40298a:	609c      	str	r4, [r3, #8]
  40298c:	60c4      	str	r4, [r0, #12]
  40298e:	4640      	mov	r0, r8
  402990:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  402994:	f000 be82 	b.w	40369c <__malloc_unlock>
  402998:	6895      	ldr	r5, [r2, #8]
  40299a:	4f3b      	ldr	r7, [pc, #236]	; (402a88 <_free_r+0x1c0>)
  40299c:	4403      	add	r3, r0
  40299e:	42bd      	cmp	r5, r7
  4029a0:	d040      	beq.n	402a24 <_free_r+0x15c>
  4029a2:	68d0      	ldr	r0, [r2, #12]
  4029a4:	f043 0201 	orr.w	r2, r3, #1
  4029a8:	60e8      	str	r0, [r5, #12]
  4029aa:	6085      	str	r5, [r0, #8]
  4029ac:	6062      	str	r2, [r4, #4]
  4029ae:	50e3      	str	r3, [r4, r3]
  4029b0:	e7b7      	b.n	402922 <_free_r+0x5a>
  4029b2:	07ff      	lsls	r7, r7, #31
  4029b4:	4403      	add	r3, r0
  4029b6:	d407      	bmi.n	4029c8 <_free_r+0x100>
  4029b8:	f855 5c08 	ldr.w	r5, [r5, #-8]
  4029bc:	1b64      	subs	r4, r4, r5
  4029be:	68e2      	ldr	r2, [r4, #12]
  4029c0:	68a0      	ldr	r0, [r4, #8]
  4029c2:	442b      	add	r3, r5
  4029c4:	60c2      	str	r2, [r0, #12]
  4029c6:	6090      	str	r0, [r2, #8]
  4029c8:	4a30      	ldr	r2, [pc, #192]	; (402a8c <_free_r+0x1c4>)
  4029ca:	f043 0001 	orr.w	r0, r3, #1
  4029ce:	6812      	ldr	r2, [r2, #0]
  4029d0:	6060      	str	r0, [r4, #4]
  4029d2:	4293      	cmp	r3, r2
  4029d4:	608c      	str	r4, [r1, #8]
  4029d6:	d3b9      	bcc.n	40294c <_free_r+0x84>
  4029d8:	4b2d      	ldr	r3, [pc, #180]	; (402a90 <_free_r+0x1c8>)
  4029da:	4640      	mov	r0, r8
  4029dc:	6819      	ldr	r1, [r3, #0]
  4029de:	f7ff ff23 	bl	402828 <_malloc_trim_r>
  4029e2:	e7b3      	b.n	40294c <_free_r+0x84>
  4029e4:	4610      	mov	r0, r2
  4029e6:	e7cd      	b.n	402984 <_free_r+0xbc>
  4029e8:	1811      	adds	r1, r2, r0
  4029ea:	6849      	ldr	r1, [r1, #4]
  4029ec:	07c9      	lsls	r1, r1, #31
  4029ee:	d444      	bmi.n	402a7a <_free_r+0x1b2>
  4029f0:	6891      	ldr	r1, [r2, #8]
  4029f2:	4403      	add	r3, r0
  4029f4:	68d2      	ldr	r2, [r2, #12]
  4029f6:	f043 0001 	orr.w	r0, r3, #1
  4029fa:	60ca      	str	r2, [r1, #12]
  4029fc:	6091      	str	r1, [r2, #8]
  4029fe:	6060      	str	r0, [r4, #4]
  402a00:	50e3      	str	r3, [r4, r3]
  402a02:	e7a3      	b.n	40294c <_free_r+0x84>
  402a04:	2a14      	cmp	r2, #20
  402a06:	d816      	bhi.n	402a36 <_free_r+0x16e>
  402a08:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  402a0c:	00ff      	lsls	r7, r7, #3
  402a0e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  402a12:	e7aa      	b.n	40296a <_free_r+0xa2>
  402a14:	2301      	movs	r3, #1
  402a16:	10aa      	asrs	r2, r5, #2
  402a18:	684d      	ldr	r5, [r1, #4]
  402a1a:	4093      	lsls	r3, r2
  402a1c:	432b      	orrs	r3, r5
  402a1e:	604b      	str	r3, [r1, #4]
  402a20:	4603      	mov	r3, r0
  402a22:	e7b0      	b.n	402986 <_free_r+0xbe>
  402a24:	f043 0201 	orr.w	r2, r3, #1
  402a28:	614c      	str	r4, [r1, #20]
  402a2a:	610c      	str	r4, [r1, #16]
  402a2c:	60e5      	str	r5, [r4, #12]
  402a2e:	60a5      	str	r5, [r4, #8]
  402a30:	6062      	str	r2, [r4, #4]
  402a32:	50e3      	str	r3, [r4, r3]
  402a34:	e78a      	b.n	40294c <_free_r+0x84>
  402a36:	2a54      	cmp	r2, #84	; 0x54
  402a38:	d806      	bhi.n	402a48 <_free_r+0x180>
  402a3a:	0b1a      	lsrs	r2, r3, #12
  402a3c:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  402a40:	00ff      	lsls	r7, r7, #3
  402a42:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  402a46:	e790      	b.n	40296a <_free_r+0xa2>
  402a48:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  402a4c:	d806      	bhi.n	402a5c <_free_r+0x194>
  402a4e:	0bda      	lsrs	r2, r3, #15
  402a50:	f102 0778 	add.w	r7, r2, #120	; 0x78
  402a54:	00ff      	lsls	r7, r7, #3
  402a56:	f102 0577 	add.w	r5, r2, #119	; 0x77
  402a5a:	e786      	b.n	40296a <_free_r+0xa2>
  402a5c:	f240 5054 	movw	r0, #1364	; 0x554
  402a60:	4282      	cmp	r2, r0
  402a62:	d806      	bhi.n	402a72 <_free_r+0x1aa>
  402a64:	0c9a      	lsrs	r2, r3, #18
  402a66:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  402a6a:	00ff      	lsls	r7, r7, #3
  402a6c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  402a70:	e77b      	b.n	40296a <_free_r+0xa2>
  402a72:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  402a76:	257e      	movs	r5, #126	; 0x7e
  402a78:	e777      	b.n	40296a <_free_r+0xa2>
  402a7a:	f043 0101 	orr.w	r1, r3, #1
  402a7e:	6061      	str	r1, [r4, #4]
  402a80:	6013      	str	r3, [r2, #0]
  402a82:	e763      	b.n	40294c <_free_r+0x84>
  402a84:	200006a4 	.word	0x200006a4
  402a88:	200006ac 	.word	0x200006ac
  402a8c:	20000ab0 	.word	0x20000ab0
  402a90:	20000b7c 	.word	0x20000b7c

00402a94 <__sfvwrite_r>:
  402a94:	6893      	ldr	r3, [r2, #8]
  402a96:	2b00      	cmp	r3, #0
  402a98:	d071      	beq.n	402b7e <__sfvwrite_r+0xea>
  402a9a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402a9e:	898b      	ldrh	r3, [r1, #12]
  402aa0:	b083      	sub	sp, #12
  402aa2:	460c      	mov	r4, r1
  402aa4:	0719      	lsls	r1, r3, #28
  402aa6:	9000      	str	r0, [sp, #0]
  402aa8:	4616      	mov	r6, r2
  402aaa:	d525      	bpl.n	402af8 <__sfvwrite_r+0x64>
  402aac:	6922      	ldr	r2, [r4, #16]
  402aae:	b31a      	cbz	r2, 402af8 <__sfvwrite_r+0x64>
  402ab0:	f013 0002 	ands.w	r0, r3, #2
  402ab4:	6835      	ldr	r5, [r6, #0]
  402ab6:	d02b      	beq.n	402b10 <__sfvwrite_r+0x7c>
  402ab8:	f04f 0900 	mov.w	r9, #0
  402abc:	46b0      	mov	r8, r6
  402abe:	464f      	mov	r7, r9
  402ac0:	f8df a2c0 	ldr.w	sl, [pc, #704]	; 402d84 <__sfvwrite_r+0x2f0>
  402ac4:	2f00      	cmp	r7, #0
  402ac6:	d055      	beq.n	402b74 <__sfvwrite_r+0xe0>
  402ac8:	4557      	cmp	r7, sl
  402aca:	463b      	mov	r3, r7
  402acc:	464a      	mov	r2, r9
  402ace:	bf28      	it	cs
  402ad0:	4653      	movcs	r3, sl
  402ad2:	69e1      	ldr	r1, [r4, #28]
  402ad4:	9800      	ldr	r0, [sp, #0]
  402ad6:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402ad8:	47b0      	blx	r6
  402ada:	2800      	cmp	r0, #0
  402adc:	dd56      	ble.n	402b8c <__sfvwrite_r+0xf8>
  402ade:	f8d8 3008 	ldr.w	r3, [r8, #8]
  402ae2:	4481      	add	r9, r0
  402ae4:	1a1b      	subs	r3, r3, r0
  402ae6:	1a3f      	subs	r7, r7, r0
  402ae8:	f8c8 3008 	str.w	r3, [r8, #8]
  402aec:	2b00      	cmp	r3, #0
  402aee:	d1e9      	bne.n	402ac4 <__sfvwrite_r+0x30>
  402af0:	2000      	movs	r0, #0
  402af2:	b003      	add	sp, #12
  402af4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402af8:	4621      	mov	r1, r4
  402afa:	9800      	ldr	r0, [sp, #0]
  402afc:	f7ff fc6e 	bl	4023dc <__swsetup_r>
  402b00:	2800      	cmp	r0, #0
  402b02:	f040 8135 	bne.w	402d70 <__sfvwrite_r+0x2dc>
  402b06:	89a3      	ldrh	r3, [r4, #12]
  402b08:	6835      	ldr	r5, [r6, #0]
  402b0a:	f013 0002 	ands.w	r0, r3, #2
  402b0e:	d1d3      	bne.n	402ab8 <__sfvwrite_r+0x24>
  402b10:	f013 0901 	ands.w	r9, r3, #1
  402b14:	d144      	bne.n	402ba0 <__sfvwrite_r+0x10c>
  402b16:	464f      	mov	r7, r9
  402b18:	9601      	str	r6, [sp, #4]
  402b1a:	b337      	cbz	r7, 402b6a <__sfvwrite_r+0xd6>
  402b1c:	059a      	lsls	r2, r3, #22
  402b1e:	f8d4 8008 	ldr.w	r8, [r4, #8]
  402b22:	f140 8085 	bpl.w	402c30 <__sfvwrite_r+0x19c>
  402b26:	4547      	cmp	r7, r8
  402b28:	46c3      	mov	fp, r8
  402b2a:	f0c0 80ad 	bcc.w	402c88 <__sfvwrite_r+0x1f4>
  402b2e:	f413 6f90 	tst.w	r3, #1152	; 0x480
  402b32:	f040 80ae 	bne.w	402c92 <__sfvwrite_r+0x1fe>
  402b36:	46ba      	mov	sl, r7
  402b38:	6820      	ldr	r0, [r4, #0]
  402b3a:	465a      	mov	r2, fp
  402b3c:	4649      	mov	r1, r9
  402b3e:	f000 fd47 	bl	4035d0 <memmove>
  402b42:	68a2      	ldr	r2, [r4, #8]
  402b44:	6823      	ldr	r3, [r4, #0]
  402b46:	eba2 0208 	sub.w	r2, r2, r8
  402b4a:	445b      	add	r3, fp
  402b4c:	60a2      	str	r2, [r4, #8]
  402b4e:	6023      	str	r3, [r4, #0]
  402b50:	9a01      	ldr	r2, [sp, #4]
  402b52:	44d1      	add	r9, sl
  402b54:	6893      	ldr	r3, [r2, #8]
  402b56:	eba7 070a 	sub.w	r7, r7, sl
  402b5a:	eba3 030a 	sub.w	r3, r3, sl
  402b5e:	6093      	str	r3, [r2, #8]
  402b60:	2b00      	cmp	r3, #0
  402b62:	d0c5      	beq.n	402af0 <__sfvwrite_r+0x5c>
  402b64:	89a3      	ldrh	r3, [r4, #12]
  402b66:	2f00      	cmp	r7, #0
  402b68:	d1d8      	bne.n	402b1c <__sfvwrite_r+0x88>
  402b6a:	f8d5 9000 	ldr.w	r9, [r5]
  402b6e:	686f      	ldr	r7, [r5, #4]
  402b70:	3508      	adds	r5, #8
  402b72:	e7d2      	b.n	402b1a <__sfvwrite_r+0x86>
  402b74:	f8d5 9000 	ldr.w	r9, [r5]
  402b78:	686f      	ldr	r7, [r5, #4]
  402b7a:	3508      	adds	r5, #8
  402b7c:	e7a2      	b.n	402ac4 <__sfvwrite_r+0x30>
  402b7e:	2000      	movs	r0, #0
  402b80:	4770      	bx	lr
  402b82:	4621      	mov	r1, r4
  402b84:	9800      	ldr	r0, [sp, #0]
  402b86:	f7ff fd39 	bl	4025fc <_fflush_r>
  402b8a:	b378      	cbz	r0, 402bec <__sfvwrite_r+0x158>
  402b8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402b90:	f04f 30ff 	mov.w	r0, #4294967295
  402b94:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402b98:	81a3      	strh	r3, [r4, #12]
  402b9a:	b003      	add	sp, #12
  402b9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402ba0:	4681      	mov	r9, r0
  402ba2:	4633      	mov	r3, r6
  402ba4:	464e      	mov	r6, r9
  402ba6:	46a8      	mov	r8, r5
  402ba8:	469a      	mov	sl, r3
  402baa:	464d      	mov	r5, r9
  402bac:	b356      	cbz	r6, 402c04 <__sfvwrite_r+0x170>
  402bae:	2800      	cmp	r0, #0
  402bb0:	d032      	beq.n	402c18 <__sfvwrite_r+0x184>
  402bb2:	45b1      	cmp	r9, r6
  402bb4:	46cb      	mov	fp, r9
  402bb6:	bf28      	it	cs
  402bb8:	46b3      	movcs	fp, r6
  402bba:	6820      	ldr	r0, [r4, #0]
  402bbc:	6923      	ldr	r3, [r4, #16]
  402bbe:	465f      	mov	r7, fp
  402bc0:	4298      	cmp	r0, r3
  402bc2:	6962      	ldr	r2, [r4, #20]
  402bc4:	d904      	bls.n	402bd0 <__sfvwrite_r+0x13c>
  402bc6:	68a3      	ldr	r3, [r4, #8]
  402bc8:	4413      	add	r3, r2
  402bca:	459b      	cmp	fp, r3
  402bcc:	f300 80a8 	bgt.w	402d20 <__sfvwrite_r+0x28c>
  402bd0:	4593      	cmp	fp, r2
  402bd2:	db4d      	blt.n	402c70 <__sfvwrite_r+0x1dc>
  402bd4:	4613      	mov	r3, r2
  402bd6:	6a67      	ldr	r7, [r4, #36]	; 0x24
  402bd8:	462a      	mov	r2, r5
  402bda:	69e1      	ldr	r1, [r4, #28]
  402bdc:	9800      	ldr	r0, [sp, #0]
  402bde:	47b8      	blx	r7
  402be0:	1e07      	subs	r7, r0, #0
  402be2:	ddd3      	ble.n	402b8c <__sfvwrite_r+0xf8>
  402be4:	ebb9 0907 	subs.w	r9, r9, r7
  402be8:	d0cb      	beq.n	402b82 <__sfvwrite_r+0xee>
  402bea:	2001      	movs	r0, #1
  402bec:	f8da 3008 	ldr.w	r3, [sl, #8]
  402bf0:	443d      	add	r5, r7
  402bf2:	1bdb      	subs	r3, r3, r7
  402bf4:	1bf6      	subs	r6, r6, r7
  402bf6:	f8ca 3008 	str.w	r3, [sl, #8]
  402bfa:	2b00      	cmp	r3, #0
  402bfc:	f43f af78 	beq.w	402af0 <__sfvwrite_r+0x5c>
  402c00:	2e00      	cmp	r6, #0
  402c02:	d1d4      	bne.n	402bae <__sfvwrite_r+0x11a>
  402c04:	f108 0308 	add.w	r3, r8, #8
  402c08:	f853 6c04 	ldr.w	r6, [r3, #-4]
  402c0c:	4698      	mov	r8, r3
  402c0e:	f853 5c08 	ldr.w	r5, [r3, #-8]
  402c12:	3308      	adds	r3, #8
  402c14:	2e00      	cmp	r6, #0
  402c16:	d0f7      	beq.n	402c08 <__sfvwrite_r+0x174>
  402c18:	4632      	mov	r2, r6
  402c1a:	210a      	movs	r1, #10
  402c1c:	4628      	mov	r0, r5
  402c1e:	f000 fc1b 	bl	403458 <memchr>
  402c22:	2800      	cmp	r0, #0
  402c24:	f000 80a1 	beq.w	402d6a <__sfvwrite_r+0x2d6>
  402c28:	3001      	adds	r0, #1
  402c2a:	eba0 0905 	sub.w	r9, r0, r5
  402c2e:	e7c0      	b.n	402bb2 <__sfvwrite_r+0x11e>
  402c30:	6820      	ldr	r0, [r4, #0]
  402c32:	6923      	ldr	r3, [r4, #16]
  402c34:	4298      	cmp	r0, r3
  402c36:	d802      	bhi.n	402c3e <__sfvwrite_r+0x1aa>
  402c38:	6963      	ldr	r3, [r4, #20]
  402c3a:	429f      	cmp	r7, r3
  402c3c:	d25d      	bcs.n	402cfa <__sfvwrite_r+0x266>
  402c3e:	45b8      	cmp	r8, r7
  402c40:	bf28      	it	cs
  402c42:	46b8      	movcs	r8, r7
  402c44:	4649      	mov	r1, r9
  402c46:	4642      	mov	r2, r8
  402c48:	f000 fcc2 	bl	4035d0 <memmove>
  402c4c:	68a3      	ldr	r3, [r4, #8]
  402c4e:	6822      	ldr	r2, [r4, #0]
  402c50:	eba3 0308 	sub.w	r3, r3, r8
  402c54:	4442      	add	r2, r8
  402c56:	60a3      	str	r3, [r4, #8]
  402c58:	6022      	str	r2, [r4, #0]
  402c5a:	b10b      	cbz	r3, 402c60 <__sfvwrite_r+0x1cc>
  402c5c:	46c2      	mov	sl, r8
  402c5e:	e777      	b.n	402b50 <__sfvwrite_r+0xbc>
  402c60:	4621      	mov	r1, r4
  402c62:	9800      	ldr	r0, [sp, #0]
  402c64:	f7ff fcca 	bl	4025fc <_fflush_r>
  402c68:	2800      	cmp	r0, #0
  402c6a:	d18f      	bne.n	402b8c <__sfvwrite_r+0xf8>
  402c6c:	46c2      	mov	sl, r8
  402c6e:	e76f      	b.n	402b50 <__sfvwrite_r+0xbc>
  402c70:	465a      	mov	r2, fp
  402c72:	4629      	mov	r1, r5
  402c74:	f000 fcac 	bl	4035d0 <memmove>
  402c78:	68a2      	ldr	r2, [r4, #8]
  402c7a:	6823      	ldr	r3, [r4, #0]
  402c7c:	eba2 020b 	sub.w	r2, r2, fp
  402c80:	445b      	add	r3, fp
  402c82:	60a2      	str	r2, [r4, #8]
  402c84:	6023      	str	r3, [r4, #0]
  402c86:	e7ad      	b.n	402be4 <__sfvwrite_r+0x150>
  402c88:	46b8      	mov	r8, r7
  402c8a:	46ba      	mov	sl, r7
  402c8c:	46bb      	mov	fp, r7
  402c8e:	6820      	ldr	r0, [r4, #0]
  402c90:	e753      	b.n	402b3a <__sfvwrite_r+0xa6>
  402c92:	6962      	ldr	r2, [r4, #20]
  402c94:	6820      	ldr	r0, [r4, #0]
  402c96:	6921      	ldr	r1, [r4, #16]
  402c98:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  402c9c:	eba0 0a01 	sub.w	sl, r0, r1
  402ca0:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  402ca4:	f10a 0001 	add.w	r0, sl, #1
  402ca8:	ea4f 0868 	mov.w	r8, r8, asr #1
  402cac:	4438      	add	r0, r7
  402cae:	4540      	cmp	r0, r8
  402cb0:	4642      	mov	r2, r8
  402cb2:	bf84      	itt	hi
  402cb4:	4680      	movhi	r8, r0
  402cb6:	4642      	movhi	r2, r8
  402cb8:	055b      	lsls	r3, r3, #21
  402cba:	d544      	bpl.n	402d46 <__sfvwrite_r+0x2b2>
  402cbc:	4611      	mov	r1, r2
  402cbe:	9800      	ldr	r0, [sp, #0]
  402cc0:	f000 f912 	bl	402ee8 <_malloc_r>
  402cc4:	4683      	mov	fp, r0
  402cc6:	2800      	cmp	r0, #0
  402cc8:	d055      	beq.n	402d76 <__sfvwrite_r+0x2e2>
  402cca:	4652      	mov	r2, sl
  402ccc:	6921      	ldr	r1, [r4, #16]
  402cce:	f000 fc09 	bl	4034e4 <memcpy>
  402cd2:	89a3      	ldrh	r3, [r4, #12]
  402cd4:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  402cd8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402cdc:	81a3      	strh	r3, [r4, #12]
  402cde:	eb0b 000a 	add.w	r0, fp, sl
  402ce2:	eba8 030a 	sub.w	r3, r8, sl
  402ce6:	f8c4 b010 	str.w	fp, [r4, #16]
  402cea:	f8c4 8014 	str.w	r8, [r4, #20]
  402cee:	6020      	str	r0, [r4, #0]
  402cf0:	60a3      	str	r3, [r4, #8]
  402cf2:	46b8      	mov	r8, r7
  402cf4:	46ba      	mov	sl, r7
  402cf6:	46bb      	mov	fp, r7
  402cf8:	e71f      	b.n	402b3a <__sfvwrite_r+0xa6>
  402cfa:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
  402cfe:	42ba      	cmp	r2, r7
  402d00:	bf28      	it	cs
  402d02:	463a      	movcs	r2, r7
  402d04:	fb92 f2f3 	sdiv	r2, r2, r3
  402d08:	69e1      	ldr	r1, [r4, #28]
  402d0a:	fb03 f302 	mul.w	r3, r3, r2
  402d0e:	9800      	ldr	r0, [sp, #0]
  402d10:	464a      	mov	r2, r9
  402d12:	6a66      	ldr	r6, [r4, #36]	; 0x24
  402d14:	47b0      	blx	r6
  402d16:	f1b0 0a00 	subs.w	sl, r0, #0
  402d1a:	f73f af19 	bgt.w	402b50 <__sfvwrite_r+0xbc>
  402d1e:	e735      	b.n	402b8c <__sfvwrite_r+0xf8>
  402d20:	461a      	mov	r2, r3
  402d22:	4629      	mov	r1, r5
  402d24:	9301      	str	r3, [sp, #4]
  402d26:	f000 fc53 	bl	4035d0 <memmove>
  402d2a:	6822      	ldr	r2, [r4, #0]
  402d2c:	9b01      	ldr	r3, [sp, #4]
  402d2e:	4621      	mov	r1, r4
  402d30:	441a      	add	r2, r3
  402d32:	6022      	str	r2, [r4, #0]
  402d34:	9800      	ldr	r0, [sp, #0]
  402d36:	f7ff fc61 	bl	4025fc <_fflush_r>
  402d3a:	9b01      	ldr	r3, [sp, #4]
  402d3c:	2800      	cmp	r0, #0
  402d3e:	f47f af25 	bne.w	402b8c <__sfvwrite_r+0xf8>
  402d42:	461f      	mov	r7, r3
  402d44:	e74e      	b.n	402be4 <__sfvwrite_r+0x150>
  402d46:	9800      	ldr	r0, [sp, #0]
  402d48:	f000 fcaa 	bl	4036a0 <_realloc_r>
  402d4c:	4683      	mov	fp, r0
  402d4e:	2800      	cmp	r0, #0
  402d50:	d1c5      	bne.n	402cde <__sfvwrite_r+0x24a>
  402d52:	9d00      	ldr	r5, [sp, #0]
  402d54:	6921      	ldr	r1, [r4, #16]
  402d56:	4628      	mov	r0, r5
  402d58:	f7ff fdb6 	bl	4028c8 <_free_r>
  402d5c:	220c      	movs	r2, #12
  402d5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402d62:	602a      	str	r2, [r5, #0]
  402d64:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  402d68:	e712      	b.n	402b90 <__sfvwrite_r+0xfc>
  402d6a:	f106 0901 	add.w	r9, r6, #1
  402d6e:	e720      	b.n	402bb2 <__sfvwrite_r+0x11e>
  402d70:	f04f 30ff 	mov.w	r0, #4294967295
  402d74:	e6bd      	b.n	402af2 <__sfvwrite_r+0x5e>
  402d76:	220c      	movs	r2, #12
  402d78:	9900      	ldr	r1, [sp, #0]
  402d7a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402d7e:	600a      	str	r2, [r1, #0]
  402d80:	e706      	b.n	402b90 <__sfvwrite_r+0xfc>
  402d82:	bf00      	nop
  402d84:	7ffffc00 	.word	0x7ffffc00

00402d88 <_fwalk_reent>:
  402d88:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  402d8c:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
  402d90:	d01e      	beq.n	402dd0 <_fwalk_reent+0x48>
  402d92:	4688      	mov	r8, r1
  402d94:	4607      	mov	r7, r0
  402d96:	f04f 0900 	mov.w	r9, #0
  402d9a:	6875      	ldr	r5, [r6, #4]
  402d9c:	68b4      	ldr	r4, [r6, #8]
  402d9e:	3d01      	subs	r5, #1
  402da0:	d410      	bmi.n	402dc4 <_fwalk_reent+0x3c>
  402da2:	89a3      	ldrh	r3, [r4, #12]
  402da4:	3d01      	subs	r5, #1
  402da6:	2b01      	cmp	r3, #1
  402da8:	d908      	bls.n	402dbc <_fwalk_reent+0x34>
  402daa:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  402dae:	3301      	adds	r3, #1
  402db0:	d004      	beq.n	402dbc <_fwalk_reent+0x34>
  402db2:	4621      	mov	r1, r4
  402db4:	4638      	mov	r0, r7
  402db6:	47c0      	blx	r8
  402db8:	ea49 0900 	orr.w	r9, r9, r0
  402dbc:	1c6b      	adds	r3, r5, #1
  402dbe:	f104 0468 	add.w	r4, r4, #104	; 0x68
  402dc2:	d1ee      	bne.n	402da2 <_fwalk_reent+0x1a>
  402dc4:	6836      	ldr	r6, [r6, #0]
  402dc6:	2e00      	cmp	r6, #0
  402dc8:	d1e7      	bne.n	402d9a <_fwalk_reent+0x12>
  402dca:	4648      	mov	r0, r9
  402dcc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  402dd0:	46b1      	mov	r9, r6
  402dd2:	4648      	mov	r0, r9
  402dd4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

00402dd8 <__locale_mb_cur_max>:
  402dd8:	4b04      	ldr	r3, [pc, #16]	; (402dec <__locale_mb_cur_max+0x14>)
  402dda:	4a05      	ldr	r2, [pc, #20]	; (402df0 <__locale_mb_cur_max+0x18>)
  402ddc:	681b      	ldr	r3, [r3, #0]
  402dde:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  402de0:	2b00      	cmp	r3, #0
  402de2:	bf08      	it	eq
  402de4:	4613      	moveq	r3, r2
  402de6:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  402dea:	4770      	bx	lr
  402dec:	20000108 	.word	0x20000108
  402df0:	20000538 	.word	0x20000538

00402df4 <__swhatbuf_r>:
  402df4:	b570      	push	{r4, r5, r6, lr}
  402df6:	460c      	mov	r4, r1
  402df8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  402dfc:	b090      	sub	sp, #64	; 0x40
  402dfe:	2900      	cmp	r1, #0
  402e00:	4615      	mov	r5, r2
  402e02:	461e      	mov	r6, r3
  402e04:	db14      	blt.n	402e30 <__swhatbuf_r+0x3c>
  402e06:	aa01      	add	r2, sp, #4
  402e08:	f000 ffa2 	bl	403d50 <_fstat_r>
  402e0c:	2800      	cmp	r0, #0
  402e0e:	db0f      	blt.n	402e30 <__swhatbuf_r+0x3c>
  402e10:	9a02      	ldr	r2, [sp, #8]
  402e12:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402e16:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  402e1a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  402e1e:	fab2 f282 	clz	r2, r2
  402e22:	f44f 6000 	mov.w	r0, #2048	; 0x800
  402e26:	0952      	lsrs	r2, r2, #5
  402e28:	6032      	str	r2, [r6, #0]
  402e2a:	602b      	str	r3, [r5, #0]
  402e2c:	b010      	add	sp, #64	; 0x40
  402e2e:	bd70      	pop	{r4, r5, r6, pc}
  402e30:	2300      	movs	r3, #0
  402e32:	89a2      	ldrh	r2, [r4, #12]
  402e34:	6033      	str	r3, [r6, #0]
  402e36:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  402e3a:	d004      	beq.n	402e46 <__swhatbuf_r+0x52>
  402e3c:	2240      	movs	r2, #64	; 0x40
  402e3e:	4618      	mov	r0, r3
  402e40:	602a      	str	r2, [r5, #0]
  402e42:	b010      	add	sp, #64	; 0x40
  402e44:	bd70      	pop	{r4, r5, r6, pc}
  402e46:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402e4a:	602b      	str	r3, [r5, #0]
  402e4c:	b010      	add	sp, #64	; 0x40
  402e4e:	bd70      	pop	{r4, r5, r6, pc}

00402e50 <__smakebuf_r>:
  402e50:	898a      	ldrh	r2, [r1, #12]
  402e52:	460b      	mov	r3, r1
  402e54:	0792      	lsls	r2, r2, #30
  402e56:	d506      	bpl.n	402e66 <__smakebuf_r+0x16>
  402e58:	2101      	movs	r1, #1
  402e5a:	f103 0243 	add.w	r2, r3, #67	; 0x43
  402e5e:	6159      	str	r1, [r3, #20]
  402e60:	601a      	str	r2, [r3, #0]
  402e62:	611a      	str	r2, [r3, #16]
  402e64:	4770      	bx	lr
  402e66:	b5f0      	push	{r4, r5, r6, r7, lr}
  402e68:	b083      	sub	sp, #12
  402e6a:	ab01      	add	r3, sp, #4
  402e6c:	466a      	mov	r2, sp
  402e6e:	460c      	mov	r4, r1
  402e70:	4605      	mov	r5, r0
  402e72:	f7ff ffbf 	bl	402df4 <__swhatbuf_r>
  402e76:	9900      	ldr	r1, [sp, #0]
  402e78:	4606      	mov	r6, r0
  402e7a:	4628      	mov	r0, r5
  402e7c:	f000 f834 	bl	402ee8 <_malloc_r>
  402e80:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402e84:	b1d0      	cbz	r0, 402ebc <__smakebuf_r+0x6c>
  402e86:	e89d 0006 	ldmia.w	sp, {r1, r2}
  402e8a:	4f12      	ldr	r7, [pc, #72]	; (402ed4 <__smakebuf_r+0x84>)
  402e8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  402e90:	63ef      	str	r7, [r5, #60]	; 0x3c
  402e92:	81a3      	strh	r3, [r4, #12]
  402e94:	6020      	str	r0, [r4, #0]
  402e96:	6120      	str	r0, [r4, #16]
  402e98:	6161      	str	r1, [r4, #20]
  402e9a:	b91a      	cbnz	r2, 402ea4 <__smakebuf_r+0x54>
  402e9c:	4333      	orrs	r3, r6
  402e9e:	81a3      	strh	r3, [r4, #12]
  402ea0:	b003      	add	sp, #12
  402ea2:	bdf0      	pop	{r4, r5, r6, r7, pc}
  402ea4:	4628      	mov	r0, r5
  402ea6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  402eaa:	f000 ff65 	bl	403d78 <_isatty_r>
  402eae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402eb2:	2800      	cmp	r0, #0
  402eb4:	d0f2      	beq.n	402e9c <__smakebuf_r+0x4c>
  402eb6:	f043 0301 	orr.w	r3, r3, #1
  402eba:	e7ef      	b.n	402e9c <__smakebuf_r+0x4c>
  402ebc:	059a      	lsls	r2, r3, #22
  402ebe:	d4ef      	bmi.n	402ea0 <__smakebuf_r+0x50>
  402ec0:	2101      	movs	r1, #1
  402ec2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  402ec6:	f043 0302 	orr.w	r3, r3, #2
  402eca:	81a3      	strh	r3, [r4, #12]
  402ecc:	6161      	str	r1, [r4, #20]
  402ece:	6022      	str	r2, [r4, #0]
  402ed0:	6122      	str	r2, [r4, #16]
  402ed2:	e7e5      	b.n	402ea0 <__smakebuf_r+0x50>
  402ed4:	00402629 	.word	0x00402629

00402ed8 <malloc>:
  402ed8:	4b02      	ldr	r3, [pc, #8]	; (402ee4 <malloc+0xc>)
  402eda:	4601      	mov	r1, r0
  402edc:	6818      	ldr	r0, [r3, #0]
  402ede:	f000 b803 	b.w	402ee8 <_malloc_r>
  402ee2:	bf00      	nop
  402ee4:	20000108 	.word	0x20000108

00402ee8 <_malloc_r>:
  402ee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402eec:	f101 060b 	add.w	r6, r1, #11
  402ef0:	2e16      	cmp	r6, #22
  402ef2:	b083      	sub	sp, #12
  402ef4:	4605      	mov	r5, r0
  402ef6:	f240 809e 	bls.w	403036 <_malloc_r+0x14e>
  402efa:	f036 0607 	bics.w	r6, r6, #7
  402efe:	f100 80bd 	bmi.w	40307c <_malloc_r+0x194>
  402f02:	42b1      	cmp	r1, r6
  402f04:	f200 80ba 	bhi.w	40307c <_malloc_r+0x194>
  402f08:	f000 fbc6 	bl	403698 <__malloc_lock>
  402f0c:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  402f10:	f0c0 8285 	bcc.w	40341e <_malloc_r+0x536>
  402f14:	0a73      	lsrs	r3, r6, #9
  402f16:	f000 80b8 	beq.w	40308a <_malloc_r+0x1a2>
  402f1a:	2b04      	cmp	r3, #4
  402f1c:	f200 816c 	bhi.w	4031f8 <_malloc_r+0x310>
  402f20:	09b3      	lsrs	r3, r6, #6
  402f22:	f103 0039 	add.w	r0, r3, #57	; 0x39
  402f26:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  402f2a:	00c1      	lsls	r1, r0, #3
  402f2c:	4fb8      	ldr	r7, [pc, #736]	; (403210 <_malloc_r+0x328>)
  402f2e:	4439      	add	r1, r7
  402f30:	684c      	ldr	r4, [r1, #4]
  402f32:	3908      	subs	r1, #8
  402f34:	42a1      	cmp	r1, r4
  402f36:	d106      	bne.n	402f46 <_malloc_r+0x5e>
  402f38:	e00c      	b.n	402f54 <_malloc_r+0x6c>
  402f3a:	2a00      	cmp	r2, #0
  402f3c:	f280 80ab 	bge.w	403096 <_malloc_r+0x1ae>
  402f40:	68e4      	ldr	r4, [r4, #12]
  402f42:	42a1      	cmp	r1, r4
  402f44:	d006      	beq.n	402f54 <_malloc_r+0x6c>
  402f46:	6863      	ldr	r3, [r4, #4]
  402f48:	f023 0303 	bic.w	r3, r3, #3
  402f4c:	1b9a      	subs	r2, r3, r6
  402f4e:	2a0f      	cmp	r2, #15
  402f50:	ddf3      	ble.n	402f3a <_malloc_r+0x52>
  402f52:	4670      	mov	r0, lr
  402f54:	693c      	ldr	r4, [r7, #16]
  402f56:	f8df e2cc 	ldr.w	lr, [pc, #716]	; 403224 <_malloc_r+0x33c>
  402f5a:	4574      	cmp	r4, lr
  402f5c:	f000 819e 	beq.w	40329c <_malloc_r+0x3b4>
  402f60:	6863      	ldr	r3, [r4, #4]
  402f62:	f023 0303 	bic.w	r3, r3, #3
  402f66:	1b9a      	subs	r2, r3, r6
  402f68:	2a0f      	cmp	r2, #15
  402f6a:	f300 8183 	bgt.w	403274 <_malloc_r+0x38c>
  402f6e:	2a00      	cmp	r2, #0
  402f70:	f8c7 e014 	str.w	lr, [r7, #20]
  402f74:	f8c7 e010 	str.w	lr, [r7, #16]
  402f78:	f280 8091 	bge.w	40309e <_malloc_r+0x1b6>
  402f7c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  402f80:	f080 8154 	bcs.w	40322c <_malloc_r+0x344>
  402f84:	2201      	movs	r2, #1
  402f86:	08db      	lsrs	r3, r3, #3
  402f88:	6879      	ldr	r1, [r7, #4]
  402f8a:	ea4f 0ca3 	mov.w	ip, r3, asr #2
  402f8e:	4413      	add	r3, r2
  402f90:	f857 8033 	ldr.w	r8, [r7, r3, lsl #3]
  402f94:	fa02 f20c 	lsl.w	r2, r2, ip
  402f98:	eb07 0cc3 	add.w	ip, r7, r3, lsl #3
  402f9c:	430a      	orrs	r2, r1
  402f9e:	f1ac 0108 	sub.w	r1, ip, #8
  402fa2:	60e1      	str	r1, [r4, #12]
  402fa4:	f8c4 8008 	str.w	r8, [r4, #8]
  402fa8:	607a      	str	r2, [r7, #4]
  402faa:	f847 4033 	str.w	r4, [r7, r3, lsl #3]
  402fae:	f8c8 400c 	str.w	r4, [r8, #12]
  402fb2:	2401      	movs	r4, #1
  402fb4:	1083      	asrs	r3, r0, #2
  402fb6:	409c      	lsls	r4, r3
  402fb8:	4294      	cmp	r4, r2
  402fba:	d87d      	bhi.n	4030b8 <_malloc_r+0x1d0>
  402fbc:	4214      	tst	r4, r2
  402fbe:	d106      	bne.n	402fce <_malloc_r+0xe6>
  402fc0:	f020 0003 	bic.w	r0, r0, #3
  402fc4:	0064      	lsls	r4, r4, #1
  402fc6:	4214      	tst	r4, r2
  402fc8:	f100 0004 	add.w	r0, r0, #4
  402fcc:	d0fa      	beq.n	402fc4 <_malloc_r+0xdc>
  402fce:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  402fd2:	46cc      	mov	ip, r9
  402fd4:	4680      	mov	r8, r0
  402fd6:	f8dc 300c 	ldr.w	r3, [ip, #12]
  402fda:	459c      	cmp	ip, r3
  402fdc:	d107      	bne.n	402fee <_malloc_r+0x106>
  402fde:	e15f      	b.n	4032a0 <_malloc_r+0x3b8>
  402fe0:	2a00      	cmp	r2, #0
  402fe2:	f280 816d 	bge.w	4032c0 <_malloc_r+0x3d8>
  402fe6:	68db      	ldr	r3, [r3, #12]
  402fe8:	459c      	cmp	ip, r3
  402fea:	f000 8159 	beq.w	4032a0 <_malloc_r+0x3b8>
  402fee:	6859      	ldr	r1, [r3, #4]
  402ff0:	f021 0103 	bic.w	r1, r1, #3
  402ff4:	1b8a      	subs	r2, r1, r6
  402ff6:	2a0f      	cmp	r2, #15
  402ff8:	ddf2      	ble.n	402fe0 <_malloc_r+0xf8>
  402ffa:	68dc      	ldr	r4, [r3, #12]
  402ffc:	f8d3 c008 	ldr.w	ip, [r3, #8]
  403000:	f046 0801 	orr.w	r8, r6, #1
  403004:	4628      	mov	r0, r5
  403006:	441e      	add	r6, r3
  403008:	f042 0501 	orr.w	r5, r2, #1
  40300c:	f8c3 8004 	str.w	r8, [r3, #4]
  403010:	f8cc 400c 	str.w	r4, [ip, #12]
  403014:	f8c4 c008 	str.w	ip, [r4, #8]
  403018:	617e      	str	r6, [r7, #20]
  40301a:	613e      	str	r6, [r7, #16]
  40301c:	f8c6 e00c 	str.w	lr, [r6, #12]
  403020:	f8c6 e008 	str.w	lr, [r6, #8]
  403024:	6075      	str	r5, [r6, #4]
  403026:	505a      	str	r2, [r3, r1]
  403028:	9300      	str	r3, [sp, #0]
  40302a:	f000 fb37 	bl	40369c <__malloc_unlock>
  40302e:	9b00      	ldr	r3, [sp, #0]
  403030:	f103 0408 	add.w	r4, r3, #8
  403034:	e01e      	b.n	403074 <_malloc_r+0x18c>
  403036:	2910      	cmp	r1, #16
  403038:	d820      	bhi.n	40307c <_malloc_r+0x194>
  40303a:	f000 fb2d 	bl	403698 <__malloc_lock>
  40303e:	2610      	movs	r6, #16
  403040:	2318      	movs	r3, #24
  403042:	2002      	movs	r0, #2
  403044:	4f72      	ldr	r7, [pc, #456]	; (403210 <_malloc_r+0x328>)
  403046:	443b      	add	r3, r7
  403048:	685c      	ldr	r4, [r3, #4]
  40304a:	f1a3 0208 	sub.w	r2, r3, #8
  40304e:	4294      	cmp	r4, r2
  403050:	f000 812f 	beq.w	4032b2 <_malloc_r+0x3ca>
  403054:	6863      	ldr	r3, [r4, #4]
  403056:	68e1      	ldr	r1, [r4, #12]
  403058:	f023 0303 	bic.w	r3, r3, #3
  40305c:	4423      	add	r3, r4
  40305e:	685a      	ldr	r2, [r3, #4]
  403060:	68a6      	ldr	r6, [r4, #8]
  403062:	f042 0201 	orr.w	r2, r2, #1
  403066:	60f1      	str	r1, [r6, #12]
  403068:	4628      	mov	r0, r5
  40306a:	608e      	str	r6, [r1, #8]
  40306c:	605a      	str	r2, [r3, #4]
  40306e:	f000 fb15 	bl	40369c <__malloc_unlock>
  403072:	3408      	adds	r4, #8
  403074:	4620      	mov	r0, r4
  403076:	b003      	add	sp, #12
  403078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40307c:	2400      	movs	r4, #0
  40307e:	230c      	movs	r3, #12
  403080:	4620      	mov	r0, r4
  403082:	602b      	str	r3, [r5, #0]
  403084:	b003      	add	sp, #12
  403086:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40308a:	2040      	movs	r0, #64	; 0x40
  40308c:	f44f 7100 	mov.w	r1, #512	; 0x200
  403090:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  403094:	e74a      	b.n	402f2c <_malloc_r+0x44>
  403096:	4423      	add	r3, r4
  403098:	685a      	ldr	r2, [r3, #4]
  40309a:	68e1      	ldr	r1, [r4, #12]
  40309c:	e7e0      	b.n	403060 <_malloc_r+0x178>
  40309e:	4423      	add	r3, r4
  4030a0:	685a      	ldr	r2, [r3, #4]
  4030a2:	4628      	mov	r0, r5
  4030a4:	f042 0201 	orr.w	r2, r2, #1
  4030a8:	605a      	str	r2, [r3, #4]
  4030aa:	3408      	adds	r4, #8
  4030ac:	f000 faf6 	bl	40369c <__malloc_unlock>
  4030b0:	4620      	mov	r0, r4
  4030b2:	b003      	add	sp, #12
  4030b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030b8:	68bc      	ldr	r4, [r7, #8]
  4030ba:	6863      	ldr	r3, [r4, #4]
  4030bc:	f023 0803 	bic.w	r8, r3, #3
  4030c0:	45b0      	cmp	r8, r6
  4030c2:	d304      	bcc.n	4030ce <_malloc_r+0x1e6>
  4030c4:	eba8 0306 	sub.w	r3, r8, r6
  4030c8:	2b0f      	cmp	r3, #15
  4030ca:	f300 8085 	bgt.w	4031d8 <_malloc_r+0x2f0>
  4030ce:	f8df 9158 	ldr.w	r9, [pc, #344]	; 403228 <_malloc_r+0x340>
  4030d2:	4b50      	ldr	r3, [pc, #320]	; (403214 <_malloc_r+0x32c>)
  4030d4:	f8d9 2000 	ldr.w	r2, [r9]
  4030d8:	681b      	ldr	r3, [r3, #0]
  4030da:	3201      	adds	r2, #1
  4030dc:	4433      	add	r3, r6
  4030de:	eb04 0a08 	add.w	sl, r4, r8
  4030e2:	f000 8154 	beq.w	40338e <_malloc_r+0x4a6>
  4030e6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4030ea:	330f      	adds	r3, #15
  4030ec:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4030f0:	f02b 0b0f 	bic.w	fp, fp, #15
  4030f4:	4659      	mov	r1, fp
  4030f6:	4628      	mov	r0, r5
  4030f8:	f000 fc88 	bl	403a0c <_sbrk_r>
  4030fc:	1c41      	adds	r1, r0, #1
  4030fe:	4602      	mov	r2, r0
  403100:	f000 80fb 	beq.w	4032fa <_malloc_r+0x412>
  403104:	4582      	cmp	sl, r0
  403106:	f200 80f6 	bhi.w	4032f6 <_malloc_r+0x40e>
  40310a:	4b43      	ldr	r3, [pc, #268]	; (403218 <_malloc_r+0x330>)
  40310c:	6819      	ldr	r1, [r3, #0]
  40310e:	4459      	add	r1, fp
  403110:	6019      	str	r1, [r3, #0]
  403112:	f000 814c 	beq.w	4033ae <_malloc_r+0x4c6>
  403116:	f8d9 0000 	ldr.w	r0, [r9]
  40311a:	3001      	adds	r0, #1
  40311c:	bf1b      	ittet	ne
  40311e:	eba2 0a0a 	subne.w	sl, r2, sl
  403122:	4451      	addne	r1, sl
  403124:	f8c9 2000 	streq.w	r2, [r9]
  403128:	6019      	strne	r1, [r3, #0]
  40312a:	f012 0107 	ands.w	r1, r2, #7
  40312e:	f000 8114 	beq.w	40335a <_malloc_r+0x472>
  403132:	f1c1 0008 	rsb	r0, r1, #8
  403136:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40313a:	4402      	add	r2, r0
  40313c:	3108      	adds	r1, #8
  40313e:	eb02 090b 	add.w	r9, r2, fp
  403142:	f3c9 090b 	ubfx	r9, r9, #0, #12
  403146:	eba1 0909 	sub.w	r9, r1, r9
  40314a:	4649      	mov	r1, r9
  40314c:	4628      	mov	r0, r5
  40314e:	9301      	str	r3, [sp, #4]
  403150:	9200      	str	r2, [sp, #0]
  403152:	f000 fc5b 	bl	403a0c <_sbrk_r>
  403156:	1c43      	adds	r3, r0, #1
  403158:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40315c:	f000 8142 	beq.w	4033e4 <_malloc_r+0x4fc>
  403160:	1a80      	subs	r0, r0, r2
  403162:	4448      	add	r0, r9
  403164:	f040 0001 	orr.w	r0, r0, #1
  403168:	6819      	ldr	r1, [r3, #0]
  40316a:	42bc      	cmp	r4, r7
  40316c:	4449      	add	r1, r9
  40316e:	60ba      	str	r2, [r7, #8]
  403170:	6019      	str	r1, [r3, #0]
  403172:	6050      	str	r0, [r2, #4]
  403174:	d017      	beq.n	4031a6 <_malloc_r+0x2be>
  403176:	f1b8 0f0f 	cmp.w	r8, #15
  40317a:	f240 80fa 	bls.w	403372 <_malloc_r+0x48a>
  40317e:	f04f 0c05 	mov.w	ip, #5
  403182:	6862      	ldr	r2, [r4, #4]
  403184:	f1a8 000c 	sub.w	r0, r8, #12
  403188:	f020 0007 	bic.w	r0, r0, #7
  40318c:	f002 0201 	and.w	r2, r2, #1
  403190:	eb04 0e00 	add.w	lr, r4, r0
  403194:	4302      	orrs	r2, r0
  403196:	280f      	cmp	r0, #15
  403198:	6062      	str	r2, [r4, #4]
  40319a:	f8ce c004 	str.w	ip, [lr, #4]
  40319e:	f8ce c008 	str.w	ip, [lr, #8]
  4031a2:	f200 8116 	bhi.w	4033d2 <_malloc_r+0x4ea>
  4031a6:	4b1d      	ldr	r3, [pc, #116]	; (40321c <_malloc_r+0x334>)
  4031a8:	68bc      	ldr	r4, [r7, #8]
  4031aa:	681a      	ldr	r2, [r3, #0]
  4031ac:	4291      	cmp	r1, r2
  4031ae:	bf88      	it	hi
  4031b0:	6019      	strhi	r1, [r3, #0]
  4031b2:	4b1b      	ldr	r3, [pc, #108]	; (403220 <_malloc_r+0x338>)
  4031b4:	681a      	ldr	r2, [r3, #0]
  4031b6:	4291      	cmp	r1, r2
  4031b8:	6862      	ldr	r2, [r4, #4]
  4031ba:	bf88      	it	hi
  4031bc:	6019      	strhi	r1, [r3, #0]
  4031be:	f022 0203 	bic.w	r2, r2, #3
  4031c2:	4296      	cmp	r6, r2
  4031c4:	eba2 0306 	sub.w	r3, r2, r6
  4031c8:	d801      	bhi.n	4031ce <_malloc_r+0x2e6>
  4031ca:	2b0f      	cmp	r3, #15
  4031cc:	dc04      	bgt.n	4031d8 <_malloc_r+0x2f0>
  4031ce:	4628      	mov	r0, r5
  4031d0:	f000 fa64 	bl	40369c <__malloc_unlock>
  4031d4:	2400      	movs	r4, #0
  4031d6:	e74d      	b.n	403074 <_malloc_r+0x18c>
  4031d8:	f046 0201 	orr.w	r2, r6, #1
  4031dc:	f043 0301 	orr.w	r3, r3, #1
  4031e0:	4426      	add	r6, r4
  4031e2:	6062      	str	r2, [r4, #4]
  4031e4:	4628      	mov	r0, r5
  4031e6:	60be      	str	r6, [r7, #8]
  4031e8:	3408      	adds	r4, #8
  4031ea:	6073      	str	r3, [r6, #4]
  4031ec:	f000 fa56 	bl	40369c <__malloc_unlock>
  4031f0:	4620      	mov	r0, r4
  4031f2:	b003      	add	sp, #12
  4031f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4031f8:	2b14      	cmp	r3, #20
  4031fa:	d970      	bls.n	4032de <_malloc_r+0x3f6>
  4031fc:	2b54      	cmp	r3, #84	; 0x54
  4031fe:	f200 80a2 	bhi.w	403346 <_malloc_r+0x45e>
  403202:	0b33      	lsrs	r3, r6, #12
  403204:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  403208:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40320c:	00c1      	lsls	r1, r0, #3
  40320e:	e68d      	b.n	402f2c <_malloc_r+0x44>
  403210:	200006a4 	.word	0x200006a4
  403214:	20000b7c 	.word	0x20000b7c
  403218:	20000b4c 	.word	0x20000b4c
  40321c:	20000b74 	.word	0x20000b74
  403220:	20000b78 	.word	0x20000b78
  403224:	200006ac 	.word	0x200006ac
  403228:	20000aac 	.word	0x20000aac
  40322c:	0a5a      	lsrs	r2, r3, #9
  40322e:	2a04      	cmp	r2, #4
  403230:	d95b      	bls.n	4032ea <_malloc_r+0x402>
  403232:	2a14      	cmp	r2, #20
  403234:	f200 80ae 	bhi.w	403394 <_malloc_r+0x4ac>
  403238:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40323c:	00c9      	lsls	r1, r1, #3
  40323e:	325b      	adds	r2, #91	; 0x5b
  403240:	eb07 0c01 	add.w	ip, r7, r1
  403244:	5879      	ldr	r1, [r7, r1]
  403246:	f1ac 0c08 	sub.w	ip, ip, #8
  40324a:	458c      	cmp	ip, r1
  40324c:	f000 8088 	beq.w	403360 <_malloc_r+0x478>
  403250:	684a      	ldr	r2, [r1, #4]
  403252:	f022 0203 	bic.w	r2, r2, #3
  403256:	4293      	cmp	r3, r2
  403258:	d273      	bcs.n	403342 <_malloc_r+0x45a>
  40325a:	6889      	ldr	r1, [r1, #8]
  40325c:	458c      	cmp	ip, r1
  40325e:	d1f7      	bne.n	403250 <_malloc_r+0x368>
  403260:	f8dc 300c 	ldr.w	r3, [ip, #12]
  403264:	687a      	ldr	r2, [r7, #4]
  403266:	60e3      	str	r3, [r4, #12]
  403268:	f8c4 c008 	str.w	ip, [r4, #8]
  40326c:	609c      	str	r4, [r3, #8]
  40326e:	f8cc 400c 	str.w	r4, [ip, #12]
  403272:	e69e      	b.n	402fb2 <_malloc_r+0xca>
  403274:	f046 0c01 	orr.w	ip, r6, #1
  403278:	f042 0101 	orr.w	r1, r2, #1
  40327c:	4426      	add	r6, r4
  40327e:	f8c4 c004 	str.w	ip, [r4, #4]
  403282:	4628      	mov	r0, r5
  403284:	617e      	str	r6, [r7, #20]
  403286:	613e      	str	r6, [r7, #16]
  403288:	f8c6 e00c 	str.w	lr, [r6, #12]
  40328c:	f8c6 e008 	str.w	lr, [r6, #8]
  403290:	6071      	str	r1, [r6, #4]
  403292:	50e2      	str	r2, [r4, r3]
  403294:	f000 fa02 	bl	40369c <__malloc_unlock>
  403298:	3408      	adds	r4, #8
  40329a:	e6eb      	b.n	403074 <_malloc_r+0x18c>
  40329c:	687a      	ldr	r2, [r7, #4]
  40329e:	e688      	b.n	402fb2 <_malloc_r+0xca>
  4032a0:	f108 0801 	add.w	r8, r8, #1
  4032a4:	f018 0f03 	tst.w	r8, #3
  4032a8:	f10c 0c08 	add.w	ip, ip, #8
  4032ac:	f47f ae93 	bne.w	402fd6 <_malloc_r+0xee>
  4032b0:	e02d      	b.n	40330e <_malloc_r+0x426>
  4032b2:	68dc      	ldr	r4, [r3, #12]
  4032b4:	42a3      	cmp	r3, r4
  4032b6:	bf08      	it	eq
  4032b8:	3002      	addeq	r0, #2
  4032ba:	f43f ae4b 	beq.w	402f54 <_malloc_r+0x6c>
  4032be:	e6c9      	b.n	403054 <_malloc_r+0x16c>
  4032c0:	461c      	mov	r4, r3
  4032c2:	4419      	add	r1, r3
  4032c4:	684a      	ldr	r2, [r1, #4]
  4032c6:	68db      	ldr	r3, [r3, #12]
  4032c8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4032cc:	f042 0201 	orr.w	r2, r2, #1
  4032d0:	604a      	str	r2, [r1, #4]
  4032d2:	4628      	mov	r0, r5
  4032d4:	60f3      	str	r3, [r6, #12]
  4032d6:	609e      	str	r6, [r3, #8]
  4032d8:	f000 f9e0 	bl	40369c <__malloc_unlock>
  4032dc:	e6ca      	b.n	403074 <_malloc_r+0x18c>
  4032de:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4032e2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4032e6:	00c1      	lsls	r1, r0, #3
  4032e8:	e620      	b.n	402f2c <_malloc_r+0x44>
  4032ea:	099a      	lsrs	r2, r3, #6
  4032ec:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4032f0:	00c9      	lsls	r1, r1, #3
  4032f2:	3238      	adds	r2, #56	; 0x38
  4032f4:	e7a4      	b.n	403240 <_malloc_r+0x358>
  4032f6:	42bc      	cmp	r4, r7
  4032f8:	d054      	beq.n	4033a4 <_malloc_r+0x4bc>
  4032fa:	68bc      	ldr	r4, [r7, #8]
  4032fc:	6862      	ldr	r2, [r4, #4]
  4032fe:	f022 0203 	bic.w	r2, r2, #3
  403302:	e75e      	b.n	4031c2 <_malloc_r+0x2da>
  403304:	f859 3908 	ldr.w	r3, [r9], #-8
  403308:	4599      	cmp	r9, r3
  40330a:	f040 8086 	bne.w	40341a <_malloc_r+0x532>
  40330e:	f010 0f03 	tst.w	r0, #3
  403312:	f100 30ff 	add.w	r0, r0, #4294967295
  403316:	d1f5      	bne.n	403304 <_malloc_r+0x41c>
  403318:	687b      	ldr	r3, [r7, #4]
  40331a:	ea23 0304 	bic.w	r3, r3, r4
  40331e:	607b      	str	r3, [r7, #4]
  403320:	0064      	lsls	r4, r4, #1
  403322:	429c      	cmp	r4, r3
  403324:	f63f aec8 	bhi.w	4030b8 <_malloc_r+0x1d0>
  403328:	2c00      	cmp	r4, #0
  40332a:	f43f aec5 	beq.w	4030b8 <_malloc_r+0x1d0>
  40332e:	421c      	tst	r4, r3
  403330:	4640      	mov	r0, r8
  403332:	f47f ae4c 	bne.w	402fce <_malloc_r+0xe6>
  403336:	0064      	lsls	r4, r4, #1
  403338:	421c      	tst	r4, r3
  40333a:	f100 0004 	add.w	r0, r0, #4
  40333e:	d0fa      	beq.n	403336 <_malloc_r+0x44e>
  403340:	e645      	b.n	402fce <_malloc_r+0xe6>
  403342:	468c      	mov	ip, r1
  403344:	e78c      	b.n	403260 <_malloc_r+0x378>
  403346:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40334a:	d815      	bhi.n	403378 <_malloc_r+0x490>
  40334c:	0bf3      	lsrs	r3, r6, #15
  40334e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  403352:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  403356:	00c1      	lsls	r1, r0, #3
  403358:	e5e8      	b.n	402f2c <_malloc_r+0x44>
  40335a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40335e:	e6ee      	b.n	40313e <_malloc_r+0x256>
  403360:	2101      	movs	r1, #1
  403362:	687b      	ldr	r3, [r7, #4]
  403364:	1092      	asrs	r2, r2, #2
  403366:	fa01 f202 	lsl.w	r2, r1, r2
  40336a:	431a      	orrs	r2, r3
  40336c:	607a      	str	r2, [r7, #4]
  40336e:	4663      	mov	r3, ip
  403370:	e779      	b.n	403266 <_malloc_r+0x37e>
  403372:	2301      	movs	r3, #1
  403374:	6053      	str	r3, [r2, #4]
  403376:	e72a      	b.n	4031ce <_malloc_r+0x2e6>
  403378:	f240 5254 	movw	r2, #1364	; 0x554
  40337c:	4293      	cmp	r3, r2
  40337e:	d822      	bhi.n	4033c6 <_malloc_r+0x4de>
  403380:	0cb3      	lsrs	r3, r6, #18
  403382:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  403386:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40338a:	00c1      	lsls	r1, r0, #3
  40338c:	e5ce      	b.n	402f2c <_malloc_r+0x44>
  40338e:	f103 0b10 	add.w	fp, r3, #16
  403392:	e6af      	b.n	4030f4 <_malloc_r+0x20c>
  403394:	2a54      	cmp	r2, #84	; 0x54
  403396:	d829      	bhi.n	4033ec <_malloc_r+0x504>
  403398:	0b1a      	lsrs	r2, r3, #12
  40339a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40339e:	00c9      	lsls	r1, r1, #3
  4033a0:	326e      	adds	r2, #110	; 0x6e
  4033a2:	e74d      	b.n	403240 <_malloc_r+0x358>
  4033a4:	4b20      	ldr	r3, [pc, #128]	; (403428 <_malloc_r+0x540>)
  4033a6:	6819      	ldr	r1, [r3, #0]
  4033a8:	4459      	add	r1, fp
  4033aa:	6019      	str	r1, [r3, #0]
  4033ac:	e6b3      	b.n	403116 <_malloc_r+0x22e>
  4033ae:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4033b2:	2800      	cmp	r0, #0
  4033b4:	f47f aeaf 	bne.w	403116 <_malloc_r+0x22e>
  4033b8:	eb08 030b 	add.w	r3, r8, fp
  4033bc:	68ba      	ldr	r2, [r7, #8]
  4033be:	f043 0301 	orr.w	r3, r3, #1
  4033c2:	6053      	str	r3, [r2, #4]
  4033c4:	e6ef      	b.n	4031a6 <_malloc_r+0x2be>
  4033c6:	207f      	movs	r0, #127	; 0x7f
  4033c8:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  4033cc:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4033d0:	e5ac      	b.n	402f2c <_malloc_r+0x44>
  4033d2:	f104 0108 	add.w	r1, r4, #8
  4033d6:	4628      	mov	r0, r5
  4033d8:	9300      	str	r3, [sp, #0]
  4033da:	f7ff fa75 	bl	4028c8 <_free_r>
  4033de:	9b00      	ldr	r3, [sp, #0]
  4033e0:	6819      	ldr	r1, [r3, #0]
  4033e2:	e6e0      	b.n	4031a6 <_malloc_r+0x2be>
  4033e4:	2001      	movs	r0, #1
  4033e6:	f04f 0900 	mov.w	r9, #0
  4033ea:	e6bd      	b.n	403168 <_malloc_r+0x280>
  4033ec:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4033f0:	d805      	bhi.n	4033fe <_malloc_r+0x516>
  4033f2:	0bda      	lsrs	r2, r3, #15
  4033f4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4033f8:	00c9      	lsls	r1, r1, #3
  4033fa:	3277      	adds	r2, #119	; 0x77
  4033fc:	e720      	b.n	403240 <_malloc_r+0x358>
  4033fe:	f240 5154 	movw	r1, #1364	; 0x554
  403402:	428a      	cmp	r2, r1
  403404:	d805      	bhi.n	403412 <_malloc_r+0x52a>
  403406:	0c9a      	lsrs	r2, r3, #18
  403408:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40340c:	00c9      	lsls	r1, r1, #3
  40340e:	327c      	adds	r2, #124	; 0x7c
  403410:	e716      	b.n	403240 <_malloc_r+0x358>
  403412:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  403416:	227e      	movs	r2, #126	; 0x7e
  403418:	e712      	b.n	403240 <_malloc_r+0x358>
  40341a:	687b      	ldr	r3, [r7, #4]
  40341c:	e780      	b.n	403320 <_malloc_r+0x438>
  40341e:	08f0      	lsrs	r0, r6, #3
  403420:	f106 0308 	add.w	r3, r6, #8
  403424:	e60e      	b.n	403044 <_malloc_r+0x15c>
  403426:	bf00      	nop
  403428:	20000b4c 	.word	0x20000b4c

0040342c <__ascii_mbtowc>:
  40342c:	b082      	sub	sp, #8
  40342e:	b149      	cbz	r1, 403444 <__ascii_mbtowc+0x18>
  403430:	b15a      	cbz	r2, 40344a <__ascii_mbtowc+0x1e>
  403432:	b16b      	cbz	r3, 403450 <__ascii_mbtowc+0x24>
  403434:	7813      	ldrb	r3, [r2, #0]
  403436:	600b      	str	r3, [r1, #0]
  403438:	7812      	ldrb	r2, [r2, #0]
  40343a:	1c10      	adds	r0, r2, #0
  40343c:	bf18      	it	ne
  40343e:	2001      	movne	r0, #1
  403440:	b002      	add	sp, #8
  403442:	4770      	bx	lr
  403444:	a901      	add	r1, sp, #4
  403446:	2a00      	cmp	r2, #0
  403448:	d1f3      	bne.n	403432 <__ascii_mbtowc+0x6>
  40344a:	4610      	mov	r0, r2
  40344c:	b002      	add	sp, #8
  40344e:	4770      	bx	lr
  403450:	f06f 0001 	mvn.w	r0, #1
  403454:	e7f4      	b.n	403440 <__ascii_mbtowc+0x14>
  403456:	bf00      	nop

00403458 <memchr>:
  403458:	0783      	lsls	r3, r0, #30
  40345a:	b470      	push	{r4, r5, r6}
  40345c:	b2cd      	uxtb	r5, r1
  40345e:	d03d      	beq.n	4034dc <memchr+0x84>
  403460:	1e54      	subs	r4, r2, #1
  403462:	b30a      	cbz	r2, 4034a8 <memchr+0x50>
  403464:	7803      	ldrb	r3, [r0, #0]
  403466:	42ab      	cmp	r3, r5
  403468:	d01f      	beq.n	4034aa <memchr+0x52>
  40346a:	1c43      	adds	r3, r0, #1
  40346c:	e005      	b.n	40347a <memchr+0x22>
  40346e:	f114 34ff 	adds.w	r4, r4, #4294967295
  403472:	d319      	bcc.n	4034a8 <memchr+0x50>
  403474:	7802      	ldrb	r2, [r0, #0]
  403476:	42aa      	cmp	r2, r5
  403478:	d017      	beq.n	4034aa <memchr+0x52>
  40347a:	f013 0f03 	tst.w	r3, #3
  40347e:	4618      	mov	r0, r3
  403480:	f103 0301 	add.w	r3, r3, #1
  403484:	d1f3      	bne.n	40346e <memchr+0x16>
  403486:	2c03      	cmp	r4, #3
  403488:	d811      	bhi.n	4034ae <memchr+0x56>
  40348a:	b34c      	cbz	r4, 4034e0 <memchr+0x88>
  40348c:	7803      	ldrb	r3, [r0, #0]
  40348e:	42ab      	cmp	r3, r5
  403490:	d00b      	beq.n	4034aa <memchr+0x52>
  403492:	4404      	add	r4, r0
  403494:	1c43      	adds	r3, r0, #1
  403496:	e002      	b.n	40349e <memchr+0x46>
  403498:	7802      	ldrb	r2, [r0, #0]
  40349a:	42aa      	cmp	r2, r5
  40349c:	d005      	beq.n	4034aa <memchr+0x52>
  40349e:	429c      	cmp	r4, r3
  4034a0:	4618      	mov	r0, r3
  4034a2:	f103 0301 	add.w	r3, r3, #1
  4034a6:	d1f7      	bne.n	403498 <memchr+0x40>
  4034a8:	2000      	movs	r0, #0
  4034aa:	bc70      	pop	{r4, r5, r6}
  4034ac:	4770      	bx	lr
  4034ae:	0209      	lsls	r1, r1, #8
  4034b0:	b289      	uxth	r1, r1
  4034b2:	4329      	orrs	r1, r5
  4034b4:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  4034b8:	6803      	ldr	r3, [r0, #0]
  4034ba:	4606      	mov	r6, r0
  4034bc:	404b      	eors	r3, r1
  4034be:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  4034c2:	ea22 0303 	bic.w	r3, r2, r3
  4034c6:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
  4034ca:	f100 0004 	add.w	r0, r0, #4
  4034ce:	d103      	bne.n	4034d8 <memchr+0x80>
  4034d0:	3c04      	subs	r4, #4
  4034d2:	2c03      	cmp	r4, #3
  4034d4:	d8f0      	bhi.n	4034b8 <memchr+0x60>
  4034d6:	e7d8      	b.n	40348a <memchr+0x32>
  4034d8:	4630      	mov	r0, r6
  4034da:	e7d7      	b.n	40348c <memchr+0x34>
  4034dc:	4614      	mov	r4, r2
  4034de:	e7d2      	b.n	403486 <memchr+0x2e>
  4034e0:	4620      	mov	r0, r4
  4034e2:	e7e2      	b.n	4034aa <memchr+0x52>

004034e4 <memcpy>:
  4034e4:	4684      	mov	ip, r0
  4034e6:	ea41 0300 	orr.w	r3, r1, r0
  4034ea:	f013 0303 	ands.w	r3, r3, #3
  4034ee:	d149      	bne.n	403584 <memcpy+0xa0>
  4034f0:	3a40      	subs	r2, #64	; 0x40
  4034f2:	d323      	bcc.n	40353c <memcpy+0x58>
  4034f4:	680b      	ldr	r3, [r1, #0]
  4034f6:	6003      	str	r3, [r0, #0]
  4034f8:	684b      	ldr	r3, [r1, #4]
  4034fa:	6043      	str	r3, [r0, #4]
  4034fc:	688b      	ldr	r3, [r1, #8]
  4034fe:	6083      	str	r3, [r0, #8]
  403500:	68cb      	ldr	r3, [r1, #12]
  403502:	60c3      	str	r3, [r0, #12]
  403504:	690b      	ldr	r3, [r1, #16]
  403506:	6103      	str	r3, [r0, #16]
  403508:	694b      	ldr	r3, [r1, #20]
  40350a:	6143      	str	r3, [r0, #20]
  40350c:	698b      	ldr	r3, [r1, #24]
  40350e:	6183      	str	r3, [r0, #24]
  403510:	69cb      	ldr	r3, [r1, #28]
  403512:	61c3      	str	r3, [r0, #28]
  403514:	6a0b      	ldr	r3, [r1, #32]
  403516:	6203      	str	r3, [r0, #32]
  403518:	6a4b      	ldr	r3, [r1, #36]	; 0x24
  40351a:	6243      	str	r3, [r0, #36]	; 0x24
  40351c:	6a8b      	ldr	r3, [r1, #40]	; 0x28
  40351e:	6283      	str	r3, [r0, #40]	; 0x28
  403520:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  403522:	62c3      	str	r3, [r0, #44]	; 0x2c
  403524:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  403526:	6303      	str	r3, [r0, #48]	; 0x30
  403528:	6b4b      	ldr	r3, [r1, #52]	; 0x34
  40352a:	6343      	str	r3, [r0, #52]	; 0x34
  40352c:	6b8b      	ldr	r3, [r1, #56]	; 0x38
  40352e:	6383      	str	r3, [r0, #56]	; 0x38
  403530:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
  403532:	63c3      	str	r3, [r0, #60]	; 0x3c
  403534:	3040      	adds	r0, #64	; 0x40
  403536:	3140      	adds	r1, #64	; 0x40
  403538:	3a40      	subs	r2, #64	; 0x40
  40353a:	d2db      	bcs.n	4034f4 <memcpy+0x10>
  40353c:	3230      	adds	r2, #48	; 0x30
  40353e:	d30b      	bcc.n	403558 <memcpy+0x74>
  403540:	680b      	ldr	r3, [r1, #0]
  403542:	6003      	str	r3, [r0, #0]
  403544:	684b      	ldr	r3, [r1, #4]
  403546:	6043      	str	r3, [r0, #4]
  403548:	688b      	ldr	r3, [r1, #8]
  40354a:	6083      	str	r3, [r0, #8]
  40354c:	68cb      	ldr	r3, [r1, #12]
  40354e:	60c3      	str	r3, [r0, #12]
  403550:	3010      	adds	r0, #16
  403552:	3110      	adds	r1, #16
  403554:	3a10      	subs	r2, #16
  403556:	d2f3      	bcs.n	403540 <memcpy+0x5c>
  403558:	320c      	adds	r2, #12
  40355a:	d305      	bcc.n	403568 <memcpy+0x84>
  40355c:	f851 3b04 	ldr.w	r3, [r1], #4
  403560:	f840 3b04 	str.w	r3, [r0], #4
  403564:	3a04      	subs	r2, #4
  403566:	d2f9      	bcs.n	40355c <memcpy+0x78>
  403568:	3204      	adds	r2, #4
  40356a:	d008      	beq.n	40357e <memcpy+0x9a>
  40356c:	07d2      	lsls	r2, r2, #31
  40356e:	bf1c      	itt	ne
  403570:	f811 3b01 	ldrbne.w	r3, [r1], #1
  403574:	f800 3b01 	strbne.w	r3, [r0], #1
  403578:	d301      	bcc.n	40357e <memcpy+0x9a>
  40357a:	880b      	ldrh	r3, [r1, #0]
  40357c:	8003      	strh	r3, [r0, #0]
  40357e:	4660      	mov	r0, ip
  403580:	4770      	bx	lr
  403582:	bf00      	nop
  403584:	2a08      	cmp	r2, #8
  403586:	d313      	bcc.n	4035b0 <memcpy+0xcc>
  403588:	078b      	lsls	r3, r1, #30
  40358a:	d0b1      	beq.n	4034f0 <memcpy+0xc>
  40358c:	f010 0303 	ands.w	r3, r0, #3
  403590:	d0ae      	beq.n	4034f0 <memcpy+0xc>
  403592:	f1c3 0304 	rsb	r3, r3, #4
  403596:	1ad2      	subs	r2, r2, r3
  403598:	07db      	lsls	r3, r3, #31
  40359a:	bf1c      	itt	ne
  40359c:	f811 3b01 	ldrbne.w	r3, [r1], #1
  4035a0:	f800 3b01 	strbne.w	r3, [r0], #1
  4035a4:	d3a4      	bcc.n	4034f0 <memcpy+0xc>
  4035a6:	f831 3b02 	ldrh.w	r3, [r1], #2
  4035aa:	f820 3b02 	strh.w	r3, [r0], #2
  4035ae:	e79f      	b.n	4034f0 <memcpy+0xc>
  4035b0:	3a04      	subs	r2, #4
  4035b2:	d3d9      	bcc.n	403568 <memcpy+0x84>
  4035b4:	3a01      	subs	r2, #1
  4035b6:	f811 3b01 	ldrb.w	r3, [r1], #1
  4035ba:	f800 3b01 	strb.w	r3, [r0], #1
  4035be:	d2f9      	bcs.n	4035b4 <memcpy+0xd0>
  4035c0:	780b      	ldrb	r3, [r1, #0]
  4035c2:	7003      	strb	r3, [r0, #0]
  4035c4:	784b      	ldrb	r3, [r1, #1]
  4035c6:	7043      	strb	r3, [r0, #1]
  4035c8:	788b      	ldrb	r3, [r1, #2]
  4035ca:	7083      	strb	r3, [r0, #2]
  4035cc:	4660      	mov	r0, ip
  4035ce:	4770      	bx	lr

004035d0 <memmove>:
  4035d0:	4288      	cmp	r0, r1
  4035d2:	b5f0      	push	{r4, r5, r6, r7, lr}
  4035d4:	d90d      	bls.n	4035f2 <memmove+0x22>
  4035d6:	188b      	adds	r3, r1, r2
  4035d8:	4298      	cmp	r0, r3
  4035da:	d20a      	bcs.n	4035f2 <memmove+0x22>
  4035dc:	1884      	adds	r4, r0, r2
  4035de:	2a00      	cmp	r2, #0
  4035e0:	d051      	beq.n	403686 <memmove+0xb6>
  4035e2:	4622      	mov	r2, r4
  4035e4:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4035e8:	4299      	cmp	r1, r3
  4035ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4035ee:	d1f9      	bne.n	4035e4 <memmove+0x14>
  4035f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4035f2:	2a0f      	cmp	r2, #15
  4035f4:	d948      	bls.n	403688 <memmove+0xb8>
  4035f6:	ea41 0300 	orr.w	r3, r1, r0
  4035fa:	079b      	lsls	r3, r3, #30
  4035fc:	d146      	bne.n	40368c <memmove+0xbc>
  4035fe:	4615      	mov	r5, r2
  403600:	f100 0410 	add.w	r4, r0, #16
  403604:	f101 0310 	add.w	r3, r1, #16
  403608:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40360c:	3d10      	subs	r5, #16
  40360e:	f844 6c10 	str.w	r6, [r4, #-16]
  403612:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  403616:	2d0f      	cmp	r5, #15
  403618:	f844 6c0c 	str.w	r6, [r4, #-12]
  40361c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  403620:	f104 0410 	add.w	r4, r4, #16
  403624:	f844 6c18 	str.w	r6, [r4, #-24]
  403628:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40362c:	f103 0310 	add.w	r3, r3, #16
  403630:	f844 6c14 	str.w	r6, [r4, #-20]
  403634:	d8e8      	bhi.n	403608 <memmove+0x38>
  403636:	f1a2 0310 	sub.w	r3, r2, #16
  40363a:	f023 030f 	bic.w	r3, r3, #15
  40363e:	f002 0e0f 	and.w	lr, r2, #15
  403642:	3310      	adds	r3, #16
  403644:	f1be 0f03 	cmp.w	lr, #3
  403648:	4419      	add	r1, r3
  40364a:	4403      	add	r3, r0
  40364c:	d921      	bls.n	403692 <memmove+0xc2>
  40364e:	460e      	mov	r6, r1
  403650:	4674      	mov	r4, lr
  403652:	1f1d      	subs	r5, r3, #4
  403654:	f856 7b04 	ldr.w	r7, [r6], #4
  403658:	3c04      	subs	r4, #4
  40365a:	2c03      	cmp	r4, #3
  40365c:	f845 7f04 	str.w	r7, [r5, #4]!
  403660:	d8f8      	bhi.n	403654 <memmove+0x84>
  403662:	f1ae 0404 	sub.w	r4, lr, #4
  403666:	f024 0403 	bic.w	r4, r4, #3
  40366a:	3404      	adds	r4, #4
  40366c:	4421      	add	r1, r4
  40366e:	4423      	add	r3, r4
  403670:	f002 0203 	and.w	r2, r2, #3
  403674:	b162      	cbz	r2, 403690 <memmove+0xc0>
  403676:	3b01      	subs	r3, #1
  403678:	440a      	add	r2, r1
  40367a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40367e:	428a      	cmp	r2, r1
  403680:	f803 4f01 	strb.w	r4, [r3, #1]!
  403684:	d1f9      	bne.n	40367a <memmove+0xaa>
  403686:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403688:	4603      	mov	r3, r0
  40368a:	e7f3      	b.n	403674 <memmove+0xa4>
  40368c:	4603      	mov	r3, r0
  40368e:	e7f2      	b.n	403676 <memmove+0xa6>
  403690:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403692:	4672      	mov	r2, lr
  403694:	e7ee      	b.n	403674 <memmove+0xa4>
  403696:	bf00      	nop

00403698 <__malloc_lock>:
  403698:	4770      	bx	lr
  40369a:	bf00      	nop

0040369c <__malloc_unlock>:
  40369c:	4770      	bx	lr
  40369e:	bf00      	nop

004036a0 <_realloc_r>:
  4036a0:	2900      	cmp	r1, #0
  4036a2:	f000 8094 	beq.w	4037ce <_realloc_r+0x12e>
  4036a6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4036aa:	460c      	mov	r4, r1
  4036ac:	4615      	mov	r5, r2
  4036ae:	b083      	sub	sp, #12
  4036b0:	4680      	mov	r8, r0
  4036b2:	f105 060b 	add.w	r6, r5, #11
  4036b6:	f7ff ffef 	bl	403698 <__malloc_lock>
  4036ba:	f854 ec04 	ldr.w	lr, [r4, #-4]
  4036be:	2e16      	cmp	r6, #22
  4036c0:	f02e 0703 	bic.w	r7, lr, #3
  4036c4:	f1a4 0908 	sub.w	r9, r4, #8
  4036c8:	d83c      	bhi.n	403744 <_realloc_r+0xa4>
  4036ca:	2210      	movs	r2, #16
  4036cc:	4616      	mov	r6, r2
  4036ce:	42b5      	cmp	r5, r6
  4036d0:	d83d      	bhi.n	40374e <_realloc_r+0xae>
  4036d2:	4297      	cmp	r7, r2
  4036d4:	da43      	bge.n	40375e <_realloc_r+0xbe>
  4036d6:	4bc6      	ldr	r3, [pc, #792]	; (4039f0 <_realloc_r+0x350>)
  4036d8:	eb09 0007 	add.w	r0, r9, r7
  4036dc:	6899      	ldr	r1, [r3, #8]
  4036de:	4288      	cmp	r0, r1
  4036e0:	f000 80c3 	beq.w	40386a <_realloc_r+0x1ca>
  4036e4:	6843      	ldr	r3, [r0, #4]
  4036e6:	f023 0101 	bic.w	r1, r3, #1
  4036ea:	4401      	add	r1, r0
  4036ec:	6849      	ldr	r1, [r1, #4]
  4036ee:	07c9      	lsls	r1, r1, #31
  4036f0:	d54d      	bpl.n	40378e <_realloc_r+0xee>
  4036f2:	f01e 0f01 	tst.w	lr, #1
  4036f6:	f000 809b 	beq.w	403830 <_realloc_r+0x190>
  4036fa:	4629      	mov	r1, r5
  4036fc:	4640      	mov	r0, r8
  4036fe:	f7ff fbf3 	bl	402ee8 <_malloc_r>
  403702:	4605      	mov	r5, r0
  403704:	2800      	cmp	r0, #0
  403706:	d03b      	beq.n	403780 <_realloc_r+0xe0>
  403708:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40370c:	f1a0 0208 	sub.w	r2, r0, #8
  403710:	f023 0301 	bic.w	r3, r3, #1
  403714:	444b      	add	r3, r9
  403716:	429a      	cmp	r2, r3
  403718:	f000 812b 	beq.w	403972 <_realloc_r+0x2d2>
  40371c:	1f3a      	subs	r2, r7, #4
  40371e:	2a24      	cmp	r2, #36	; 0x24
  403720:	f200 8118 	bhi.w	403954 <_realloc_r+0x2b4>
  403724:	2a13      	cmp	r2, #19
  403726:	f200 80eb 	bhi.w	403900 <_realloc_r+0x260>
  40372a:	4603      	mov	r3, r0
  40372c:	4622      	mov	r2, r4
  40372e:	6811      	ldr	r1, [r2, #0]
  403730:	6019      	str	r1, [r3, #0]
  403732:	6851      	ldr	r1, [r2, #4]
  403734:	6059      	str	r1, [r3, #4]
  403736:	6892      	ldr	r2, [r2, #8]
  403738:	609a      	str	r2, [r3, #8]
  40373a:	4621      	mov	r1, r4
  40373c:	4640      	mov	r0, r8
  40373e:	f7ff f8c3 	bl	4028c8 <_free_r>
  403742:	e01d      	b.n	403780 <_realloc_r+0xe0>
  403744:	f026 0607 	bic.w	r6, r6, #7
  403748:	2e00      	cmp	r6, #0
  40374a:	4632      	mov	r2, r6
  40374c:	dabf      	bge.n	4036ce <_realloc_r+0x2e>
  40374e:	2500      	movs	r5, #0
  403750:	230c      	movs	r3, #12
  403752:	4628      	mov	r0, r5
  403754:	f8c8 3000 	str.w	r3, [r8]
  403758:	b003      	add	sp, #12
  40375a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40375e:	4625      	mov	r5, r4
  403760:	1bbb      	subs	r3, r7, r6
  403762:	2b0f      	cmp	r3, #15
  403764:	f8d9 2004 	ldr.w	r2, [r9, #4]
  403768:	d81d      	bhi.n	4037a6 <_realloc_r+0x106>
  40376a:	f002 0201 	and.w	r2, r2, #1
  40376e:	433a      	orrs	r2, r7
  403770:	eb09 0107 	add.w	r1, r9, r7
  403774:	f8c9 2004 	str.w	r2, [r9, #4]
  403778:	684b      	ldr	r3, [r1, #4]
  40377a:	f043 0301 	orr.w	r3, r3, #1
  40377e:	604b      	str	r3, [r1, #4]
  403780:	4640      	mov	r0, r8
  403782:	f7ff ff8b 	bl	40369c <__malloc_unlock>
  403786:	4628      	mov	r0, r5
  403788:	b003      	add	sp, #12
  40378a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40378e:	f023 0303 	bic.w	r3, r3, #3
  403792:	18f9      	adds	r1, r7, r3
  403794:	4291      	cmp	r1, r2
  403796:	db1d      	blt.n	4037d4 <_realloc_r+0x134>
  403798:	68c3      	ldr	r3, [r0, #12]
  40379a:	6882      	ldr	r2, [r0, #8]
  40379c:	4625      	mov	r5, r4
  40379e:	60d3      	str	r3, [r2, #12]
  4037a0:	460f      	mov	r7, r1
  4037a2:	609a      	str	r2, [r3, #8]
  4037a4:	e7dc      	b.n	403760 <_realloc_r+0xc0>
  4037a6:	f002 0201 	and.w	r2, r2, #1
  4037aa:	eb09 0106 	add.w	r1, r9, r6
  4037ae:	f043 0301 	orr.w	r3, r3, #1
  4037b2:	4332      	orrs	r2, r6
  4037b4:	f8c9 2004 	str.w	r2, [r9, #4]
  4037b8:	444f      	add	r7, r9
  4037ba:	604b      	str	r3, [r1, #4]
  4037bc:	687b      	ldr	r3, [r7, #4]
  4037be:	3108      	adds	r1, #8
  4037c0:	f043 0301 	orr.w	r3, r3, #1
  4037c4:	607b      	str	r3, [r7, #4]
  4037c6:	4640      	mov	r0, r8
  4037c8:	f7ff f87e 	bl	4028c8 <_free_r>
  4037cc:	e7d8      	b.n	403780 <_realloc_r+0xe0>
  4037ce:	4611      	mov	r1, r2
  4037d0:	f7ff bb8a 	b.w	402ee8 <_malloc_r>
  4037d4:	f01e 0f01 	tst.w	lr, #1
  4037d8:	d18f      	bne.n	4036fa <_realloc_r+0x5a>
  4037da:	f854 1c08 	ldr.w	r1, [r4, #-8]
  4037de:	eba9 0a01 	sub.w	sl, r9, r1
  4037e2:	f8da 1004 	ldr.w	r1, [sl, #4]
  4037e6:	f021 0103 	bic.w	r1, r1, #3
  4037ea:	440b      	add	r3, r1
  4037ec:	443b      	add	r3, r7
  4037ee:	4293      	cmp	r3, r2
  4037f0:	db26      	blt.n	403840 <_realloc_r+0x1a0>
  4037f2:	4655      	mov	r5, sl
  4037f4:	68c1      	ldr	r1, [r0, #12]
  4037f6:	6880      	ldr	r0, [r0, #8]
  4037f8:	1f3a      	subs	r2, r7, #4
  4037fa:	60c1      	str	r1, [r0, #12]
  4037fc:	6088      	str	r0, [r1, #8]
  4037fe:	f855 0f08 	ldr.w	r0, [r5, #8]!
  403802:	f8da 100c 	ldr.w	r1, [sl, #12]
  403806:	2a24      	cmp	r2, #36	; 0x24
  403808:	60c1      	str	r1, [r0, #12]
  40380a:	6088      	str	r0, [r1, #8]
  40380c:	d826      	bhi.n	40385c <_realloc_r+0x1bc>
  40380e:	2a13      	cmp	r2, #19
  403810:	f240 8081 	bls.w	403916 <_realloc_r+0x276>
  403814:	6821      	ldr	r1, [r4, #0]
  403816:	2a1b      	cmp	r2, #27
  403818:	f8ca 1008 	str.w	r1, [sl, #8]
  40381c:	6861      	ldr	r1, [r4, #4]
  40381e:	f8ca 100c 	str.w	r1, [sl, #12]
  403822:	f200 80ad 	bhi.w	403980 <_realloc_r+0x2e0>
  403826:	f104 0008 	add.w	r0, r4, #8
  40382a:	f10a 0210 	add.w	r2, sl, #16
  40382e:	e074      	b.n	40391a <_realloc_r+0x27a>
  403830:	f854 3c08 	ldr.w	r3, [r4, #-8]
  403834:	eba9 0a03 	sub.w	sl, r9, r3
  403838:	f8da 1004 	ldr.w	r1, [sl, #4]
  40383c:	f021 0103 	bic.w	r1, r1, #3
  403840:	187b      	adds	r3, r7, r1
  403842:	4293      	cmp	r3, r2
  403844:	f6ff af59 	blt.w	4036fa <_realloc_r+0x5a>
  403848:	4655      	mov	r5, sl
  40384a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40384e:	f855 0f08 	ldr.w	r0, [r5, #8]!
  403852:	1f3a      	subs	r2, r7, #4
  403854:	2a24      	cmp	r2, #36	; 0x24
  403856:	60c1      	str	r1, [r0, #12]
  403858:	6088      	str	r0, [r1, #8]
  40385a:	d9d8      	bls.n	40380e <_realloc_r+0x16e>
  40385c:	4621      	mov	r1, r4
  40385e:	4628      	mov	r0, r5
  403860:	461f      	mov	r7, r3
  403862:	46d1      	mov	r9, sl
  403864:	f7ff feb4 	bl	4035d0 <memmove>
  403868:	e77a      	b.n	403760 <_realloc_r+0xc0>
  40386a:	6841      	ldr	r1, [r0, #4]
  40386c:	f106 0010 	add.w	r0, r6, #16
  403870:	f021 0b03 	bic.w	fp, r1, #3
  403874:	44bb      	add	fp, r7
  403876:	4583      	cmp	fp, r0
  403878:	da58      	bge.n	40392c <_realloc_r+0x28c>
  40387a:	f01e 0f01 	tst.w	lr, #1
  40387e:	f47f af3c 	bne.w	4036fa <_realloc_r+0x5a>
  403882:	f854 1c08 	ldr.w	r1, [r4, #-8]
  403886:	eba9 0a01 	sub.w	sl, r9, r1
  40388a:	f8da 1004 	ldr.w	r1, [sl, #4]
  40388e:	f021 0103 	bic.w	r1, r1, #3
  403892:	448b      	add	fp, r1
  403894:	4558      	cmp	r0, fp
  403896:	dcd3      	bgt.n	403840 <_realloc_r+0x1a0>
  403898:	4655      	mov	r5, sl
  40389a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40389e:	f855 0f08 	ldr.w	r0, [r5, #8]!
  4038a2:	1f3a      	subs	r2, r7, #4
  4038a4:	2a24      	cmp	r2, #36	; 0x24
  4038a6:	60c1      	str	r1, [r0, #12]
  4038a8:	6088      	str	r0, [r1, #8]
  4038aa:	f200 808d 	bhi.w	4039c8 <_realloc_r+0x328>
  4038ae:	2a13      	cmp	r2, #19
  4038b0:	f240 8087 	bls.w	4039c2 <_realloc_r+0x322>
  4038b4:	6821      	ldr	r1, [r4, #0]
  4038b6:	2a1b      	cmp	r2, #27
  4038b8:	f8ca 1008 	str.w	r1, [sl, #8]
  4038bc:	6861      	ldr	r1, [r4, #4]
  4038be:	f8ca 100c 	str.w	r1, [sl, #12]
  4038c2:	f200 8088 	bhi.w	4039d6 <_realloc_r+0x336>
  4038c6:	f104 0108 	add.w	r1, r4, #8
  4038ca:	f10a 0210 	add.w	r2, sl, #16
  4038ce:	6808      	ldr	r0, [r1, #0]
  4038d0:	6010      	str	r0, [r2, #0]
  4038d2:	6848      	ldr	r0, [r1, #4]
  4038d4:	6050      	str	r0, [r2, #4]
  4038d6:	6889      	ldr	r1, [r1, #8]
  4038d8:	6091      	str	r1, [r2, #8]
  4038da:	ebab 0206 	sub.w	r2, fp, r6
  4038de:	eb0a 0106 	add.w	r1, sl, r6
  4038e2:	f042 0201 	orr.w	r2, r2, #1
  4038e6:	6099      	str	r1, [r3, #8]
  4038e8:	604a      	str	r2, [r1, #4]
  4038ea:	f8da 3004 	ldr.w	r3, [sl, #4]
  4038ee:	4640      	mov	r0, r8
  4038f0:	f003 0301 	and.w	r3, r3, #1
  4038f4:	431e      	orrs	r6, r3
  4038f6:	f8ca 6004 	str.w	r6, [sl, #4]
  4038fa:	f7ff fecf 	bl	40369c <__malloc_unlock>
  4038fe:	e742      	b.n	403786 <_realloc_r+0xe6>
  403900:	6823      	ldr	r3, [r4, #0]
  403902:	2a1b      	cmp	r2, #27
  403904:	6003      	str	r3, [r0, #0]
  403906:	6863      	ldr	r3, [r4, #4]
  403908:	6043      	str	r3, [r0, #4]
  40390a:	d827      	bhi.n	40395c <_realloc_r+0x2bc>
  40390c:	f100 0308 	add.w	r3, r0, #8
  403910:	f104 0208 	add.w	r2, r4, #8
  403914:	e70b      	b.n	40372e <_realloc_r+0x8e>
  403916:	4620      	mov	r0, r4
  403918:	462a      	mov	r2, r5
  40391a:	6801      	ldr	r1, [r0, #0]
  40391c:	461f      	mov	r7, r3
  40391e:	6011      	str	r1, [r2, #0]
  403920:	6841      	ldr	r1, [r0, #4]
  403922:	46d1      	mov	r9, sl
  403924:	6051      	str	r1, [r2, #4]
  403926:	6883      	ldr	r3, [r0, #8]
  403928:	6093      	str	r3, [r2, #8]
  40392a:	e719      	b.n	403760 <_realloc_r+0xc0>
  40392c:	ebab 0b06 	sub.w	fp, fp, r6
  403930:	eb09 0106 	add.w	r1, r9, r6
  403934:	f04b 0201 	orr.w	r2, fp, #1
  403938:	6099      	str	r1, [r3, #8]
  40393a:	604a      	str	r2, [r1, #4]
  40393c:	f854 3c04 	ldr.w	r3, [r4, #-4]
  403940:	4640      	mov	r0, r8
  403942:	f003 0301 	and.w	r3, r3, #1
  403946:	431e      	orrs	r6, r3
  403948:	f844 6c04 	str.w	r6, [r4, #-4]
  40394c:	f7ff fea6 	bl	40369c <__malloc_unlock>
  403950:	4625      	mov	r5, r4
  403952:	e718      	b.n	403786 <_realloc_r+0xe6>
  403954:	4621      	mov	r1, r4
  403956:	f7ff fe3b 	bl	4035d0 <memmove>
  40395a:	e6ee      	b.n	40373a <_realloc_r+0x9a>
  40395c:	68a3      	ldr	r3, [r4, #8]
  40395e:	2a24      	cmp	r2, #36	; 0x24
  403960:	6083      	str	r3, [r0, #8]
  403962:	68e3      	ldr	r3, [r4, #12]
  403964:	60c3      	str	r3, [r0, #12]
  403966:	d018      	beq.n	40399a <_realloc_r+0x2fa>
  403968:	f100 0310 	add.w	r3, r0, #16
  40396c:	f104 0210 	add.w	r2, r4, #16
  403970:	e6dd      	b.n	40372e <_realloc_r+0x8e>
  403972:	f850 3c04 	ldr.w	r3, [r0, #-4]
  403976:	4625      	mov	r5, r4
  403978:	f023 0303 	bic.w	r3, r3, #3
  40397c:	441f      	add	r7, r3
  40397e:	e6ef      	b.n	403760 <_realloc_r+0xc0>
  403980:	68a1      	ldr	r1, [r4, #8]
  403982:	2a24      	cmp	r2, #36	; 0x24
  403984:	f8ca 1010 	str.w	r1, [sl, #16]
  403988:	68e1      	ldr	r1, [r4, #12]
  40398a:	f8ca 1014 	str.w	r1, [sl, #20]
  40398e:	d00d      	beq.n	4039ac <_realloc_r+0x30c>
  403990:	f104 0010 	add.w	r0, r4, #16
  403994:	f10a 0218 	add.w	r2, sl, #24
  403998:	e7bf      	b.n	40391a <_realloc_r+0x27a>
  40399a:	6922      	ldr	r2, [r4, #16]
  40399c:	f100 0318 	add.w	r3, r0, #24
  4039a0:	6102      	str	r2, [r0, #16]
  4039a2:	6961      	ldr	r1, [r4, #20]
  4039a4:	f104 0218 	add.w	r2, r4, #24
  4039a8:	6141      	str	r1, [r0, #20]
  4039aa:	e6c0      	b.n	40372e <_realloc_r+0x8e>
  4039ac:	6922      	ldr	r2, [r4, #16]
  4039ae:	f104 0018 	add.w	r0, r4, #24
  4039b2:	f8ca 2018 	str.w	r2, [sl, #24]
  4039b6:	6961      	ldr	r1, [r4, #20]
  4039b8:	f10a 0220 	add.w	r2, sl, #32
  4039bc:	f8ca 101c 	str.w	r1, [sl, #28]
  4039c0:	e7ab      	b.n	40391a <_realloc_r+0x27a>
  4039c2:	4621      	mov	r1, r4
  4039c4:	462a      	mov	r2, r5
  4039c6:	e782      	b.n	4038ce <_realloc_r+0x22e>
  4039c8:	4621      	mov	r1, r4
  4039ca:	4628      	mov	r0, r5
  4039cc:	9301      	str	r3, [sp, #4]
  4039ce:	f7ff fdff 	bl	4035d0 <memmove>
  4039d2:	9b01      	ldr	r3, [sp, #4]
  4039d4:	e781      	b.n	4038da <_realloc_r+0x23a>
  4039d6:	68a1      	ldr	r1, [r4, #8]
  4039d8:	2a24      	cmp	r2, #36	; 0x24
  4039da:	f8ca 1010 	str.w	r1, [sl, #16]
  4039de:	68e1      	ldr	r1, [r4, #12]
  4039e0:	f8ca 1014 	str.w	r1, [sl, #20]
  4039e4:	d006      	beq.n	4039f4 <_realloc_r+0x354>
  4039e6:	f104 0110 	add.w	r1, r4, #16
  4039ea:	f10a 0218 	add.w	r2, sl, #24
  4039ee:	e76e      	b.n	4038ce <_realloc_r+0x22e>
  4039f0:	200006a4 	.word	0x200006a4
  4039f4:	6922      	ldr	r2, [r4, #16]
  4039f6:	f104 0118 	add.w	r1, r4, #24
  4039fa:	f8ca 2018 	str.w	r2, [sl, #24]
  4039fe:	6960      	ldr	r0, [r4, #20]
  403a00:	f10a 0220 	add.w	r2, sl, #32
  403a04:	f8ca 001c 	str.w	r0, [sl, #28]
  403a08:	e761      	b.n	4038ce <_realloc_r+0x22e>
  403a0a:	bf00      	nop

00403a0c <_sbrk_r>:
  403a0c:	b538      	push	{r3, r4, r5, lr}
  403a0e:	2300      	movs	r3, #0
  403a10:	4c06      	ldr	r4, [pc, #24]	; (403a2c <_sbrk_r+0x20>)
  403a12:	4605      	mov	r5, r0
  403a14:	4608      	mov	r0, r1
  403a16:	6023      	str	r3, [r4, #0]
  403a18:	f7fd faac 	bl	400f74 <_sbrk>
  403a1c:	1c43      	adds	r3, r0, #1
  403a1e:	d000      	beq.n	403a22 <_sbrk_r+0x16>
  403a20:	bd38      	pop	{r3, r4, r5, pc}
  403a22:	6823      	ldr	r3, [r4, #0]
  403a24:	2b00      	cmp	r3, #0
  403a26:	d0fb      	beq.n	403a20 <_sbrk_r+0x14>
  403a28:	602b      	str	r3, [r5, #0]
  403a2a:	bd38      	pop	{r3, r4, r5, pc}
  403a2c:	20000bb0 	.word	0x20000bb0

00403a30 <__sread>:
  403a30:	b510      	push	{r4, lr}
  403a32:	460c      	mov	r4, r1
  403a34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403a38:	f000 f9c6 	bl	403dc8 <_read_r>
  403a3c:	2800      	cmp	r0, #0
  403a3e:	db03      	blt.n	403a48 <__sread+0x18>
  403a40:	6d23      	ldr	r3, [r4, #80]	; 0x50
  403a42:	4403      	add	r3, r0
  403a44:	6523      	str	r3, [r4, #80]	; 0x50
  403a46:	bd10      	pop	{r4, pc}
  403a48:	89a3      	ldrh	r3, [r4, #12]
  403a4a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  403a4e:	81a3      	strh	r3, [r4, #12]
  403a50:	bd10      	pop	{r4, pc}
  403a52:	bf00      	nop

00403a54 <__swrite>:
  403a54:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403a58:	460c      	mov	r4, r1
  403a5a:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
  403a5e:	461f      	mov	r7, r3
  403a60:	05cb      	lsls	r3, r1, #23
  403a62:	4616      	mov	r6, r2
  403a64:	4605      	mov	r5, r0
  403a66:	d507      	bpl.n	403a78 <__swrite+0x24>
  403a68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403a6c:	2302      	movs	r3, #2
  403a6e:	2200      	movs	r2, #0
  403a70:	f000 f994 	bl	403d9c <_lseek_r>
  403a74:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
  403a78:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
  403a7c:	81a1      	strh	r1, [r4, #12]
  403a7e:	463b      	mov	r3, r7
  403a80:	4632      	mov	r2, r6
  403a82:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  403a86:	4628      	mov	r0, r5
  403a88:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403a8c:	f000 b8a2 	b.w	403bd4 <_write_r>

00403a90 <__sseek>:
  403a90:	b510      	push	{r4, lr}
  403a92:	460c      	mov	r4, r1
  403a94:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403a98:	f000 f980 	bl	403d9c <_lseek_r>
  403a9c:	89a3      	ldrh	r3, [r4, #12]
  403a9e:	1c42      	adds	r2, r0, #1
  403aa0:	bf0e      	itee	eq
  403aa2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  403aa6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  403aaa:	6520      	strne	r0, [r4, #80]	; 0x50
  403aac:	81a3      	strh	r3, [r4, #12]
  403aae:	bd10      	pop	{r4, pc}

00403ab0 <__sclose>:
  403ab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  403ab4:	f000 b8fa 	b.w	403cac <_close_r>

00403ab8 <__swbuf_r>:
  403ab8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403aba:	460d      	mov	r5, r1
  403abc:	4614      	mov	r4, r2
  403abe:	4606      	mov	r6, r0
  403ac0:	b110      	cbz	r0, 403ac8 <__swbuf_r+0x10>
  403ac2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403ac4:	2b00      	cmp	r3, #0
  403ac6:	d04b      	beq.n	403b60 <__swbuf_r+0xa8>
  403ac8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403acc:	69a3      	ldr	r3, [r4, #24]
  403ace:	b291      	uxth	r1, r2
  403ad0:	0708      	lsls	r0, r1, #28
  403ad2:	60a3      	str	r3, [r4, #8]
  403ad4:	d539      	bpl.n	403b4a <__swbuf_r+0x92>
  403ad6:	6923      	ldr	r3, [r4, #16]
  403ad8:	2b00      	cmp	r3, #0
  403ada:	d036      	beq.n	403b4a <__swbuf_r+0x92>
  403adc:	b2ed      	uxtb	r5, r5
  403ade:	0489      	lsls	r1, r1, #18
  403ae0:	462f      	mov	r7, r5
  403ae2:	d515      	bpl.n	403b10 <__swbuf_r+0x58>
  403ae4:	6822      	ldr	r2, [r4, #0]
  403ae6:	6961      	ldr	r1, [r4, #20]
  403ae8:	1ad3      	subs	r3, r2, r3
  403aea:	428b      	cmp	r3, r1
  403aec:	da1c      	bge.n	403b28 <__swbuf_r+0x70>
  403aee:	3301      	adds	r3, #1
  403af0:	68a1      	ldr	r1, [r4, #8]
  403af2:	1c50      	adds	r0, r2, #1
  403af4:	3901      	subs	r1, #1
  403af6:	60a1      	str	r1, [r4, #8]
  403af8:	6020      	str	r0, [r4, #0]
  403afa:	7015      	strb	r5, [r2, #0]
  403afc:	6962      	ldr	r2, [r4, #20]
  403afe:	429a      	cmp	r2, r3
  403b00:	d01a      	beq.n	403b38 <__swbuf_r+0x80>
  403b02:	89a3      	ldrh	r3, [r4, #12]
  403b04:	07db      	lsls	r3, r3, #31
  403b06:	d501      	bpl.n	403b0c <__swbuf_r+0x54>
  403b08:	2d0a      	cmp	r5, #10
  403b0a:	d015      	beq.n	403b38 <__swbuf_r+0x80>
  403b0c:	4638      	mov	r0, r7
  403b0e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403b10:	6e61      	ldr	r1, [r4, #100]	; 0x64
  403b12:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  403b16:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  403b1a:	81a2      	strh	r2, [r4, #12]
  403b1c:	6822      	ldr	r2, [r4, #0]
  403b1e:	6661      	str	r1, [r4, #100]	; 0x64
  403b20:	6961      	ldr	r1, [r4, #20]
  403b22:	1ad3      	subs	r3, r2, r3
  403b24:	428b      	cmp	r3, r1
  403b26:	dbe2      	blt.n	403aee <__swbuf_r+0x36>
  403b28:	4621      	mov	r1, r4
  403b2a:	4630      	mov	r0, r6
  403b2c:	f7fe fd66 	bl	4025fc <_fflush_r>
  403b30:	b940      	cbnz	r0, 403b44 <__swbuf_r+0x8c>
  403b32:	2301      	movs	r3, #1
  403b34:	6822      	ldr	r2, [r4, #0]
  403b36:	e7db      	b.n	403af0 <__swbuf_r+0x38>
  403b38:	4621      	mov	r1, r4
  403b3a:	4630      	mov	r0, r6
  403b3c:	f7fe fd5e 	bl	4025fc <_fflush_r>
  403b40:	2800      	cmp	r0, #0
  403b42:	d0e3      	beq.n	403b0c <__swbuf_r+0x54>
  403b44:	f04f 37ff 	mov.w	r7, #4294967295
  403b48:	e7e0      	b.n	403b0c <__swbuf_r+0x54>
  403b4a:	4621      	mov	r1, r4
  403b4c:	4630      	mov	r0, r6
  403b4e:	f7fe fc45 	bl	4023dc <__swsetup_r>
  403b52:	2800      	cmp	r0, #0
  403b54:	d1f6      	bne.n	403b44 <__swbuf_r+0x8c>
  403b56:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  403b5a:	6923      	ldr	r3, [r4, #16]
  403b5c:	b291      	uxth	r1, r2
  403b5e:	e7bd      	b.n	403adc <__swbuf_r+0x24>
  403b60:	f7fe fde0 	bl	402724 <__sinit>
  403b64:	e7b0      	b.n	403ac8 <__swbuf_r+0x10>
  403b66:	bf00      	nop

00403b68 <_wcrtomb_r>:
  403b68:	b5f0      	push	{r4, r5, r6, r7, lr}
  403b6a:	4606      	mov	r6, r0
  403b6c:	b085      	sub	sp, #20
  403b6e:	461f      	mov	r7, r3
  403b70:	b189      	cbz	r1, 403b96 <_wcrtomb_r+0x2e>
  403b72:	4c10      	ldr	r4, [pc, #64]	; (403bb4 <_wcrtomb_r+0x4c>)
  403b74:	4d10      	ldr	r5, [pc, #64]	; (403bb8 <_wcrtomb_r+0x50>)
  403b76:	6824      	ldr	r4, [r4, #0]
  403b78:	6b64      	ldr	r4, [r4, #52]	; 0x34
  403b7a:	2c00      	cmp	r4, #0
  403b7c:	bf08      	it	eq
  403b7e:	462c      	moveq	r4, r5
  403b80:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403b84:	47a0      	blx	r4
  403b86:	1c43      	adds	r3, r0, #1
  403b88:	d103      	bne.n	403b92 <_wcrtomb_r+0x2a>
  403b8a:	2200      	movs	r2, #0
  403b8c:	238a      	movs	r3, #138	; 0x8a
  403b8e:	603a      	str	r2, [r7, #0]
  403b90:	6033      	str	r3, [r6, #0]
  403b92:	b005      	add	sp, #20
  403b94:	bdf0      	pop	{r4, r5, r6, r7, pc}
  403b96:	460c      	mov	r4, r1
  403b98:	4a06      	ldr	r2, [pc, #24]	; (403bb4 <_wcrtomb_r+0x4c>)
  403b9a:	4d07      	ldr	r5, [pc, #28]	; (403bb8 <_wcrtomb_r+0x50>)
  403b9c:	6811      	ldr	r1, [r2, #0]
  403b9e:	4622      	mov	r2, r4
  403ba0:	6b4c      	ldr	r4, [r1, #52]	; 0x34
  403ba2:	a901      	add	r1, sp, #4
  403ba4:	2c00      	cmp	r4, #0
  403ba6:	bf08      	it	eq
  403ba8:	462c      	moveq	r4, r5
  403baa:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  403bae:	47a0      	blx	r4
  403bb0:	e7e9      	b.n	403b86 <_wcrtomb_r+0x1e>
  403bb2:	bf00      	nop
  403bb4:	20000108 	.word	0x20000108
  403bb8:	20000538 	.word	0x20000538

00403bbc <__ascii_wctomb>:
  403bbc:	b119      	cbz	r1, 403bc6 <__ascii_wctomb+0xa>
  403bbe:	2aff      	cmp	r2, #255	; 0xff
  403bc0:	d803      	bhi.n	403bca <__ascii_wctomb+0xe>
  403bc2:	700a      	strb	r2, [r1, #0]
  403bc4:	2101      	movs	r1, #1
  403bc6:	4608      	mov	r0, r1
  403bc8:	4770      	bx	lr
  403bca:	238a      	movs	r3, #138	; 0x8a
  403bcc:	f04f 31ff 	mov.w	r1, #4294967295
  403bd0:	6003      	str	r3, [r0, #0]
  403bd2:	e7f8      	b.n	403bc6 <__ascii_wctomb+0xa>

00403bd4 <_write_r>:
  403bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403bd6:	460e      	mov	r6, r1
  403bd8:	2500      	movs	r5, #0
  403bda:	4c08      	ldr	r4, [pc, #32]	; (403bfc <_write_r+0x28>)
  403bdc:	4611      	mov	r1, r2
  403bde:	4607      	mov	r7, r0
  403be0:	461a      	mov	r2, r3
  403be2:	4630      	mov	r0, r6
  403be4:	6025      	str	r5, [r4, #0]
  403be6:	f7fc fad7 	bl	400198 <_write>
  403bea:	1c43      	adds	r3, r0, #1
  403bec:	d000      	beq.n	403bf0 <_write_r+0x1c>
  403bee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403bf0:	6823      	ldr	r3, [r4, #0]
  403bf2:	2b00      	cmp	r3, #0
  403bf4:	d0fb      	beq.n	403bee <_write_r+0x1a>
  403bf6:	603b      	str	r3, [r7, #0]
  403bf8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403bfa:	bf00      	nop
  403bfc:	20000bb0 	.word	0x20000bb0

00403c00 <__register_exitproc>:
  403c00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403c04:	4c27      	ldr	r4, [pc, #156]	; (403ca4 <__register_exitproc+0xa4>)
  403c06:	4607      	mov	r7, r0
  403c08:	6826      	ldr	r6, [r4, #0]
  403c0a:	4688      	mov	r8, r1
  403c0c:	f8d6 4148 	ldr.w	r4, [r6, #328]	; 0x148
  403c10:	4692      	mov	sl, r2
  403c12:	4699      	mov	r9, r3
  403c14:	2c00      	cmp	r4, #0
  403c16:	d03c      	beq.n	403c92 <__register_exitproc+0x92>
  403c18:	6865      	ldr	r5, [r4, #4]
  403c1a:	2d1f      	cmp	r5, #31
  403c1c:	dc1a      	bgt.n	403c54 <__register_exitproc+0x54>
  403c1e:	f105 0e01 	add.w	lr, r5, #1
  403c22:	b17f      	cbz	r7, 403c44 <__register_exitproc+0x44>
  403c24:	2001      	movs	r0, #1
  403c26:	eb04 0385 	add.w	r3, r4, r5, lsl #2
  403c2a:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
  403c2e:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  403c32:	fa00 f205 	lsl.w	r2, r0, r5
  403c36:	4311      	orrs	r1, r2
  403c38:	2f02      	cmp	r7, #2
  403c3a:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  403c3e:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
  403c42:	d020      	beq.n	403c86 <__register_exitproc+0x86>
  403c44:	3502      	adds	r5, #2
  403c46:	f8c4 e004 	str.w	lr, [r4, #4]
  403c4a:	2000      	movs	r0, #0
  403c4c:	f844 8025 	str.w	r8, [r4, r5, lsl #2]
  403c50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403c54:	4b14      	ldr	r3, [pc, #80]	; (403ca8 <__register_exitproc+0xa8>)
  403c56:	b30b      	cbz	r3, 403c9c <__register_exitproc+0x9c>
  403c58:	f44f 70c8 	mov.w	r0, #400	; 0x190
  403c5c:	f7ff f93c 	bl	402ed8 <malloc>
  403c60:	4604      	mov	r4, r0
  403c62:	b1d8      	cbz	r0, 403c9c <__register_exitproc+0x9c>
  403c64:	2000      	movs	r0, #0
  403c66:	f8d6 3148 	ldr.w	r3, [r6, #328]	; 0x148
  403c6a:	f04f 0e01 	mov.w	lr, #1
  403c6e:	6060      	str	r0, [r4, #4]
  403c70:	6023      	str	r3, [r4, #0]
  403c72:	4605      	mov	r5, r0
  403c74:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  403c78:	f8c4 0188 	str.w	r0, [r4, #392]	; 0x188
  403c7c:	f8c4 018c 	str.w	r0, [r4, #396]	; 0x18c
  403c80:	2f00      	cmp	r7, #0
  403c82:	d0df      	beq.n	403c44 <__register_exitproc+0x44>
  403c84:	e7ce      	b.n	403c24 <__register_exitproc+0x24>
  403c86:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
  403c8a:	431a      	orrs	r2, r3
  403c8c:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  403c90:	e7d8      	b.n	403c44 <__register_exitproc+0x44>
  403c92:	f506 74a6 	add.w	r4, r6, #332	; 0x14c
  403c96:	f8c6 4148 	str.w	r4, [r6, #328]	; 0x148
  403c9a:	e7bd      	b.n	403c18 <__register_exitproc+0x18>
  403c9c:	f04f 30ff 	mov.w	r0, #4294967295
  403ca0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403ca4:	004041f4 	.word	0x004041f4
  403ca8:	00402ed9 	.word	0x00402ed9

00403cac <_close_r>:
  403cac:	b538      	push	{r3, r4, r5, lr}
  403cae:	2300      	movs	r3, #0
  403cb0:	4c06      	ldr	r4, [pc, #24]	; (403ccc <_close_r+0x20>)
  403cb2:	4605      	mov	r5, r0
  403cb4:	4608      	mov	r0, r1
  403cb6:	6023      	str	r3, [r4, #0]
  403cb8:	f7fd f978 	bl	400fac <_close>
  403cbc:	1c43      	adds	r3, r0, #1
  403cbe:	d000      	beq.n	403cc2 <_close_r+0x16>
  403cc0:	bd38      	pop	{r3, r4, r5, pc}
  403cc2:	6823      	ldr	r3, [r4, #0]
  403cc4:	2b00      	cmp	r3, #0
  403cc6:	d0fb      	beq.n	403cc0 <_close_r+0x14>
  403cc8:	602b      	str	r3, [r5, #0]
  403cca:	bd38      	pop	{r3, r4, r5, pc}
  403ccc:	20000bb0 	.word	0x20000bb0

00403cd0 <_fclose_r>:
  403cd0:	b570      	push	{r4, r5, r6, lr}
  403cd2:	b139      	cbz	r1, 403ce4 <_fclose_r+0x14>
  403cd4:	4605      	mov	r5, r0
  403cd6:	460c      	mov	r4, r1
  403cd8:	b108      	cbz	r0, 403cde <_fclose_r+0xe>
  403cda:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403cdc:	b383      	cbz	r3, 403d40 <_fclose_r+0x70>
  403cde:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403ce2:	b913      	cbnz	r3, 403cea <_fclose_r+0x1a>
  403ce4:	2600      	movs	r6, #0
  403ce6:	4630      	mov	r0, r6
  403ce8:	bd70      	pop	{r4, r5, r6, pc}
  403cea:	4621      	mov	r1, r4
  403cec:	4628      	mov	r0, r5
  403cee:	f7fe fbe9 	bl	4024c4 <__sflush_r>
  403cf2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  403cf4:	4606      	mov	r6, r0
  403cf6:	b133      	cbz	r3, 403d06 <_fclose_r+0x36>
  403cf8:	69e1      	ldr	r1, [r4, #28]
  403cfa:	4628      	mov	r0, r5
  403cfc:	4798      	blx	r3
  403cfe:	2800      	cmp	r0, #0
  403d00:	bfb8      	it	lt
  403d02:	f04f 36ff 	movlt.w	r6, #4294967295
  403d06:	89a3      	ldrh	r3, [r4, #12]
  403d08:	061b      	lsls	r3, r3, #24
  403d0a:	d41c      	bmi.n	403d46 <_fclose_r+0x76>
  403d0c:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403d0e:	b141      	cbz	r1, 403d22 <_fclose_r+0x52>
  403d10:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403d14:	4299      	cmp	r1, r3
  403d16:	d002      	beq.n	403d1e <_fclose_r+0x4e>
  403d18:	4628      	mov	r0, r5
  403d1a:	f7fe fdd5 	bl	4028c8 <_free_r>
  403d1e:	2300      	movs	r3, #0
  403d20:	6323      	str	r3, [r4, #48]	; 0x30
  403d22:	6c61      	ldr	r1, [r4, #68]	; 0x44
  403d24:	b121      	cbz	r1, 403d30 <_fclose_r+0x60>
  403d26:	4628      	mov	r0, r5
  403d28:	f7fe fdce 	bl	4028c8 <_free_r>
  403d2c:	2300      	movs	r3, #0
  403d2e:	6463      	str	r3, [r4, #68]	; 0x44
  403d30:	f7fe fcfe 	bl	402730 <__sfp_lock_acquire>
  403d34:	2300      	movs	r3, #0
  403d36:	81a3      	strh	r3, [r4, #12]
  403d38:	f7fe fcfc 	bl	402734 <__sfp_lock_release>
  403d3c:	4630      	mov	r0, r6
  403d3e:	bd70      	pop	{r4, r5, r6, pc}
  403d40:	f7fe fcf0 	bl	402724 <__sinit>
  403d44:	e7cb      	b.n	403cde <_fclose_r+0xe>
  403d46:	6921      	ldr	r1, [r4, #16]
  403d48:	4628      	mov	r0, r5
  403d4a:	f7fe fdbd 	bl	4028c8 <_free_r>
  403d4e:	e7dd      	b.n	403d0c <_fclose_r+0x3c>

00403d50 <_fstat_r>:
  403d50:	b570      	push	{r4, r5, r6, lr}
  403d52:	460d      	mov	r5, r1
  403d54:	2300      	movs	r3, #0
  403d56:	4c07      	ldr	r4, [pc, #28]	; (403d74 <_fstat_r+0x24>)
  403d58:	4606      	mov	r6, r0
  403d5a:	4611      	mov	r1, r2
  403d5c:	4628      	mov	r0, r5
  403d5e:	6023      	str	r3, [r4, #0]
  403d60:	f7fd f927 	bl	400fb2 <_fstat>
  403d64:	1c43      	adds	r3, r0, #1
  403d66:	d000      	beq.n	403d6a <_fstat_r+0x1a>
  403d68:	bd70      	pop	{r4, r5, r6, pc}
  403d6a:	6823      	ldr	r3, [r4, #0]
  403d6c:	2b00      	cmp	r3, #0
  403d6e:	d0fb      	beq.n	403d68 <_fstat_r+0x18>
  403d70:	6033      	str	r3, [r6, #0]
  403d72:	bd70      	pop	{r4, r5, r6, pc}
  403d74:	20000bb0 	.word	0x20000bb0

00403d78 <_isatty_r>:
  403d78:	b538      	push	{r3, r4, r5, lr}
  403d7a:	2300      	movs	r3, #0
  403d7c:	4c06      	ldr	r4, [pc, #24]	; (403d98 <_isatty_r+0x20>)
  403d7e:	4605      	mov	r5, r0
  403d80:	4608      	mov	r0, r1
  403d82:	6023      	str	r3, [r4, #0]
  403d84:	f7fd f91a 	bl	400fbc <_isatty>
  403d88:	1c43      	adds	r3, r0, #1
  403d8a:	d000      	beq.n	403d8e <_isatty_r+0x16>
  403d8c:	bd38      	pop	{r3, r4, r5, pc}
  403d8e:	6823      	ldr	r3, [r4, #0]
  403d90:	2b00      	cmp	r3, #0
  403d92:	d0fb      	beq.n	403d8c <_isatty_r+0x14>
  403d94:	602b      	str	r3, [r5, #0]
  403d96:	bd38      	pop	{r3, r4, r5, pc}
  403d98:	20000bb0 	.word	0x20000bb0

00403d9c <_lseek_r>:
  403d9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403d9e:	460e      	mov	r6, r1
  403da0:	2500      	movs	r5, #0
  403da2:	4c08      	ldr	r4, [pc, #32]	; (403dc4 <_lseek_r+0x28>)
  403da4:	4611      	mov	r1, r2
  403da6:	4607      	mov	r7, r0
  403da8:	461a      	mov	r2, r3
  403daa:	4630      	mov	r0, r6
  403dac:	6025      	str	r5, [r4, #0]
  403dae:	f7fd f907 	bl	400fc0 <_lseek>
  403db2:	1c43      	adds	r3, r0, #1
  403db4:	d000      	beq.n	403db8 <_lseek_r+0x1c>
  403db6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403db8:	6823      	ldr	r3, [r4, #0]
  403dba:	2b00      	cmp	r3, #0
  403dbc:	d0fb      	beq.n	403db6 <_lseek_r+0x1a>
  403dbe:	603b      	str	r3, [r7, #0]
  403dc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403dc2:	bf00      	nop
  403dc4:	20000bb0 	.word	0x20000bb0

00403dc8 <_read_r>:
  403dc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403dca:	460e      	mov	r6, r1
  403dcc:	2500      	movs	r5, #0
  403dce:	4c08      	ldr	r4, [pc, #32]	; (403df0 <_read_r+0x28>)
  403dd0:	4611      	mov	r1, r2
  403dd2:	4607      	mov	r7, r0
  403dd4:	461a      	mov	r2, r3
  403dd6:	4630      	mov	r0, r6
  403dd8:	6025      	str	r5, [r4, #0]
  403dda:	f7fc f9a9 	bl	400130 <_read>
  403dde:	1c43      	adds	r3, r0, #1
  403de0:	d000      	beq.n	403de4 <_read_r+0x1c>
  403de2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403de4:	6823      	ldr	r3, [r4, #0]
  403de6:	2b00      	cmp	r3, #0
  403de8:	d0fb      	beq.n	403de2 <_read_r+0x1a>
  403dea:	603b      	str	r3, [r7, #0]
  403dec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403dee:	bf00      	nop
  403df0:	20000bb0 	.word	0x20000bb0

00403df4 <__aeabi_uldivmod>:
  403df4:	b953      	cbnz	r3, 403e0c <__aeabi_uldivmod+0x18>
  403df6:	b94a      	cbnz	r2, 403e0c <__aeabi_uldivmod+0x18>
  403df8:	2900      	cmp	r1, #0
  403dfa:	bf08      	it	eq
  403dfc:	2800      	cmpeq	r0, #0
  403dfe:	bf1c      	itt	ne
  403e00:	f04f 31ff 	movne.w	r1, #4294967295
  403e04:	f04f 30ff 	movne.w	r0, #4294967295
  403e08:	f000 b97a 	b.w	404100 <__aeabi_idiv0>
  403e0c:	f1ad 0c08 	sub.w	ip, sp, #8
  403e10:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  403e14:	f000 f806 	bl	403e24 <__udivmoddi4>
  403e18:	f8dd e004 	ldr.w	lr, [sp, #4]
  403e1c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403e20:	b004      	add	sp, #16
  403e22:	4770      	bx	lr

00403e24 <__udivmoddi4>:
  403e24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403e28:	468c      	mov	ip, r1
  403e2a:	460e      	mov	r6, r1
  403e2c:	4604      	mov	r4, r0
  403e2e:	9d08      	ldr	r5, [sp, #32]
  403e30:	2b00      	cmp	r3, #0
  403e32:	d150      	bne.n	403ed6 <__udivmoddi4+0xb2>
  403e34:	428a      	cmp	r2, r1
  403e36:	4617      	mov	r7, r2
  403e38:	d96c      	bls.n	403f14 <__udivmoddi4+0xf0>
  403e3a:	fab2 fe82 	clz	lr, r2
  403e3e:	f1be 0f00 	cmp.w	lr, #0
  403e42:	d00b      	beq.n	403e5c <__udivmoddi4+0x38>
  403e44:	f1ce 0c20 	rsb	ip, lr, #32
  403e48:	fa01 f60e 	lsl.w	r6, r1, lr
  403e4c:	fa20 fc0c 	lsr.w	ip, r0, ip
  403e50:	fa02 f70e 	lsl.w	r7, r2, lr
  403e54:	ea4c 0c06 	orr.w	ip, ip, r6
  403e58:	fa00 f40e 	lsl.w	r4, r0, lr
  403e5c:	0c3a      	lsrs	r2, r7, #16
  403e5e:	fbbc f9f2 	udiv	r9, ip, r2
  403e62:	b2bb      	uxth	r3, r7
  403e64:	fb02 cc19 	mls	ip, r2, r9, ip
  403e68:	fb09 fa03 	mul.w	sl, r9, r3
  403e6c:	ea4f 4814 	mov.w	r8, r4, lsr #16
  403e70:	ea48 460c 	orr.w	r6, r8, ip, lsl #16
  403e74:	45b2      	cmp	sl, r6
  403e76:	d90a      	bls.n	403e8e <__udivmoddi4+0x6a>
  403e78:	19f6      	adds	r6, r6, r7
  403e7a:	f109 31ff 	add.w	r1, r9, #4294967295
  403e7e:	f080 8125 	bcs.w	4040cc <__udivmoddi4+0x2a8>
  403e82:	45b2      	cmp	sl, r6
  403e84:	f240 8122 	bls.w	4040cc <__udivmoddi4+0x2a8>
  403e88:	f1a9 0902 	sub.w	r9, r9, #2
  403e8c:	443e      	add	r6, r7
  403e8e:	eba6 060a 	sub.w	r6, r6, sl
  403e92:	fbb6 f0f2 	udiv	r0, r6, r2
  403e96:	fb02 6610 	mls	r6, r2, r0, r6
  403e9a:	fb00 f303 	mul.w	r3, r0, r3
  403e9e:	b2a4      	uxth	r4, r4
  403ea0:	ea44 4406 	orr.w	r4, r4, r6, lsl #16
  403ea4:	42a3      	cmp	r3, r4
  403ea6:	d909      	bls.n	403ebc <__udivmoddi4+0x98>
  403ea8:	19e4      	adds	r4, r4, r7
  403eaa:	f100 32ff 	add.w	r2, r0, #4294967295
  403eae:	f080 810b 	bcs.w	4040c8 <__udivmoddi4+0x2a4>
  403eb2:	42a3      	cmp	r3, r4
  403eb4:	f240 8108 	bls.w	4040c8 <__udivmoddi4+0x2a4>
  403eb8:	3802      	subs	r0, #2
  403eba:	443c      	add	r4, r7
  403ebc:	2100      	movs	r1, #0
  403ebe:	1ae4      	subs	r4, r4, r3
  403ec0:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  403ec4:	2d00      	cmp	r5, #0
  403ec6:	d062      	beq.n	403f8e <__udivmoddi4+0x16a>
  403ec8:	2300      	movs	r3, #0
  403eca:	fa24 f40e 	lsr.w	r4, r4, lr
  403ece:	602c      	str	r4, [r5, #0]
  403ed0:	606b      	str	r3, [r5, #4]
  403ed2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403ed6:	428b      	cmp	r3, r1
  403ed8:	d907      	bls.n	403eea <__udivmoddi4+0xc6>
  403eda:	2d00      	cmp	r5, #0
  403edc:	d055      	beq.n	403f8a <__udivmoddi4+0x166>
  403ede:	2100      	movs	r1, #0
  403ee0:	e885 0041 	stmia.w	r5, {r0, r6}
  403ee4:	4608      	mov	r0, r1
  403ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403eea:	fab3 f183 	clz	r1, r3
  403eee:	2900      	cmp	r1, #0
  403ef0:	f040 808f 	bne.w	404012 <__udivmoddi4+0x1ee>
  403ef4:	42b3      	cmp	r3, r6
  403ef6:	d302      	bcc.n	403efe <__udivmoddi4+0xda>
  403ef8:	4282      	cmp	r2, r0
  403efa:	f200 80fc 	bhi.w	4040f6 <__udivmoddi4+0x2d2>
  403efe:	1a84      	subs	r4, r0, r2
  403f00:	eb66 0603 	sbc.w	r6, r6, r3
  403f04:	2001      	movs	r0, #1
  403f06:	46b4      	mov	ip, r6
  403f08:	2d00      	cmp	r5, #0
  403f0a:	d040      	beq.n	403f8e <__udivmoddi4+0x16a>
  403f0c:	e885 1010 	stmia.w	r5, {r4, ip}
  403f10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403f14:	b912      	cbnz	r2, 403f1c <__udivmoddi4+0xf8>
  403f16:	2701      	movs	r7, #1
  403f18:	fbb7 f7f2 	udiv	r7, r7, r2
  403f1c:	fab7 fe87 	clz	lr, r7
  403f20:	f1be 0f00 	cmp.w	lr, #0
  403f24:	d135      	bne.n	403f92 <__udivmoddi4+0x16e>
  403f26:	2101      	movs	r1, #1
  403f28:	1bf6      	subs	r6, r6, r7
  403f2a:	ea4f 4c17 	mov.w	ip, r7, lsr #16
  403f2e:	fa1f f887 	uxth.w	r8, r7
  403f32:	fbb6 f2fc 	udiv	r2, r6, ip
  403f36:	fb0c 6612 	mls	r6, ip, r2, r6
  403f3a:	fb08 f002 	mul.w	r0, r8, r2
  403f3e:	0c23      	lsrs	r3, r4, #16
  403f40:	ea43 4606 	orr.w	r6, r3, r6, lsl #16
  403f44:	42b0      	cmp	r0, r6
  403f46:	d907      	bls.n	403f58 <__udivmoddi4+0x134>
  403f48:	19f6      	adds	r6, r6, r7
  403f4a:	f102 33ff 	add.w	r3, r2, #4294967295
  403f4e:	d202      	bcs.n	403f56 <__udivmoddi4+0x132>
  403f50:	42b0      	cmp	r0, r6
  403f52:	f200 80d2 	bhi.w	4040fa <__udivmoddi4+0x2d6>
  403f56:	461a      	mov	r2, r3
  403f58:	1a36      	subs	r6, r6, r0
  403f5a:	fbb6 f0fc 	udiv	r0, r6, ip
  403f5e:	fb0c 6610 	mls	r6, ip, r0, r6
  403f62:	fb08 f800 	mul.w	r8, r8, r0
  403f66:	b2a3      	uxth	r3, r4
  403f68:	ea43 4406 	orr.w	r4, r3, r6, lsl #16
  403f6c:	45a0      	cmp	r8, r4
  403f6e:	d907      	bls.n	403f80 <__udivmoddi4+0x15c>
  403f70:	19e4      	adds	r4, r4, r7
  403f72:	f100 33ff 	add.w	r3, r0, #4294967295
  403f76:	d202      	bcs.n	403f7e <__udivmoddi4+0x15a>
  403f78:	45a0      	cmp	r8, r4
  403f7a:	f200 80b9 	bhi.w	4040f0 <__udivmoddi4+0x2cc>
  403f7e:	4618      	mov	r0, r3
  403f80:	eba4 0408 	sub.w	r4, r4, r8
  403f84:	ea40 4002 	orr.w	r0, r0, r2, lsl #16
  403f88:	e79c      	b.n	403ec4 <__udivmoddi4+0xa0>
  403f8a:	4629      	mov	r1, r5
  403f8c:	4628      	mov	r0, r5
  403f8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  403f92:	fa07 f70e 	lsl.w	r7, r7, lr
  403f96:	f1ce 0320 	rsb	r3, lr, #32
  403f9a:	fa26 f203 	lsr.w	r2, r6, r3
  403f9e:	ea4f 4c17 	mov.w	ip, r7, lsr #16
  403fa2:	fbb2 f1fc 	udiv	r1, r2, ip
  403fa6:	fa1f f887 	uxth.w	r8, r7
  403faa:	fb0c 2211 	mls	r2, ip, r1, r2
  403fae:	fa06 f60e 	lsl.w	r6, r6, lr
  403fb2:	fa20 f303 	lsr.w	r3, r0, r3
  403fb6:	fb01 f908 	mul.w	r9, r1, r8
  403fba:	4333      	orrs	r3, r6
  403fbc:	0c1e      	lsrs	r6, r3, #16
  403fbe:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
  403fc2:	45b1      	cmp	r9, r6
  403fc4:	fa00 f40e 	lsl.w	r4, r0, lr
  403fc8:	d909      	bls.n	403fde <__udivmoddi4+0x1ba>
  403fca:	19f6      	adds	r6, r6, r7
  403fcc:	f101 32ff 	add.w	r2, r1, #4294967295
  403fd0:	f080 808c 	bcs.w	4040ec <__udivmoddi4+0x2c8>
  403fd4:	45b1      	cmp	r9, r6
  403fd6:	f240 8089 	bls.w	4040ec <__udivmoddi4+0x2c8>
  403fda:	3902      	subs	r1, #2
  403fdc:	443e      	add	r6, r7
  403fde:	eba6 0609 	sub.w	r6, r6, r9
  403fe2:	fbb6 f0fc 	udiv	r0, r6, ip
  403fe6:	fb0c 6210 	mls	r2, ip, r0, r6
  403fea:	fb00 f908 	mul.w	r9, r0, r8
  403fee:	b29e      	uxth	r6, r3
  403ff0:	ea46 4602 	orr.w	r6, r6, r2, lsl #16
  403ff4:	45b1      	cmp	r9, r6
  403ff6:	d907      	bls.n	404008 <__udivmoddi4+0x1e4>
  403ff8:	19f6      	adds	r6, r6, r7
  403ffa:	f100 33ff 	add.w	r3, r0, #4294967295
  403ffe:	d271      	bcs.n	4040e4 <__udivmoddi4+0x2c0>
  404000:	45b1      	cmp	r9, r6
  404002:	d96f      	bls.n	4040e4 <__udivmoddi4+0x2c0>
  404004:	3802      	subs	r0, #2
  404006:	443e      	add	r6, r7
  404008:	eba6 0609 	sub.w	r6, r6, r9
  40400c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  404010:	e78f      	b.n	403f32 <__udivmoddi4+0x10e>
  404012:	f1c1 0720 	rsb	r7, r1, #32
  404016:	fa22 f807 	lsr.w	r8, r2, r7
  40401a:	408b      	lsls	r3, r1
  40401c:	ea48 0303 	orr.w	r3, r8, r3
  404020:	fa26 f407 	lsr.w	r4, r6, r7
  404024:	ea4f 4e13 	mov.w	lr, r3, lsr #16
  404028:	fbb4 f9fe 	udiv	r9, r4, lr
  40402c:	fa1f fc83 	uxth.w	ip, r3
  404030:	fb0e 4419 	mls	r4, lr, r9, r4
  404034:	408e      	lsls	r6, r1
  404036:	fa20 f807 	lsr.w	r8, r0, r7
  40403a:	fb09 fa0c 	mul.w	sl, r9, ip
  40403e:	ea48 0806 	orr.w	r8, r8, r6
  404042:	ea4f 4618 	mov.w	r6, r8, lsr #16
  404046:	ea46 4404 	orr.w	r4, r6, r4, lsl #16
  40404a:	45a2      	cmp	sl, r4
  40404c:	fa02 f201 	lsl.w	r2, r2, r1
  404050:	fa00 f601 	lsl.w	r6, r0, r1
  404054:	d908      	bls.n	404068 <__udivmoddi4+0x244>
  404056:	18e4      	adds	r4, r4, r3
  404058:	f109 30ff 	add.w	r0, r9, #4294967295
  40405c:	d244      	bcs.n	4040e8 <__udivmoddi4+0x2c4>
  40405e:	45a2      	cmp	sl, r4
  404060:	d942      	bls.n	4040e8 <__udivmoddi4+0x2c4>
  404062:	f1a9 0902 	sub.w	r9, r9, #2
  404066:	441c      	add	r4, r3
  404068:	eba4 040a 	sub.w	r4, r4, sl
  40406c:	fbb4 f0fe 	udiv	r0, r4, lr
  404070:	fb0e 4410 	mls	r4, lr, r0, r4
  404074:	fb00 fc0c 	mul.w	ip, r0, ip
  404078:	fa1f f888 	uxth.w	r8, r8
  40407c:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
  404080:	45a4      	cmp	ip, r4
  404082:	d907      	bls.n	404094 <__udivmoddi4+0x270>
  404084:	18e4      	adds	r4, r4, r3
  404086:	f100 3eff 	add.w	lr, r0, #4294967295
  40408a:	d229      	bcs.n	4040e0 <__udivmoddi4+0x2bc>
  40408c:	45a4      	cmp	ip, r4
  40408e:	d927      	bls.n	4040e0 <__udivmoddi4+0x2bc>
  404090:	3802      	subs	r0, #2
  404092:	441c      	add	r4, r3
  404094:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  404098:	fba0 8902 	umull	r8, r9, r0, r2
  40409c:	eba4 0c0c 	sub.w	ip, r4, ip
  4040a0:	45cc      	cmp	ip, r9
  4040a2:	46c2      	mov	sl, r8
  4040a4:	46ce      	mov	lr, r9
  4040a6:	d315      	bcc.n	4040d4 <__udivmoddi4+0x2b0>
  4040a8:	d012      	beq.n	4040d0 <__udivmoddi4+0x2ac>
  4040aa:	b155      	cbz	r5, 4040c2 <__udivmoddi4+0x29e>
  4040ac:	ebb6 030a 	subs.w	r3, r6, sl
  4040b0:	eb6c 060e 	sbc.w	r6, ip, lr
  4040b4:	fa06 f707 	lsl.w	r7, r6, r7
  4040b8:	40cb      	lsrs	r3, r1
  4040ba:	431f      	orrs	r7, r3
  4040bc:	40ce      	lsrs	r6, r1
  4040be:	602f      	str	r7, [r5, #0]
  4040c0:	606e      	str	r6, [r5, #4]
  4040c2:	2100      	movs	r1, #0
  4040c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4040c8:	4610      	mov	r0, r2
  4040ca:	e6f7      	b.n	403ebc <__udivmoddi4+0x98>
  4040cc:	4689      	mov	r9, r1
  4040ce:	e6de      	b.n	403e8e <__udivmoddi4+0x6a>
  4040d0:	4546      	cmp	r6, r8
  4040d2:	d2ea      	bcs.n	4040aa <__udivmoddi4+0x286>
  4040d4:	ebb8 0a02 	subs.w	sl, r8, r2
  4040d8:	eb69 0e03 	sbc.w	lr, r9, r3
  4040dc:	3801      	subs	r0, #1
  4040de:	e7e4      	b.n	4040aa <__udivmoddi4+0x286>
  4040e0:	4670      	mov	r0, lr
  4040e2:	e7d7      	b.n	404094 <__udivmoddi4+0x270>
  4040e4:	4618      	mov	r0, r3
  4040e6:	e78f      	b.n	404008 <__udivmoddi4+0x1e4>
  4040e8:	4681      	mov	r9, r0
  4040ea:	e7bd      	b.n	404068 <__udivmoddi4+0x244>
  4040ec:	4611      	mov	r1, r2
  4040ee:	e776      	b.n	403fde <__udivmoddi4+0x1ba>
  4040f0:	3802      	subs	r0, #2
  4040f2:	443c      	add	r4, r7
  4040f4:	e744      	b.n	403f80 <__udivmoddi4+0x15c>
  4040f6:	4608      	mov	r0, r1
  4040f8:	e706      	b.n	403f08 <__udivmoddi4+0xe4>
  4040fa:	3a02      	subs	r2, #2
  4040fc:	443e      	add	r6, r7
  4040fe:	e72b      	b.n	403f58 <__udivmoddi4+0x134>

00404100 <__aeabi_idiv0>:
  404100:	4770      	bx	lr
  404102:	bf00      	nop
  404104:	00000001 	.word	0x00000001
  404108:	00000002 	.word	0x00000002
  40410c:	00000004 	.word	0x00000004
  404110:	00000008 	.word	0x00000008
  404114:	00000010 	.word	0x00000010
  404118:	00000020 	.word	0x00000020
  40411c:	00000040 	.word	0x00000040
  404120:	00000080 	.word	0x00000080
  404124:	00000100 	.word	0x00000100
  404128:	00000200 	.word	0x00000200
  40412c:	00000400 	.word	0x00000400
  404130:	63696e49 	.word	0x63696e49
  404134:	646e6169 	.word	0x646e6169
  404138:	654c206f 	.word	0x654c206f
  40413c:	72757469 	.word	0x72757469
  404140:	6f642061 	.word	0x6f642061
  404144:	6e655320 	.word	0x6e655320
  404148:	0d726f73 	.word	0x0d726f73
  40414c:	0000000a 	.word	0x0000000a
  404150:	61766f4e 	.word	0x61766f4e
  404154:	69654c20 	.word	0x69654c20
  404158:	61727574 	.word	0x61727574
  40415c:	00000a0d 	.word	0x00000a0d
  404160:	206d6946 	.word	0x206d6946
  404164:	74747542 	.word	0x74747542
  404168:	4c206e6f 	.word	0x4c206e6f
  40416c:	20746665 	.word	0x20746665
  404170:	20525349 	.word	0x20525349
  404174:	00000a0d 	.word	0x00000a0d
  404178:	79747544 	.word	0x79747544
  40417c:	75746120 	.word	0x75746120
  404180:	203a6c61 	.word	0x203a6c61
  404184:	0a076425 	.word	0x0a076425
  404188:	0000000d 	.word	0x0000000d
  40418c:	206d6946 	.word	0x206d6946
  404190:	74747542 	.word	0x74747542
  404194:	52206e6f 	.word	0x52206e6f
  404198:	74686769 	.word	0x74686769
  40419c:	52534920 	.word	0x52534920
  4041a0:	000a0d20 	.word	0x000a0d20
  4041a4:	6f746f62 	.word	0x6f746f62
  4041a8:	63207365 	.word	0x63207365
  4041ac:	69666e6f 	.word	0x69666e6f
  4041b0:	61727567 	.word	0x61727567
  4041b4:	0a736f64 	.word	0x0a736f64
  4041b8:	0000000d 	.word	0x0000000d
  4041bc:	63696e49 	.word	0x63696e49
  4041c0:	696c6169 	.word	0x696c6169
  4041c4:	676e697a 	.word	0x676e697a
  4041c8:	61654220 	.word	0x61654220
  4041cc:	6142206d 	.word	0x6142206d
  4041d0:	0a0d6c6c 	.word	0x0a0d6c6c
  4041d4:	00000000 	.word	0x00000000
  4041d8:	204d5750 	.word	0x204d5750
  4041dc:	666e6f63 	.word	0x666e6f63
  4041e0:	72756769 	.word	0x72756769
  4041e4:	63206465 	.word	0x63206465
  4041e8:	6c706d6f 	.word	0x6c706d6f
  4041ec:	0d657465 	.word	0x0d657465
  4041f0:	0000000a 	.word	0x0000000a

004041f4 <_global_impure_ptr>:
  4041f4:	20000110 33323130 37363534 42413938     ... 0123456789AB
  404204:	46454443 00000000 33323130 37363534     CDEF....01234567
  404214:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  404224:	0000296c                                l)..

00404228 <blanks.7202>:
  404228:	20202020 20202020 20202020 20202020                     

00404238 <zeroes.7203>:
  404238:	30303030 30303030 30303030 30303030     0000000000000000
  404248:	00000043 49534f50 00000058 0000002e     C...POSIX.......

00404258 <_ctype_>:
  404258:	20202000 20202020 28282020 20282828     .         ((((( 
  404268:	20202020 20202020 20202020 20202020                     
  404278:	10108820 10101010 10101010 10101010      ...............
  404288:	04040410 04040404 10040404 10101010     ................
  404298:	41411010 41414141 01010101 01010101     ..AAAAAA........
  4042a8:	01010101 01010101 01010101 10101010     ................
  4042b8:	42421010 42424242 02020202 02020202     ..BBBBBB........
  4042c8:	02020202 02020202 02020202 10101010     ................
  4042d8:	00000020 00000000 00000000 00000000      ...............
	...

0040435c <_init>:
  40435c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40435e:	bf00      	nop
  404360:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404362:	bc08      	pop	{r3}
  404364:	469e      	mov	lr, r3
  404366:	4770      	bx	lr

00404368 <__init_array_start>:
  404368:	004024a5 	.word	0x004024a5

0040436c <__frame_dummy_init_array_entry>:
  40436c:	004000e9                                ..@.

00404370 <_fini>:
  404370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  404372:	bf00      	nop
  404374:	bcf8      	pop	{r3, r4, r5, r6, r7}
  404376:	bc08      	pop	{r3}
  404378:	469e      	mov	lr, r3
  40437a:	4770      	bx	lr

0040437c <__fini_array_start>:
  40437c:	004000c5 	.word	0x004000c5

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr
	...

2000000c <SystemInit>:
	EFC->EEFC_FMR = EEFC_FMR_FWS(3);
2000000c:	f44f 7240 	mov.w	r2, #768	; 0x300
20000010:	4b1f      	ldr	r3, [pc, #124]	; (20000090 <SystemInit+0x84>)
20000012:	601a      	str	r2, [r3, #0]
	if (!(PMC->CKGR_MOR & CKGR_MOR_MOSCSEL)) {
20000014:	f5a3 63c0 	sub.w	r3, r3, #1536	; 0x600
20000018:	6a1b      	ldr	r3, [r3, #32]
2000001a:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
2000001e:	d107      	bne.n	20000030 <SystemInit+0x24>
		PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000020:	4a1c      	ldr	r2, [pc, #112]	; (20000094 <SystemInit+0x88>)
20000022:	4b1d      	ldr	r3, [pc, #116]	; (20000098 <SystemInit+0x8c>)
20000024:	621a      	str	r2, [r3, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS)) {
20000026:	461a      	mov	r2, r3
20000028:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000002a:	f013 0f01 	tst.w	r3, #1
2000002e:	d0fb      	beq.n	20000028 <SystemInit+0x1c>
	PMC->CKGR_MOR = SYS_CKGR_MOR_KEY_VALUE | SYS_BOARD_OSCOUNT | 
20000030:	4a1a      	ldr	r2, [pc, #104]	; (2000009c <SystemInit+0x90>)
20000032:	4b19      	ldr	r3, [pc, #100]	; (20000098 <SystemInit+0x8c>)
20000034:	621a      	str	r2, [r3, #32]
	while (!(PMC->PMC_SR & PMC_SR_MOSCSELS)) {
20000036:	461a      	mov	r2, r3
20000038:	6e93      	ldr	r3, [r2, #104]	; 0x68
2000003a:	f413 3f80 	tst.w	r3, #65536	; 0x10000
2000003e:	d0fb      	beq.n	20000038 <SystemInit+0x2c>
	PMC->PMC_MCKR = (PMC->PMC_MCKR & ~(uint32_t)PMC_MCKR_CSS_Msk) | 
20000040:	4a15      	ldr	r2, [pc, #84]	; (20000098 <SystemInit+0x8c>)
20000042:	6b13      	ldr	r3, [r2, #48]	; 0x30
20000044:	f023 0303 	bic.w	r3, r3, #3
20000048:	f043 0301 	orr.w	r3, r3, #1
2000004c:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000004e:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000050:	f013 0f08 	tst.w	r3, #8
20000054:	d0fb      	beq.n	2000004e <SystemInit+0x42>
	PMC->CKGR_PLLAR = SYS_BOARD_PLLAR;
20000056:	4a12      	ldr	r2, [pc, #72]	; (200000a0 <SystemInit+0x94>)
20000058:	4b0f      	ldr	r3, [pc, #60]	; (20000098 <SystemInit+0x8c>)
2000005a:	629a      	str	r2, [r3, #40]	; 0x28
	while (!(PMC->PMC_SR & PMC_SR_LOCKA)) {
2000005c:	461a      	mov	r2, r3
2000005e:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000060:	f013 0f02 	tst.w	r3, #2
20000064:	d0fb      	beq.n	2000005e <SystemInit+0x52>
	PMC->PMC_MCKR = (SYS_BOARD_MCKR & ~PMC_MCKR_CSS_Msk) | 
20000066:	2211      	movs	r2, #17
20000068:	4b0b      	ldr	r3, [pc, #44]	; (20000098 <SystemInit+0x8c>)
2000006a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000006c:	461a      	mov	r2, r3
2000006e:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000070:	f013 0f08 	tst.w	r3, #8
20000074:	d0fb      	beq.n	2000006e <SystemInit+0x62>
	PMC->PMC_MCKR = SYS_BOARD_MCKR;
20000076:	2212      	movs	r2, #18
20000078:	4b07      	ldr	r3, [pc, #28]	; (20000098 <SystemInit+0x8c>)
2000007a:	631a      	str	r2, [r3, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY)) {
2000007c:	461a      	mov	r2, r3
2000007e:	6e93      	ldr	r3, [r2, #104]	; 0x68
20000080:	f013 0f08 	tst.w	r3, #8
20000084:	d0fb      	beq.n	2000007e <SystemInit+0x72>
	SystemCoreClock = CHIP_FREQ_CPU_MAX;
20000086:	4a07      	ldr	r2, [pc, #28]	; (200000a4 <SystemInit+0x98>)
20000088:	4b07      	ldr	r3, [pc, #28]	; (200000a8 <SystemInit+0x9c>)
2000008a:	601a      	str	r2, [r3, #0]
2000008c:	4770      	bx	lr
2000008e:	bf00      	nop
20000090:	400e0a00 	.word	0x400e0a00
20000094:	00370809 	.word	0x00370809
20000098:	400e0400 	.word	0x400e0400
2000009c:	01370809 	.word	0x01370809
200000a0:	20073f01 	.word	0x20073f01
200000a4:	02dc6c00 	.word	0x02dc6c00
200000a8:	20000104 	.word	0x20000104

200000ac <system_init_flash>:
__no_inline
RAMFUNC
void system_init_flash(uint32_t ul_clk)
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
200000ac:	4b0c      	ldr	r3, [pc, #48]	; (200000e0 <system_init_flash+0x34>)
200000ae:	4298      	cmp	r0, r3
200000b0:	d90c      	bls.n	200000cc <system_init_flash+0x20>
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
200000b2:	4b0c      	ldr	r3, [pc, #48]	; (200000e4 <system_init_flash+0x38>)
200000b4:	4298      	cmp	r0, r3
200000b6:	d90d      	bls.n	200000d4 <system_init_flash+0x28>
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
200000b8:	4b0b      	ldr	r3, [pc, #44]	; (200000e8 <system_init_flash+0x3c>)
200000ba:	4298      	cmp	r0, r3
		EFC->EEFC_FMR = EEFC_FMR_FWS(2);
200000bc:	bf94      	ite	ls
200000be:	f44f 7200 	movls.w	r2, #512	; 0x200
	} else {
		EFC->EEFC_FMR = EEFC_FMR_FWS(3);
200000c2:	f44f 7240 	movhi.w	r2, #768	; 0x300
200000c6:	4b09      	ldr	r3, [pc, #36]	; (200000ec <system_init_flash+0x40>)
200000c8:	601a      	str	r2, [r3, #0]
200000ca:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(0);
200000cc:	2200      	movs	r2, #0
200000ce:	4b07      	ldr	r3, [pc, #28]	; (200000ec <system_init_flash+0x40>)
200000d0:	601a      	str	r2, [r3, #0]
200000d2:	4770      	bx	lr
		EFC->EEFC_FMR = EEFC_FMR_FWS(1);
200000d4:	f44f 7280 	mov.w	r2, #256	; 0x100
200000d8:	4b04      	ldr	r3, [pc, #16]	; (200000ec <system_init_flash+0x40>)
200000da:	601a      	str	r2, [r3, #0]
200000dc:	4770      	bx	lr
200000de:	bf00      	nop
200000e0:	01406f3f 	.word	0x01406f3f
200000e4:	01e847ff 	.word	0x01e847ff
200000e8:	02dc6bff 	.word	0x02dc6bff
200000ec:	400e0a00 	.word	0x400e0a00

200000f0 <btn_duty>:
200000f0:	00000001                                ....

200000f4 <usart_options.8098>:
200000f4:	0001c200 000000c0 00000800 00000000     ................

20000104 <SystemCoreClock>:
20000104:	003d0900                                ..=.

20000108 <_impure_ptr>:
20000108:	20000110 00000000                       ... ....

20000110 <impure_data>:
20000110:	00000000 200003fc 20000464 200004cc     ....... d.. ... 
	...
200001b8:	00000001 00000000 abcd330e e66d1234     .........3..4.m.
200001c8:	0005deec 0000000b 00000000 00000000     ................
	...

20000538 <__global_locale>:
20000538:	00000043 00000000 00000000 00000000     C...............
	...
20000558:	00000043 00000000 00000000 00000000     C...............
	...
20000578:	00000043 00000000 00000000 00000000     C...............
	...
20000598:	00000043 00000000 00000000 00000000     C...............
	...
200005b8:	00000043 00000000 00000000 00000000     C...............
	...
200005d8:	00000043 00000000 00000000 00000000     C...............
	...
200005f8:	00000043 00000000 00000000 00000000     C...............
	...
20000618:	00403bbd 0040342d 00000000 00404258     .;@.-4@.....XB@.
20000628:	00404254 004041d4 004041d4 004041d4     TB@..A@..A@..A@.
20000638:	004041d4 004041d4 004041d4 004041d4     .A@..A@..A@..A@.
20000648:	004041d4 004041d4 ffffffff ffffffff     .A@..A@.........
20000658:	ffffffff 0000ffff 53410001 00494943     ..........ASCII.
	...
20000680:	53410000 00494943 00000000 00000000     ..ASCII.........
	...

200006a4 <__malloc_av_>:
	...
200006ac:	200006a4 200006a4 200006ac 200006ac     ... ... ... ... 
200006bc:	200006b4 200006b4 200006bc 200006bc     ... ... ... ... 
200006cc:	200006c4 200006c4 200006cc 200006cc     ... ... ... ... 
200006dc:	200006d4 200006d4 200006dc 200006dc     ... ... ... ... 
200006ec:	200006e4 200006e4 200006ec 200006ec     ... ... ... ... 
200006fc:	200006f4 200006f4 200006fc 200006fc     ... ... ... ... 
2000070c:	20000704 20000704 2000070c 2000070c     ... ... ... ... 
2000071c:	20000714 20000714 2000071c 2000071c     ... ... ... ... 
2000072c:	20000724 20000724 2000072c 2000072c     $.. $.. ,.. ,.. 
2000073c:	20000734 20000734 2000073c 2000073c     4.. 4.. <.. <.. 
2000074c:	20000744 20000744 2000074c 2000074c     D.. D.. L.. L.. 
2000075c:	20000754 20000754 2000075c 2000075c     T.. T.. \.. \.. 
2000076c:	20000764 20000764 2000076c 2000076c     d.. d.. l.. l.. 
2000077c:	20000774 20000774 2000077c 2000077c     t.. t.. |.. |.. 
2000078c:	20000784 20000784 2000078c 2000078c     ... ... ... ... 
2000079c:	20000794 20000794 2000079c 2000079c     ... ... ... ... 
200007ac:	200007a4 200007a4 200007ac 200007ac     ... ... ... ... 
200007bc:	200007b4 200007b4 200007bc 200007bc     ... ... ... ... 
200007cc:	200007c4 200007c4 200007cc 200007cc     ... ... ... ... 
200007dc:	200007d4 200007d4 200007dc 200007dc     ... ... ... ... 
200007ec:	200007e4 200007e4 200007ec 200007ec     ... ... ... ... 
200007fc:	200007f4 200007f4 200007fc 200007fc     ... ... ... ... 
2000080c:	20000804 20000804 2000080c 2000080c     ... ... ... ... 
2000081c:	20000814 20000814 2000081c 2000081c     ... ... ... ... 
2000082c:	20000824 20000824 2000082c 2000082c     $.. $.. ,.. ,.. 
2000083c:	20000834 20000834 2000083c 2000083c     4.. 4.. <.. <.. 
2000084c:	20000844 20000844 2000084c 2000084c     D.. D.. L.. L.. 
2000085c:	20000854 20000854 2000085c 2000085c     T.. T.. \.. \.. 
2000086c:	20000864 20000864 2000086c 2000086c     d.. d.. l.. l.. 
2000087c:	20000874 20000874 2000087c 2000087c     t.. t.. |.. |.. 
2000088c:	20000884 20000884 2000088c 2000088c     ... ... ... ... 
2000089c:	20000894 20000894 2000089c 2000089c     ... ... ... ... 
200008ac:	200008a4 200008a4 200008ac 200008ac     ... ... ... ... 
200008bc:	200008b4 200008b4 200008bc 200008bc     ... ... ... ... 
200008cc:	200008c4 200008c4 200008cc 200008cc     ... ... ... ... 
200008dc:	200008d4 200008d4 200008dc 200008dc     ... ... ... ... 
200008ec:	200008e4 200008e4 200008ec 200008ec     ... ... ... ... 
200008fc:	200008f4 200008f4 200008fc 200008fc     ... ... ... ... 
2000090c:	20000904 20000904 2000090c 2000090c     ... ... ... ... 
2000091c:	20000914 20000914 2000091c 2000091c     ... ... ... ... 
2000092c:	20000924 20000924 2000092c 2000092c     $.. $.. ,.. ,.. 
2000093c:	20000934 20000934 2000093c 2000093c     4.. 4.. <.. <.. 
2000094c:	20000944 20000944 2000094c 2000094c     D.. D.. L.. L.. 
2000095c:	20000954 20000954 2000095c 2000095c     T.. T.. \.. \.. 
2000096c:	20000964 20000964 2000096c 2000096c     d.. d.. l.. l.. 
2000097c:	20000974 20000974 2000097c 2000097c     t.. t.. |.. |.. 
2000098c:	20000984 20000984 2000098c 2000098c     ... ... ... ... 
2000099c:	20000994 20000994 2000099c 2000099c     ... ... ... ... 
200009ac:	200009a4 200009a4 200009ac 200009ac     ... ... ... ... 
200009bc:	200009b4 200009b4 200009bc 200009bc     ... ... ... ... 
200009cc:	200009c4 200009c4 200009cc 200009cc     ... ... ... ... 
200009dc:	200009d4 200009d4 200009dc 200009dc     ... ... ... ... 
200009ec:	200009e4 200009e4 200009ec 200009ec     ... ... ... ... 
200009fc:	200009f4 200009f4 200009fc 200009fc     ... ... ... ... 
20000a0c:	20000a04 20000a04 20000a0c 20000a0c     ... ... ... ... 
20000a1c:	20000a14 20000a14 20000a1c 20000a1c     ... ... ... ... 
20000a2c:	20000a24 20000a24 20000a2c 20000a2c     $.. $.. ,.. ,.. 
20000a3c:	20000a34 20000a34 20000a3c 20000a3c     4.. 4.. <.. <.. 
20000a4c:	20000a44 20000a44 20000a4c 20000a4c     D.. D.. L.. L.. 
20000a5c:	20000a54 20000a54 20000a5c 20000a5c     T.. T.. \.. \.. 
20000a6c:	20000a64 20000a64 20000a6c 20000a6c     d.. d.. l.. l.. 
20000a7c:	20000a74 20000a74 20000a7c 20000a7c     t.. t.. |.. |.. 
20000a8c:	20000a84 20000a84 20000a8c 20000a8c     ... ... ... ... 
20000a9c:	20000a94 20000a94 20000a9c 20000a9c     ... ... ... ... 

20000aac <__malloc_sbrk_base>:
20000aac:	ffffffff                                ....

20000ab0 <__malloc_trim_threshold>:
20000ab0:	00020000                                ....
