module	hour	(
						rst,
						w_h,
						hour_10,
						hour1 );
						
	input				rst;
	input				w_h;
	
	output			[1:0] hour_10, hour1;
	
	reg				[1:0] hour_10m hour1;
	
	always @ (posedge w_h or negedge rst) begin
		if(!rst)
			hour1 <= 0;
		
		else if ( hour1 == 3 )
			hour1 <= 0;
		
		else
			hour1 <= hour1 + 2'd1;
	end
	
	always @ (hour1 == 3 || negedge rst) begin
		if(!rst)
			hour_10 <= 0;
		
		else if ( hour_10 == 1 )
			hour_10 <= 0;
		
		else
			hour_10 <= hour_10 + 2'd1;
	end
endmodule