{
    "block_comment": "This block is responsible for updating the internal tail register in synchronous fashion with the  rising edges of the clock signal. This update is done with a gate-level delay specific by the TCQ parameter, which ensures temporal constraints are met between the current and the next states of the tail register."
}