`timescale 1ns / 1ps

module alu (
    input  [31:0] a,        // ALU input 1
    input  [31:0] b,        // ALU input 2
    input  [3:0]  alu_ctrl, // Control from ALU control unit
    output reg [31:0] result,
    output        zero
);

    always @(*) begin
        case (alu_ctrl)
            4'b0010: result = a + b;              // ADD
            4'b0110: result = a - b;              // SUB
            4'b0000: result = a & b;              // AND
            4'b0001: result = a | b;              // OR
            4'b0111: result = ($signed(a) < $signed(b)) ? 32'd1 : 32'd0; // SLT
            default: result = 32'b0;
        endcase
    end

    // Zero flag (used for beq)
    assign zero = (result == 32'b0);

endmodule
