

================================================================
== Vitis HLS Report for 'chan_est_top'
================================================================
* Date:           Sat Feb 28 15:53:58 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        chan_est
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.380 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max    |  min |  max |   Type  |
    +---------+---------+----------+-----------+------+------+---------+
    |     1030|     6341|  3.430 us|  21.116 us|  1031|  6342|       no|
    +---------+---------+----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |                                             |                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
        |                   Instance                  |              Module              |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+
        |grp_chan_est_top_Pipeline_buf_loop_fu_152    |chan_est_top_Pipeline_buf_loop    |     1026|     1026|   3.417 us|   3.417 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_chan_est_top_Pipeline_pilot_scan_fu_176  |chan_est_top_Pipeline_pilot_scan  |      178|      178|   0.593 us|   0.593 us|   173|   173|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_chan_est_top_Pipeline_zoh_fill_fu_192    |chan_est_top_Pipeline_zoh_fill    |     1029|     1029|   3.427 us|   3.427 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
        |grp_chan_est_top_Pipeline_weight_out_fu_210  |chan_est_top_Pipeline_weight_out  |     4099|     4099|  13.650 us|  13.650 us|  4097|  4097|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +---------------------------------------------+----------------------------------+---------+---------+-----------+-----------+------+------+-----------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      14|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        3|     8|     621|     549|    -|
|Memory           |       16|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       0|     669|    -|
|Register         |        -|     -|      15|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       19|     8|     636|    1232|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        3|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |                   Instance                  |              Module              | BRAM_18K| DSP|  FF | LUT | URAM|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |grp_chan_est_top_Pipeline_buf_loop_fu_152    |chan_est_top_Pipeline_buf_loop    |        0|   0|   89|   97|    0|
    |grp_chan_est_top_Pipeline_pilot_scan_fu_176  |chan_est_top_Pipeline_pilot_scan  |        2|   8|  311|  137|    0|
    |grp_chan_est_top_Pipeline_weight_out_fu_210  |chan_est_top_Pipeline_weight_out  |        0|   0|   54|  208|    0|
    |grp_chan_est_top_Pipeline_zoh_fill_fu_192    |chan_est_top_Pipeline_zoh_fill    |        1|   0|  167|  107|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+
    |Total                                        |                                  |        3|   8|  621|  549|    0|
    +---------------------------------------------+----------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory     |          Module          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |fft_re_U        |fft_re_RAM_AUTO_1R1W      |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |fft_re_1_U      |fft_re_RAM_AUTO_1R1W      |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |fft_im_U        |fft_re_RAM_AUTO_1R1W      |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |fft_im_1_U      |fft_re_RAM_AUTO_1R1W      |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |w_re_U          |fft_re_RAM_AUTO_1R1W      |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |w_re_1_U        |fft_re_RAM_AUTO_1R1W      |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |w_re_2_U        |fft_re_RAM_AUTO_1R1W      |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |w_re_3_U        |fft_re_RAM_AUTO_1R1W      |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |w_im_U          |fft_re_RAM_AUTO_1R1W      |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |w_im_1_U        |fft_re_RAM_AUTO_1R1W      |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |w_im_2_U        |fft_re_RAM_AUTO_1R1W      |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |w_im_3_U        |fft_re_RAM_AUTO_1R1W      |        1|  0|   0|    0|  1024|   16|     1|        16384|
    |pilot_h_re_U    |pilot_h_re_RAM_AUTO_1R1W  |        1|  0|   0|    0|   172|   16|     1|         2752|
    |pilot_h_re_1_U  |pilot_h_re_RAM_AUTO_1R1W  |        1|  0|   0|    0|   172|   16|     1|         2752|
    |pilot_h_im_U    |pilot_h_re_RAM_AUTO_1R1W  |        1|  0|   0|    0|   172|   16|     1|         2752|
    |pilot_h_im_1_U  |pilot_h_re_RAM_AUTO_1R1W  |        1|  0|   0|    0|   172|   16|     1|         2752|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total           |                          |       16|  0|   0|    0| 12976|  256|    16|       207616|
    +----------------+--------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                           Variable Name                          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_chan_est_top_Pipeline_weight_out_fu_210_weight_stream_TREADY  |       and|   0|  0|   2|           1|           1|
    |icmp_ln243_fu_230_p2                                              |      icmp|   0|  0|  12|           4|           2|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                             |          |   0|  0|  14|           5|           3|
    +------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  59|         11|    1|         11|
    |fft_im_1_address0             |  14|          3|   10|         30|
    |fft_im_1_ce0                  |  14|          3|    1|          3|
    |fft_im_1_we0                  |   9|          2|    1|          2|
    |fft_im_address0               |  14|          3|   10|         30|
    |fft_im_ce0                    |  14|          3|    1|          3|
    |fft_im_we0                    |   9|          2|    1|          2|
    |fft_in_0_TREADY_int_regslice  |   9|          2|    1|          2|
    |fft_in_1_TREADY_int_regslice  |   9|          2|    1|          2|
    |fft_re_1_address0             |  14|          3|   10|         30|
    |fft_re_1_ce0                  |  14|          3|    1|          3|
    |fft_re_1_we0                  |   9|          2|    1|          2|
    |fft_re_address0               |  14|          3|   10|         30|
    |fft_re_ce0                    |  14|          3|    1|          3|
    |fft_re_we0                    |   9|          2|    1|          2|
    |pilot_h_im_1_address0         |  14|          3|    8|         24|
    |pilot_h_im_1_ce0              |  14|          3|    1|          3|
    |pilot_h_im_1_we0              |   9|          2|    1|          2|
    |pilot_h_im_address0           |  14|          3|    8|         24|
    |pilot_h_im_ce0                |  14|          3|    1|          3|
    |pilot_h_im_we0                |   9|          2|    1|          2|
    |pilot_h_re_1_address0         |  14|          3|    8|         24|
    |pilot_h_re_1_ce0              |  14|          3|    1|          3|
    |pilot_h_re_1_we0              |   9|          2|    1|          2|
    |pilot_h_re_address0           |  14|          3|    8|         24|
    |pilot_h_re_ce0                |  14|          3|    1|          3|
    |pilot_h_re_we0                |   9|          2|    1|          2|
    |w_im_1_address0               |  14|          3|   10|         30|
    |w_im_1_ce0                    |  14|          3|    1|          3|
    |w_im_1_we0                    |   9|          2|    1|          2|
    |w_im_2_address0               |  14|          3|   10|         30|
    |w_im_2_ce0                    |  14|          3|    1|          3|
    |w_im_2_we0                    |   9|          2|    1|          2|
    |w_im_3_address0               |  14|          3|   10|         30|
    |w_im_3_ce0                    |  14|          3|    1|          3|
    |w_im_3_we0                    |   9|          2|    1|          2|
    |w_im_address0                 |  14|          3|   10|         30|
    |w_im_ce0                      |  14|          3|    1|          3|
    |w_im_we0                      |   9|          2|    1|          2|
    |w_re_1_address0               |  14|          3|   10|         30|
    |w_re_1_ce0                    |  14|          3|    1|          3|
    |w_re_1_we0                    |   9|          2|    1|          2|
    |w_re_2_address0               |  14|          3|   10|         30|
    |w_re_2_ce0                    |  14|          3|    1|          3|
    |w_re_2_we0                    |   9|          2|    1|          2|
    |w_re_3_address0               |  14|          3|   10|         30|
    |w_re_3_ce0                    |  14|          3|    1|          3|
    |w_re_3_we0                    |   9|          2|    1|          2|
    |w_re_address0                 |  14|          3|   10|         30|
    |w_re_ce0                      |  14|          3|    1|          3|
    |w_re_we0                      |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 669|        143|  187|        551|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |  10|   0|   10|          0|
    |grp_chan_est_top_Pipeline_buf_loop_fu_152_ap_start_reg    |   1|   0|    1|          0|
    |grp_chan_est_top_Pipeline_pilot_scan_fu_176_ap_start_reg  |   1|   0|    1|          0|
    |grp_chan_est_top_Pipeline_weight_out_fu_210_ap_start_reg  |   1|   0|    1|          0|
    |grp_chan_est_top_Pipeline_zoh_fill_fu_192_ap_start_reg    |   1|   0|    1|          0|
    |icmp_ln243_reg_236                                        |   1|   0|    1|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     |  15|   0|   15|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|            chan_est_top|  return value|
|ap_rst_n              |   in|    1|  ap_ctrl_hs|            chan_est_top|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|            chan_est_top|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|            chan_est_top|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|            chan_est_top|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|            chan_est_top|  return value|
|fft_in_0_TDATA        |   in|   32|        axis|       fft_in_0_V_data_V|       pointer|
|fft_in_0_TVALID       |   in|    1|        axis|       fft_in_0_V_last_V|       pointer|
|fft_in_0_TREADY       |  out|    1|        axis|       fft_in_0_V_last_V|       pointer|
|fft_in_0_TLAST        |   in|    1|        axis|       fft_in_0_V_last_V|       pointer|
|fft_in_0_TKEEP        |   in|    4|        axis|       fft_in_0_V_keep_V|       pointer|
|fft_in_0_TSTRB        |   in|    4|        axis|       fft_in_0_V_strb_V|       pointer|
|fft_in_1_TDATA        |   in|   32|        axis|       fft_in_1_V_data_V|       pointer|
|fft_in_1_TVALID       |   in|    1|        axis|       fft_in_1_V_last_V|       pointer|
|fft_in_1_TREADY       |  out|    1|        axis|       fft_in_1_V_last_V|       pointer|
|fft_in_1_TLAST        |   in|    1|        axis|       fft_in_1_V_last_V|       pointer|
|fft_in_1_TKEEP        |   in|    4|        axis|       fft_in_1_V_keep_V|       pointer|
|fft_in_1_TSTRB        |   in|    4|        axis|       fft_in_1_V_strb_V|       pointer|
|symbol_num            |   in|    4|     ap_none|              symbol_num|        scalar|
|weight_stream_TDATA   |  out|   32|        axis|  weight_stream_V_data_V|       pointer|
|weight_stream_TVALID  |  out|    1|        axis|  weight_stream_V_last_V|       pointer|
|weight_stream_TREADY  |   in|    1|        axis|  weight_stream_V_last_V|       pointer|
|weight_stream_TLAST   |  out|    1|        axis|  weight_stream_V_last_V|       pointer|
|weight_stream_TKEEP   |  out|    4|        axis|  weight_stream_V_keep_V|       pointer|
|weight_stream_TSTRB   |  out|    4|        axis|  weight_stream_V_strb_V|       pointer|
+----------------------+-----+-----+------------+------------------------+--------------+

