# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -O0 -run-pass=legalizer -global-isel %s -o - | FileCheck %s

--- |
  target datalayout = "e-m:o-i64:64-i128:128-n32:64-S128"
  target triple = "aarch64--"
  define void @test_urem_64() {
  entry:
    ret void
  }
  define void @test_srem_32() {
  entry:
    ret void
  }
  define void @test_srem_8() {
  entry:
    ret void
  }
  define void @test_frem() {
  entry:
    ret void
  }
...

---
name:            test_urem_64
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
  - { id: 2, class: _ }
body: |
  bb.0.entry:
    liveins: %x0, %x1, %x2, %x3

    ; CHECK-LABEL: name: test_urem_64
    ; CHECK: [[COPY:%[0-9]+]]:_(s64) = COPY %x0
    ; CHECK: [[COPY1:%[0-9]+]]:_(s64) = COPY %x1
    ; CHECK: [[UDIV:%[0-9]+]]:_(s64) = G_UDIV [[COPY]], [[COPY1]]
    ; CHECK: [[MUL:%[0-9]+]]:_(s64) = G_MUL [[UDIV]], [[COPY1]]
    ; CHECK: [[SUB:%[0-9]+]]:_(s64) = G_SUB [[COPY]], [[MUL]]
    ; CHECK: %x0 = COPY [[SUB]](s64)
    %0(s64) = COPY %x0
    %1(s64) = COPY %x1
    %2(s64) = G_UREM %0, %1
    %x0 = COPY %2


...
---
name:            test_srem_32
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
  - { id: 3, class: _ }
  - { id: 4, class: _ }
  - { id: 5, class: _ }
body: |
  bb.0.entry:
    liveins: %x0, %x1, %x2, %x3

    ; CHECK-LABEL: name: test_srem_32
    ; CHECK: [[COPY:%[0-9]+]]:_(s64) = COPY %x0
    ; CHECK: [[COPY1:%[0-9]+]]:_(s64) = COPY %x1
    ; CHECK: [[TRUNC:%[0-9]+]]:_(s32) = G_TRUNC [[COPY]](s64)
    ; CHECK: [[TRUNC1:%[0-9]+]]:_(s32) = G_TRUNC [[COPY1]](s64)
    ; CHECK: [[SDIV:%[0-9]+]]:_(s32) = G_SDIV [[TRUNC]], [[TRUNC1]]
    ; CHECK: [[MUL:%[0-9]+]]:_(s32) = G_MUL [[SDIV]], [[TRUNC1]]
    ; CHECK: [[SUB:%[0-9]+]]:_(s32) = G_SUB [[TRUNC]], [[MUL]]
    ; CHECK: %w0 = COPY [[SUB]](s32)
    %0(s64) = COPY %x0
    %1(s64) = COPY %x1
    %3(s32) = G_TRUNC %0
    %4(s32) = G_TRUNC %1
    %5(s32) = G_SREM %3, %4
    %w0 = COPY %5

...
---
name:            test_srem_8
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
  - { id: 6, class: _ }
  - { id: 7, class: _ }
  - { id: 8, class: _ }
body: |
  bb.0.entry:
    liveins: %x0, %x1, %x2, %x3


    ; CHECK-LABEL: name: test_srem_8
    ; CHECK: [[COPY:%[0-9]+]]:_(s64) = COPY %x0
    ; CHECK: [[COPY1:%[0-9]+]]:_(s64) = COPY %x1
    ; CHECK: [[C:%[0-9]+]]:_(s32) = G_CONSTANT i32 24
    ; CHECK: [[TRUNC:%[0-9]+]]:_(s32) = G_TRUNC [[COPY]](s64)
    ; CHECK: [[SHL:%[0-9]+]]:_(s32) = G_SHL [[TRUNC]], [[C]]
    ; CHECK: [[ASHR:%[0-9]+]]:_(s32) = G_ASHR [[SHL]], [[C]]
    ; CHECK: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 24
    ; CHECK: [[TRUNC1:%[0-9]+]]:_(s32) = G_TRUNC [[COPY1]](s64)
    ; CHECK: [[SHL1:%[0-9]+]]:_(s32) = G_SHL [[TRUNC1]], [[C1]]
    ; CHECK: [[ASHR1:%[0-9]+]]:_(s32) = G_ASHR [[SHL1]], [[C1]]
    ; CHECK: [[SDIV:%[0-9]+]]:_(s32) = G_SDIV [[ASHR]], [[ASHR1]]
    ; CHECK: [[COPY2:%[0-9]+]]:_(s32) = COPY [[SDIV]](s32)
    ; CHECK: [[TRUNC2:%[0-9]+]]:_(s32) = G_TRUNC [[COPY1]](s64)
    ; CHECK: [[MUL:%[0-9]+]]:_(s32) = G_MUL [[COPY2]], [[TRUNC2]]
    ; CHECK: [[TRUNC3:%[0-9]+]]:_(s32) = G_TRUNC [[COPY]](s64)
    ; CHECK: [[COPY3:%[0-9]+]]:_(s32) = COPY [[MUL]](s32)
    ; CHECK: [[SUB:%[0-9]+]]:_(s32) = G_SUB [[TRUNC3]], [[COPY3]]
    ; CHECK: [[COPY4:%[0-9]+]]:_(s32) = COPY [[SUB]](s32)
    ; CHECK: %w0 = COPY [[COPY4]](s32)
    %0(s64) = COPY %x0
    %1(s64) = COPY %x1
    %6(s8) = G_TRUNC %0
    %7(s8) = G_TRUNC %1
    %8(s8) = G_SREM %6, %7
    %9:_(s32) = G_ANYEXT %8
    %w0 = COPY %9
...
---
name:            test_frem
registers:
  - { id: 0, class: _ }
  - { id: 1, class: _ }
  - { id: 2, class: _ }
  - { id: 3, class: _ }
  - { id: 4, class: _ }
  - { id: 5, class: _ }
body: |
  bb.0.entry:
    liveins: %x0, %x1, %x2, %x3

    ; CHECK-LABEL: name: test_frem
    ; CHECK: [[COPY:%[0-9]+]]:_(s64) = COPY %x0
    ; CHECK: [[COPY1:%[0-9]+]]:_(s64) = COPY %x1
    ; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def %sp, implicit %sp
    ; CHECK: %d0 = COPY [[COPY]](s64)
    ; CHECK: %d1 = COPY [[COPY1]](s64)
    ; CHECK: BL &fmod, csr_aarch64_aapcs, implicit-def %lr, implicit %sp, implicit %d0, implicit %d1, implicit-def %d0
    ; CHECK: [[COPY2:%[0-9]+]]:_(s64) = COPY %d0
    ; CHECK: ADJCALLSTACKUP 0, 0, implicit-def %sp, implicit %sp
    ; CHECK: %x0 = COPY [[COPY2]](s64)
    ; CHECK: [[TRUNC:%[0-9]+]]:_(s32) = G_TRUNC [[COPY]](s64)
    ; CHECK: [[TRUNC1:%[0-9]+]]:_(s32) = G_TRUNC [[COPY1]](s64)
    ; CHECK: ADJCALLSTACKDOWN 0, 0, implicit-def %sp, implicit %sp
    ; CHECK: %s0 = COPY [[TRUNC]](s32)
    ; CHECK: %s1 = COPY [[TRUNC1]](s32)
    ; CHECK: BL &fmodf, csr_aarch64_aapcs, implicit-def %lr, implicit %sp, implicit %s0, implicit %s1, implicit-def %s0
    ; CHECK: [[COPY3:%[0-9]+]]:_(s32) = COPY %s0
    ; CHECK: ADJCALLSTACKUP 0, 0, implicit-def %sp, implicit %sp
    ; CHECK: %w0 = COPY [[COPY3]](s32)
    %0(s64) = COPY %x0
    %1(s64) = COPY %x1
    %2(s64) = G_FREM %0, %1
    %x0 = COPY %2

    %3(s32) = G_TRUNC %0
    %4(s32) = G_TRUNC %1
    %5(s32) = G_FREM %3, %4
    %w0 = COPY %5
