logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem[68:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-49 Port_B_Depth-4 Port_B_Width-49 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem[68:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-47 Port_B_Depth-4 Port_B_Width-47 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/ram/mem[8:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_BChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-5 Port_B_Depth-4 Port_B_Width-5 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem[73:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-72 Port_B_Depth-4 Port_B_Width-72 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem[73:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-73 Port_B_Depth-4 Port_B_Width-73 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem[71:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-65 Port_B_Depth-16 Port_B_Width-65 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem[13:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCRd/rdIdFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-14 Port_B_Depth-16 Port_B_Width-14 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem[72:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-73 Port_B_Depth-16 Port_B_Width-73 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrLenFif/genblk1.DPRam/mem[9:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXI3ProtConv/SlvPCWr/wrLenFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-8 Port_B_Depth-16 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-6 Port_B_Depth-16 Port_B_Width-6 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[1].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-4 Port_B_Depth-16 Port_B_Width-4 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem[68:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_ARChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-48 Port_B_Depth-4 Port_B_Width-48 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem[68:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_AWChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-46 Port_B_Depth-4 Port_B_Width-46 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/ram/mem[8:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_BChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-4 Port_B_Depth-4 Port_B_Width-4 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem[73:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_RChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-73 Port_B_Depth-4 Port_B_Width-73 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem[73:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvCDC/genblk1.cdc_WChan/ram/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-73 Port_B_Depth-4 Port_B_Width-73 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-6 Port_B_Depth-16 Port_B_Width-6 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[2].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-4 Port_B_Depth-16 Port_B_Width-4 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-6 Port_B_Depth-16 Port_B_Width-6 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[3].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-4 Port_B_Depth-16 Port_B_Width-4 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4ReadID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-6 Port_B_Depth-16 Port_B_Width-6 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem[5:0] Physical_names-[AXI4_Interconnect_0/AXI4_Interconnect_0/SlvConvertor_loop[4].slvcnv/slvProtConv/genblk1.u_SlvAxi4WriteID/genblk1.rdata_interleave_fifo/genblk1[0].ram/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-4 Port_B_Depth-16 Port_B_Width-4 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem[63:0] Physical_names-[AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_rdFIFORAM/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-64 Port_B_Depth-16 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem[63:0] Physical_names-[AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@AXItoAPB_0/AXItoAHBL_0/AXItoAHBL_0/U_wrFIFORAM/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-64 Port_B_Depth-16 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.DPRam/mem[37:0] Physical_names-[CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCRd/rdDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-8 Port_B_Depth-16 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem[36:0] Physical_names-[CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreAXI4_Lite_0/CoreAXI4_Lite_0/SlvConvertor_loop[0].slvcnv/slvProtConv/genblk1.u_AXILtePC/SlvPCWr/wrDataFif/genblk1.DPRam/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-36 Port_B_Depth-16 Port_B_Width-36 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAIIO0l[12:0] Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAIIO0l_CAXI4DMAIIO0l_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-9 Port_B_Depth-4 Port_B_Width-9 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l[101:14] Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_7/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAOlO0l_CAXI4DMAOlO0l_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-88 Port_B_Depth-4 Port_B_Width-88 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l[165:102] Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAOOlOI/CAXI4DMAllI1I/CAXI4DMAlOI0I/CAXI4DMAlIO0l_CAXI4DMAlIO0l_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-64 Port_B_Depth-4 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10[63:0] Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_1_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_1_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_1_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_1_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_2_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_1_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAOO10_CAXI4DMAOO10_3_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-64 Port_B_Depth-256 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100[63:0] Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_1_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_3_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_3_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_3_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_1_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_3_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_3_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_1_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_1_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_3_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_1_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_2_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_1_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAl00OI/CAXI4DMAl100_CAXI4DMAl100_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-64 Port_B_Depth-256 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAI0I0l/CAXI4DMAO110[41:0] Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAI0I0l/CAXI4DMAO110_CAXI4DMAO110_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk1.CAXI4DMAllIll/CAXI4DMAI0I0l/CAXI4DMAO110_CAXI4DMAO110_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-14 Port_B_Depth-4 Port_B_Width-14 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAO110[41:0] Physical_names-[CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAO110_CAXI4DMAO110_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@CoreDMA_IO_CTRL_0/CoreDMA_Controller_0/CoreDMA_Controller_0/CAXI4DMAlO0OI/genblk2.CAXI4DMAl0Ill/CAXI4DMAI0I0l/CAXI4DMAO110_CAXI4DMAO110_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-4 Port_A_Width-14 Port_B_Depth-4 Port_B_Width-14 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/tpsram_0/tpsram_0 Physical_names-[CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/tpsram_0/tpsram_0/tpsram_tpsram_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP@@CoreDMA_IO_CTRL_0/UART_SD_0/pattern_gen_checker_0/tpsram_0/tpsram_0/tpsram_tpsram_0_PF_TPSRAM_R0C1/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-4096 Port_A_Width-8 Port_B_Depth-512 Port_B_Width-64 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem[63:0] Physical_names-[PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-3 Port_A_Width-64 Port_B_Depth-3 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem[63:0] Physical_names-[PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-3 Port_A_Width-64 Port_B_Depth-3 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly[7:0] Physical_names-[PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly_indly_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-8 Port_B_Depth-8 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly[7:0] Physical_names-[PF_DDR3_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly_outdly_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-8 Port_B_Depth-8 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_121/MSC_i_122 Physical_names-[PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_121/MSC_i_122/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxbb/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_121/MSC_i_122/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxba/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-14 Port_B_Depth-32 Port_B_Width-14 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128 Physical_names-[PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128/IhL8LyjC7v4iyovlA/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128/IhL8LyjC7v4iyovl9/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128/IhL8LyjC7v4iyovl6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_120/MSC_i_124/MSC_i_125/MSC_i_128/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-63 Port_B_Depth-32 Port_B_Width-63 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129 Physical_names-[PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_129/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-6 Port_A_Width-9 Port_B_Depth-6 Port_B_Width-9 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_169 Physical_names-[PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_169/IhL8LyjC7v4iyovlB/INST_RAM1K20_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_169/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_169/IhL8LyjC7v4iyovlA/INST_RAM1K20_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_169/IhL8LyjC7v4iyovl9/INST_RAM1K20_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_169/IhL8LyjC7v4iyovl8/INST_RAM1K20_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_169/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_138/MSC_i_169/IhL8LyjC7v4iyovlC/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-1024 Port_A_Width-128 Port_B_Depth-1024 Port_B_Width-128 RAM_type-0 RAM_Port_type-1 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_201 Physical_names-[PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_201/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_201/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_170/MSC_i_201/IhL8LyjC7v4iyovl8/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-1024 Port_A_Width-44 Port_B_Depth-1024 Port_B_Width-44 RAM_type-0 RAM_Port_type-1 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_205 Physical_names-[PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_205/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_202/MSC_i_205/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-66 Port_B_Depth-512 Port_B_Width-66 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226 Physical_names-[PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovl9/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovlA/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_206/MSC_i_226/IhL8LyjC7v4iyovlD/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-89 Port_B_Depth-16 Port_B_Width-89 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_256 Physical_names-[PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_256/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_256/IhL8LyjC7v4iyovl8/INST_RAM1K20_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_256/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_227/MSC_i_256/IhL8LyjC7v4iyovl9/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-144 Port_B_Depth-512 Port_B_Width-144 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_260 Physical_names-[PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_260/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@PF_DDR3_SS_0/MSC_i_0/MSC_i_1/MSC_i_6/MSC_i_134/MSC_i_257/MSC_i_260/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-73 Port_B_Depth-256 Port_B_Width-73 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem[63:0] Physical_names-[PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[0].FIFO_BLK/ram_simple_dp/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-3 Port_A_Width-64 Port_B_Depth-3 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem[63:0] Physical_names-[PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_4/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_2/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_3/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_1/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_5/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/LANE_ALIGNMENT/genblk1[1].FIFO_BLK/ram_simple_dp/mem_mem_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-3 Port_A_Width-64 Port_B_Depth-3 Port_B_Width-64 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly[7:0] Physical_names-[PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/indly_indly_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-8 Port_B_Depth-8 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly[7:0] Physical_names-[PF_DDR4_SS_0/DDRPHY_BLK_0/IOD_TRAINING_0/COREDDR_TIP_INT_U/TIP_CTRL_BLK/TRN_CLK/cmd_addr_trainer/outdly_outdly_0_0/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-8 Port_A_Width-8 Port_B_Depth-8 Port_B_Width-8 RAM_type-1 RAM_Port_type-0 Memory_Source-3 ECC-0 
logical_instance_name-PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_459/MSC_i_460 Physical_names-[PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_459/MSC_i_460/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxba/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_459/MSC_i_460/IcgKqdfcvp4tFEcAzeqwDdu3tGe0kDKn7qbLqcKE3Fys6sg4xghAorsnjl4gsm2rJq3FisaLKL46Ispw386gGqzi1BJo4BpJvEthhiEqnlxbb/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-14 Port_B_Depth-32 Port_B_Width-14 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466 Physical_names-[PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovl9/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlA/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovl6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_458/MSC_i_462/MSC_i_463/MSC_i_466/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-32 Port_A_Width-63 Port_B_Depth-32 Port_B_Width-63 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467 Physical_names-[PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_467/IgrEg2DIvBJD2E8phyzEl7etfca8cfvsFwjb2dwq/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-6 Port_A_Width-9 Port_B_Depth-6 Port_B_Width-9 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_508 Physical_names-[PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_508/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_508/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_508/IhL8LyjC7v4iyovlA/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_508/IhL8LyjC7v4iyovlB/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_508/IhL8LyjC7v4iyovl9/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_508/IhL8LyjC7v4iyovl8/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_477/MSC_i_508/IhL8LyjC7v4iyovlC/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-1024 Port_A_Width-128 Port_B_Depth-1024 Port_B_Width-128 RAM_type-0 RAM_Port_type-1 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_540 Physical_names-[PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_540/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_540/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_509/MSC_i_540/IhL8LyjC7v4iyovl8/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-1024 Port_A_Width-44 Port_B_Depth-1024 Port_B_Width-44 RAM_type-0 RAM_Port_type-1 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_544 Physical_names-[PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_544/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_541/MSC_i_544/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-66 Port_B_Depth-512 Port_B_Width-66 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566 Physical_names-[PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlD/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlA/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovl9/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovl6/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovl7/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlC/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovl8/RAM64x12_PHYS_0/INST_RAM64x12_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_545/MSC_i_566/IhL8LyjC7v4iyovlB/RAM64x12_PHYS_0/INST_RAM64x12_IP@@] Cascade_type-Width Port_A_Depth-16 Port_A_Width-89 Port_B_Depth-16 Port_B_Width-89 RAM_type-1 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_596 Physical_names-[PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_596/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_596/IhL8LyjC7v4iyovl8/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_596/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_567/MSC_i_596/IhL8LyjC7v4iyovl9/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-512 Port_A_Width-144 Port_B_Depth-512 Port_B_Width-144 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_600 Physical_names-[PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_600/IhL8LyjC7v4iyovl6/INST_RAM1K20_IP@@PF_DDR4_SS_0/MSC_i_264/MSC_i_265/MSC_i_270/MSC_i_473/MSC_i_597/MSC_i_600/IhL8LyjC7v4iyovl7/INST_RAM1K20_IP@@] Cascade_type-Width Port_A_Depth-256 Port_A_Width-73 Port_B_Depth-256 Port_B_Width-73 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
logical_instance_name-SRAM_AXI_0 Physical_names-[SRAM_AXI_0/PF_TPSRAM_AHB_AXI_0/SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C1/INST_RAM1K20_IP@@SRAM_AXI_0/PF_TPSRAM_AHB_AXI_0/SRAM_AXI_PF_TPSRAM_AHB_AXI_0_PF_TPSRAM_R0C0/INST_RAM1K20_IP@@] Cascade_type-Depth Port_A_Depth-512 Port_A_Width-80 Port_B_Depth-512 Port_B_Width-80 RAM_type-0 RAM_Port_type-0 Memory_Source-0 ECC-0 
