digraph "CFG for '_Z24totalSequentialSharedMemPfS_i' function" {
	label="CFG for '_Z24totalSequentialSharedMemPfS_i' function";

	Node0x6379e50 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%3:\l  %4 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %5 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %6 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %7 = getelementptr i8, i8 addrspace(4)* %6, i64 4\l  %8 = bitcast i8 addrspace(4)* %7 to i16 addrspace(4)*\l  %9 = load i16, i16 addrspace(4)* %8, align 4, !range !5, !invariant.load !6\l  %10 = zext i16 %9 to i32\l  %11 = mul i32 %5, %10\l  %12 = add nsw i32 %11, %4\l  %13 = icmp slt i32 %12, %2\l  br i1 %13, label %14, label %18\l|{<s0>T|<s1>F}}"];
	Node0x6379e50:s0 -> Node0x637ac20;
	Node0x6379e50:s1 -> Node0x637be20;
	Node0x637ac20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f6bfa670",label="{%14:\l14:                                               \l  %15 = sext i32 %12 to i64\l  %16 = getelementptr inbounds float, float addrspace(1)* %0, i64 %15\l  %17 = load float, float addrspace(1)* %16, align 4, !tbaa !7,\l... !amdgpu.noclobber !6\l  br label %18\l}"];
	Node0x637ac20 -> Node0x637be20;
	Node0x637be20 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%18:\l18:                                               \l  %19 = phi float [ %17, %14 ], [ 0.000000e+00, %3 ]\l  %20 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ24totalSequentialSharedMemPfS_iE5sdata, i32 0, i32 %4\l  store float %19, float addrspace(3)* %20, align 4, !tbaa !7\l  %21 = icmp eq i32 %4, 0\l  br i1 %21, label %22, label %91\l|{<s0>T|<s1>F}}"];
	Node0x637be20:s0 -> Node0x637d460;
	Node0x637be20:s1 -> Node0x637dcd0;
	Node0x637d460 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%22:\l22:                                               \l  %23 = load float, float addrspace(3)* getelementptr inbounds ([1024 x\l... float], [1024 x float] addrspace(3)*\l... @_ZZ24totalSequentialSharedMemPfS_iE5sdata, i32 0, i32 0), align 16, !tbaa !7\l  %24 = icmp ugt i16 %9, 1\l  br i1 %24, label %25, label %49\l|{<s0>T|<s1>F}}"];
	Node0x637d460:s0 -> Node0x637de10;
	Node0x637d460:s1 -> Node0x637e230;
	Node0x637de10 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%25:\l25:                                               \l  %26 = add nsw i32 %10, -1\l  %27 = add nsw i32 %10, -2\l  %28 = and i32 %26, 7\l  %29 = icmp ult i32 %27, 7\l  br i1 %29, label %32, label %30\l|{<s0>T|<s1>F}}"];
	Node0x637de10:s0 -> Node0x637e640;
	Node0x637de10:s1 -> Node0x637e690;
	Node0x637e690 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b5cdfa70",label="{%30:\l30:                                               \l  %31 = and i32 %26, -8\l  br label %53\l}"];
	Node0x637e690 -> Node0x637e890;
	Node0x637e640 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%32:\l32:                                               \l  %33 = phi float [ undef, %25 ], [ %87, %53 ]\l  %34 = phi i32 [ 1, %25 ], [ %88, %53 ]\l  %35 = phi float [ %23, %25 ], [ %87, %53 ]\l  %36 = icmp eq i32 %28, 0\l  br i1 %36, label %47, label %37\l|{<s0>T|<s1>F}}"];
	Node0x637e640:s0 -> Node0x637edc0;
	Node0x637e640:s1 -> Node0x637ee50;
	Node0x637ee50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%37:\l37:                                               \l  %38 = phi i32 [ %44, %37 ], [ %34, %32 ]\l  %39 = phi float [ %43, %37 ], [ %35, %32 ]\l  %40 = phi i32 [ %45, %37 ], [ 0, %32 ]\l  %41 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ24totalSequentialSharedMemPfS_iE5sdata, i32 0, i32 %38\l  %42 = load float, float addrspace(3)* %41, align 4, !tbaa !7\l  %43 = fadd contract float %42, %39\l  %44 = add nuw nsw i32 %38, 1\l  %45 = add i32 %40, 1\l  %46 = icmp eq i32 %45, %28\l  br i1 %46, label %47, label %37, !llvm.loop !11\l|{<s0>T|<s1>F}}"];
	Node0x637ee50:s0 -> Node0x637edc0;
	Node0x637ee50:s1 -> Node0x637ee50;
	Node0x637edc0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#d9dce170",label="{%47:\l47:                                               \l  %48 = phi float [ %33, %32 ], [ %43, %37 ]\l  store float %48, float addrspace(3)* getelementptr inbounds ([1024 x float],\l... [1024 x float] addrspace(3)* @_ZZ24totalSequentialSharedMemPfS_iE5sdata, i32\l... 0, i32 0), align 16, !tbaa !7\l  br label %49\l}"];
	Node0x637edc0 -> Node0x637e230;
	Node0x637e230 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f2cab570",label="{%49:\l49:                                               \l  %50 = phi float [ %48, %47 ], [ %23, %22 ]\l  %51 = zext i32 %5 to i64\l  %52 = getelementptr inbounds float, float addrspace(1)* %1, i64 %51\l  store float %50, float addrspace(1)* %52, align 4, !tbaa !7\l  br label %91\l}"];
	Node0x637e230 -> Node0x637dcd0;
	Node0x637e890 [shape=record,color="#b70d28ff", style=filled, fillcolor="#c5333470",label="{%53:\l53:                                               \l  %54 = phi i32 [ 1, %30 ], [ %88, %53 ]\l  %55 = phi float [ %23, %30 ], [ %87, %53 ]\l  %56 = phi i32 [ 0, %30 ], [ %89, %53 ]\l  %57 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ24totalSequentialSharedMemPfS_iE5sdata, i32 0, i32 %54\l  %58 = load float, float addrspace(3)* %57, align 4, !tbaa !7\l  %59 = fadd contract float %58, %55\l  %60 = add nuw nsw i32 %54, 1\l  %61 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ24totalSequentialSharedMemPfS_iE5sdata, i32 0, i32 %60\l  %62 = load float, float addrspace(3)* %61, align 4, !tbaa !7\l  %63 = fadd contract float %62, %59\l  %64 = add nuw nsw i32 %54, 2\l  %65 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ24totalSequentialSharedMemPfS_iE5sdata, i32 0, i32 %64\l  %66 = load float, float addrspace(3)* %65, align 4, !tbaa !7\l  %67 = fadd contract float %66, %63\l  %68 = add nuw nsw i32 %54, 3\l  %69 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ24totalSequentialSharedMemPfS_iE5sdata, i32 0, i32 %68\l  %70 = load float, float addrspace(3)* %69, align 4, !tbaa !7\l  %71 = fadd contract float %70, %67\l  %72 = add nuw nsw i32 %54, 4\l  %73 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ24totalSequentialSharedMemPfS_iE5sdata, i32 0, i32 %72\l  %74 = load float, float addrspace(3)* %73, align 4, !tbaa !7\l  %75 = fadd contract float %74, %71\l  %76 = add nuw nsw i32 %54, 5\l  %77 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ24totalSequentialSharedMemPfS_iE5sdata, i32 0, i32 %76\l  %78 = load float, float addrspace(3)* %77, align 4, !tbaa !7\l  %79 = fadd contract float %78, %75\l  %80 = add nuw nsw i32 %54, 6\l  %81 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ24totalSequentialSharedMemPfS_iE5sdata, i32 0, i32 %80\l  %82 = load float, float addrspace(3)* %81, align 4, !tbaa !7\l  %83 = fadd contract float %82, %79\l  %84 = add nuw nsw i32 %54, 7\l  %85 = getelementptr inbounds [1024 x float], [1024 x float] addrspace(3)*\l... @_ZZ24totalSequentialSharedMemPfS_iE5sdata, i32 0, i32 %84\l  %86 = load float, float addrspace(3)* %85, align 4, !tbaa !7\l  %87 = fadd contract float %86, %83\l  %88 = add nuw nsw i32 %54, 8\l  %89 = add i32 %56, 8\l  %90 = icmp eq i32 %89, %31\l  br i1 %90, label %32, label %53, !llvm.loop !13\l|{<s0>T|<s1>F}}"];
	Node0x637e890:s0 -> Node0x637e640;
	Node0x637e890:s1 -> Node0x637e890;
	Node0x637dcd0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f3947570",label="{%91:\l91:                                               \l  ret void\l}"];
}
