<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>ARMExpandPseudoInsts.cpp source code [llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp] - Woboq Code Browser</title>
<link rel="stylesheet" href="../../../../.././data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../.././data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../.././data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../.././data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp'; var root_path = '../../../../..'; var data_path = '../../../../.././data'; var ecma_script_api_version = 2;</script>
<script src='../../../../.././data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>ARM</a>/<a href='ARMExpandPseudoInsts.cpp.html'>ARMExpandPseudoInsts.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- ARMExpandPseudoInsts.cpp - Expand pseudo instructions -------------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains a pass that expands pseudo instructions into target</i></td></tr>
<tr><th id="10">10</th><td><i>// instructions to allow proper scheduling, if-conversion, and other late</i></td></tr>
<tr><th id="11">11</th><td><i>// optimizations. This pass should be run after register allocation but before</i></td></tr>
<tr><th id="12">12</th><td><i>// the post-regalloc scheduling pass.</i></td></tr>
<tr><th id="13">13</th><td><i>//</i></td></tr>
<tr><th id="14">14</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="ARM.h.html">"ARM.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="ARMBaseInstrInfo.h.html">"ARMBaseInstrInfo.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="ARMBaseRegisterInfo.h.html">"ARMBaseRegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="ARMConstantPoolValue.h.html">"ARMConstantPoolValue.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="ARMMachineFunctionInfo.h.html">"ARMMachineFunctionInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="ARMSubtarget.h.html">"ARMSubtarget.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="MCTargetDesc/ARMAddressingModes.h.html">"MCTargetDesc/ARMAddressingModes.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../include/llvm/CodeGen/LivePhysRegs.h.html">"llvm/CodeGen/LivePhysRegs.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html">"llvm/CodeGen/MachineFrameInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html">"llvm/CodeGen/MachineFunctionPass.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../include/llvm/Support/Debug.h.html">"llvm/Support/Debug.h"</a></u></td></tr>
<tr><th id="27">27</th><td></td></tr>
<tr><th id="28">28</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="29">29</th><td></td></tr>
<tr><th id="30">30</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"arm-pseudo"</u></td></tr>
<tr><th id="31">31</th><td></td></tr>
<tr><th id="32">32</th><td><em>static</em> <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::opt" title='llvm::cl::opt' data-ref="llvm::cl::opt" data-ref-filename="llvm..cl..opt">opt</a>&lt;<em>bool</em>&gt;</td></tr>
<tr><th id="33">33</th><td><dfn class="tu decl def" id="VerifyARMPseudo" title='VerifyARMPseudo' data-type='cl::opt&lt;bool&gt;' data-ref="VerifyARMPseudo" data-ref-filename="VerifyARMPseudo">VerifyARMPseudo</dfn><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl3optC1EDpRKTL0__" title='llvm::cl::opt::opt&lt;DataType, ExternalStorage, ParserClass&gt;' data-ref="_ZN4llvm2cl3optC1EDpRKTL0__" data-ref-filename="_ZN4llvm2cl3optC1EDpRKTL0__">(</a><q>"verify-arm-pseudo-expand"</q>, <span class="namespace">cl::</span><a class="enum" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::Hidden" title='llvm::cl::Hidden' data-ref="llvm::cl::Hidden" data-ref-filename="llvm..cl..Hidden">Hidden</a>,</td></tr>
<tr><th id="34">34</th><td>                <span class="namespace">cl::</span><a class="type" href="../../../include/llvm/Support/CommandLine.h.html#llvm::cl::desc" title='llvm::cl::desc' data-ref="llvm::cl::desc" data-ref-filename="llvm..cl..desc">desc</a><a class="ref fn" href="../../../include/llvm/Support/CommandLine.h.html#_ZN4llvm2cl4descC1ENS_9StringRefE" title='llvm::cl::desc::desc' data-ref="_ZN4llvm2cl4descC1ENS_9StringRefE" data-ref-filename="_ZN4llvm2cl4descC1ENS_9StringRefE">(</a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"Verify machine code after expanding ARM pseudos"</q>));</td></tr>
<tr><th id="35">35</th><td></td></tr>
<tr><th id="36">36</th><td><u>#define <dfn class="macro" id="_M/ARM_EXPAND_PSEUDO_NAME" data-ref="_M/ARM_EXPAND_PSEUDO_NAME">ARM_EXPAND_PSEUDO_NAME</dfn> <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a>"ARM pseudo instruction expansion pass"</u></td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><b>namespace</b> {</td></tr>
<tr><th id="39">39</th><td>  <b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</dfn> : <b>public</b> <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a> {</td></tr>
<tr><th id="40">40</th><td>  <b>public</b>:</td></tr>
<tr><th id="41">41</th><td>    <em>static</em> <em>char</em> <dfn class="tu decl" id="(anonymousnamespace)::ARMExpandPseudo::ID" title='(anonymous namespace)::ARMExpandPseudo::ID' data-type='char' data-ref="(anonymousnamespace)::ARMExpandPseudo::ID" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..ID">ID</dfn>;</td></tr>
<tr><th id="42">42</th><td>    <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudoC1Ev" title='(anonymous namespace)::ARMExpandPseudo::ARMExpandPseudo' data-type='void (anonymous namespace)::ARMExpandPseudo::ARMExpandPseudo()' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudoC1Ev" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudoC1Ev">ARMExpandPseudo</dfn>() : <a class="type" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#llvm::MachineFunctionPass" title='llvm::MachineFunctionPass' data-ref="llvm::MachineFunctionPass" data-ref-filename="llvm..MachineFunctionPass">MachineFunctionPass</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunctionPass.h.html#_ZN4llvm19MachineFunctionPassC1ERc" title='llvm::MachineFunctionPass::MachineFunctionPass' data-ref="_ZN4llvm19MachineFunctionPassC1ERc" data-ref-filename="_ZN4llvm19MachineFunctionPassC1ERc">(</a><a class="tu member" href="#(anonymousnamespace)::ARMExpandPseudo::ID" title='(anonymous namespace)::ARMExpandPseudo::ID' data-use='a' data-ref="(anonymousnamespace)::ARMExpandPseudo::ID" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..ID">ID</a>) {}</td></tr>
<tr><th id="43">43</th><td></td></tr>
<tr><th id="44">44</th><td>    <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-type='const llvm::ARMBaseInstrInfo *' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</dfn>;</td></tr>
<tr><th id="45">45</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</dfn>;</td></tr>
<tr><th id="46">46</th><td>    <em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> *<dfn class="tu decl field" id="(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-type='const llvm::ARMSubtarget *' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</dfn>;</td></tr>
<tr><th id="47">47</th><td>    <a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo" data-ref-filename="llvm..ARMFunctionInfo">ARMFunctionInfo</a> *<dfn class="tu decl field" id="(anonymousnamespace)::ARMExpandPseudo::AFI" title='(anonymous namespace)::ARMExpandPseudo::AFI' data-type='llvm::ARMFunctionInfo *' data-ref="(anonymousnamespace)::ARMExpandPseudo::AFI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..AFI">AFI</dfn>;</td></tr>
<tr><th id="48">48</th><td></td></tr>
<tr><th id="49">49</th><td>    <em>bool</em> <a class="virtual tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::ARMExpandPseudo::runOnMachineFunction' data-type='bool (anonymous namespace)::ARMExpandPseudo::runOnMachineFunction(llvm::MachineFunction &amp; Fn)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col1 decl" id="1Fn" title='Fn' data-type='llvm::MachineFunction &amp;' data-ref="1Fn" data-ref-filename="1Fn">Fn</dfn>) override;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_115ARMExpandPseudo21getRequiredPropertiesEv" title='(anonymous namespace)::ARMExpandPseudo::getRequiredProperties' data-type='llvm::MachineFunctionProperties (anonymous namespace)::ARMExpandPseudo::getRequiredProperties() const' data-ref="_ZNK12_GLOBAL__N_115ARMExpandPseudo21getRequiredPropertiesEv" data-ref-filename="_ZNK12_GLOBAL__N_115ARMExpandPseudo21getRequiredPropertiesEv">getRequiredProperties</dfn>() <em>const</em> override {</td></tr>
<tr><th id="52">52</th><td>      <b>return</b> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1ERKS0_"></a><a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#111" title='llvm::MachineFunctionProperties::MachineFunctionProperties' data-ref="_ZN4llvm25MachineFunctionPropertiesC1Ev" data-ref-filename="_ZN4llvm25MachineFunctionPropertiesC1Ev">(</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" title='llvm::MachineFunctionProperties::set' data-ref="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE" data-ref-filename="_ZN4llvm25MachineFunctionProperties3setENS0_8PropertyE">set</a>(</td></tr>
<tr><th id="53">53</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties" title='llvm::MachineFunctionProperties' data-ref="llvm::MachineFunctionProperties" data-ref-filename="llvm..MachineFunctionProperties">MachineFunctionProperties</a>::<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property" title='llvm::MachineFunctionProperties::Property' data-ref="llvm::MachineFunctionProperties::Property" data-ref-filename="llvm..MachineFunctionProperties..Property">Property</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunctionProperties::Property::NoVRegs" title='llvm::MachineFunctionProperties::Property::NoVRegs' data-ref="llvm::MachineFunctionProperties::Property::NoVRegs" data-ref-filename="llvm..MachineFunctionProperties..Property..NoVRegs">NoVRegs</a>);</td></tr>
<tr><th id="54">54</th><td>    }</td></tr>
<tr><th id="55">55</th><td></td></tr>
<tr><th id="56">56</th><td>    <a class="type" href="../../../include/llvm/ADT/StringRef.h.html#llvm::StringRef" title='llvm::StringRef' data-ref="llvm::StringRef" data-ref-filename="llvm..StringRef">StringRef</a> <dfn class="virtual tu decl def fn" id="_ZNK12_GLOBAL__N_115ARMExpandPseudo11getPassNameEv" title='(anonymous namespace)::ARMExpandPseudo::getPassName' data-type='llvm::StringRef (anonymous namespace)::ARMExpandPseudo::getPassName() const' data-ref="_ZNK12_GLOBAL__N_115ARMExpandPseudo11getPassNameEv" data-ref-filename="_ZNK12_GLOBAL__N_115ARMExpandPseudo11getPassNameEv">getPassName</dfn>() <em>const</em> override {</td></tr>
<tr><th id="57">57</th><td>      <b>return</b> <a class="macro" href="#36" title="&quot;ARM pseudo instruction expansion pass&quot;" data-ref="_M/ARM_EXPAND_PSEUDO_NAME">ARM_EXPAND_PSEUDO_NAME</a>;</td></tr>
<tr><th id="58">58</th><td>    }</td></tr>
<tr><th id="59">59</th><td></td></tr>
<tr><th id="60">60</th><td>  <b>private</b>:</td></tr>
<tr><th id="61">61</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-type='void (anonymous namespace)::ARMExpandPseudo::TransferImpOps(llvm::MachineInstr &amp; OldMI, llvm::MachineInstrBuilder &amp; UseMI, llvm::MachineInstrBuilder &amp; DefMI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="2OldMI" title='OldMI' data-type='llvm::MachineInstr &amp;' data-ref="2OldMI" data-ref-filename="2OldMI">OldMI</dfn>,</td></tr>
<tr><th id="62">62</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col3 decl" id="3UseMI" title='UseMI' data-type='llvm::MachineInstrBuilder &amp;' data-ref="3UseMI" data-ref-filename="3UseMI">UseMI</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col4 decl" id="4DefMI" title='DefMI' data-type='llvm::MachineInstrBuilder &amp;' data-ref="4DefMI" data-ref-filename="4DefMI">DefMI</dfn>);</td></tr>
<tr><th id="63">63</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandMI' data-type='bool (anonymous namespace)::ARMExpandPseudo::ExpandMI(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">ExpandMI</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="5MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="5MBB" data-ref-filename="5MBB">MBB</dfn>,</td></tr>
<tr><th id="64">64</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="6MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="6MBBI" data-ref-filename="6MBBI">MBBI</dfn>,</td></tr>
<tr><th id="65">65</th><td>                  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col7 decl" id="7NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="7NextMBBI" data-ref-filename="7NextMBBI">NextMBBI</dfn>);</td></tr>
<tr><th id="66">66</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandMBBERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::ARMExpandPseudo::ExpandMBB' data-type='bool (anonymous namespace)::ARMExpandPseudo::ExpandMBB(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandMBBERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandMBBERN4llvm17MachineBasicBlockE">ExpandMBB</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="8MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="8MBB" data-ref-filename="8MBB">MBB</dfn>);</td></tr>
<tr><th id="67">67</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandVLD' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandVLD(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandVLD</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col9 decl" id="9MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="9MBBI" data-ref-filename="9MBBI">MBBI</dfn>);</td></tr>
<tr><th id="68">68</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVSTERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandVST' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandVST(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVSTERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVSTERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandVST</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col0 decl" id="10MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="10MBBI" data-ref-filename="10MBBI">MBBI</dfn>);</td></tr>
<tr><th id="69">69</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo12ExpandLaneOpERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandLaneOp' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandLaneOp(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo12ExpandLaneOpERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo12ExpandLaneOpERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandLaneOp</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col1 decl" id="11MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="11MBBI" data-ref-filename="11MBBI">MBBI</dfn>);</td></tr>
<tr><th id="70">70</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" title='(anonymous namespace)::ARMExpandPseudo::ExpandVTBL' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandVTBL(MachineBasicBlock::iterator &amp; MBBI, unsigned int Opc, bool IsExt)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">ExpandVTBL</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col2 decl" id="12MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="12MBBI" data-ref-filename="12MBBI">MBBI</dfn>,</td></tr>
<tr><th id="71">71</th><td>                    <em>unsigned</em> <dfn class="local col3 decl" id="13Opc" title='Opc' data-type='unsigned int' data-ref="13Opc" data-ref-filename="13Opc">Opc</dfn>, <em>bool</em> <dfn class="local col4 decl" id="14IsExt" title='IsExt' data-type='bool' data-ref="14IsExt" data-ref-filename="14IsExt">IsExt</dfn>);</td></tr>
<tr><th id="72">72</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandMOV32BitImmERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandMOV32BitImm' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandMOV32BitImm(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandMOV32BitImmERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandMOV32BitImmERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandMOV32BitImm</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="15MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="15MBB" data-ref-filename="15MBB">MBB</dfn>,</td></tr>
<tr><th id="73">73</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col6 decl" id="16MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="16MBBI" data-ref-filename="16MBBI">MBBI</dfn>);</td></tr>
<tr><th id="74">74</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearGPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugL518123" title='(anonymous namespace)::ARMExpandPseudo::CMSEClearGPRegs' data-type='void (anonymous namespace)::ARMExpandPseudo::CMSEClearGPRegs(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, const llvm::DebugLoc &amp; DL, const SmallVectorImpl&lt;unsigned int&gt; &amp; ClearRegs, unsigned int ClobberReg)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearGPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugL518123" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearGPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugL518123">CMSEClearGPRegs</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="17MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="17MBB" data-ref-filename="17MBB">MBB</dfn>,</td></tr>
<tr><th id="75">75</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="18MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="18MBBI" data-ref-filename="18MBBI">MBBI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="19DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="19DL" data-ref-filename="19DL">DL</dfn>,</td></tr>
<tr><th id="76">76</th><td>                         <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col0 decl" id="20ClearRegs" title='ClearRegs' data-type='const SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="20ClearRegs" data-ref-filename="20ClearRegs">ClearRegs</dfn>,</td></tr>
<tr><th id="77">77</th><td>                         <em>unsigned</em> <dfn class="local col1 decl" id="21ClobberReg" title='ClobberReg' data-type='unsigned int' data-ref="21ClobberReg" data-ref-filename="21ClobberReg">ClobberReg</dfn>);</td></tr>
<tr><th id="78">78</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::CMSEClearFPRegs' data-type='llvm::MachineBasicBlock &amp; (anonymous namespace)::ARMExpandPseudo::CMSEClearFPRegs(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">CMSEClearFPRegs</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="22MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="22MBB" data-ref-filename="22MBB">MBB</dfn>,</td></tr>
<tr><th id="79">79</th><td>                                       <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="23MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="23MBBI" data-ref-filename="23MBBI">MBBI</dfn>);</td></tr>
<tr><th id="80">80</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSEClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE" title='(anonymous namespace)::ARMExpandPseudo::CMSEClearFPRegsV8' data-type='llvm::MachineBasicBlock &amp; (anonymous namespace)::ARMExpandPseudo::CMSEClearFPRegsV8(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, const llvm::BitVector &amp; ClearRegs)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSEClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSEClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE">CMSEClearFPRegsV8</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="24MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="24MBB" data-ref-filename="24MBB">MBB</dfn>,</td></tr>
<tr><th id="81">81</th><td>                                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="25MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="25MBBI" data-ref-filename="25MBBI">MBBI</dfn>,</td></tr>
<tr><th id="82">82</th><td>                                         <em>const</em> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> &amp;<dfn class="local col6 decl" id="26ClearRegs" title='ClearRegs' data-type='const llvm::BitVector &amp;' data-ref="26ClearRegs" data-ref-filename="26ClearRegs">ClearRegs</dfn>);</td></tr>
<tr><th id="83">83</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo18CMSEClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE" title='(anonymous namespace)::ARMExpandPseudo::CMSEClearFPRegsV81' data-type='llvm::MachineBasicBlock &amp; (anonymous namespace)::ARMExpandPseudo::CMSEClearFPRegsV81(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, const llvm::BitVector &amp; ClearRegs)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo18CMSEClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo18CMSEClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE">CMSEClearFPRegsV81</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="27MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="27MBB" data-ref-filename="27MBB">MBB</dfn>,</td></tr>
<tr><th id="84">84</th><td>                                          <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="28MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="28MBBI" data-ref-filename="28MBBI">MBBI</dfn>,</td></tr>
<tr><th id="85">85</th><td>                                          <em>const</em> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> &amp;<dfn class="local col9 decl" id="29ClearRegs" title='ClearRegs' data-type='const llvm::BitVector &amp;' data-ref="29ClearRegs" data-ref-filename="29ClearRegs">ClearRegs</dfn>);</td></tr>
<tr><th id="86">86</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSESaveClearFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb9634361" title='(anonymous namespace)::ARMExpandPseudo::CMSESaveClearFPRegs' data-type='void (anonymous namespace)::ARMExpandPseudo::CMSESaveClearFPRegs(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::DebugLoc &amp; DL, const llvm::LivePhysRegs &amp; LiveRegs, SmallVectorImpl&lt;unsigned int&gt; &amp; AvailableRegs)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSESaveClearFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb9634361" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSESaveClearFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb9634361">CMSESaveClearFPRegs</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="30MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="30MBB" data-ref-filename="30MBB">MBB</dfn>,</td></tr>
<tr><th id="87">87</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="31MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="31MBBI" data-ref-filename="31MBBI">MBBI</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="32DL" title='DL' data-type='llvm::DebugLoc &amp;' data-ref="32DL" data-ref-filename="32DL">DL</dfn>,</td></tr>
<tr><th id="88">88</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col3 decl" id="33LiveRegs" title='LiveRegs' data-type='const llvm::LivePhysRegs &amp;' data-ref="33LiveRegs" data-ref-filename="33LiveRegs">LiveRegs</dfn>,</td></tr>
<tr><th id="89">89</th><td>                             <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col4 decl" id="34AvailableRegs" title='AvailableRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="34AvailableRegs" data-ref-filename="34AvailableRegs">AvailableRegs</dfn>);</td></tr>
<tr><th id="90">90</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo21CMSESaveClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8D16673597" title='(anonymous namespace)::ARMExpandPseudo::CMSESaveClearFPRegsV8' data-type='void (anonymous namespace)::ARMExpandPseudo::CMSESaveClearFPRegsV8(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::DebugLoc &amp; DL, const llvm::LivePhysRegs &amp; LiveRegs, SmallVectorImpl&lt;unsigned int&gt; &amp; ScratchRegs)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo21CMSESaveClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8D16673597" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo21CMSESaveClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8D16673597">CMSESaveClearFPRegsV8</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="35MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="35MBB" data-ref-filename="35MBB">MBB</dfn>,</td></tr>
<tr><th id="91">91</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="36MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="36MBBI" data-ref-filename="36MBBI">MBBI</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="37DL" title='DL' data-type='llvm::DebugLoc &amp;' data-ref="37DL" data-ref-filename="37DL">DL</dfn>,</td></tr>
<tr><th id="92">92</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col8 decl" id="38LiveRegs" title='LiveRegs' data-type='const llvm::LivePhysRegs &amp;' data-ref="38LiveRegs" data-ref-filename="38LiveRegs">LiveRegs</dfn>,</td></tr>
<tr><th id="93">93</th><td>                               <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col9 decl" id="39ScratchRegs" title='ScratchRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="39ScratchRegs" data-ref-filename="39ScratchRegs">ScratchRegs</dfn>);</td></tr>
<tr><th id="94">94</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo22CMSESaveClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_84870581" title='(anonymous namespace)::ARMExpandPseudo::CMSESaveClearFPRegsV81' data-type='void (anonymous namespace)::ARMExpandPseudo::CMSESaveClearFPRegsV81(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::DebugLoc &amp; DL, const llvm::LivePhysRegs &amp; LiveRegs)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo22CMSESaveClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_84870581" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo22CMSESaveClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_84870581">CMSESaveClearFPRegsV81</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="40MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="40MBB" data-ref-filename="40MBB">MBB</dfn>,</td></tr>
<tr><th id="95">95</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="41MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="41MBBI" data-ref-filename="41MBBI">MBBI</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="42DL" title='DL' data-type='llvm::DebugLoc &amp;' data-ref="42DL" data-ref-filename="42DL">DL</dfn>,</td></tr>
<tr><th id="96">96</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col3 decl" id="43LiveRegs" title='LiveRegs' data-type='const llvm::LivePhysRegs &amp;' data-ref="43LiveRegs" data-ref-filename="43LiveRegs">LiveRegs</dfn>);</td></tr>
<tr><th id="97">97</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSERestoreFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Debug2412613" title='(anonymous namespace)::ARMExpandPseudo::CMSERestoreFPRegs' data-type='void (anonymous namespace)::ARMExpandPseudo::CMSERestoreFPRegs(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::DebugLoc &amp; DL, SmallVectorImpl&lt;unsigned int&gt; &amp; AvailableRegs)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSERestoreFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Debug2412613" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSERestoreFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Debug2412613">CMSERestoreFPRegs</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="44MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="44MBB" data-ref-filename="44MBB">MBB</dfn>,</td></tr>
<tr><th id="98">98</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="45MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="45MBBI" data-ref-filename="45MBBI">MBBI</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col6 decl" id="46DL" title='DL' data-type='llvm::DebugLoc &amp;' data-ref="46DL" data-ref-filename="46DL">DL</dfn>,</td></tr>
<tr><th id="99">99</th><td>                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="47AvailableRegs" title='AvailableRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="47AvailableRegs" data-ref-filename="47AvailableRegs">AvailableRegs</dfn>);</td></tr>
<tr><th id="100">100</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSERestoreFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb11865359" title='(anonymous namespace)::ARMExpandPseudo::CMSERestoreFPRegsV8' data-type='void (anonymous namespace)::ARMExpandPseudo::CMSERestoreFPRegsV8(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::DebugLoc &amp; DL, SmallVectorImpl&lt;unsigned int&gt; &amp; AvailableRegs)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSERestoreFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb11865359" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSERestoreFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb11865359">CMSERestoreFPRegsV8</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="48MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="48MBB" data-ref-filename="48MBB">MBB</dfn>,</td></tr>
<tr><th id="101">101</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="49MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="49MBBI" data-ref-filename="49MBBI">MBBI</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col0 decl" id="50DL" title='DL' data-type='llvm::DebugLoc &amp;' data-ref="50DL" data-ref-filename="50DL">DL</dfn>,</td></tr>
<tr><th id="102">102</th><td>                             <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="51AvailableRegs" title='AvailableRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="51AvailableRegs" data-ref-filename="51AvailableRegs">AvailableRegs</dfn>);</td></tr>
<tr><th id="103">103</th><td>    <em>void</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo20CMSERestoreFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8De10379561" title='(anonymous namespace)::ARMExpandPseudo::CMSERestoreFPRegsV81' data-type='void (anonymous namespace)::ARMExpandPseudo::CMSERestoreFPRegsV81(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::DebugLoc &amp; DL, SmallVectorImpl&lt;unsigned int&gt; &amp; AvailableRegs)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo20CMSERestoreFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8De10379561" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo20CMSERestoreFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8De10379561">CMSERestoreFPRegsV81</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="52MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="52MBB" data-ref-filename="52MBB">MBB</dfn>,</td></tr>
<tr><th id="104">104</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="53MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="53MBBI" data-ref-filename="53MBBI">MBBI</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="54DL" title='DL' data-type='llvm::DebugLoc &amp;' data-ref="54DL" data-ref-filename="54DL">DL</dfn>,</td></tr>
<tr><th id="105">105</th><td>                              <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="55AvailableRegs" title='AvailableRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="55AvailableRegs" data-ref-filename="55AvailableRegs">AvailableRegs</dfn>);</td></tr>
<tr><th id="106">106</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP' data-type='bool (anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, unsigned int LdrexOp, unsigned int StrexOp, unsigned int UxtOp, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_">ExpandCMP_SWAP</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="56MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="56MBB" data-ref-filename="56MBB">MBB</dfn>,</td></tr>
<tr><th id="107">107</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col7 decl" id="57MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="57MBBI" data-ref-filename="57MBBI">MBBI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="58LdrexOp" title='LdrexOp' data-type='unsigned int' data-ref="58LdrexOp" data-ref-filename="58LdrexOp">LdrexOp</dfn>,</td></tr>
<tr><th id="108">108</th><td>                        <em>unsigned</em> <dfn class="local col9 decl" id="59StrexOp" title='StrexOp' data-type='unsigned int' data-ref="59StrexOp" data-ref-filename="59StrexOp">StrexOp</dfn>, <em>unsigned</em> <dfn class="local col0 decl" id="60UxtOp" title='UxtOp' data-type='unsigned int' data-ref="60UxtOp" data-ref-filename="60UxtOp">UxtOp</dfn>,</td></tr>
<tr><th id="109">109</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col1 decl" id="61NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="61NextMBBI" data-ref-filename="61NextMBBI">NextMBBI</dfn>);</td></tr>
<tr><th id="110">110</th><td></td></tr>
<tr><th id="111">111</th><td>    <em>bool</em> <a class="tu decl fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandCMP_SWAP_64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP_64' data-type='bool (anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP_64(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandCMP_SWAP_64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandCMP_SWAP_64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">ExpandCMP_SWAP_64</a>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="62MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="62MBB" data-ref-filename="62MBB">MBB</dfn>,</td></tr>
<tr><th id="112">112</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="63MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="63MBBI" data-ref-filename="63MBBI">MBBI</dfn>,</td></tr>
<tr><th id="113">113</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col4 decl" id="64NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="64NextMBBI" data-ref-filename="64NextMBBI">NextMBBI</dfn>);</td></tr>
<tr><th id="114">114</th><td>  };</td></tr>
<tr><th id="115">115</th><td>  <em>char</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def" id="(anonymousnamespace)::ARMExpandPseudo::ID" title='(anonymous namespace)::ARMExpandPseudo::ID' data-type='char' data-ref="(anonymousnamespace)::ARMExpandPseudo::ID" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..ID">ID</dfn> = <var>0</var>;</td></tr>
<tr><th id="116">116</th><td>}</td></tr>
<tr><th id="117">117</th><td></td></tr>
<tr><th id="118">118</th><td><a class="macro" href="../../../include/llvm/PassSupport.h.html#37" title="static void *initializeARMExpandPseudoPassOnce(PassRegistry &amp;Registry) { PassInfo *PI = new PassInfo( &quot;ARM pseudo instruction expansion pass&quot;, &quot;arm-pseudo&quot;, &amp;ARMExpandPseudo::ID, PassInfo::NormalCtor_t(callDefaultCtor&lt;ARMExpandPseudo&gt;), false, false); Registry.registerPass(*PI, true); return PI; } static llvm::once_flag InitializeARMExpandPseudoPassFlag; void llvm::initializeARMExpandPseudoPass(PassRegistry &amp;Registry) { llvm::call_once(InitializeARMExpandPseudoPassFlag, initializeARMExpandPseudoPassOnce, std::ref(Registry)); }" data-ref="_M/INITIALIZE_PASS">INITIALIZE_PASS</a>(<a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>, <a class="macro" href="#30" title="&quot;arm-pseudo&quot;" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</a>, <a class="macro" href="#36" title="&quot;ARM pseudo instruction expansion pass&quot;" data-ref="_M/ARM_EXPAND_PSEUDO_NAME">ARM_EXPAND_PSEUDO_NAME</a>, <b>false</b>,</td></tr>
<tr><th id="119">119</th><td>                <b>false</b>)</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">/// TransferImpOps - Transfer implicit operands on the pseudo instruction to</i></td></tr>
<tr><th id="122">122</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">/// the instructions created from the expansion.</i></td></tr>
<tr><th id="123">123</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-type='void (anonymous namespace)::ARMExpandPseudo::TransferImpOps(llvm::MachineInstr &amp; OldMI, llvm::MachineInstrBuilder &amp; UseMI, llvm::MachineInstrBuilder &amp; DefMI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="65OldMI" title='OldMI' data-type='llvm::MachineInstr &amp;' data-ref="65OldMI" data-ref-filename="65OldMI">OldMI</dfn>,</td></tr>
<tr><th id="124">124</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col6 decl" id="66UseMI" title='UseMI' data-type='llvm::MachineInstrBuilder &amp;' data-ref="66UseMI" data-ref-filename="66UseMI">UseMI</dfn>,</td></tr>
<tr><th id="125">125</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col7 decl" id="67DefMI" title='DefMI' data-type='llvm::MachineInstrBuilder &amp;' data-ref="67DefMI" data-ref-filename="67DefMI">DefMI</dfn>) {</td></tr>
<tr><th id="126">126</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc" data-ref-filename="llvm..MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="68Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="68Desc" data-ref-filename="68Desc">Desc</dfn> = <a class="local col5 ref" href="#65OldMI" title='OldMI' data-ref="65OldMI" data-ref-filename="65OldMI">OldMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>();</td></tr>
<tr><th id="127">127</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col9 decl" id="69i" title='i' data-type='unsigned int' data-ref="69i" data-ref-filename="69i">i</dfn> = <a class="local col8 ref" href="#68Desc" title='Desc' data-ref="68Desc" data-ref-filename="68Desc">Desc</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>(), <dfn class="local col0 decl" id="70e" title='e' data-type='unsigned int' data-ref="70e" data-ref-filename="70e">e</dfn> = <a class="local col5 ref" href="#65OldMI" title='OldMI' data-ref="65OldMI" data-ref-filename="65OldMI">OldMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="128">128</th><td>       <a class="local col9 ref" href="#69i" title='i' data-ref="69i" data-ref-filename="69i">i</a> != <a class="local col0 ref" href="#70e" title='e' data-ref="70e" data-ref-filename="70e">e</a>; ++<a class="local col9 ref" href="#69i" title='i' data-ref="69i" data-ref-filename="69i">i</a>) {</td></tr>
<tr><th id="129">129</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="71MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="71MO" data-ref-filename="71MO">MO</dfn> = <a class="local col5 ref" href="#65OldMI" title='OldMI' data-ref="65OldMI" data-ref-filename="65OldMI">OldMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#69i" title='i' data-ref="69i" data-ref-filename="69i">i</a>);</td></tr>
<tr><th id="130">130</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MO.isReg() &amp;&amp; MO.getReg());</td></tr>
<tr><th id="131">131</th><td>    <b>if</b> (<a class="local col1 ref" href="#71MO" title='MO' data-ref="71MO" data-ref-filename="71MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="132">132</th><td>      <a class="local col6 ref" href="#66UseMI" title='UseMI' data-ref="66UseMI" data-ref-filename="66UseMI">UseMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#71MO" title='MO' data-ref="71MO" data-ref-filename="71MO">MO</a>);</td></tr>
<tr><th id="133">133</th><td>    <b>else</b></td></tr>
<tr><th id="134">134</th><td>      <a class="local col7 ref" href="#67DefMI" title='DefMI' data-ref="67DefMI" data-ref-filename="67DefMI">DefMI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col1 ref" href="#71MO" title='MO' data-ref="71MO" data-ref-filename="71MO">MO</a>);</td></tr>
<tr><th id="135">135</th><td>  }</td></tr>
<tr><th id="136">136</th><td>}</td></tr>
<tr><th id="137">137</th><td></td></tr>
<tr><th id="138">138</th><td><b>namespace</b> {</td></tr>
<tr><th id="139">139</th><td>  <i  data-doc="(anonymousnamespace)::NEONRegSpacing">// Constants for register spacing in NEON load/store instructions.</i></td></tr>
<tr><th id="140">140</th><td><i  data-doc="(anonymousnamespace)::NEONRegSpacing">  // For quad-register load-lane and store-lane pseudo instructors, the</i></td></tr>
<tr><th id="141">141</th><td><i  data-doc="(anonymousnamespace)::NEONRegSpacing">  // spacing is initially assumed to be EvenDblSpc, and that is changed to</i></td></tr>
<tr><th id="142">142</th><td><i  data-doc="(anonymousnamespace)::NEONRegSpacing">  // OddDblSpc depending on the lane number operand.</i></td></tr>
<tr><th id="143">143</th><td>  <b>enum</b> <dfn class="tu type def" id="(anonymousnamespace)::NEONRegSpacing" title='(anonymous namespace)::NEONRegSpacing' data-ref="(anonymousnamespace)::NEONRegSpacing" data-ref-filename="(anonymousnamespace)..NEONRegSpacing">NEONRegSpacing</dfn> {</td></tr>
<tr><th id="144">144</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-type='0' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</dfn>,</td></tr>
<tr><th id="145">145</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-type='1' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</dfn> ,  <i  data-doc="(anonymousnamespace)::SingleLowSpc">// Single spacing, low registers, three and four vectors.</i></td></tr>
<tr><th id="146">146</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::SingleHighQSpc" title='(anonymous namespace)::SingleHighQSpc' data-type='2' data-ref="(anonymousnamespace)::SingleHighQSpc" data-ref-filename="(anonymousnamespace)..SingleHighQSpc">SingleHighQSpc</dfn>, <i  data-doc="(anonymousnamespace)::SingleHighQSpc">// Single spacing, high registers, four vectors.</i></td></tr>
<tr><th id="147">147</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::SingleHighTSpc" title='(anonymous namespace)::SingleHighTSpc' data-type='3' data-ref="(anonymousnamespace)::SingleHighTSpc" data-ref-filename="(anonymousnamespace)..SingleHighTSpc">SingleHighTSpc</dfn>, <i  data-doc="(anonymousnamespace)::SingleHighTSpc">// Single spacing, high registers, three vectors.</i></td></tr>
<tr><th id="148">148</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-type='4' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</dfn>,</td></tr>
<tr><th id="149">149</th><td>    <dfn class="tu enum" id="(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-type='5' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</dfn></td></tr>
<tr><th id="150">150</th><td>  };</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <i  data-doc="(anonymousnamespace)::NEONLdStTableEntry">// Entries for NEON load/store information table.  The table is sorted by</i></td></tr>
<tr><th id="153">153</th><td><i  data-doc="(anonymousnamespace)::NEONLdStTableEntry">  // PseudoOpc for fast binary-search lookups.</i></td></tr>
<tr><th id="154">154</th><td>  <b>struct</b> <dfn class="tu type def" id="(anonymousnamespace)::NEONLdStTableEntry" title='(anonymous namespace)::NEONLdStTableEntry' data-ref="(anonymousnamespace)::NEONLdStTableEntry" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry">NEONLdStTableEntry</dfn> {</td></tr>
<tr><th id="155">155</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl field" id="(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc" title='(anonymous namespace)::NEONLdStTableEntry::PseudoOpc' data-type='uint16_t' data-ref="(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..PseudoOpc">PseudoOpc</dfn>;</td></tr>
<tr><th id="156">156</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t" data-ref-filename="uint16_t">uint16_t</a> <dfn class="tu decl field" id="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-type='uint16_t' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</dfn>;</td></tr>
<tr><th id="157">157</th><td>    <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::NEONLdStTableEntry::IsLoad" title='(anonymous namespace)::NEONLdStTableEntry::IsLoad' data-type='bool' data-ref="(anonymousnamespace)::NEONLdStTableEntry::IsLoad" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..IsLoad">IsLoad</dfn>;</td></tr>
<tr><th id="158">158</th><td>    <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::NEONLdStTableEntry::isUpdating" title='(anonymous namespace)::NEONLdStTableEntry::isUpdating' data-type='bool' data-ref="(anonymousnamespace)::NEONLdStTableEntry::isUpdating" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..isUpdating">isUpdating</dfn>;</td></tr>
<tr><th id="159">159</th><td>    <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::NEONLdStTableEntry::hasWritebackOperand" title='(anonymous namespace)::NEONLdStTableEntry::hasWritebackOperand' data-type='bool' data-ref="(anonymousnamespace)::NEONLdStTableEntry::hasWritebackOperand" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..hasWritebackOperand">hasWritebackOperand</dfn>;</td></tr>
<tr><th id="160">160</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="tu decl field" id="(anonymousnamespace)::NEONLdStTableEntry::RegSpacing" title='(anonymous namespace)::NEONLdStTableEntry::RegSpacing' data-type='uint8_t' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RegSpacing" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RegSpacing">RegSpacing</dfn>; <i  data-doc="(anonymousnamespace)::NEONLdStTableEntry::RegSpacing">// One of type NEONRegSpacing</i></td></tr>
<tr><th id="161">161</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="tu decl field" id="(anonymousnamespace)::NEONLdStTableEntry::NumRegs" title='(anonymous namespace)::NEONLdStTableEntry::NumRegs' data-type='uint8_t' data-ref="(anonymousnamespace)::NEONLdStTableEntry::NumRegs" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..NumRegs">NumRegs</dfn>; <i  data-doc="(anonymousnamespace)::NEONLdStTableEntry::NumRegs">// D registers loaded or stored</i></td></tr>
<tr><th id="162">162</th><td>    <a class="typedef" href="../../../../../include/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t" data-ref-filename="uint8_t">uint8_t</a> <dfn class="tu decl field" id="(anonymousnamespace)::NEONLdStTableEntry::RegElts" title='(anonymous namespace)::NEONLdStTableEntry::RegElts' data-type='uint8_t' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RegElts" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RegElts">RegElts</dfn>; <i  data-doc="(anonymousnamespace)::NEONLdStTableEntry::RegElts">// elements per D register; used for lane ops</i></td></tr>
<tr><th id="163">163</th><td>    <i  data-doc="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs">// FIXME: Temporary flag to denote whether the real instruction takes</i></td></tr>
<tr><th id="164">164</th><td><i  data-doc="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs">    // a single register (like the encoding) or all of the registers in</i></td></tr>
<tr><th id="165">165</th><td><i  data-doc="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs">    // the list (like the asm syntax and the isel DAG). When all definitions</i></td></tr>
<tr><th id="166">166</th><td><i  data-doc="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs">    // are converted to take only the single encoded register, this will</i></td></tr>
<tr><th id="167">167</th><td><i  data-doc="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs">    // go away.</i></td></tr>
<tr><th id="168">168</th><td>    <em>bool</em> <dfn class="tu decl field" id="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" title='(anonymous namespace)::NEONLdStTableEntry::copyAllListRegs' data-type='bool' data-ref="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..copyAllListRegs">copyAllListRegs</dfn>;</td></tr>
<tr><th id="169">169</th><td></td></tr>
<tr><th id="170">170</th><td>    <i  data-doc="_ZNK12_GLOBAL__N_118NEONLdStTableEntryltERKS0_">// Comparison methods for binary search of the table.</i></td></tr>
<tr><th id="171">171</th><td>    <em>bool</em> <dfn class="tu decl def fn" id="_ZNK12_GLOBAL__N_118NEONLdStTableEntryltERKS0_" title='(anonymous namespace)::NEONLdStTableEntry::operator&lt;' data-type='bool (anonymous namespace)::NEONLdStTableEntry::operator&lt;(const (anonymous namespace)::NEONLdStTableEntry &amp; TE) const' data-ref="_ZNK12_GLOBAL__N_118NEONLdStTableEntryltERKS0_" data-ref-filename="_ZNK12_GLOBAL__N_118NEONLdStTableEntryltERKS0_"><b>operator</b>&lt;</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::NEONLdStTableEntry" title='(anonymous namespace)::NEONLdStTableEntry' data-ref="(anonymousnamespace)::NEONLdStTableEntry" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry">NEONLdStTableEntry</a> &amp;<dfn class="local col2 decl" id="72TE" title='TE' data-type='const (anonymous namespace)::NEONLdStTableEntry &amp;' data-ref="72TE" data-ref-filename="72TE">TE</dfn>) <em>const</em> {</td></tr>
<tr><th id="172">172</th><td>      <b>return</b> <a class="tu member field" href="#(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc" title='(anonymous namespace)::NEONLdStTableEntry::PseudoOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..PseudoOpc">PseudoOpc</a> &lt; <a class="local col2 ref" href="#72TE" title='TE' data-ref="72TE" data-ref-filename="72TE">TE</a>.<a class="tu member field" href="#(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc" title='(anonymous namespace)::NEONLdStTableEntry::PseudoOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..PseudoOpc">PseudoOpc</a>;</td></tr>
<tr><th id="173">173</th><td>    }</td></tr>
<tr><th id="174">174</th><td>    <b>friend</b> <em>bool</em> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_1ltERKNS_18NEONLdStTableEntryEj" title='(anonymous namespace)::operator&lt;' data-type='bool (anonymous namespace)::operator&lt;(const (anonymous namespace)::NEONLdStTableEntry &amp; TE, unsigned int PseudoOpc)' data-ref="_ZN12_GLOBAL__N_1ltERKNS_18NEONLdStTableEntryEj" data-ref-filename="_ZN12_GLOBAL__N_1ltERKNS_18NEONLdStTableEntryEj"><b>operator</b>&lt;</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::NEONLdStTableEntry" title='(anonymous namespace)::NEONLdStTableEntry' data-ref="(anonymousnamespace)::NEONLdStTableEntry" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry">NEONLdStTableEntry</a> &amp;<dfn class="local col3 decl" id="73TE" title='TE' data-type='const (anonymous namespace)::NEONLdStTableEntry &amp;' data-ref="73TE" data-ref-filename="73TE">TE</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="74PseudoOpc" title='PseudoOpc' data-type='unsigned int' data-ref="74PseudoOpc" data-ref-filename="74PseudoOpc">PseudoOpc</dfn>) {</td></tr>
<tr><th id="175">175</th><td>      <b>return</b> <a class="local col3 ref" href="#73TE" title='TE' data-ref="73TE" data-ref-filename="73TE">TE</a>.<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc" title='(anonymous namespace)::NEONLdStTableEntry::PseudoOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..PseudoOpc">PseudoOpc</a> &lt; <a class="local col4 ref" href="#74PseudoOpc" title='PseudoOpc' data-ref="74PseudoOpc" data-ref-filename="74PseudoOpc">PseudoOpc</a>;</td></tr>
<tr><th id="176">176</th><td>    }</td></tr>
<tr><th id="177">177</th><td>    <b>friend</b> <em>bool</em> <a class="macro" href="../../../include/llvm/Support/Compiler.h.html#185" title="__attribute__((__unused__))" data-ref="_M/LLVM_ATTRIBUTE_UNUSED">LLVM_ATTRIBUTE_UNUSED</a> <dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_1ltEjRKNS_18NEONLdStTableEntryE" title='(anonymous namespace)::operator&lt;' data-type='bool (anonymous namespace)::operator&lt;(unsigned int PseudoOpc, const (anonymous namespace)::NEONLdStTableEntry &amp; TE)' data-ref="_ZN12_GLOBAL__N_1ltEjRKNS_18NEONLdStTableEntryE" data-ref-filename="_ZN12_GLOBAL__N_1ltEjRKNS_18NEONLdStTableEntryE"><b>operator</b>&lt;</dfn>(<em>unsigned</em> <dfn class="local col5 decl" id="75PseudoOpc" title='PseudoOpc' data-type='unsigned int' data-ref="75PseudoOpc" data-ref-filename="75PseudoOpc">PseudoOpc</dfn>,</td></tr>
<tr><th id="178">178</th><td>                                                <em>const</em> <a class="tu type" href="#(anonymousnamespace)::NEONLdStTableEntry" title='(anonymous namespace)::NEONLdStTableEntry' data-ref="(anonymousnamespace)::NEONLdStTableEntry" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry">NEONLdStTableEntry</a> &amp;<dfn class="local col6 decl" id="76TE" title='TE' data-type='const (anonymous namespace)::NEONLdStTableEntry &amp;' data-ref="76TE" data-ref-filename="76TE">TE</dfn>) {</td></tr>
<tr><th id="179">179</th><td>      <b>return</b> <a class="local col5 ref" href="#75PseudoOpc" title='PseudoOpc' data-ref="75PseudoOpc" data-ref-filename="75PseudoOpc">PseudoOpc</a> &lt; <a class="local col6 ref" href="#76TE" title='TE' data-ref="76TE" data-ref-filename="76TE">TE</a>.<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc" title='(anonymous namespace)::NEONLdStTableEntry::PseudoOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..PseudoOpc">PseudoOpc</a>;</td></tr>
<tr><th id="180">180</th><td>    }</td></tr>
<tr><th id="181">181</th><td>  };</td></tr>
<tr><th id="182">182</th><td>}</td></tr>
<tr><th id="183">183</th><td></td></tr>
<tr><th id="184">184</th><td><em>static</em> <em>const</em> <a class="tu type" href="#(anonymousnamespace)::NEONLdStTableEntry" title='(anonymous namespace)::NEONLdStTableEntry' data-ref="(anonymousnamespace)::NEONLdStTableEntry" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry">NEONLdStTableEntry</a> <dfn class="tu decl def" id="NEONLdStTable" title='NEONLdStTable' data-type='const (anonymous namespace)::NEONLdStTableEntry [236]' data-ref="NEONLdStTable" data-ref-filename="NEONLdStTable">NEONLdStTable</dfn>[] = {</td></tr>
<tr><th id="185">185</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNq16Pseudo" title='llvm::ARM::VLD1LNq16Pseudo' data-ref="llvm::ARM::VLD1LNq16Pseudo" data-ref-filename="llvm..ARM..VLD1LNq16Pseudo">VLD1LNq16Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNd16" title='llvm::ARM::VLD1LNd16' data-ref="llvm::ARM::VLD1LNd16" data-ref-filename="llvm..ARM..VLD1LNd16">VLD1LNd16</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>1</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="186">186</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNq16Pseudo_UPD" title='llvm::ARM::VLD1LNq16Pseudo_UPD' data-ref="llvm::ARM::VLD1LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD1LNq16Pseudo_UPD">VLD1LNq16Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNd16_UPD" title='llvm::ARM::VLD1LNd16_UPD' data-ref="llvm::ARM::VLD1LNd16_UPD" data-ref-filename="llvm..ARM..VLD1LNd16_UPD">VLD1LNd16_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>1</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="187">187</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNq32Pseudo" title='llvm::ARM::VLD1LNq32Pseudo' data-ref="llvm::ARM::VLD1LNq32Pseudo" data-ref-filename="llvm..ARM..VLD1LNq32Pseudo">VLD1LNq32Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNd32" title='llvm::ARM::VLD1LNd32' data-ref="llvm::ARM::VLD1LNd32" data-ref-filename="llvm..ARM..VLD1LNd32">VLD1LNd32</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>1</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="188">188</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNq32Pseudo_UPD" title='llvm::ARM::VLD1LNq32Pseudo_UPD' data-ref="llvm::ARM::VLD1LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD1LNq32Pseudo_UPD">VLD1LNq32Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNd32_UPD" title='llvm::ARM::VLD1LNd32_UPD' data-ref="llvm::ARM::VLD1LNd32_UPD" data-ref-filename="llvm..ARM..VLD1LNd32_UPD">VLD1LNd32_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>1</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="189">189</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNq8Pseudo" title='llvm::ARM::VLD1LNq8Pseudo' data-ref="llvm::ARM::VLD1LNq8Pseudo" data-ref-filename="llvm..ARM..VLD1LNq8Pseudo">VLD1LNq8Pseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNd8" title='llvm::ARM::VLD1LNd8' data-ref="llvm::ARM::VLD1LNd8" data-ref-filename="llvm..ARM..VLD1LNd8">VLD1LNd8</a>,      <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>1</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="190">190</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNq8Pseudo_UPD" title='llvm::ARM::VLD1LNq8Pseudo_UPD' data-ref="llvm::ARM::VLD1LNq8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD1LNq8Pseudo_UPD">VLD1LNq8Pseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNd8_UPD" title='llvm::ARM::VLD1LNd8_UPD' data-ref="llvm::ARM::VLD1LNd8_UPD" data-ref-filename="llvm..ARM..VLD1LNd8_UPD">VLD1LNd8_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>1</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="191">191</th><td></td></tr>
<tr><th id="192">192</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d16QPseudo" title='llvm::ARM::VLD1d16QPseudo' data-ref="llvm::ARM::VLD1d16QPseudo" data-ref-filename="llvm..ARM..VLD1d16QPseudo">VLD1d16QPseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d16Q" title='llvm::ARM::VLD1d16Q' data-ref="llvm::ARM::VLD1d16Q" data-ref-filename="llvm..ARM..VLD1d16Q">VLD1d16Q</a>,     <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="193">193</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d16TPseudo" title='llvm::ARM::VLD1d16TPseudo' data-ref="llvm::ARM::VLD1d16TPseudo" data-ref-filename="llvm..ARM..VLD1d16TPseudo">VLD1d16TPseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d16T" title='llvm::ARM::VLD1d16T' data-ref="llvm::ARM::VLD1d16T" data-ref-filename="llvm..ARM..VLD1d16T">VLD1d16T</a>,     <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="194">194</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d32QPseudo" title='llvm::ARM::VLD1d32QPseudo' data-ref="llvm::ARM::VLD1d32QPseudo" data-ref-filename="llvm..ARM..VLD1d32QPseudo">VLD1d32QPseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d32Q" title='llvm::ARM::VLD1d32Q' data-ref="llvm::ARM::VLD1d32Q" data-ref-filename="llvm..ARM..VLD1d32Q">VLD1d32Q</a>,     <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="195">195</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d32TPseudo" title='llvm::ARM::VLD1d32TPseudo' data-ref="llvm::ARM::VLD1d32TPseudo" data-ref-filename="llvm..ARM..VLD1d32TPseudo">VLD1d32TPseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d32T" title='llvm::ARM::VLD1d32T' data-ref="llvm::ARM::VLD1d32T" data-ref-filename="llvm..ARM..VLD1d32T">VLD1d32T</a>,     <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="196">196</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64QPseudo" title='llvm::ARM::VLD1d64QPseudo' data-ref="llvm::ARM::VLD1d64QPseudo" data-ref-filename="llvm..ARM..VLD1d64QPseudo">VLD1d64QPseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64Q" title='llvm::ARM::VLD1d64Q' data-ref="llvm::ARM::VLD1d64Q" data-ref-filename="llvm..ARM..VLD1d64Q">VLD1d64Q</a>,     <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="197">197</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64QPseudoWB_fixed" title='llvm::ARM::VLD1d64QPseudoWB_fixed' data-ref="llvm::ARM::VLD1d64QPseudoWB_fixed" data-ref-filename="llvm..ARM..VLD1d64QPseudoWB_fixed">VLD1d64QPseudoWB_fixed</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64Qwb_fixed" title='llvm::ARM::VLD1d64Qwb_fixed' data-ref="llvm::ARM::VLD1d64Qwb_fixed" data-ref-filename="llvm..ARM..VLD1d64Qwb_fixed">VLD1d64Qwb_fixed</a>,   <b>true</b>,  <b>true</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="198">198</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64QPseudoWB_register" title='llvm::ARM::VLD1d64QPseudoWB_register' data-ref="llvm::ARM::VLD1d64QPseudoWB_register" data-ref-filename="llvm..ARM..VLD1d64QPseudoWB_register">VLD1d64QPseudoWB_register</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64Qwb_register" title='llvm::ARM::VLD1d64Qwb_register' data-ref="llvm::ARM::VLD1d64Qwb_register" data-ref-filename="llvm..ARM..VLD1d64Qwb_register">VLD1d64Qwb_register</a>,   <b>true</b>,  <b>true</b>, <b>true</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="199">199</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64TPseudo" title='llvm::ARM::VLD1d64TPseudo' data-ref="llvm::ARM::VLD1d64TPseudo" data-ref-filename="llvm..ARM..VLD1d64TPseudo">VLD1d64TPseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64T" title='llvm::ARM::VLD1d64T' data-ref="llvm::ARM::VLD1d64T" data-ref-filename="llvm..ARM..VLD1d64T">VLD1d64T</a>,     <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="200">200</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64TPseudoWB_fixed" title='llvm::ARM::VLD1d64TPseudoWB_fixed' data-ref="llvm::ARM::VLD1d64TPseudoWB_fixed" data-ref-filename="llvm..ARM..VLD1d64TPseudoWB_fixed">VLD1d64TPseudoWB_fixed</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64Twb_fixed" title='llvm::ARM::VLD1d64Twb_fixed' data-ref="llvm::ARM::VLD1d64Twb_fixed" data-ref-filename="llvm..ARM..VLD1d64Twb_fixed">VLD1d64Twb_fixed</a>,   <b>true</b>,  <b>true</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="201">201</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64TPseudoWB_register" title='llvm::ARM::VLD1d64TPseudoWB_register' data-ref="llvm::ARM::VLD1d64TPseudoWB_register" data-ref-filename="llvm..ARM..VLD1d64TPseudoWB_register">VLD1d64TPseudoWB_register</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64Twb_register" title='llvm::ARM::VLD1d64Twb_register' data-ref="llvm::ARM::VLD1d64Twb_register" data-ref-filename="llvm..ARM..VLD1d64Twb_register">VLD1d64Twb_register</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="202">202</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d8QPseudo" title='llvm::ARM::VLD1d8QPseudo' data-ref="llvm::ARM::VLD1d8QPseudo" data-ref-filename="llvm..ARM..VLD1d8QPseudo">VLD1d8QPseudo</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d8Q" title='llvm::ARM::VLD1d8Q' data-ref="llvm::ARM::VLD1d8Q" data-ref-filename="llvm..ARM..VLD1d8Q">VLD1d8Q</a>,      <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="203">203</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d8TPseudo" title='llvm::ARM::VLD1d8TPseudo' data-ref="llvm::ARM::VLD1d8TPseudo" data-ref-filename="llvm..ARM..VLD1d8TPseudo">VLD1d8TPseudo</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d8T" title='llvm::ARM::VLD1d8T' data-ref="llvm::ARM::VLD1d8T" data-ref-filename="llvm..ARM..VLD1d8T">VLD1d8T</a>,      <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="204">204</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q16HighQPseudo" title='llvm::ARM::VLD1q16HighQPseudo' data-ref="llvm::ARM::VLD1q16HighQPseudo" data-ref-filename="llvm..ARM..VLD1q16HighQPseudo">VLD1q16HighQPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d16Q" title='llvm::ARM::VLD1d16Q' data-ref="llvm::ARM::VLD1d16Q" data-ref-filename="llvm..ARM..VLD1d16Q">VLD1d16Q</a>,     <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleHighQSpc" title='(anonymous namespace)::SingleHighQSpc' data-ref="(anonymousnamespace)::SingleHighQSpc" data-ref-filename="(anonymousnamespace)..SingleHighQSpc">SingleHighQSpc</a>,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="205">205</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q16HighTPseudo" title='llvm::ARM::VLD1q16HighTPseudo' data-ref="llvm::ARM::VLD1q16HighTPseudo" data-ref-filename="llvm..ARM..VLD1q16HighTPseudo">VLD1q16HighTPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d16T" title='llvm::ARM::VLD1d16T' data-ref="llvm::ARM::VLD1d16T" data-ref-filename="llvm..ARM..VLD1d16T">VLD1d16T</a>,     <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleHighTSpc" title='(anonymous namespace)::SingleHighTSpc' data-ref="(anonymousnamespace)::SingleHighTSpc" data-ref-filename="(anonymousnamespace)..SingleHighTSpc">SingleHighTSpc</a>,  <var>3</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="206">206</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q16LowQPseudo_UPD" title='llvm::ARM::VLD1q16LowQPseudo_UPD' data-ref="llvm::ARM::VLD1q16LowQPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q16LowQPseudo_UPD">VLD1q16LowQPseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d16Qwb_fixed" title='llvm::ARM::VLD1d16Qwb_fixed' data-ref="llvm::ARM::VLD1d16Qwb_fixed" data-ref-filename="llvm..ARM..VLD1d16Qwb_fixed">VLD1d16Qwb_fixed</a>,   <b>true</b>,  <b>true</b>, <b>true</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</a>,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="207">207</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q16LowTPseudo_UPD" title='llvm::ARM::VLD1q16LowTPseudo_UPD' data-ref="llvm::ARM::VLD1q16LowTPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q16LowTPseudo_UPD">VLD1q16LowTPseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d16Twb_fixed" title='llvm::ARM::VLD1d16Twb_fixed' data-ref="llvm::ARM::VLD1d16Twb_fixed" data-ref-filename="llvm..ARM..VLD1d16Twb_fixed">VLD1d16Twb_fixed</a>,   <b>true</b>,  <b>true</b>, <b>true</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</a>,  <var>3</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="208">208</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q32HighQPseudo" title='llvm::ARM::VLD1q32HighQPseudo' data-ref="llvm::ARM::VLD1q32HighQPseudo" data-ref-filename="llvm..ARM..VLD1q32HighQPseudo">VLD1q32HighQPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d32Q" title='llvm::ARM::VLD1d32Q' data-ref="llvm::ARM::VLD1d32Q" data-ref-filename="llvm..ARM..VLD1d32Q">VLD1d32Q</a>,     <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleHighQSpc" title='(anonymous namespace)::SingleHighQSpc' data-ref="(anonymousnamespace)::SingleHighQSpc" data-ref-filename="(anonymousnamespace)..SingleHighQSpc">SingleHighQSpc</a>,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="209">209</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q32HighTPseudo" title='llvm::ARM::VLD1q32HighTPseudo' data-ref="llvm::ARM::VLD1q32HighTPseudo" data-ref-filename="llvm..ARM..VLD1q32HighTPseudo">VLD1q32HighTPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d32T" title='llvm::ARM::VLD1d32T' data-ref="llvm::ARM::VLD1d32T" data-ref-filename="llvm..ARM..VLD1d32T">VLD1d32T</a>,     <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleHighTSpc" title='(anonymous namespace)::SingleHighTSpc' data-ref="(anonymousnamespace)::SingleHighTSpc" data-ref-filename="(anonymousnamespace)..SingleHighTSpc">SingleHighTSpc</a>,  <var>3</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="210">210</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q32LowQPseudo_UPD" title='llvm::ARM::VLD1q32LowQPseudo_UPD' data-ref="llvm::ARM::VLD1q32LowQPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q32LowQPseudo_UPD">VLD1q32LowQPseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d32Qwb_fixed" title='llvm::ARM::VLD1d32Qwb_fixed' data-ref="llvm::ARM::VLD1d32Qwb_fixed" data-ref-filename="llvm..ARM..VLD1d32Qwb_fixed">VLD1d32Qwb_fixed</a>,   <b>true</b>,  <b>true</b>, <b>true</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</a>,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="211">211</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q32LowTPseudo_UPD" title='llvm::ARM::VLD1q32LowTPseudo_UPD' data-ref="llvm::ARM::VLD1q32LowTPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q32LowTPseudo_UPD">VLD1q32LowTPseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d32Twb_fixed" title='llvm::ARM::VLD1d32Twb_fixed' data-ref="llvm::ARM::VLD1d32Twb_fixed" data-ref-filename="llvm..ARM..VLD1d32Twb_fixed">VLD1d32Twb_fixed</a>,   <b>true</b>,  <b>true</b>, <b>true</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</a>,  <var>3</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="212">212</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64HighQPseudo" title='llvm::ARM::VLD1q64HighQPseudo' data-ref="llvm::ARM::VLD1q64HighQPseudo" data-ref-filename="llvm..ARM..VLD1q64HighQPseudo">VLD1q64HighQPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64Q" title='llvm::ARM::VLD1d64Q' data-ref="llvm::ARM::VLD1d64Q" data-ref-filename="llvm..ARM..VLD1d64Q">VLD1d64Q</a>,     <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleHighQSpc" title='(anonymous namespace)::SingleHighQSpc' data-ref="(anonymousnamespace)::SingleHighQSpc" data-ref-filename="(anonymousnamespace)..SingleHighQSpc">SingleHighQSpc</a>,  <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="213">213</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64HighTPseudo" title='llvm::ARM::VLD1q64HighTPseudo' data-ref="llvm::ARM::VLD1q64HighTPseudo" data-ref-filename="llvm..ARM..VLD1q64HighTPseudo">VLD1q64HighTPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64T" title='llvm::ARM::VLD1d64T' data-ref="llvm::ARM::VLD1d64T" data-ref-filename="llvm..ARM..VLD1d64T">VLD1d64T</a>,     <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleHighTSpc" title='(anonymous namespace)::SingleHighTSpc' data-ref="(anonymousnamespace)::SingleHighTSpc" data-ref-filename="(anonymousnamespace)..SingleHighTSpc">SingleHighTSpc</a>,  <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="214">214</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64LowQPseudo_UPD" title='llvm::ARM::VLD1q64LowQPseudo_UPD' data-ref="llvm::ARM::VLD1q64LowQPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q64LowQPseudo_UPD">VLD1q64LowQPseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64Qwb_fixed" title='llvm::ARM::VLD1d64Qwb_fixed' data-ref="llvm::ARM::VLD1d64Qwb_fixed" data-ref-filename="llvm..ARM..VLD1d64Qwb_fixed">VLD1d64Qwb_fixed</a>,   <b>true</b>,  <b>true</b>, <b>true</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</a>,  <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="215">215</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64LowTPseudo_UPD" title='llvm::ARM::VLD1q64LowTPseudo_UPD' data-ref="llvm::ARM::VLD1q64LowTPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q64LowTPseudo_UPD">VLD1q64LowTPseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64Twb_fixed" title='llvm::ARM::VLD1d64Twb_fixed' data-ref="llvm::ARM::VLD1d64Twb_fixed" data-ref-filename="llvm..ARM..VLD1d64Twb_fixed">VLD1d64Twb_fixed</a>,   <b>true</b>,  <b>true</b>, <b>true</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</a>,  <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="216">216</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q8HighQPseudo" title='llvm::ARM::VLD1q8HighQPseudo' data-ref="llvm::ARM::VLD1q8HighQPseudo" data-ref-filename="llvm..ARM..VLD1q8HighQPseudo">VLD1q8HighQPseudo</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d8Q" title='llvm::ARM::VLD1d8Q' data-ref="llvm::ARM::VLD1d8Q" data-ref-filename="llvm..ARM..VLD1d8Q">VLD1d8Q</a>,     <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleHighQSpc" title='(anonymous namespace)::SingleHighQSpc' data-ref="(anonymousnamespace)::SingleHighQSpc" data-ref-filename="(anonymousnamespace)..SingleHighQSpc">SingleHighQSpc</a>,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="217">217</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q8HighTPseudo" title='llvm::ARM::VLD1q8HighTPseudo' data-ref="llvm::ARM::VLD1q8HighTPseudo" data-ref-filename="llvm..ARM..VLD1q8HighTPseudo">VLD1q8HighTPseudo</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d8T" title='llvm::ARM::VLD1d8T' data-ref="llvm::ARM::VLD1d8T" data-ref-filename="llvm..ARM..VLD1d8T">VLD1d8T</a>,     <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleHighTSpc" title='(anonymous namespace)::SingleHighTSpc' data-ref="(anonymousnamespace)::SingleHighTSpc" data-ref-filename="(anonymousnamespace)..SingleHighTSpc">SingleHighTSpc</a>,  <var>3</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="218">218</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q8LowQPseudo_UPD" title='llvm::ARM::VLD1q8LowQPseudo_UPD' data-ref="llvm::ARM::VLD1q8LowQPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q8LowQPseudo_UPD">VLD1q8LowQPseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d8Qwb_fixed" title='llvm::ARM::VLD1d8Qwb_fixed' data-ref="llvm::ARM::VLD1d8Qwb_fixed" data-ref-filename="llvm..ARM..VLD1d8Qwb_fixed">VLD1d8Qwb_fixed</a>,   <b>true</b>,  <b>true</b>, <b>true</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</a>,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="219">219</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q8LowTPseudo_UPD" title='llvm::ARM::VLD1q8LowTPseudo_UPD' data-ref="llvm::ARM::VLD1q8LowTPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q8LowTPseudo_UPD">VLD1q8LowTPseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d8Twb_fixed" title='llvm::ARM::VLD1d8Twb_fixed' data-ref="llvm::ARM::VLD1d8Twb_fixed" data-ref-filename="llvm..ARM..VLD1d8Twb_fixed">VLD1d8Twb_fixed</a>,   <b>true</b>,  <b>true</b>, <b>true</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</a>,  <var>3</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="220">220</th><td></td></tr>
<tr><th id="221">221</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPq16EvenPseudo" title='llvm::ARM::VLD2DUPq16EvenPseudo' data-ref="llvm::ARM::VLD2DUPq16EvenPseudo" data-ref-filename="llvm..ARM..VLD2DUPq16EvenPseudo">VLD2DUPq16EvenPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd16x2" title='llvm::ARM::VLD2DUPd16x2' data-ref="llvm::ARM::VLD2DUPd16x2" data-ref-filename="llvm..ARM..VLD2DUPd16x2">VLD2DUPd16x2</a>,  <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>2</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="222">222</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPq16OddPseudo" title='llvm::ARM::VLD2DUPq16OddPseudo' data-ref="llvm::ARM::VLD2DUPq16OddPseudo" data-ref-filename="llvm..ARM..VLD2DUPq16OddPseudo">VLD2DUPq16OddPseudo</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd16x2" title='llvm::ARM::VLD2DUPd16x2' data-ref="llvm::ARM::VLD2DUPd16x2" data-ref-filename="llvm..ARM..VLD2DUPd16x2">VLD2DUPd16x2</a>,  <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>2</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="223">223</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPq32EvenPseudo" title='llvm::ARM::VLD2DUPq32EvenPseudo' data-ref="llvm::ARM::VLD2DUPq32EvenPseudo" data-ref-filename="llvm..ARM..VLD2DUPq32EvenPseudo">VLD2DUPq32EvenPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd32x2" title='llvm::ARM::VLD2DUPd32x2' data-ref="llvm::ARM::VLD2DUPd32x2" data-ref-filename="llvm..ARM..VLD2DUPd32x2">VLD2DUPd32x2</a>,  <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>2</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="224">224</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPq32OddPseudo" title='llvm::ARM::VLD2DUPq32OddPseudo' data-ref="llvm::ARM::VLD2DUPq32OddPseudo" data-ref-filename="llvm..ARM..VLD2DUPq32OddPseudo">VLD2DUPq32OddPseudo</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd32x2" title='llvm::ARM::VLD2DUPd32x2' data-ref="llvm::ARM::VLD2DUPd32x2" data-ref-filename="llvm..ARM..VLD2DUPd32x2">VLD2DUPd32x2</a>,  <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>2</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="225">225</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPq8EvenPseudo" title='llvm::ARM::VLD2DUPq8EvenPseudo' data-ref="llvm::ARM::VLD2DUPq8EvenPseudo" data-ref-filename="llvm..ARM..VLD2DUPq8EvenPseudo">VLD2DUPq8EvenPseudo</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd8x2" title='llvm::ARM::VLD2DUPd8x2' data-ref="llvm::ARM::VLD2DUPd8x2" data-ref-filename="llvm..ARM..VLD2DUPd8x2">VLD2DUPd8x2</a>,   <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>2</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="226">226</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPq8OddPseudo" title='llvm::ARM::VLD2DUPq8OddPseudo' data-ref="llvm::ARM::VLD2DUPq8OddPseudo" data-ref-filename="llvm..ARM..VLD2DUPq8OddPseudo">VLD2DUPq8OddPseudo</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd8x2" title='llvm::ARM::VLD2DUPd8x2' data-ref="llvm::ARM::VLD2DUPd8x2" data-ref-filename="llvm..ARM..VLD2DUPd8x2">VLD2DUPd8x2</a>,   <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>2</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="227">227</th><td></td></tr>
<tr><th id="228">228</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd16Pseudo" title='llvm::ARM::VLD2LNd16Pseudo' data-ref="llvm::ARM::VLD2LNd16Pseudo" data-ref-filename="llvm..ARM..VLD2LNd16Pseudo">VLD2LNd16Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd16" title='llvm::ARM::VLD2LNd16' data-ref="llvm::ARM::VLD2LNd16" data-ref-filename="llvm..ARM..VLD2LNd16">VLD2LNd16</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>2</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="229">229</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd16Pseudo_UPD" title='llvm::ARM::VLD2LNd16Pseudo_UPD' data-ref="llvm::ARM::VLD2LNd16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD2LNd16Pseudo_UPD">VLD2LNd16Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd16_UPD" title='llvm::ARM::VLD2LNd16_UPD' data-ref="llvm::ARM::VLD2LNd16_UPD" data-ref-filename="llvm..ARM..VLD2LNd16_UPD">VLD2LNd16_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>2</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="230">230</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd32Pseudo" title='llvm::ARM::VLD2LNd32Pseudo' data-ref="llvm::ARM::VLD2LNd32Pseudo" data-ref-filename="llvm..ARM..VLD2LNd32Pseudo">VLD2LNd32Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd32" title='llvm::ARM::VLD2LNd32' data-ref="llvm::ARM::VLD2LNd32" data-ref-filename="llvm..ARM..VLD2LNd32">VLD2LNd32</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>2</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="231">231</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd32Pseudo_UPD" title='llvm::ARM::VLD2LNd32Pseudo_UPD' data-ref="llvm::ARM::VLD2LNd32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD2LNd32Pseudo_UPD">VLD2LNd32Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd32_UPD" title='llvm::ARM::VLD2LNd32_UPD' data-ref="llvm::ARM::VLD2LNd32_UPD" data-ref-filename="llvm..ARM..VLD2LNd32_UPD">VLD2LNd32_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>2</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="232">232</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd8Pseudo" title='llvm::ARM::VLD2LNd8Pseudo' data-ref="llvm::ARM::VLD2LNd8Pseudo" data-ref-filename="llvm..ARM..VLD2LNd8Pseudo">VLD2LNd8Pseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd8" title='llvm::ARM::VLD2LNd8' data-ref="llvm::ARM::VLD2LNd8" data-ref-filename="llvm..ARM..VLD2LNd8">VLD2LNd8</a>,      <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>2</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="233">233</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd8Pseudo_UPD" title='llvm::ARM::VLD2LNd8Pseudo_UPD' data-ref="llvm::ARM::VLD2LNd8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD2LNd8Pseudo_UPD">VLD2LNd8Pseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd8_UPD" title='llvm::ARM::VLD2LNd8_UPD' data-ref="llvm::ARM::VLD2LNd8_UPD" data-ref-filename="llvm..ARM..VLD2LNd8_UPD">VLD2LNd8_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>2</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="234">234</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq16Pseudo" title='llvm::ARM::VLD2LNq16Pseudo' data-ref="llvm::ARM::VLD2LNq16Pseudo" data-ref-filename="llvm..ARM..VLD2LNq16Pseudo">VLD2LNq16Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq16" title='llvm::ARM::VLD2LNq16' data-ref="llvm::ARM::VLD2LNq16" data-ref-filename="llvm..ARM..VLD2LNq16">VLD2LNq16</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>2</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="235">235</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq16Pseudo_UPD" title='llvm::ARM::VLD2LNq16Pseudo_UPD' data-ref="llvm::ARM::VLD2LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD2LNq16Pseudo_UPD">VLD2LNq16Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq16_UPD" title='llvm::ARM::VLD2LNq16_UPD' data-ref="llvm::ARM::VLD2LNq16_UPD" data-ref-filename="llvm..ARM..VLD2LNq16_UPD">VLD2LNq16_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>2</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="236">236</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq32Pseudo" title='llvm::ARM::VLD2LNq32Pseudo' data-ref="llvm::ARM::VLD2LNq32Pseudo" data-ref-filename="llvm..ARM..VLD2LNq32Pseudo">VLD2LNq32Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq32" title='llvm::ARM::VLD2LNq32' data-ref="llvm::ARM::VLD2LNq32" data-ref-filename="llvm..ARM..VLD2LNq32">VLD2LNq32</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>2</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="237">237</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq32Pseudo_UPD" title='llvm::ARM::VLD2LNq32Pseudo_UPD' data-ref="llvm::ARM::VLD2LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD2LNq32Pseudo_UPD">VLD2LNq32Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq32_UPD" title='llvm::ARM::VLD2LNq32_UPD' data-ref="llvm::ARM::VLD2LNq32_UPD" data-ref-filename="llvm..ARM..VLD2LNq32_UPD">VLD2LNq32_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>2</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q16Pseudo" title='llvm::ARM::VLD2q16Pseudo' data-ref="llvm::ARM::VLD2q16Pseudo" data-ref-filename="llvm..ARM..VLD2q16Pseudo">VLD2q16Pseudo</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q16" title='llvm::ARM::VLD2q16' data-ref="llvm::ARM::VLD2q16" data-ref-filename="llvm..ARM..VLD2q16">VLD2q16</a>,      <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="240">240</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q16PseudoWB_fixed" title='llvm::ARM::VLD2q16PseudoWB_fixed' data-ref="llvm::ARM::VLD2q16PseudoWB_fixed" data-ref-filename="llvm..ARM..VLD2q16PseudoWB_fixed">VLD2q16PseudoWB_fixed</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q16wb_fixed" title='llvm::ARM::VLD2q16wb_fixed' data-ref="llvm::ARM::VLD2q16wb_fixed" data-ref-filename="llvm..ARM..VLD2q16wb_fixed">VLD2q16wb_fixed</a>, <b>true</b>, <b>true</b>, <b>false</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="241">241</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q16PseudoWB_register" title='llvm::ARM::VLD2q16PseudoWB_register' data-ref="llvm::ARM::VLD2q16PseudoWB_register" data-ref-filename="llvm..ARM..VLD2q16PseudoWB_register">VLD2q16PseudoWB_register</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q16wb_register" title='llvm::ARM::VLD2q16wb_register' data-ref="llvm::ARM::VLD2q16wb_register" data-ref-filename="llvm..ARM..VLD2q16wb_register">VLD2q16wb_register</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="242">242</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q32Pseudo" title='llvm::ARM::VLD2q32Pseudo' data-ref="llvm::ARM::VLD2q32Pseudo" data-ref-filename="llvm..ARM..VLD2q32Pseudo">VLD2q32Pseudo</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q32" title='llvm::ARM::VLD2q32' data-ref="llvm::ARM::VLD2q32" data-ref-filename="llvm..ARM..VLD2q32">VLD2q32</a>,      <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="243">243</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q32PseudoWB_fixed" title='llvm::ARM::VLD2q32PseudoWB_fixed' data-ref="llvm::ARM::VLD2q32PseudoWB_fixed" data-ref-filename="llvm..ARM..VLD2q32PseudoWB_fixed">VLD2q32PseudoWB_fixed</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q32wb_fixed" title='llvm::ARM::VLD2q32wb_fixed' data-ref="llvm::ARM::VLD2q32wb_fixed" data-ref-filename="llvm..ARM..VLD2q32wb_fixed">VLD2q32wb_fixed</a>, <b>true</b>, <b>true</b>, <b>false</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="244">244</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q32PseudoWB_register" title='llvm::ARM::VLD2q32PseudoWB_register' data-ref="llvm::ARM::VLD2q32PseudoWB_register" data-ref-filename="llvm..ARM..VLD2q32PseudoWB_register">VLD2q32PseudoWB_register</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q32wb_register" title='llvm::ARM::VLD2q32wb_register' data-ref="llvm::ARM::VLD2q32wb_register" data-ref-filename="llvm..ARM..VLD2q32wb_register">VLD2q32wb_register</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="245">245</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q8Pseudo" title='llvm::ARM::VLD2q8Pseudo' data-ref="llvm::ARM::VLD2q8Pseudo" data-ref-filename="llvm..ARM..VLD2q8Pseudo">VLD2q8Pseudo</a>,        <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q8" title='llvm::ARM::VLD2q8' data-ref="llvm::ARM::VLD2q8" data-ref-filename="llvm..ARM..VLD2q8">VLD2q8</a>,       <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="246">246</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q8PseudoWB_fixed" title='llvm::ARM::VLD2q8PseudoWB_fixed' data-ref="llvm::ARM::VLD2q8PseudoWB_fixed" data-ref-filename="llvm..ARM..VLD2q8PseudoWB_fixed">VLD2q8PseudoWB_fixed</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q8wb_fixed" title='llvm::ARM::VLD2q8wb_fixed' data-ref="llvm::ARM::VLD2q8wb_fixed" data-ref-filename="llvm..ARM..VLD2q8wb_fixed">VLD2q8wb_fixed</a>, <b>true</b>, <b>true</b>, <b>false</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="247">247</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q8PseudoWB_register" title='llvm::ARM::VLD2q8PseudoWB_register' data-ref="llvm::ARM::VLD2q8PseudoWB_register" data-ref-filename="llvm..ARM..VLD2q8PseudoWB_register">VLD2q8PseudoWB_register</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q8wb_register" title='llvm::ARM::VLD2q8wb_register' data-ref="llvm::ARM::VLD2q8wb_register" data-ref-filename="llvm..ARM..VLD2q8wb_register">VLD2q8wb_register</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="248">248</th><td></td></tr>
<tr><th id="249">249</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPd16Pseudo" title='llvm::ARM::VLD3DUPd16Pseudo' data-ref="llvm::ARM::VLD3DUPd16Pseudo" data-ref-filename="llvm..ARM..VLD3DUPd16Pseudo">VLD3DUPd16Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPd16" title='llvm::ARM::VLD3DUPd16' data-ref="llvm::ARM::VLD3DUPd16" data-ref-filename="llvm..ARM..VLD3DUPd16">VLD3DUPd16</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>3</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="250">250</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPd16Pseudo_UPD" title='llvm::ARM::VLD3DUPd16Pseudo_UPD' data-ref="llvm::ARM::VLD3DUPd16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3DUPd16Pseudo_UPD">VLD3DUPd16Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPd16_UPD" title='llvm::ARM::VLD3DUPd16_UPD' data-ref="llvm::ARM::VLD3DUPd16_UPD" data-ref-filename="llvm..ARM..VLD3DUPd16_UPD">VLD3DUPd16_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>3</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="251">251</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPd32Pseudo" title='llvm::ARM::VLD3DUPd32Pseudo' data-ref="llvm::ARM::VLD3DUPd32Pseudo" data-ref-filename="llvm..ARM..VLD3DUPd32Pseudo">VLD3DUPd32Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPd32" title='llvm::ARM::VLD3DUPd32' data-ref="llvm::ARM::VLD3DUPd32" data-ref-filename="llvm..ARM..VLD3DUPd32">VLD3DUPd32</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>3</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="252">252</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPd32Pseudo_UPD" title='llvm::ARM::VLD3DUPd32Pseudo_UPD' data-ref="llvm::ARM::VLD3DUPd32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3DUPd32Pseudo_UPD">VLD3DUPd32Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPd32_UPD" title='llvm::ARM::VLD3DUPd32_UPD' data-ref="llvm::ARM::VLD3DUPd32_UPD" data-ref-filename="llvm..ARM..VLD3DUPd32_UPD">VLD3DUPd32_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>3</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="253">253</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPd8Pseudo" title='llvm::ARM::VLD3DUPd8Pseudo' data-ref="llvm::ARM::VLD3DUPd8Pseudo" data-ref-filename="llvm..ARM..VLD3DUPd8Pseudo">VLD3DUPd8Pseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPd8" title='llvm::ARM::VLD3DUPd8' data-ref="llvm::ARM::VLD3DUPd8" data-ref-filename="llvm..ARM..VLD3DUPd8">VLD3DUPd8</a>,      <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>3</var>, <var>8</var>,<b>true</b>},</td></tr>
<tr><th id="254">254</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPd8Pseudo_UPD" title='llvm::ARM::VLD3DUPd8Pseudo_UPD' data-ref="llvm::ARM::VLD3DUPd8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3DUPd8Pseudo_UPD">VLD3DUPd8Pseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPd8_UPD" title='llvm::ARM::VLD3DUPd8_UPD' data-ref="llvm::ARM::VLD3DUPd8_UPD" data-ref-filename="llvm..ARM..VLD3DUPd8_UPD">VLD3DUPd8_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>3</var>, <var>8</var>,<b>true</b>},</td></tr>
<tr><th id="255">255</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq16EvenPseudo" title='llvm::ARM::VLD3DUPq16EvenPseudo' data-ref="llvm::ARM::VLD3DUPq16EvenPseudo" data-ref-filename="llvm..ARM..VLD3DUPq16EvenPseudo">VLD3DUPq16EvenPseudo</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq16" title='llvm::ARM::VLD3DUPq16' data-ref="llvm::ARM::VLD3DUPq16" data-ref-filename="llvm..ARM..VLD3DUPq16">VLD3DUPq16</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="256">256</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq16OddPseudo" title='llvm::ARM::VLD3DUPq16OddPseudo' data-ref="llvm::ARM::VLD3DUPq16OddPseudo" data-ref-filename="llvm..ARM..VLD3DUPq16OddPseudo">VLD3DUPq16OddPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq16" title='llvm::ARM::VLD3DUPq16' data-ref="llvm::ARM::VLD3DUPq16" data-ref-filename="llvm..ARM..VLD3DUPq16">VLD3DUPq16</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="257">257</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq32EvenPseudo" title='llvm::ARM::VLD3DUPq32EvenPseudo' data-ref="llvm::ARM::VLD3DUPq32EvenPseudo" data-ref-filename="llvm..ARM..VLD3DUPq32EvenPseudo">VLD3DUPq32EvenPseudo</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq32" title='llvm::ARM::VLD3DUPq32' data-ref="llvm::ARM::VLD3DUPq32" data-ref-filename="llvm..ARM..VLD3DUPq32">VLD3DUPq32</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="258">258</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq32OddPseudo" title='llvm::ARM::VLD3DUPq32OddPseudo' data-ref="llvm::ARM::VLD3DUPq32OddPseudo" data-ref-filename="llvm..ARM..VLD3DUPq32OddPseudo">VLD3DUPq32OddPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq32" title='llvm::ARM::VLD3DUPq32' data-ref="llvm::ARM::VLD3DUPq32" data-ref-filename="llvm..ARM..VLD3DUPq32">VLD3DUPq32</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="259">259</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq8EvenPseudo" title='llvm::ARM::VLD3DUPq8EvenPseudo' data-ref="llvm::ARM::VLD3DUPq8EvenPseudo" data-ref-filename="llvm..ARM..VLD3DUPq8EvenPseudo">VLD3DUPq8EvenPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq8" title='llvm::ARM::VLD3DUPq8' data-ref="llvm::ARM::VLD3DUPq8" data-ref-filename="llvm..ARM..VLD3DUPq8">VLD3DUPq8</a>,      <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="260">260</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq8OddPseudo" title='llvm::ARM::VLD3DUPq8OddPseudo' data-ref="llvm::ARM::VLD3DUPq8OddPseudo" data-ref-filename="llvm..ARM..VLD3DUPq8OddPseudo">VLD3DUPq8OddPseudo</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq8" title='llvm::ARM::VLD3DUPq8' data-ref="llvm::ARM::VLD3DUPq8" data-ref-filename="llvm..ARM..VLD3DUPq8">VLD3DUPq8</a>,      <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNd16Pseudo" title='llvm::ARM::VLD3LNd16Pseudo' data-ref="llvm::ARM::VLD3LNd16Pseudo" data-ref-filename="llvm..ARM..VLD3LNd16Pseudo">VLD3LNd16Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNd16" title='llvm::ARM::VLD3LNd16' data-ref="llvm::ARM::VLD3LNd16" data-ref-filename="llvm..ARM..VLD3LNd16">VLD3LNd16</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="263">263</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNd16Pseudo_UPD" title='llvm::ARM::VLD3LNd16Pseudo_UPD' data-ref="llvm::ARM::VLD3LNd16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3LNd16Pseudo_UPD">VLD3LNd16Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNd16_UPD" title='llvm::ARM::VLD3LNd16_UPD' data-ref="llvm::ARM::VLD3LNd16_UPD" data-ref-filename="llvm..ARM..VLD3LNd16_UPD">VLD3LNd16_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="264">264</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNd32Pseudo" title='llvm::ARM::VLD3LNd32Pseudo' data-ref="llvm::ARM::VLD3LNd32Pseudo" data-ref-filename="llvm..ARM..VLD3LNd32Pseudo">VLD3LNd32Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNd32" title='llvm::ARM::VLD3LNd32' data-ref="llvm::ARM::VLD3LNd32" data-ref-filename="llvm..ARM..VLD3LNd32">VLD3LNd32</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="265">265</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNd32Pseudo_UPD" title='llvm::ARM::VLD3LNd32Pseudo_UPD' data-ref="llvm::ARM::VLD3LNd32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3LNd32Pseudo_UPD">VLD3LNd32Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNd32_UPD" title='llvm::ARM::VLD3LNd32_UPD' data-ref="llvm::ARM::VLD3LNd32_UPD" data-ref-filename="llvm..ARM..VLD3LNd32_UPD">VLD3LNd32_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="266">266</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNd8Pseudo" title='llvm::ARM::VLD3LNd8Pseudo' data-ref="llvm::ARM::VLD3LNd8Pseudo" data-ref-filename="llvm..ARM..VLD3LNd8Pseudo">VLD3LNd8Pseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNd8" title='llvm::ARM::VLD3LNd8' data-ref="llvm::ARM::VLD3LNd8" data-ref-filename="llvm..ARM..VLD3LNd8">VLD3LNd8</a>,      <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="267">267</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNd8Pseudo_UPD" title='llvm::ARM::VLD3LNd8Pseudo_UPD' data-ref="llvm::ARM::VLD3LNd8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3LNd8Pseudo_UPD">VLD3LNd8Pseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNd8_UPD" title='llvm::ARM::VLD3LNd8_UPD' data-ref="llvm::ARM::VLD3LNd8_UPD" data-ref-filename="llvm..ARM..VLD3LNd8_UPD">VLD3LNd8_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="268">268</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNq16Pseudo" title='llvm::ARM::VLD3LNq16Pseudo' data-ref="llvm::ARM::VLD3LNq16Pseudo" data-ref-filename="llvm..ARM..VLD3LNq16Pseudo">VLD3LNq16Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNq16" title='llvm::ARM::VLD3LNq16' data-ref="llvm::ARM::VLD3LNq16" data-ref-filename="llvm..ARM..VLD3LNq16">VLD3LNq16</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="269">269</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNq16Pseudo_UPD" title='llvm::ARM::VLD3LNq16Pseudo_UPD' data-ref="llvm::ARM::VLD3LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3LNq16Pseudo_UPD">VLD3LNq16Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNq16_UPD" title='llvm::ARM::VLD3LNq16_UPD' data-ref="llvm::ARM::VLD3LNq16_UPD" data-ref-filename="llvm..ARM..VLD3LNq16_UPD">VLD3LNq16_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="270">270</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNq32Pseudo" title='llvm::ARM::VLD3LNq32Pseudo' data-ref="llvm::ARM::VLD3LNq32Pseudo" data-ref-filename="llvm..ARM..VLD3LNq32Pseudo">VLD3LNq32Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNq32" title='llvm::ARM::VLD3LNq32' data-ref="llvm::ARM::VLD3LNq32" data-ref-filename="llvm..ARM..VLD3LNq32">VLD3LNq32</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="271">271</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNq32Pseudo_UPD" title='llvm::ARM::VLD3LNq32Pseudo_UPD' data-ref="llvm::ARM::VLD3LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3LNq32Pseudo_UPD">VLD3LNq32Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNq32_UPD" title='llvm::ARM::VLD3LNq32_UPD' data-ref="llvm::ARM::VLD3LNq32_UPD" data-ref-filename="llvm..ARM..VLD3LNq32_UPD">VLD3LNq32_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="272">272</th><td></td></tr>
<tr><th id="273">273</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d16Pseudo" title='llvm::ARM::VLD3d16Pseudo' data-ref="llvm::ARM::VLD3d16Pseudo" data-ref-filename="llvm..ARM..VLD3d16Pseudo">VLD3d16Pseudo</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d16" title='llvm::ARM::VLD3d16' data-ref="llvm::ARM::VLD3d16" data-ref-filename="llvm..ARM..VLD3d16">VLD3d16</a>,      <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="274">274</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d16Pseudo_UPD" title='llvm::ARM::VLD3d16Pseudo_UPD' data-ref="llvm::ARM::VLD3d16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3d16Pseudo_UPD">VLD3d16Pseudo_UPD</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d16_UPD" title='llvm::ARM::VLD3d16_UPD' data-ref="llvm::ARM::VLD3d16_UPD" data-ref-filename="llvm..ARM..VLD3d16_UPD">VLD3d16_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="275">275</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d32Pseudo" title='llvm::ARM::VLD3d32Pseudo' data-ref="llvm::ARM::VLD3d32Pseudo" data-ref-filename="llvm..ARM..VLD3d32Pseudo">VLD3d32Pseudo</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d32" title='llvm::ARM::VLD3d32' data-ref="llvm::ARM::VLD3d32" data-ref-filename="llvm..ARM..VLD3d32">VLD3d32</a>,      <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="276">276</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d32Pseudo_UPD" title='llvm::ARM::VLD3d32Pseudo_UPD' data-ref="llvm::ARM::VLD3d32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3d32Pseudo_UPD">VLD3d32Pseudo_UPD</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d32_UPD" title='llvm::ARM::VLD3d32_UPD' data-ref="llvm::ARM::VLD3d32_UPD" data-ref-filename="llvm..ARM..VLD3d32_UPD">VLD3d32_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="277">277</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d8Pseudo" title='llvm::ARM::VLD3d8Pseudo' data-ref="llvm::ARM::VLD3d8Pseudo" data-ref-filename="llvm..ARM..VLD3d8Pseudo">VLD3d8Pseudo</a>,        <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d8" title='llvm::ARM::VLD3d8' data-ref="llvm::ARM::VLD3d8" data-ref-filename="llvm..ARM..VLD3d8">VLD3d8</a>,       <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="278">278</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d8Pseudo_UPD" title='llvm::ARM::VLD3d8Pseudo_UPD' data-ref="llvm::ARM::VLD3d8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3d8Pseudo_UPD">VLD3d8Pseudo_UPD</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d8_UPD" title='llvm::ARM::VLD3d8_UPD' data-ref="llvm::ARM::VLD3d8_UPD" data-ref-filename="llvm..ARM..VLD3d8_UPD">VLD3d8_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="279">279</th><td></td></tr>
<tr><th id="280">280</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q16Pseudo_UPD" title='llvm::ARM::VLD3q16Pseudo_UPD' data-ref="llvm::ARM::VLD3q16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3q16Pseudo_UPD">VLD3q16Pseudo_UPD</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q16_UPD" title='llvm::ARM::VLD3q16_UPD' data-ref="llvm::ARM::VLD3q16_UPD" data-ref-filename="llvm..ARM..VLD3q16_UPD">VLD3q16_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="281">281</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q16oddPseudo" title='llvm::ARM::VLD3q16oddPseudo' data-ref="llvm::ARM::VLD3q16oddPseudo" data-ref-filename="llvm..ARM..VLD3q16oddPseudo">VLD3q16oddPseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q16" title='llvm::ARM::VLD3q16' data-ref="llvm::ARM::VLD3q16" data-ref-filename="llvm..ARM..VLD3q16">VLD3q16</a>,     <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="282">282</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q16oddPseudo_UPD" title='llvm::ARM::VLD3q16oddPseudo_UPD' data-ref="llvm::ARM::VLD3q16oddPseudo_UPD" data-ref-filename="llvm..ARM..VLD3q16oddPseudo_UPD">VLD3q16oddPseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q16_UPD" title='llvm::ARM::VLD3q16_UPD' data-ref="llvm::ARM::VLD3q16_UPD" data-ref-filename="llvm..ARM..VLD3q16_UPD">VLD3q16_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="283">283</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q32Pseudo_UPD" title='llvm::ARM::VLD3q32Pseudo_UPD' data-ref="llvm::ARM::VLD3q32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3q32Pseudo_UPD">VLD3q32Pseudo_UPD</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q32_UPD" title='llvm::ARM::VLD3q32_UPD' data-ref="llvm::ARM::VLD3q32_UPD" data-ref-filename="llvm..ARM..VLD3q32_UPD">VLD3q32_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="284">284</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q32oddPseudo" title='llvm::ARM::VLD3q32oddPseudo' data-ref="llvm::ARM::VLD3q32oddPseudo" data-ref-filename="llvm..ARM..VLD3q32oddPseudo">VLD3q32oddPseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q32" title='llvm::ARM::VLD3q32' data-ref="llvm::ARM::VLD3q32" data-ref-filename="llvm..ARM..VLD3q32">VLD3q32</a>,     <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="285">285</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q32oddPseudo_UPD" title='llvm::ARM::VLD3q32oddPseudo_UPD' data-ref="llvm::ARM::VLD3q32oddPseudo_UPD" data-ref-filename="llvm..ARM..VLD3q32oddPseudo_UPD">VLD3q32oddPseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q32_UPD" title='llvm::ARM::VLD3q32_UPD' data-ref="llvm::ARM::VLD3q32_UPD" data-ref-filename="llvm..ARM..VLD3q32_UPD">VLD3q32_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="286">286</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q8Pseudo_UPD" title='llvm::ARM::VLD3q8Pseudo_UPD' data-ref="llvm::ARM::VLD3q8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3q8Pseudo_UPD">VLD3q8Pseudo_UPD</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q8_UPD" title='llvm::ARM::VLD3q8_UPD' data-ref="llvm::ARM::VLD3q8_UPD" data-ref-filename="llvm..ARM..VLD3q8_UPD">VLD3q8_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="287">287</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q8oddPseudo" title='llvm::ARM::VLD3q8oddPseudo' data-ref="llvm::ARM::VLD3q8oddPseudo" data-ref-filename="llvm..ARM..VLD3q8oddPseudo">VLD3q8oddPseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q8" title='llvm::ARM::VLD3q8' data-ref="llvm::ARM::VLD3q8" data-ref-filename="llvm..ARM..VLD3q8">VLD3q8</a>,      <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="288">288</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q8oddPseudo_UPD" title='llvm::ARM::VLD3q8oddPseudo_UPD' data-ref="llvm::ARM::VLD3q8oddPseudo_UPD" data-ref-filename="llvm..ARM..VLD3q8oddPseudo_UPD">VLD3q8oddPseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q8_UPD" title='llvm::ARM::VLD3q8_UPD' data-ref="llvm::ARM::VLD3q8_UPD" data-ref-filename="llvm..ARM..VLD3q8_UPD">VLD3q8_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="289">289</th><td></td></tr>
<tr><th id="290">290</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd16Pseudo" title='llvm::ARM::VLD4DUPd16Pseudo' data-ref="llvm::ARM::VLD4DUPd16Pseudo" data-ref-filename="llvm..ARM..VLD4DUPd16Pseudo">VLD4DUPd16Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd16" title='llvm::ARM::VLD4DUPd16' data-ref="llvm::ARM::VLD4DUPd16" data-ref-filename="llvm..ARM..VLD4DUPd16">VLD4DUPd16</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>4</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="291">291</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd16Pseudo_UPD" title='llvm::ARM::VLD4DUPd16Pseudo_UPD' data-ref="llvm::ARM::VLD4DUPd16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4DUPd16Pseudo_UPD">VLD4DUPd16Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd16_UPD" title='llvm::ARM::VLD4DUPd16_UPD' data-ref="llvm::ARM::VLD4DUPd16_UPD" data-ref-filename="llvm..ARM..VLD4DUPd16_UPD">VLD4DUPd16_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>4</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="292">292</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd32Pseudo" title='llvm::ARM::VLD4DUPd32Pseudo' data-ref="llvm::ARM::VLD4DUPd32Pseudo" data-ref-filename="llvm..ARM..VLD4DUPd32Pseudo">VLD4DUPd32Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd32" title='llvm::ARM::VLD4DUPd32' data-ref="llvm::ARM::VLD4DUPd32" data-ref-filename="llvm..ARM..VLD4DUPd32">VLD4DUPd32</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>4</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="293">293</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd32Pseudo_UPD" title='llvm::ARM::VLD4DUPd32Pseudo_UPD' data-ref="llvm::ARM::VLD4DUPd32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4DUPd32Pseudo_UPD">VLD4DUPd32Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd32_UPD" title='llvm::ARM::VLD4DUPd32_UPD' data-ref="llvm::ARM::VLD4DUPd32_UPD" data-ref-filename="llvm..ARM..VLD4DUPd32_UPD">VLD4DUPd32_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>4</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="294">294</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd8Pseudo" title='llvm::ARM::VLD4DUPd8Pseudo' data-ref="llvm::ARM::VLD4DUPd8Pseudo" data-ref-filename="llvm..ARM..VLD4DUPd8Pseudo">VLD4DUPd8Pseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd8" title='llvm::ARM::VLD4DUPd8' data-ref="llvm::ARM::VLD4DUPd8" data-ref-filename="llvm..ARM..VLD4DUPd8">VLD4DUPd8</a>,      <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>4</var>, <var>8</var>,<b>true</b>},</td></tr>
<tr><th id="295">295</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd8Pseudo_UPD" title='llvm::ARM::VLD4DUPd8Pseudo_UPD' data-ref="llvm::ARM::VLD4DUPd8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4DUPd8Pseudo_UPD">VLD4DUPd8Pseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd8_UPD" title='llvm::ARM::VLD4DUPd8_UPD' data-ref="llvm::ARM::VLD4DUPd8_UPD" data-ref-filename="llvm..ARM..VLD4DUPd8_UPD">VLD4DUPd8_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>4</var>, <var>8</var>,<b>true</b>},</td></tr>
<tr><th id="296">296</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq16EvenPseudo" title='llvm::ARM::VLD4DUPq16EvenPseudo' data-ref="llvm::ARM::VLD4DUPq16EvenPseudo" data-ref-filename="llvm..ARM..VLD4DUPq16EvenPseudo">VLD4DUPq16EvenPseudo</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq16" title='llvm::ARM::VLD4DUPq16' data-ref="llvm::ARM::VLD4DUPq16" data-ref-filename="llvm..ARM..VLD4DUPq16">VLD4DUPq16</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="297">297</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq16OddPseudo" title='llvm::ARM::VLD4DUPq16OddPseudo' data-ref="llvm::ARM::VLD4DUPq16OddPseudo" data-ref-filename="llvm..ARM..VLD4DUPq16OddPseudo">VLD4DUPq16OddPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq16" title='llvm::ARM::VLD4DUPq16' data-ref="llvm::ARM::VLD4DUPq16" data-ref-filename="llvm..ARM..VLD4DUPq16">VLD4DUPq16</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="298">298</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq32EvenPseudo" title='llvm::ARM::VLD4DUPq32EvenPseudo' data-ref="llvm::ARM::VLD4DUPq32EvenPseudo" data-ref-filename="llvm..ARM..VLD4DUPq32EvenPseudo">VLD4DUPq32EvenPseudo</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq32" title='llvm::ARM::VLD4DUPq32' data-ref="llvm::ARM::VLD4DUPq32" data-ref-filename="llvm..ARM..VLD4DUPq32">VLD4DUPq32</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="299">299</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq32OddPseudo" title='llvm::ARM::VLD4DUPq32OddPseudo' data-ref="llvm::ARM::VLD4DUPq32OddPseudo" data-ref-filename="llvm..ARM..VLD4DUPq32OddPseudo">VLD4DUPq32OddPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq32" title='llvm::ARM::VLD4DUPq32' data-ref="llvm::ARM::VLD4DUPq32" data-ref-filename="llvm..ARM..VLD4DUPq32">VLD4DUPq32</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="300">300</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq8EvenPseudo" title='llvm::ARM::VLD4DUPq8EvenPseudo' data-ref="llvm::ARM::VLD4DUPq8EvenPseudo" data-ref-filename="llvm..ARM..VLD4DUPq8EvenPseudo">VLD4DUPq8EvenPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq8" title='llvm::ARM::VLD4DUPq8' data-ref="llvm::ARM::VLD4DUPq8" data-ref-filename="llvm..ARM..VLD4DUPq8">VLD4DUPq8</a>,      <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="301">301</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq8OddPseudo" title='llvm::ARM::VLD4DUPq8OddPseudo' data-ref="llvm::ARM::VLD4DUPq8OddPseudo" data-ref-filename="llvm..ARM..VLD4DUPq8OddPseudo">VLD4DUPq8OddPseudo</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq8" title='llvm::ARM::VLD4DUPq8' data-ref="llvm::ARM::VLD4DUPq8" data-ref-filename="llvm..ARM..VLD4DUPq8">VLD4DUPq8</a>,      <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="302">302</th><td></td></tr>
<tr><th id="303">303</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd16Pseudo" title='llvm::ARM::VLD4LNd16Pseudo' data-ref="llvm::ARM::VLD4LNd16Pseudo" data-ref-filename="llvm..ARM..VLD4LNd16Pseudo">VLD4LNd16Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd16" title='llvm::ARM::VLD4LNd16' data-ref="llvm::ARM::VLD4LNd16" data-ref-filename="llvm..ARM..VLD4LNd16">VLD4LNd16</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="304">304</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd16Pseudo_UPD" title='llvm::ARM::VLD4LNd16Pseudo_UPD' data-ref="llvm::ARM::VLD4LNd16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4LNd16Pseudo_UPD">VLD4LNd16Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd16_UPD" title='llvm::ARM::VLD4LNd16_UPD' data-ref="llvm::ARM::VLD4LNd16_UPD" data-ref-filename="llvm..ARM..VLD4LNd16_UPD">VLD4LNd16_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="305">305</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd32Pseudo" title='llvm::ARM::VLD4LNd32Pseudo' data-ref="llvm::ARM::VLD4LNd32Pseudo" data-ref-filename="llvm..ARM..VLD4LNd32Pseudo">VLD4LNd32Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd32" title='llvm::ARM::VLD4LNd32' data-ref="llvm::ARM::VLD4LNd32" data-ref-filename="llvm..ARM..VLD4LNd32">VLD4LNd32</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="306">306</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd32Pseudo_UPD" title='llvm::ARM::VLD4LNd32Pseudo_UPD' data-ref="llvm::ARM::VLD4LNd32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4LNd32Pseudo_UPD">VLD4LNd32Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd32_UPD" title='llvm::ARM::VLD4LNd32_UPD' data-ref="llvm::ARM::VLD4LNd32_UPD" data-ref-filename="llvm..ARM..VLD4LNd32_UPD">VLD4LNd32_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="307">307</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd8Pseudo" title='llvm::ARM::VLD4LNd8Pseudo' data-ref="llvm::ARM::VLD4LNd8Pseudo" data-ref-filename="llvm..ARM..VLD4LNd8Pseudo">VLD4LNd8Pseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd8" title='llvm::ARM::VLD4LNd8' data-ref="llvm::ARM::VLD4LNd8" data-ref-filename="llvm..ARM..VLD4LNd8">VLD4LNd8</a>,      <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="308">308</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd8Pseudo_UPD" title='llvm::ARM::VLD4LNd8Pseudo_UPD' data-ref="llvm::ARM::VLD4LNd8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4LNd8Pseudo_UPD">VLD4LNd8Pseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd8_UPD" title='llvm::ARM::VLD4LNd8_UPD' data-ref="llvm::ARM::VLD4LNd8_UPD" data-ref-filename="llvm..ARM..VLD4LNd8_UPD">VLD4LNd8_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="309">309</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq16Pseudo" title='llvm::ARM::VLD4LNq16Pseudo' data-ref="llvm::ARM::VLD4LNq16Pseudo" data-ref-filename="llvm..ARM..VLD4LNq16Pseudo">VLD4LNq16Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq16" title='llvm::ARM::VLD4LNq16' data-ref="llvm::ARM::VLD4LNq16" data-ref-filename="llvm..ARM..VLD4LNq16">VLD4LNq16</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="310">310</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq16Pseudo_UPD" title='llvm::ARM::VLD4LNq16Pseudo_UPD' data-ref="llvm::ARM::VLD4LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4LNq16Pseudo_UPD">VLD4LNq16Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq16_UPD" title='llvm::ARM::VLD4LNq16_UPD' data-ref="llvm::ARM::VLD4LNq16_UPD" data-ref-filename="llvm..ARM..VLD4LNq16_UPD">VLD4LNq16_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="311">311</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq32Pseudo" title='llvm::ARM::VLD4LNq32Pseudo' data-ref="llvm::ARM::VLD4LNq32Pseudo" data-ref-filename="llvm..ARM..VLD4LNq32Pseudo">VLD4LNq32Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq32" title='llvm::ARM::VLD4LNq32' data-ref="llvm::ARM::VLD4LNq32" data-ref-filename="llvm..ARM..VLD4LNq32">VLD4LNq32</a>,     <b>true</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="312">312</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq32Pseudo_UPD" title='llvm::ARM::VLD4LNq32Pseudo_UPD' data-ref="llvm::ARM::VLD4LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4LNq32Pseudo_UPD">VLD4LNq32Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq32_UPD" title='llvm::ARM::VLD4LNq32_UPD' data-ref="llvm::ARM::VLD4LNq32_UPD" data-ref-filename="llvm..ARM..VLD4LNq32_UPD">VLD4LNq32_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="313">313</th><td></td></tr>
<tr><th id="314">314</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d16Pseudo" title='llvm::ARM::VLD4d16Pseudo' data-ref="llvm::ARM::VLD4d16Pseudo" data-ref-filename="llvm..ARM..VLD4d16Pseudo">VLD4d16Pseudo</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d16" title='llvm::ARM::VLD4d16' data-ref="llvm::ARM::VLD4d16" data-ref-filename="llvm..ARM..VLD4d16">VLD4d16</a>,      <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="315">315</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d16Pseudo_UPD" title='llvm::ARM::VLD4d16Pseudo_UPD' data-ref="llvm::ARM::VLD4d16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4d16Pseudo_UPD">VLD4d16Pseudo_UPD</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d16_UPD" title='llvm::ARM::VLD4d16_UPD' data-ref="llvm::ARM::VLD4d16_UPD" data-ref-filename="llvm..ARM..VLD4d16_UPD">VLD4d16_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="316">316</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d32Pseudo" title='llvm::ARM::VLD4d32Pseudo' data-ref="llvm::ARM::VLD4d32Pseudo" data-ref-filename="llvm..ARM..VLD4d32Pseudo">VLD4d32Pseudo</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d32" title='llvm::ARM::VLD4d32' data-ref="llvm::ARM::VLD4d32" data-ref-filename="llvm..ARM..VLD4d32">VLD4d32</a>,      <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="317">317</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d32Pseudo_UPD" title='llvm::ARM::VLD4d32Pseudo_UPD' data-ref="llvm::ARM::VLD4d32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4d32Pseudo_UPD">VLD4d32Pseudo_UPD</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d32_UPD" title='llvm::ARM::VLD4d32_UPD' data-ref="llvm::ARM::VLD4d32_UPD" data-ref-filename="llvm..ARM..VLD4d32_UPD">VLD4d32_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="318">318</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d8Pseudo" title='llvm::ARM::VLD4d8Pseudo' data-ref="llvm::ARM::VLD4d8Pseudo" data-ref-filename="llvm..ARM..VLD4d8Pseudo">VLD4d8Pseudo</a>,        <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d8" title='llvm::ARM::VLD4d8' data-ref="llvm::ARM::VLD4d8" data-ref-filename="llvm..ARM..VLD4d8">VLD4d8</a>,       <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="319">319</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d8Pseudo_UPD" title='llvm::ARM::VLD4d8Pseudo_UPD' data-ref="llvm::ARM::VLD4d8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4d8Pseudo_UPD">VLD4d8Pseudo_UPD</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d8_UPD" title='llvm::ARM::VLD4d8_UPD' data-ref="llvm::ARM::VLD4d8_UPD" data-ref-filename="llvm..ARM..VLD4d8_UPD">VLD4d8_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="320">320</th><td></td></tr>
<tr><th id="321">321</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q16Pseudo_UPD" title='llvm::ARM::VLD4q16Pseudo_UPD' data-ref="llvm::ARM::VLD4q16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4q16Pseudo_UPD">VLD4q16Pseudo_UPD</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q16_UPD" title='llvm::ARM::VLD4q16_UPD' data-ref="llvm::ARM::VLD4q16_UPD" data-ref-filename="llvm..ARM..VLD4q16_UPD">VLD4q16_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="322">322</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q16oddPseudo" title='llvm::ARM::VLD4q16oddPseudo' data-ref="llvm::ARM::VLD4q16oddPseudo" data-ref-filename="llvm..ARM..VLD4q16oddPseudo">VLD4q16oddPseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q16" title='llvm::ARM::VLD4q16' data-ref="llvm::ARM::VLD4q16" data-ref-filename="llvm..ARM..VLD4q16">VLD4q16</a>,     <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="323">323</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q16oddPseudo_UPD" title='llvm::ARM::VLD4q16oddPseudo_UPD' data-ref="llvm::ARM::VLD4q16oddPseudo_UPD" data-ref-filename="llvm..ARM..VLD4q16oddPseudo_UPD">VLD4q16oddPseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q16_UPD" title='llvm::ARM::VLD4q16_UPD' data-ref="llvm::ARM::VLD4q16_UPD" data-ref-filename="llvm..ARM..VLD4q16_UPD">VLD4q16_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="324">324</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q32Pseudo_UPD" title='llvm::ARM::VLD4q32Pseudo_UPD' data-ref="llvm::ARM::VLD4q32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4q32Pseudo_UPD">VLD4q32Pseudo_UPD</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q32_UPD" title='llvm::ARM::VLD4q32_UPD' data-ref="llvm::ARM::VLD4q32_UPD" data-ref-filename="llvm..ARM..VLD4q32_UPD">VLD4q32_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="325">325</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q32oddPseudo" title='llvm::ARM::VLD4q32oddPseudo' data-ref="llvm::ARM::VLD4q32oddPseudo" data-ref-filename="llvm..ARM..VLD4q32oddPseudo">VLD4q32oddPseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q32" title='llvm::ARM::VLD4q32' data-ref="llvm::ARM::VLD4q32" data-ref-filename="llvm..ARM..VLD4q32">VLD4q32</a>,     <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="326">326</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q32oddPseudo_UPD" title='llvm::ARM::VLD4q32oddPseudo_UPD' data-ref="llvm::ARM::VLD4q32oddPseudo_UPD" data-ref-filename="llvm..ARM..VLD4q32oddPseudo_UPD">VLD4q32oddPseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q32_UPD" title='llvm::ARM::VLD4q32_UPD' data-ref="llvm::ARM::VLD4q32_UPD" data-ref-filename="llvm..ARM..VLD4q32_UPD">VLD4q32_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="327">327</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q8Pseudo_UPD" title='llvm::ARM::VLD4q8Pseudo_UPD' data-ref="llvm::ARM::VLD4q8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4q8Pseudo_UPD">VLD4q8Pseudo_UPD</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q8_UPD" title='llvm::ARM::VLD4q8_UPD' data-ref="llvm::ARM::VLD4q8_UPD" data-ref-filename="llvm..ARM..VLD4q8_UPD">VLD4q8_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="328">328</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q8oddPseudo" title='llvm::ARM::VLD4q8oddPseudo' data-ref="llvm::ARM::VLD4q8oddPseudo" data-ref-filename="llvm..ARM..VLD4q8oddPseudo">VLD4q8oddPseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q8" title='llvm::ARM::VLD4q8' data-ref="llvm::ARM::VLD4q8" data-ref-filename="llvm..ARM..VLD4q8">VLD4q8</a>,      <b>true</b>,  <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="329">329</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q8oddPseudo_UPD" title='llvm::ARM::VLD4q8oddPseudo_UPD' data-ref="llvm::ARM::VLD4q8oddPseudo_UPD" data-ref-filename="llvm..ARM..VLD4q8oddPseudo_UPD">VLD4q8oddPseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q8_UPD" title='llvm::ARM::VLD4q8_UPD' data-ref="llvm::ARM::VLD4q8_UPD" data-ref-filename="llvm..ARM..VLD4q8_UPD">VLD4q8_UPD</a>, <b>true</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1LNq16Pseudo" title='llvm::ARM::VST1LNq16Pseudo' data-ref="llvm::ARM::VST1LNq16Pseudo" data-ref-filename="llvm..ARM..VST1LNq16Pseudo">VST1LNq16Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1LNd16" title='llvm::ARM::VST1LNd16' data-ref="llvm::ARM::VST1LNd16" data-ref-filename="llvm..ARM..VST1LNd16">VST1LNd16</a>,    <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>1</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="332">332</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1LNq16Pseudo_UPD" title='llvm::ARM::VST1LNq16Pseudo_UPD' data-ref="llvm::ARM::VST1LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VST1LNq16Pseudo_UPD">VST1LNq16Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1LNd16_UPD" title='llvm::ARM::VST1LNd16_UPD' data-ref="llvm::ARM::VST1LNd16_UPD" data-ref-filename="llvm..ARM..VST1LNd16_UPD">VST1LNd16_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>1</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="333">333</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1LNq32Pseudo" title='llvm::ARM::VST1LNq32Pseudo' data-ref="llvm::ARM::VST1LNq32Pseudo" data-ref-filename="llvm..ARM..VST1LNq32Pseudo">VST1LNq32Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1LNd32" title='llvm::ARM::VST1LNd32' data-ref="llvm::ARM::VST1LNd32" data-ref-filename="llvm..ARM..VST1LNd32">VST1LNd32</a>,    <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>1</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="334">334</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1LNq32Pseudo_UPD" title='llvm::ARM::VST1LNq32Pseudo_UPD' data-ref="llvm::ARM::VST1LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VST1LNq32Pseudo_UPD">VST1LNq32Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1LNd32_UPD" title='llvm::ARM::VST1LNd32_UPD' data-ref="llvm::ARM::VST1LNd32_UPD" data-ref-filename="llvm..ARM..VST1LNd32_UPD">VST1LNd32_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>1</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="335">335</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1LNq8Pseudo" title='llvm::ARM::VST1LNq8Pseudo' data-ref="llvm::ARM::VST1LNq8Pseudo" data-ref-filename="llvm..ARM..VST1LNq8Pseudo">VST1LNq8Pseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1LNd8" title='llvm::ARM::VST1LNd8' data-ref="llvm::ARM::VST1LNd8" data-ref-filename="llvm..ARM..VST1LNd8">VST1LNd8</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>1</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="336">336</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1LNq8Pseudo_UPD" title='llvm::ARM::VST1LNq8Pseudo_UPD' data-ref="llvm::ARM::VST1LNq8Pseudo_UPD" data-ref-filename="llvm..ARM..VST1LNq8Pseudo_UPD">VST1LNq8Pseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1LNd8_UPD" title='llvm::ARM::VST1LNd8_UPD' data-ref="llvm::ARM::VST1LNd8_UPD" data-ref-filename="llvm..ARM..VST1LNd8_UPD">VST1LNd8_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>1</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="337">337</th><td></td></tr>
<tr><th id="338">338</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d16QPseudo" title='llvm::ARM::VST1d16QPseudo' data-ref="llvm::ARM::VST1d16QPseudo" data-ref-filename="llvm..ARM..VST1d16QPseudo">VST1d16QPseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d16Q" title='llvm::ARM::VST1d16Q' data-ref="llvm::ARM::VST1d16Q" data-ref-filename="llvm..ARM..VST1d16Q">VST1d16Q</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="339">339</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d16TPseudo" title='llvm::ARM::VST1d16TPseudo' data-ref="llvm::ARM::VST1d16TPseudo" data-ref-filename="llvm..ARM..VST1d16TPseudo">VST1d16TPseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d16T" title='llvm::ARM::VST1d16T' data-ref="llvm::ARM::VST1d16T" data-ref-filename="llvm..ARM..VST1d16T">VST1d16T</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="340">340</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d32QPseudo" title='llvm::ARM::VST1d32QPseudo' data-ref="llvm::ARM::VST1d32QPseudo" data-ref-filename="llvm..ARM..VST1d32QPseudo">VST1d32QPseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d32Q" title='llvm::ARM::VST1d32Q' data-ref="llvm::ARM::VST1d32Q" data-ref-filename="llvm..ARM..VST1d32Q">VST1d32Q</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="341">341</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d32TPseudo" title='llvm::ARM::VST1d32TPseudo' data-ref="llvm::ARM::VST1d32TPseudo" data-ref-filename="llvm..ARM..VST1d32TPseudo">VST1d32TPseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d32T" title='llvm::ARM::VST1d32T' data-ref="llvm::ARM::VST1d32T" data-ref-filename="llvm..ARM..VST1d32T">VST1d32T</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="342">342</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64QPseudo" title='llvm::ARM::VST1d64QPseudo' data-ref="llvm::ARM::VST1d64QPseudo" data-ref-filename="llvm..ARM..VST1d64QPseudo">VST1d64QPseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64Q" title='llvm::ARM::VST1d64Q' data-ref="llvm::ARM::VST1d64Q" data-ref-filename="llvm..ARM..VST1d64Q">VST1d64Q</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="343">343</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64QPseudoWB_fixed" title='llvm::ARM::VST1d64QPseudoWB_fixed' data-ref="llvm::ARM::VST1d64QPseudoWB_fixed" data-ref-filename="llvm..ARM..VST1d64QPseudoWB_fixed">VST1d64QPseudoWB_fixed</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64Qwb_fixed" title='llvm::ARM::VST1d64Qwb_fixed' data-ref="llvm::ARM::VST1d64Qwb_fixed" data-ref-filename="llvm..ARM..VST1d64Qwb_fixed">VST1d64Qwb_fixed</a>, <b>false</b>, <b>true</b>, <b>false</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="344">344</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64QPseudoWB_register" title='llvm::ARM::VST1d64QPseudoWB_register' data-ref="llvm::ARM::VST1d64QPseudoWB_register" data-ref-filename="llvm..ARM..VST1d64QPseudoWB_register">VST1d64QPseudoWB_register</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64Qwb_register" title='llvm::ARM::VST1d64Qwb_register' data-ref="llvm::ARM::VST1d64Qwb_register" data-ref-filename="llvm..ARM..VST1d64Qwb_register">VST1d64Qwb_register</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="345">345</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64TPseudo" title='llvm::ARM::VST1d64TPseudo' data-ref="llvm::ARM::VST1d64TPseudo" data-ref-filename="llvm..ARM..VST1d64TPseudo">VST1d64TPseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64T" title='llvm::ARM::VST1d64T' data-ref="llvm::ARM::VST1d64T" data-ref-filename="llvm..ARM..VST1d64T">VST1d64T</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="346">346</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64TPseudoWB_fixed" title='llvm::ARM::VST1d64TPseudoWB_fixed' data-ref="llvm::ARM::VST1d64TPseudoWB_fixed" data-ref-filename="llvm..ARM..VST1d64TPseudoWB_fixed">VST1d64TPseudoWB_fixed</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64Twb_fixed" title='llvm::ARM::VST1d64Twb_fixed' data-ref="llvm::ARM::VST1d64Twb_fixed" data-ref-filename="llvm..ARM..VST1d64Twb_fixed">VST1d64Twb_fixed</a>, <b>false</b>, <b>true</b>, <b>false</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="347">347</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64TPseudoWB_register" title='llvm::ARM::VST1d64TPseudoWB_register' data-ref="llvm::ARM::VST1d64TPseudoWB_register" data-ref-filename="llvm..ARM..VST1d64TPseudoWB_register">VST1d64TPseudoWB_register</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64Twb_register" title='llvm::ARM::VST1d64Twb_register' data-ref="llvm::ARM::VST1d64Twb_register" data-ref-filename="llvm..ARM..VST1d64Twb_register">VST1d64Twb_register</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="348">348</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d8QPseudo" title='llvm::ARM::VST1d8QPseudo' data-ref="llvm::ARM::VST1d8QPseudo" data-ref-filename="llvm..ARM..VST1d8QPseudo">VST1d8QPseudo</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d8Q" title='llvm::ARM::VST1d8Q' data-ref="llvm::ARM::VST1d8Q" data-ref-filename="llvm..ARM..VST1d8Q">VST1d8Q</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="349">349</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d8TPseudo" title='llvm::ARM::VST1d8TPseudo' data-ref="llvm::ARM::VST1d8TPseudo" data-ref-filename="llvm..ARM..VST1d8TPseudo">VST1d8TPseudo</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d8T" title='llvm::ARM::VST1d8T' data-ref="llvm::ARM::VST1d8T" data-ref-filename="llvm..ARM..VST1d8T">VST1d8T</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="350">350</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q16HighQPseudo" title='llvm::ARM::VST1q16HighQPseudo' data-ref="llvm::ARM::VST1q16HighQPseudo" data-ref-filename="llvm..ARM..VST1q16HighQPseudo">VST1q16HighQPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d16Q" title='llvm::ARM::VST1d16Q' data-ref="llvm::ARM::VST1d16Q" data-ref-filename="llvm..ARM..VST1d16Q">VST1d16Q</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleHighQSpc" title='(anonymous namespace)::SingleHighQSpc' data-ref="(anonymousnamespace)::SingleHighQSpc" data-ref-filename="(anonymousnamespace)..SingleHighQSpc">SingleHighQSpc</a>,   <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="351">351</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q16HighTPseudo" title='llvm::ARM::VST1q16HighTPseudo' data-ref="llvm::ARM::VST1q16HighTPseudo" data-ref-filename="llvm..ARM..VST1q16HighTPseudo">VST1q16HighTPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d16T" title='llvm::ARM::VST1d16T' data-ref="llvm::ARM::VST1d16T" data-ref-filename="llvm..ARM..VST1d16T">VST1d16T</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleHighTSpc" title='(anonymous namespace)::SingleHighTSpc' data-ref="(anonymousnamespace)::SingleHighTSpc" data-ref-filename="(anonymousnamespace)..SingleHighTSpc">SingleHighTSpc</a>,   <var>3</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="352">352</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q16LowQPseudo_UPD" title='llvm::ARM::VST1q16LowQPseudo_UPD' data-ref="llvm::ARM::VST1q16LowQPseudo_UPD" data-ref-filename="llvm..ARM..VST1q16LowQPseudo_UPD">VST1q16LowQPseudo_UPD</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d16Qwb_fixed" title='llvm::ARM::VST1d16Qwb_fixed' data-ref="llvm::ARM::VST1d16Qwb_fixed" data-ref-filename="llvm..ARM..VST1d16Qwb_fixed">VST1d16Qwb_fixed</a>,  <b>false</b>, <b>true</b>, <b>true</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</a>,   <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="353">353</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q16LowTPseudo_UPD" title='llvm::ARM::VST1q16LowTPseudo_UPD' data-ref="llvm::ARM::VST1q16LowTPseudo_UPD" data-ref-filename="llvm..ARM..VST1q16LowTPseudo_UPD">VST1q16LowTPseudo_UPD</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d16Twb_fixed" title='llvm::ARM::VST1d16Twb_fixed' data-ref="llvm::ARM::VST1d16Twb_fixed" data-ref-filename="llvm..ARM..VST1d16Twb_fixed">VST1d16Twb_fixed</a>,  <b>false</b>, <b>true</b>, <b>true</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</a>,   <var>3</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="354">354</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q32HighQPseudo" title='llvm::ARM::VST1q32HighQPseudo' data-ref="llvm::ARM::VST1q32HighQPseudo" data-ref-filename="llvm..ARM..VST1q32HighQPseudo">VST1q32HighQPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d32Q" title='llvm::ARM::VST1d32Q' data-ref="llvm::ARM::VST1d32Q" data-ref-filename="llvm..ARM..VST1d32Q">VST1d32Q</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleHighQSpc" title='(anonymous namespace)::SingleHighQSpc' data-ref="(anonymousnamespace)::SingleHighQSpc" data-ref-filename="(anonymousnamespace)..SingleHighQSpc">SingleHighQSpc</a>,   <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="355">355</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q32HighTPseudo" title='llvm::ARM::VST1q32HighTPseudo' data-ref="llvm::ARM::VST1q32HighTPseudo" data-ref-filename="llvm..ARM..VST1q32HighTPseudo">VST1q32HighTPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d32T" title='llvm::ARM::VST1d32T' data-ref="llvm::ARM::VST1d32T" data-ref-filename="llvm..ARM..VST1d32T">VST1d32T</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleHighTSpc" title='(anonymous namespace)::SingleHighTSpc' data-ref="(anonymousnamespace)::SingleHighTSpc" data-ref-filename="(anonymousnamespace)..SingleHighTSpc">SingleHighTSpc</a>,   <var>3</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="356">356</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q32LowQPseudo_UPD" title='llvm::ARM::VST1q32LowQPseudo_UPD' data-ref="llvm::ARM::VST1q32LowQPseudo_UPD" data-ref-filename="llvm..ARM..VST1q32LowQPseudo_UPD">VST1q32LowQPseudo_UPD</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d32Qwb_fixed" title='llvm::ARM::VST1d32Qwb_fixed' data-ref="llvm::ARM::VST1d32Qwb_fixed" data-ref-filename="llvm..ARM..VST1d32Qwb_fixed">VST1d32Qwb_fixed</a>,  <b>false</b>, <b>true</b>, <b>true</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</a>,   <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="357">357</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q32LowTPseudo_UPD" title='llvm::ARM::VST1q32LowTPseudo_UPD' data-ref="llvm::ARM::VST1q32LowTPseudo_UPD" data-ref-filename="llvm..ARM..VST1q32LowTPseudo_UPD">VST1q32LowTPseudo_UPD</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d32Twb_fixed" title='llvm::ARM::VST1d32Twb_fixed' data-ref="llvm::ARM::VST1d32Twb_fixed" data-ref-filename="llvm..ARM..VST1d32Twb_fixed">VST1d32Twb_fixed</a>,  <b>false</b>, <b>true</b>, <b>true</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</a>,   <var>3</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="358">358</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q64HighQPseudo" title='llvm::ARM::VST1q64HighQPseudo' data-ref="llvm::ARM::VST1q64HighQPseudo" data-ref-filename="llvm..ARM..VST1q64HighQPseudo">VST1q64HighQPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64Q" title='llvm::ARM::VST1d64Q' data-ref="llvm::ARM::VST1d64Q" data-ref-filename="llvm..ARM..VST1d64Q">VST1d64Q</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleHighQSpc" title='(anonymous namespace)::SingleHighQSpc' data-ref="(anonymousnamespace)::SingleHighQSpc" data-ref-filename="(anonymousnamespace)..SingleHighQSpc">SingleHighQSpc</a>,   <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="359">359</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q64HighTPseudo" title='llvm::ARM::VST1q64HighTPseudo' data-ref="llvm::ARM::VST1q64HighTPseudo" data-ref-filename="llvm..ARM..VST1q64HighTPseudo">VST1q64HighTPseudo</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64T" title='llvm::ARM::VST1d64T' data-ref="llvm::ARM::VST1d64T" data-ref-filename="llvm..ARM..VST1d64T">VST1d64T</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleHighTSpc" title='(anonymous namespace)::SingleHighTSpc' data-ref="(anonymousnamespace)::SingleHighTSpc" data-ref-filename="(anonymousnamespace)..SingleHighTSpc">SingleHighTSpc</a>,   <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="360">360</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q64LowQPseudo_UPD" title='llvm::ARM::VST1q64LowQPseudo_UPD' data-ref="llvm::ARM::VST1q64LowQPseudo_UPD" data-ref-filename="llvm..ARM..VST1q64LowQPseudo_UPD">VST1q64LowQPseudo_UPD</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64Qwb_fixed" title='llvm::ARM::VST1d64Qwb_fixed' data-ref="llvm::ARM::VST1d64Qwb_fixed" data-ref-filename="llvm..ARM..VST1d64Qwb_fixed">VST1d64Qwb_fixed</a>,  <b>false</b>, <b>true</b>, <b>true</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</a>,   <var>4</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="361">361</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q64LowTPseudo_UPD" title='llvm::ARM::VST1q64LowTPseudo_UPD' data-ref="llvm::ARM::VST1q64LowTPseudo_UPD" data-ref-filename="llvm..ARM..VST1q64LowTPseudo_UPD">VST1q64LowTPseudo_UPD</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64Twb_fixed" title='llvm::ARM::VST1d64Twb_fixed' data-ref="llvm::ARM::VST1d64Twb_fixed" data-ref-filename="llvm..ARM..VST1d64Twb_fixed">VST1d64Twb_fixed</a>,  <b>false</b>, <b>true</b>, <b>true</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</a>,   <var>3</var>, <var>1</var> ,<b>false</b>},</td></tr>
<tr><th id="362">362</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q8HighQPseudo" title='llvm::ARM::VST1q8HighQPseudo' data-ref="llvm::ARM::VST1q8HighQPseudo" data-ref-filename="llvm..ARM..VST1q8HighQPseudo">VST1q8HighQPseudo</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d8Q" title='llvm::ARM::VST1d8Q' data-ref="llvm::ARM::VST1d8Q" data-ref-filename="llvm..ARM..VST1d8Q">VST1d8Q</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleHighQSpc" title='(anonymous namespace)::SingleHighQSpc' data-ref="(anonymousnamespace)::SingleHighQSpc" data-ref-filename="(anonymousnamespace)..SingleHighQSpc">SingleHighQSpc</a>,   <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="363">363</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q8HighTPseudo" title='llvm::ARM::VST1q8HighTPseudo' data-ref="llvm::ARM::VST1q8HighTPseudo" data-ref-filename="llvm..ARM..VST1q8HighTPseudo">VST1q8HighTPseudo</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d8T" title='llvm::ARM::VST1d8T' data-ref="llvm::ARM::VST1d8T" data-ref-filename="llvm..ARM..VST1d8T">VST1d8T</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleHighTSpc" title='(anonymous namespace)::SingleHighTSpc' data-ref="(anonymousnamespace)::SingleHighTSpc" data-ref-filename="(anonymousnamespace)..SingleHighTSpc">SingleHighTSpc</a>,   <var>3</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="364">364</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q8LowQPseudo_UPD" title='llvm::ARM::VST1q8LowQPseudo_UPD' data-ref="llvm::ARM::VST1q8LowQPseudo_UPD" data-ref-filename="llvm..ARM..VST1q8LowQPseudo_UPD">VST1q8LowQPseudo_UPD</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d8Qwb_fixed" title='llvm::ARM::VST1d8Qwb_fixed' data-ref="llvm::ARM::VST1d8Qwb_fixed" data-ref-filename="llvm..ARM..VST1d8Qwb_fixed">VST1d8Qwb_fixed</a>,  <b>false</b>, <b>true</b>, <b>true</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</a>,   <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="365">365</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q8LowTPseudo_UPD" title='llvm::ARM::VST1q8LowTPseudo_UPD' data-ref="llvm::ARM::VST1q8LowTPseudo_UPD" data-ref-filename="llvm..ARM..VST1q8LowTPseudo_UPD">VST1q8LowTPseudo_UPD</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d8Twb_fixed" title='llvm::ARM::VST1d8Twb_fixed' data-ref="llvm::ARM::VST1d8Twb_fixed" data-ref-filename="llvm..ARM..VST1d8Twb_fixed">VST1d8Twb_fixed</a>,  <b>false</b>, <b>true</b>, <b>true</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</a>,   <var>3</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNd16Pseudo" title='llvm::ARM::VST2LNd16Pseudo' data-ref="llvm::ARM::VST2LNd16Pseudo" data-ref-filename="llvm..ARM..VST2LNd16Pseudo">VST2LNd16Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNd16" title='llvm::ARM::VST2LNd16' data-ref="llvm::ARM::VST2LNd16" data-ref-filename="llvm..ARM..VST2LNd16">VST2LNd16</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>2</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="368">368</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNd16Pseudo_UPD" title='llvm::ARM::VST2LNd16Pseudo_UPD' data-ref="llvm::ARM::VST2LNd16Pseudo_UPD" data-ref-filename="llvm..ARM..VST2LNd16Pseudo_UPD">VST2LNd16Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNd16_UPD" title='llvm::ARM::VST2LNd16_UPD' data-ref="llvm::ARM::VST2LNd16_UPD" data-ref-filename="llvm..ARM..VST2LNd16_UPD">VST2LNd16_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>2</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="369">369</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNd32Pseudo" title='llvm::ARM::VST2LNd32Pseudo' data-ref="llvm::ARM::VST2LNd32Pseudo" data-ref-filename="llvm..ARM..VST2LNd32Pseudo">VST2LNd32Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNd32" title='llvm::ARM::VST2LNd32' data-ref="llvm::ARM::VST2LNd32" data-ref-filename="llvm..ARM..VST2LNd32">VST2LNd32</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>2</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="370">370</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNd32Pseudo_UPD" title='llvm::ARM::VST2LNd32Pseudo_UPD' data-ref="llvm::ARM::VST2LNd32Pseudo_UPD" data-ref-filename="llvm..ARM..VST2LNd32Pseudo_UPD">VST2LNd32Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNd32_UPD" title='llvm::ARM::VST2LNd32_UPD' data-ref="llvm::ARM::VST2LNd32_UPD" data-ref-filename="llvm..ARM..VST2LNd32_UPD">VST2LNd32_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>2</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="371">371</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNd8Pseudo" title='llvm::ARM::VST2LNd8Pseudo' data-ref="llvm::ARM::VST2LNd8Pseudo" data-ref-filename="llvm..ARM..VST2LNd8Pseudo">VST2LNd8Pseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNd8" title='llvm::ARM::VST2LNd8' data-ref="llvm::ARM::VST2LNd8" data-ref-filename="llvm..ARM..VST2LNd8">VST2LNd8</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>2</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="372">372</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNd8Pseudo_UPD" title='llvm::ARM::VST2LNd8Pseudo_UPD' data-ref="llvm::ARM::VST2LNd8Pseudo_UPD" data-ref-filename="llvm..ARM..VST2LNd8Pseudo_UPD">VST2LNd8Pseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNd8_UPD" title='llvm::ARM::VST2LNd8_UPD' data-ref="llvm::ARM::VST2LNd8_UPD" data-ref-filename="llvm..ARM..VST2LNd8_UPD">VST2LNd8_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>2</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="373">373</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNq16Pseudo" title='llvm::ARM::VST2LNq16Pseudo' data-ref="llvm::ARM::VST2LNq16Pseudo" data-ref-filename="llvm..ARM..VST2LNq16Pseudo">VST2LNq16Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNq16" title='llvm::ARM::VST2LNq16' data-ref="llvm::ARM::VST2LNq16" data-ref-filename="llvm..ARM..VST2LNq16">VST2LNq16</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>2</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="374">374</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNq16Pseudo_UPD" title='llvm::ARM::VST2LNq16Pseudo_UPD' data-ref="llvm::ARM::VST2LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VST2LNq16Pseudo_UPD">VST2LNq16Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNq16_UPD" title='llvm::ARM::VST2LNq16_UPD' data-ref="llvm::ARM::VST2LNq16_UPD" data-ref-filename="llvm..ARM..VST2LNq16_UPD">VST2LNq16_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>2</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="375">375</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNq32Pseudo" title='llvm::ARM::VST2LNq32Pseudo' data-ref="llvm::ARM::VST2LNq32Pseudo" data-ref-filename="llvm..ARM..VST2LNq32Pseudo">VST2LNq32Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNq32" title='llvm::ARM::VST2LNq32' data-ref="llvm::ARM::VST2LNq32" data-ref-filename="llvm..ARM..VST2LNq32">VST2LNq32</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>2</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="376">376</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNq32Pseudo_UPD" title='llvm::ARM::VST2LNq32Pseudo_UPD' data-ref="llvm::ARM::VST2LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VST2LNq32Pseudo_UPD">VST2LNq32Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNq32_UPD" title='llvm::ARM::VST2LNq32_UPD' data-ref="llvm::ARM::VST2LNq32_UPD" data-ref-filename="llvm..ARM..VST2LNq32_UPD">VST2LNq32_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>2</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="377">377</th><td></td></tr>
<tr><th id="378">378</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q16Pseudo" title='llvm::ARM::VST2q16Pseudo' data-ref="llvm::ARM::VST2q16Pseudo" data-ref-filename="llvm..ARM..VST2q16Pseudo">VST2q16Pseudo</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q16" title='llvm::ARM::VST2q16' data-ref="llvm::ARM::VST2q16" data-ref-filename="llvm..ARM..VST2q16">VST2q16</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="379">379</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q16PseudoWB_fixed" title='llvm::ARM::VST2q16PseudoWB_fixed' data-ref="llvm::ARM::VST2q16PseudoWB_fixed" data-ref-filename="llvm..ARM..VST2q16PseudoWB_fixed">VST2q16PseudoWB_fixed</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q16wb_fixed" title='llvm::ARM::VST2q16wb_fixed' data-ref="llvm::ARM::VST2q16wb_fixed" data-ref-filename="llvm..ARM..VST2q16wb_fixed">VST2q16wb_fixed</a>, <b>false</b>, <b>true</b>, <b>false</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="380">380</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q16PseudoWB_register" title='llvm::ARM::VST2q16PseudoWB_register' data-ref="llvm::ARM::VST2q16PseudoWB_register" data-ref-filename="llvm..ARM..VST2q16PseudoWB_register">VST2q16PseudoWB_register</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q16wb_register" title='llvm::ARM::VST2q16wb_register' data-ref="llvm::ARM::VST2q16wb_register" data-ref-filename="llvm..ARM..VST2q16wb_register">VST2q16wb_register</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>4</var> ,<b>false</b>},</td></tr>
<tr><th id="381">381</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q32Pseudo" title='llvm::ARM::VST2q32Pseudo' data-ref="llvm::ARM::VST2q32Pseudo" data-ref-filename="llvm..ARM..VST2q32Pseudo">VST2q32Pseudo</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q32" title='llvm::ARM::VST2q32' data-ref="llvm::ARM::VST2q32" data-ref-filename="llvm..ARM..VST2q32">VST2q32</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="382">382</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q32PseudoWB_fixed" title='llvm::ARM::VST2q32PseudoWB_fixed' data-ref="llvm::ARM::VST2q32PseudoWB_fixed" data-ref-filename="llvm..ARM..VST2q32PseudoWB_fixed">VST2q32PseudoWB_fixed</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q32wb_fixed" title='llvm::ARM::VST2q32wb_fixed' data-ref="llvm::ARM::VST2q32wb_fixed" data-ref-filename="llvm..ARM..VST2q32wb_fixed">VST2q32wb_fixed</a>, <b>false</b>, <b>true</b>, <b>false</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="383">383</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q32PseudoWB_register" title='llvm::ARM::VST2q32PseudoWB_register' data-ref="llvm::ARM::VST2q32PseudoWB_register" data-ref-filename="llvm..ARM..VST2q32PseudoWB_register">VST2q32PseudoWB_register</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q32wb_register" title='llvm::ARM::VST2q32wb_register' data-ref="llvm::ARM::VST2q32wb_register" data-ref-filename="llvm..ARM..VST2q32wb_register">VST2q32wb_register</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>2</var> ,<b>false</b>},</td></tr>
<tr><th id="384">384</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q8Pseudo" title='llvm::ARM::VST2q8Pseudo' data-ref="llvm::ARM::VST2q8Pseudo" data-ref-filename="llvm..ARM..VST2q8Pseudo">VST2q8Pseudo</a>,        <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q8" title='llvm::ARM::VST2q8' data-ref="llvm::ARM::VST2q8" data-ref-filename="llvm..ARM..VST2q8">VST2q8</a>,       <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="385">385</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q8PseudoWB_fixed" title='llvm::ARM::VST2q8PseudoWB_fixed' data-ref="llvm::ARM::VST2q8PseudoWB_fixed" data-ref-filename="llvm..ARM..VST2q8PseudoWB_fixed">VST2q8PseudoWB_fixed</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q8wb_fixed" title='llvm::ARM::VST2q8wb_fixed' data-ref="llvm::ARM::VST2q8wb_fixed" data-ref-filename="llvm..ARM..VST2q8wb_fixed">VST2q8wb_fixed</a>, <b>false</b>, <b>true</b>, <b>false</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="386">386</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q8PseudoWB_register" title='llvm::ARM::VST2q8PseudoWB_register' data-ref="llvm::ARM::VST2q8PseudoWB_register" data-ref-filename="llvm..ARM..VST2q8PseudoWB_register">VST2q8PseudoWB_register</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q8wb_register" title='llvm::ARM::VST2q8wb_register' data-ref="llvm::ARM::VST2q8wb_register" data-ref-filename="llvm..ARM..VST2q8wb_register">VST2q8wb_register</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>8</var> ,<b>false</b>},</td></tr>
<tr><th id="387">387</th><td></td></tr>
<tr><th id="388">388</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNd16Pseudo" title='llvm::ARM::VST3LNd16Pseudo' data-ref="llvm::ARM::VST3LNd16Pseudo" data-ref-filename="llvm..ARM..VST3LNd16Pseudo">VST3LNd16Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNd16" title='llvm::ARM::VST3LNd16' data-ref="llvm::ARM::VST3LNd16" data-ref-filename="llvm..ARM..VST3LNd16">VST3LNd16</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="389">389</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNd16Pseudo_UPD" title='llvm::ARM::VST3LNd16Pseudo_UPD' data-ref="llvm::ARM::VST3LNd16Pseudo_UPD" data-ref-filename="llvm..ARM..VST3LNd16Pseudo_UPD">VST3LNd16Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNd16_UPD" title='llvm::ARM::VST3LNd16_UPD' data-ref="llvm::ARM::VST3LNd16_UPD" data-ref-filename="llvm..ARM..VST3LNd16_UPD">VST3LNd16_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="390">390</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNd32Pseudo" title='llvm::ARM::VST3LNd32Pseudo' data-ref="llvm::ARM::VST3LNd32Pseudo" data-ref-filename="llvm..ARM..VST3LNd32Pseudo">VST3LNd32Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNd32" title='llvm::ARM::VST3LNd32' data-ref="llvm::ARM::VST3LNd32" data-ref-filename="llvm..ARM..VST3LNd32">VST3LNd32</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="391">391</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNd32Pseudo_UPD" title='llvm::ARM::VST3LNd32Pseudo_UPD' data-ref="llvm::ARM::VST3LNd32Pseudo_UPD" data-ref-filename="llvm..ARM..VST3LNd32Pseudo_UPD">VST3LNd32Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNd32_UPD" title='llvm::ARM::VST3LNd32_UPD' data-ref="llvm::ARM::VST3LNd32_UPD" data-ref-filename="llvm..ARM..VST3LNd32_UPD">VST3LNd32_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="392">392</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNd8Pseudo" title='llvm::ARM::VST3LNd8Pseudo' data-ref="llvm::ARM::VST3LNd8Pseudo" data-ref-filename="llvm..ARM..VST3LNd8Pseudo">VST3LNd8Pseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNd8" title='llvm::ARM::VST3LNd8' data-ref="llvm::ARM::VST3LNd8" data-ref-filename="llvm..ARM..VST3LNd8">VST3LNd8</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="393">393</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNd8Pseudo_UPD" title='llvm::ARM::VST3LNd8Pseudo_UPD' data-ref="llvm::ARM::VST3LNd8Pseudo_UPD" data-ref-filename="llvm..ARM..VST3LNd8Pseudo_UPD">VST3LNd8Pseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNd8_UPD" title='llvm::ARM::VST3LNd8_UPD' data-ref="llvm::ARM::VST3LNd8_UPD" data-ref-filename="llvm..ARM..VST3LNd8_UPD">VST3LNd8_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="394">394</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNq16Pseudo" title='llvm::ARM::VST3LNq16Pseudo' data-ref="llvm::ARM::VST3LNq16Pseudo" data-ref-filename="llvm..ARM..VST3LNq16Pseudo">VST3LNq16Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNq16" title='llvm::ARM::VST3LNq16' data-ref="llvm::ARM::VST3LNq16" data-ref-filename="llvm..ARM..VST3LNq16">VST3LNq16</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>3</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="395">395</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNq16Pseudo_UPD" title='llvm::ARM::VST3LNq16Pseudo_UPD' data-ref="llvm::ARM::VST3LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VST3LNq16Pseudo_UPD">VST3LNq16Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNq16_UPD" title='llvm::ARM::VST3LNq16_UPD' data-ref="llvm::ARM::VST3LNq16_UPD" data-ref-filename="llvm..ARM..VST3LNq16_UPD">VST3LNq16_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>3</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="396">396</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNq32Pseudo" title='llvm::ARM::VST3LNq32Pseudo' data-ref="llvm::ARM::VST3LNq32Pseudo" data-ref-filename="llvm..ARM..VST3LNq32Pseudo">VST3LNq32Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNq32" title='llvm::ARM::VST3LNq32' data-ref="llvm::ARM::VST3LNq32" data-ref-filename="llvm..ARM..VST3LNq32">VST3LNq32</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>3</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="397">397</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNq32Pseudo_UPD" title='llvm::ARM::VST3LNq32Pseudo_UPD' data-ref="llvm::ARM::VST3LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VST3LNq32Pseudo_UPD">VST3LNq32Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNq32_UPD" title='llvm::ARM::VST3LNq32_UPD' data-ref="llvm::ARM::VST3LNq32_UPD" data-ref-filename="llvm..ARM..VST3LNq32_UPD">VST3LNq32_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>3</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="398">398</th><td></td></tr>
<tr><th id="399">399</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3d16Pseudo" title='llvm::ARM::VST3d16Pseudo' data-ref="llvm::ARM::VST3d16Pseudo" data-ref-filename="llvm..ARM..VST3d16Pseudo">VST3d16Pseudo</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3d16" title='llvm::ARM::VST3d16' data-ref="llvm::ARM::VST3d16" data-ref-filename="llvm..ARM..VST3d16">VST3d16</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="400">400</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3d16Pseudo_UPD" title='llvm::ARM::VST3d16Pseudo_UPD' data-ref="llvm::ARM::VST3d16Pseudo_UPD" data-ref-filename="llvm..ARM..VST3d16Pseudo_UPD">VST3d16Pseudo_UPD</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3d16_UPD" title='llvm::ARM::VST3d16_UPD' data-ref="llvm::ARM::VST3d16_UPD" data-ref-filename="llvm..ARM..VST3d16_UPD">VST3d16_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="401">401</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3d32Pseudo" title='llvm::ARM::VST3d32Pseudo' data-ref="llvm::ARM::VST3d32Pseudo" data-ref-filename="llvm..ARM..VST3d32Pseudo">VST3d32Pseudo</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3d32" title='llvm::ARM::VST3d32' data-ref="llvm::ARM::VST3d32" data-ref-filename="llvm..ARM..VST3d32">VST3d32</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="402">402</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3d32Pseudo_UPD" title='llvm::ARM::VST3d32Pseudo_UPD' data-ref="llvm::ARM::VST3d32Pseudo_UPD" data-ref-filename="llvm..ARM..VST3d32Pseudo_UPD">VST3d32Pseudo_UPD</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3d32_UPD" title='llvm::ARM::VST3d32_UPD' data-ref="llvm::ARM::VST3d32_UPD" data-ref-filename="llvm..ARM..VST3d32_UPD">VST3d32_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="403">403</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3d8Pseudo" title='llvm::ARM::VST3d8Pseudo' data-ref="llvm::ARM::VST3d8Pseudo" data-ref-filename="llvm..ARM..VST3d8Pseudo">VST3d8Pseudo</a>,        <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3d8" title='llvm::ARM::VST3d8' data-ref="llvm::ARM::VST3d8" data-ref-filename="llvm..ARM..VST3d8">VST3d8</a>,       <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="404">404</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3d8Pseudo_UPD" title='llvm::ARM::VST3d8Pseudo_UPD' data-ref="llvm::ARM::VST3d8Pseudo_UPD" data-ref-filename="llvm..ARM..VST3d8Pseudo_UPD">VST3d8Pseudo_UPD</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3d8_UPD" title='llvm::ARM::VST3d8_UPD' data-ref="llvm::ARM::VST3d8_UPD" data-ref-filename="llvm..ARM..VST3d8_UPD">VST3d8_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="405">405</th><td></td></tr>
<tr><th id="406">406</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q16Pseudo_UPD" title='llvm::ARM::VST3q16Pseudo_UPD' data-ref="llvm::ARM::VST3q16Pseudo_UPD" data-ref-filename="llvm..ARM..VST3q16Pseudo_UPD">VST3q16Pseudo_UPD</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q16_UPD" title='llvm::ARM::VST3q16_UPD' data-ref="llvm::ARM::VST3q16_UPD" data-ref-filename="llvm..ARM..VST3q16_UPD">VST3q16_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="407">407</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q16oddPseudo" title='llvm::ARM::VST3q16oddPseudo' data-ref="llvm::ARM::VST3q16oddPseudo" data-ref-filename="llvm..ARM..VST3q16oddPseudo">VST3q16oddPseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q16" title='llvm::ARM::VST3q16' data-ref="llvm::ARM::VST3q16" data-ref-filename="llvm..ARM..VST3q16">VST3q16</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="408">408</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q16oddPseudo_UPD" title='llvm::ARM::VST3q16oddPseudo_UPD' data-ref="llvm::ARM::VST3q16oddPseudo_UPD" data-ref-filename="llvm..ARM..VST3q16oddPseudo_UPD">VST3q16oddPseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q16_UPD" title='llvm::ARM::VST3q16_UPD' data-ref="llvm::ARM::VST3q16_UPD" data-ref-filename="llvm..ARM..VST3q16_UPD">VST3q16_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>3</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="409">409</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q32Pseudo_UPD" title='llvm::ARM::VST3q32Pseudo_UPD' data-ref="llvm::ARM::VST3q32Pseudo_UPD" data-ref-filename="llvm..ARM..VST3q32Pseudo_UPD">VST3q32Pseudo_UPD</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q32_UPD" title='llvm::ARM::VST3q32_UPD' data-ref="llvm::ARM::VST3q32_UPD" data-ref-filename="llvm..ARM..VST3q32_UPD">VST3q32_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="410">410</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q32oddPseudo" title='llvm::ARM::VST3q32oddPseudo' data-ref="llvm::ARM::VST3q32oddPseudo" data-ref-filename="llvm..ARM..VST3q32oddPseudo">VST3q32oddPseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q32" title='llvm::ARM::VST3q32' data-ref="llvm::ARM::VST3q32" data-ref-filename="llvm..ARM..VST3q32">VST3q32</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="411">411</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q32oddPseudo_UPD" title='llvm::ARM::VST3q32oddPseudo_UPD' data-ref="llvm::ARM::VST3q32oddPseudo_UPD" data-ref-filename="llvm..ARM..VST3q32oddPseudo_UPD">VST3q32oddPseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q32_UPD" title='llvm::ARM::VST3q32_UPD' data-ref="llvm::ARM::VST3q32_UPD" data-ref-filename="llvm..ARM..VST3q32_UPD">VST3q32_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>3</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="412">412</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q8Pseudo_UPD" title='llvm::ARM::VST3q8Pseudo_UPD' data-ref="llvm::ARM::VST3q8Pseudo_UPD" data-ref-filename="llvm..ARM..VST3q8Pseudo_UPD">VST3q8Pseudo_UPD</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q8_UPD" title='llvm::ARM::VST3q8_UPD' data-ref="llvm::ARM::VST3q8_UPD" data-ref-filename="llvm..ARM..VST3q8_UPD">VST3q8_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="413">413</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q8oddPseudo" title='llvm::ARM::VST3q8oddPseudo' data-ref="llvm::ARM::VST3q8oddPseudo" data-ref-filename="llvm..ARM..VST3q8oddPseudo">VST3q8oddPseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q8" title='llvm::ARM::VST3q8' data-ref="llvm::ARM::VST3q8" data-ref-filename="llvm..ARM..VST3q8">VST3q8</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="414">414</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q8oddPseudo_UPD" title='llvm::ARM::VST3q8oddPseudo_UPD' data-ref="llvm::ARM::VST3q8oddPseudo_UPD" data-ref-filename="llvm..ARM..VST3q8oddPseudo_UPD">VST3q8oddPseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q8_UPD" title='llvm::ARM::VST3q8_UPD' data-ref="llvm::ARM::VST3q8_UPD" data-ref-filename="llvm..ARM..VST3q8_UPD">VST3q8_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>3</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="415">415</th><td></td></tr>
<tr><th id="416">416</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNd16Pseudo" title='llvm::ARM::VST4LNd16Pseudo' data-ref="llvm::ARM::VST4LNd16Pseudo" data-ref-filename="llvm..ARM..VST4LNd16Pseudo">VST4LNd16Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNd16" title='llvm::ARM::VST4LNd16' data-ref="llvm::ARM::VST4LNd16" data-ref-filename="llvm..ARM..VST4LNd16">VST4LNd16</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="417">417</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNd16Pseudo_UPD" title='llvm::ARM::VST4LNd16Pseudo_UPD' data-ref="llvm::ARM::VST4LNd16Pseudo_UPD" data-ref-filename="llvm..ARM..VST4LNd16Pseudo_UPD">VST4LNd16Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNd16_UPD" title='llvm::ARM::VST4LNd16_UPD' data-ref="llvm::ARM::VST4LNd16_UPD" data-ref-filename="llvm..ARM..VST4LNd16_UPD">VST4LNd16_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="418">418</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNd32Pseudo" title='llvm::ARM::VST4LNd32Pseudo' data-ref="llvm::ARM::VST4LNd32Pseudo" data-ref-filename="llvm..ARM..VST4LNd32Pseudo">VST4LNd32Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNd32" title='llvm::ARM::VST4LNd32' data-ref="llvm::ARM::VST4LNd32" data-ref-filename="llvm..ARM..VST4LNd32">VST4LNd32</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="419">419</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNd32Pseudo_UPD" title='llvm::ARM::VST4LNd32Pseudo_UPD' data-ref="llvm::ARM::VST4LNd32Pseudo_UPD" data-ref-filename="llvm..ARM..VST4LNd32Pseudo_UPD">VST4LNd32Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNd32_UPD" title='llvm::ARM::VST4LNd32_UPD' data-ref="llvm::ARM::VST4LNd32_UPD" data-ref-filename="llvm..ARM..VST4LNd32_UPD">VST4LNd32_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="420">420</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNd8Pseudo" title='llvm::ARM::VST4LNd8Pseudo' data-ref="llvm::ARM::VST4LNd8Pseudo" data-ref-filename="llvm..ARM..VST4LNd8Pseudo">VST4LNd8Pseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNd8" title='llvm::ARM::VST4LNd8' data-ref="llvm::ARM::VST4LNd8" data-ref-filename="llvm..ARM..VST4LNd8">VST4LNd8</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="421">421</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNd8Pseudo_UPD" title='llvm::ARM::VST4LNd8Pseudo_UPD' data-ref="llvm::ARM::VST4LNd8Pseudo_UPD" data-ref-filename="llvm..ARM..VST4LNd8Pseudo_UPD">VST4LNd8Pseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNd8_UPD" title='llvm::ARM::VST4LNd8_UPD' data-ref="llvm::ARM::VST4LNd8_UPD" data-ref-filename="llvm..ARM..VST4LNd8_UPD">VST4LNd8_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="422">422</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNq16Pseudo" title='llvm::ARM::VST4LNq16Pseudo' data-ref="llvm::ARM::VST4LNq16Pseudo" data-ref-filename="llvm..ARM..VST4LNq16Pseudo">VST4LNq16Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNq16" title='llvm::ARM::VST4LNq16' data-ref="llvm::ARM::VST4LNq16" data-ref-filename="llvm..ARM..VST4LNq16">VST4LNq16</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>4</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="423">423</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNq16Pseudo_UPD" title='llvm::ARM::VST4LNq16Pseudo_UPD' data-ref="llvm::ARM::VST4LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VST4LNq16Pseudo_UPD">VST4LNq16Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNq16_UPD" title='llvm::ARM::VST4LNq16_UPD' data-ref="llvm::ARM::VST4LNq16_UPD" data-ref-filename="llvm..ARM..VST4LNq16_UPD">VST4LNq16_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>4</var>, <var>4</var>,<b>true</b>},</td></tr>
<tr><th id="424">424</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNq32Pseudo" title='llvm::ARM::VST4LNq32Pseudo' data-ref="llvm::ARM::VST4LNq32Pseudo" data-ref-filename="llvm..ARM..VST4LNq32Pseudo">VST4LNq32Pseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNq32" title='llvm::ARM::VST4LNq32' data-ref="llvm::ARM::VST4LNq32" data-ref-filename="llvm..ARM..VST4LNq32">VST4LNq32</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>4</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="425">425</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNq32Pseudo_UPD" title='llvm::ARM::VST4LNq32Pseudo_UPD' data-ref="llvm::ARM::VST4LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VST4LNq32Pseudo_UPD">VST4LNq32Pseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNq32_UPD" title='llvm::ARM::VST4LNq32_UPD' data-ref="llvm::ARM::VST4LNq32_UPD" data-ref-filename="llvm..ARM..VST4LNq32_UPD">VST4LNq32_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>4</var>, <var>2</var>,<b>true</b>},</td></tr>
<tr><th id="426">426</th><td></td></tr>
<tr><th id="427">427</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4d16Pseudo" title='llvm::ARM::VST4d16Pseudo' data-ref="llvm::ARM::VST4d16Pseudo" data-ref-filename="llvm..ARM..VST4d16Pseudo">VST4d16Pseudo</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4d16" title='llvm::ARM::VST4d16' data-ref="llvm::ARM::VST4d16" data-ref-filename="llvm..ARM..VST4d16">VST4d16</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="428">428</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4d16Pseudo_UPD" title='llvm::ARM::VST4d16Pseudo_UPD' data-ref="llvm::ARM::VST4d16Pseudo_UPD" data-ref-filename="llvm..ARM..VST4d16Pseudo_UPD">VST4d16Pseudo_UPD</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4d16_UPD" title='llvm::ARM::VST4d16_UPD' data-ref="llvm::ARM::VST4d16_UPD" data-ref-filename="llvm..ARM..VST4d16_UPD">VST4d16_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="429">429</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4d32Pseudo" title='llvm::ARM::VST4d32Pseudo' data-ref="llvm::ARM::VST4d32Pseudo" data-ref-filename="llvm..ARM..VST4d32Pseudo">VST4d32Pseudo</a>,       <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4d32" title='llvm::ARM::VST4d32' data-ref="llvm::ARM::VST4d32" data-ref-filename="llvm..ARM..VST4d32">VST4d32</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="430">430</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4d32Pseudo_UPD" title='llvm::ARM::VST4d32Pseudo_UPD' data-ref="llvm::ARM::VST4d32Pseudo_UPD" data-ref-filename="llvm..ARM..VST4d32Pseudo_UPD">VST4d32Pseudo_UPD</a>,   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4d32_UPD" title='llvm::ARM::VST4d32_UPD' data-ref="llvm::ARM::VST4d32_UPD" data-ref-filename="llvm..ARM..VST4d32_UPD">VST4d32_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="431">431</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4d8Pseudo" title='llvm::ARM::VST4d8Pseudo' data-ref="llvm::ARM::VST4d8Pseudo" data-ref-filename="llvm..ARM..VST4d8Pseudo">VST4d8Pseudo</a>,        <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4d8" title='llvm::ARM::VST4d8' data-ref="llvm::ARM::VST4d8" data-ref-filename="llvm..ARM..VST4d8">VST4d8</a>,       <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="432">432</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4d8Pseudo_UPD" title='llvm::ARM::VST4d8Pseudo_UPD' data-ref="llvm::ARM::VST4d8Pseudo_UPD" data-ref-filename="llvm..ARM..VST4d8Pseudo_UPD">VST4d8Pseudo_UPD</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4d8_UPD" title='llvm::ARM::VST4d8_UPD' data-ref="llvm::ARM::VST4d8_UPD" data-ref-filename="llvm..ARM..VST4d8_UPD">VST4d8_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q16Pseudo_UPD" title='llvm::ARM::VST4q16Pseudo_UPD' data-ref="llvm::ARM::VST4q16Pseudo_UPD" data-ref-filename="llvm..ARM..VST4q16Pseudo_UPD">VST4q16Pseudo_UPD</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q16_UPD" title='llvm::ARM::VST4q16_UPD' data-ref="llvm::ARM::VST4q16_UPD" data-ref-filename="llvm..ARM..VST4q16_UPD">VST4q16_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="435">435</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q16oddPseudo" title='llvm::ARM::VST4q16oddPseudo' data-ref="llvm::ARM::VST4q16oddPseudo" data-ref-filename="llvm..ARM..VST4q16oddPseudo">VST4q16oddPseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q16" title='llvm::ARM::VST4q16' data-ref="llvm::ARM::VST4q16" data-ref-filename="llvm..ARM..VST4q16">VST4q16</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="436">436</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q16oddPseudo_UPD" title='llvm::ARM::VST4q16oddPseudo_UPD' data-ref="llvm::ARM::VST4q16oddPseudo_UPD" data-ref-filename="llvm..ARM..VST4q16oddPseudo_UPD">VST4q16oddPseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q16_UPD" title='llvm::ARM::VST4q16_UPD' data-ref="llvm::ARM::VST4q16_UPD" data-ref-filename="llvm..ARM..VST4q16_UPD">VST4q16_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>4</var>, <var>4</var> ,<b>true</b>},</td></tr>
<tr><th id="437">437</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q32Pseudo_UPD" title='llvm::ARM::VST4q32Pseudo_UPD' data-ref="llvm::ARM::VST4q32Pseudo_UPD" data-ref-filename="llvm..ARM..VST4q32Pseudo_UPD">VST4q32Pseudo_UPD</a>,    <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q32_UPD" title='llvm::ARM::VST4q32_UPD' data-ref="llvm::ARM::VST4q32_UPD" data-ref-filename="llvm..ARM..VST4q32_UPD">VST4q32_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="438">438</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q32oddPseudo" title='llvm::ARM::VST4q32oddPseudo' data-ref="llvm::ARM::VST4q32oddPseudo" data-ref-filename="llvm..ARM..VST4q32oddPseudo">VST4q32oddPseudo</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q32" title='llvm::ARM::VST4q32' data-ref="llvm::ARM::VST4q32" data-ref-filename="llvm..ARM..VST4q32">VST4q32</a>,     <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="439">439</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q32oddPseudo_UPD" title='llvm::ARM::VST4q32oddPseudo_UPD' data-ref="llvm::ARM::VST4q32oddPseudo_UPD" data-ref-filename="llvm..ARM..VST4q32oddPseudo_UPD">VST4q32oddPseudo_UPD</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q32_UPD" title='llvm::ARM::VST4q32_UPD' data-ref="llvm::ARM::VST4q32_UPD" data-ref-filename="llvm..ARM..VST4q32_UPD">VST4q32_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>4</var>, <var>2</var> ,<b>true</b>},</td></tr>
<tr><th id="440">440</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q8Pseudo_UPD" title='llvm::ARM::VST4q8Pseudo_UPD' data-ref="llvm::ARM::VST4q8Pseudo_UPD" data-ref-filename="llvm..ARM..VST4q8Pseudo_UPD">VST4q8Pseudo_UPD</a>,     <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q8_UPD" title='llvm::ARM::VST4q8_UPD' data-ref="llvm::ARM::VST4q8_UPD" data-ref-filename="llvm..ARM..VST4q8_UPD">VST4q8_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>, <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="441">441</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q8oddPseudo" title='llvm::ARM::VST4q8oddPseudo' data-ref="llvm::ARM::VST4q8oddPseudo" data-ref-filename="llvm..ARM..VST4q8oddPseudo">VST4q8oddPseudo</a>,      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q8" title='llvm::ARM::VST4q8' data-ref="llvm::ARM::VST4q8" data-ref-filename="llvm..ARM..VST4q8">VST4q8</a>,      <b>false</b>, <b>false</b>, <b>false</b>, <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>4</var>, <var>8</var> ,<b>true</b>},</td></tr>
<tr><th id="442">442</th><td>{ <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q8oddPseudo_UPD" title='llvm::ARM::VST4q8oddPseudo_UPD' data-ref="llvm::ARM::VST4q8oddPseudo_UPD" data-ref-filename="llvm..ARM..VST4q8oddPseudo_UPD">VST4q8oddPseudo_UPD</a>,  <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q8_UPD" title='llvm::ARM::VST4q8_UPD' data-ref="llvm::ARM::VST4q8_UPD" data-ref-filename="llvm..ARM..VST4q8_UPD">VST4q8_UPD</a>, <b>false</b>, <b>true</b>, <b>true</b>,  <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>,  <var>4</var>, <var>8</var> ,<b>true</b>}</td></tr>
<tr><th id="443">443</th><td>};</td></tr>
<tr><th id="444">444</th><td></td></tr>
<tr><th id="445">445</th><td><i class="doc" data-doc="_ZL14LookupNEONLdStj">/// LookupNEONLdSt - Search the NEONLdStTable for information about a NEON</i></td></tr>
<tr><th id="446">446</th><td><i class="doc" data-doc="_ZL14LookupNEONLdStj">/// load or store pseudo instruction.</i></td></tr>
<tr><th id="447">447</th><td><em>static</em> <em>const</em> <a class="tu type" href="#(anonymousnamespace)::NEONLdStTableEntry" title='(anonymous namespace)::NEONLdStTableEntry' data-ref="(anonymousnamespace)::NEONLdStTableEntry" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry">NEONLdStTableEntry</a> *<dfn class="tu decl def fn" id="_ZL14LookupNEONLdStj" title='LookupNEONLdSt' data-type='const (anonymous namespace)::NEONLdStTableEntry * LookupNEONLdSt(unsigned int Opcode)' data-ref="_ZL14LookupNEONLdStj" data-ref-filename="_ZL14LookupNEONLdStj">LookupNEONLdSt</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="77Opcode" title='Opcode' data-type='unsigned int' data-ref="77Opcode" data-ref-filename="77Opcode">Opcode</dfn>) {</td></tr>
<tr><th id="448">448</th><td><u>#<span data-ppcond="448">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="449">449</th><td>  <i>// Make sure the table is sorted.</i></td></tr>
<tr><th id="450">450</th><td>  <em>static</em> std::atomic&lt;<em>bool</em>&gt; TableChecked(<b>false</b>);</td></tr>
<tr><th id="451">451</th><td>  <b>if</b> (!TableChecked.load(std::memory_order_relaxed)) {</td></tr>
<tr><th id="452">452</th><td>    assert(llvm::is_sorted(NEONLdStTable) &amp;&amp; <q>"NEONLdStTable is not sorted!"</q>);</td></tr>
<tr><th id="453">453</th><td>    TableChecked.store(<b>true</b>, std::memory_order_relaxed);</td></tr>
<tr><th id="454">454</th><td>  }</td></tr>
<tr><th id="455">455</th><td><u>#<span data-ppcond="448">endif</span></u></td></tr>
<tr><th id="456">456</th><td></td></tr>
<tr><th id="457">457</th><td>  <em>auto</em> <dfn class="local col8 decl" id="78I" title='I' data-type='const (anonymous namespace)::NEONLdStTableEntry *' data-ref="78I" data-ref-filename="78I">I</dfn> = <span class="namespace">llvm::</span><a class="tu ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm11lower_boundEOT_OT0_" title='llvm::lower_bound' data-use='c' data-ref="_ZN4llvm11lower_boundEOT_OT0_" data-ref-filename="_ZN4llvm11lower_boundEOT_OT0_">lower_bound</a>(<a class="tu ref" href="#NEONLdStTable" title='NEONLdStTable' data-use='r' data-ref="NEONLdStTable" data-ref-filename="NEONLdStTable">NEONLdStTable</a>, <span class='refarg'><a class="local col7 ref" href="#77Opcode" title='Opcode' data-ref="77Opcode" data-ref-filename="77Opcode">Opcode</a></span>);</td></tr>
<tr><th id="458">458</th><td>  <b>if</b> (<a class="local col8 ref" href="#78I" title='I' data-ref="78I" data-ref-filename="78I">I</a> != <span class="namespace">std::</span><span class='tu ref fn' title='std::end' data-use='c' data-ref="_ZSt3endRAT0__T_" data-ref-filename="_ZSt3endRAT0__T_">end</span>(<a class="tu ref" href="#NEONLdStTable" title='NEONLdStTable' data-use='r' data-ref="NEONLdStTable" data-ref-filename="NEONLdStTable">NEONLdStTable</a>) &amp;&amp; <a class="local col8 ref" href="#78I" title='I' data-ref="78I" data-ref-filename="78I">I</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc" title='(anonymous namespace)::NEONLdStTableEntry::PseudoOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::PseudoOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..PseudoOpc">PseudoOpc</a> == <a class="local col7 ref" href="#77Opcode" title='Opcode' data-ref="77Opcode" data-ref-filename="77Opcode">Opcode</a>)</td></tr>
<tr><th id="459">459</th><td>    <b>return</b> <a class="local col8 ref" href="#78I" title='I' data-ref="78I" data-ref-filename="78I">I</a>;</td></tr>
<tr><th id="460">460</th><td>  <b>return</b> <b>nullptr</b>;</td></tr>
<tr><th id="461">461</th><td>}</td></tr>
<tr><th id="462">462</th><td></td></tr>
<tr><th id="463">463</th><td><i class="doc" data-doc="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_">/// GetDSubRegs - Get 4 D subregisters of a Q, QQ, or QQQQ register,</i></td></tr>
<tr><th id="464">464</th><td><i class="doc" data-doc="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_">/// corresponding to the specified register spacing.  Not all of the results</i></td></tr>
<tr><th id="465">465</th><td><i class="doc" data-doc="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_">/// are necessarily valid, e.g., a Q register only has 2 D subregisters.</i></td></tr>
<tr><th id="466">466</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_" title='GetDSubRegs' data-type='void GetDSubRegs(unsigned int Reg, (anonymous namespace)::NEONRegSpacing RegSpc, const llvm::TargetRegisterInfo * TRI, unsigned int &amp; D0, unsigned int &amp; D1, unsigned int &amp; D2, unsigned int &amp; D3)' data-ref="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_" data-ref-filename="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_">GetDSubRegs</dfn>(<em>unsigned</em> <dfn class="local col9 decl" id="79Reg" title='Reg' data-type='unsigned int' data-ref="79Reg" data-ref-filename="79Reg">Reg</dfn>, <a class="tu type" href="#(anonymousnamespace)::NEONRegSpacing" title='(anonymous namespace)::NEONRegSpacing' data-ref="(anonymousnamespace)::NEONRegSpacing" data-ref-filename="(anonymousnamespace)..NEONRegSpacing">NEONRegSpacing</a> <dfn class="local col0 decl" id="80RegSpc" title='RegSpc' data-type='(anonymous namespace)::NEONRegSpacing' data-ref="80RegSpc" data-ref-filename="80RegSpc">RegSpc</dfn>,</td></tr>
<tr><th id="467">467</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="81TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="81TRI" data-ref-filename="81TRI">TRI</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="82D0" title='D0' data-type='unsigned int &amp;' data-ref="82D0" data-ref-filename="82D0">D0</dfn>,</td></tr>
<tr><th id="468">468</th><td>                        <em>unsigned</em> &amp;<dfn class="local col3 decl" id="83D1" title='D1' data-type='unsigned int &amp;' data-ref="83D1" data-ref-filename="83D1">D1</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="84D2" title='D2' data-type='unsigned int &amp;' data-ref="84D2" data-ref-filename="84D2">D2</dfn>, <em>unsigned</em> &amp;<dfn class="local col5 decl" id="85D3" title='D3' data-type='unsigned int &amp;' data-ref="85D3" data-ref-filename="85D3">D3</dfn>) {</td></tr>
<tr><th id="469">469</th><td>  <b>if</b> (<a class="local col0 ref" href="#80RegSpc" title='RegSpc' data-ref="80RegSpc" data-ref-filename="80RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-use='r' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a> || <a class="local col0 ref" href="#80RegSpc" title='RegSpc' data-ref="80RegSpc" data-ref-filename="80RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-use='r' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</a>) {</td></tr>
<tr><th id="470">470</th><td>    <a class="local col2 ref" href="#82D0" title='D0' data-ref="82D0" data-ref-filename="82D0">D0</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_0" title='llvm::ARM::dsub_0' data-ref="llvm::ARM::dsub_0" data-ref-filename="llvm..ARM..dsub_0">dsub_0</a>);</td></tr>
<tr><th id="471">471</th><td>    <a class="local col3 ref" href="#83D1" title='D1' data-ref="83D1" data-ref-filename="83D1">D1</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_1" title='llvm::ARM::dsub_1' data-ref="llvm::ARM::dsub_1" data-ref-filename="llvm..ARM..dsub_1">dsub_1</a>);</td></tr>
<tr><th id="472">472</th><td>    <a class="local col4 ref" href="#84D2" title='D2' data-ref="84D2" data-ref-filename="84D2">D2</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_2" title='llvm::ARM::dsub_2' data-ref="llvm::ARM::dsub_2" data-ref-filename="llvm..ARM..dsub_2">dsub_2</a>);</td></tr>
<tr><th id="473">473</th><td>    <a class="local col5 ref" href="#85D3" title='D3' data-ref="85D3" data-ref-filename="85D3">D3</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_3" title='llvm::ARM::dsub_3' data-ref="llvm::ARM::dsub_3" data-ref-filename="llvm..ARM..dsub_3">dsub_3</a>);</td></tr>
<tr><th id="474">474</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#80RegSpc" title='RegSpc' data-ref="80RegSpc" data-ref-filename="80RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::SingleHighQSpc" title='(anonymous namespace)::SingleHighQSpc' data-use='r' data-ref="(anonymousnamespace)::SingleHighQSpc" data-ref-filename="(anonymousnamespace)..SingleHighQSpc">SingleHighQSpc</a>) {</td></tr>
<tr><th id="475">475</th><td>    <a class="local col2 ref" href="#82D0" title='D0' data-ref="82D0" data-ref-filename="82D0">D0</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_4" title='llvm::ARM::dsub_4' data-ref="llvm::ARM::dsub_4" data-ref-filename="llvm..ARM..dsub_4">dsub_4</a>);</td></tr>
<tr><th id="476">476</th><td>    <a class="local col3 ref" href="#83D1" title='D1' data-ref="83D1" data-ref-filename="83D1">D1</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_5" title='llvm::ARM::dsub_5' data-ref="llvm::ARM::dsub_5" data-ref-filename="llvm..ARM..dsub_5">dsub_5</a>);</td></tr>
<tr><th id="477">477</th><td>    <a class="local col4 ref" href="#84D2" title='D2' data-ref="84D2" data-ref-filename="84D2">D2</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_6" title='llvm::ARM::dsub_6' data-ref="llvm::ARM::dsub_6" data-ref-filename="llvm..ARM..dsub_6">dsub_6</a>);</td></tr>
<tr><th id="478">478</th><td>    <a class="local col5 ref" href="#85D3" title='D3' data-ref="85D3" data-ref-filename="85D3">D3</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_7" title='llvm::ARM::dsub_7' data-ref="llvm::ARM::dsub_7" data-ref-filename="llvm..ARM..dsub_7">dsub_7</a>);</td></tr>
<tr><th id="479">479</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#80RegSpc" title='RegSpc' data-ref="80RegSpc" data-ref-filename="80RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::SingleHighTSpc" title='(anonymous namespace)::SingleHighTSpc' data-use='r' data-ref="(anonymousnamespace)::SingleHighTSpc" data-ref-filename="(anonymousnamespace)..SingleHighTSpc">SingleHighTSpc</a>) {</td></tr>
<tr><th id="480">480</th><td>    <a class="local col2 ref" href="#82D0" title='D0' data-ref="82D0" data-ref-filename="82D0">D0</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_3" title='llvm::ARM::dsub_3' data-ref="llvm::ARM::dsub_3" data-ref-filename="llvm..ARM..dsub_3">dsub_3</a>);</td></tr>
<tr><th id="481">481</th><td>    <a class="local col3 ref" href="#83D1" title='D1' data-ref="83D1" data-ref-filename="83D1">D1</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_4" title='llvm::ARM::dsub_4' data-ref="llvm::ARM::dsub_4" data-ref-filename="llvm..ARM..dsub_4">dsub_4</a>);</td></tr>
<tr><th id="482">482</th><td>    <a class="local col4 ref" href="#84D2" title='D2' data-ref="84D2" data-ref-filename="84D2">D2</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_5" title='llvm::ARM::dsub_5' data-ref="llvm::ARM::dsub_5" data-ref-filename="llvm..ARM..dsub_5">dsub_5</a>);</td></tr>
<tr><th id="483">483</th><td>    <a class="local col5 ref" href="#85D3" title='D3' data-ref="85D3" data-ref-filename="85D3">D3</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_6" title='llvm::ARM::dsub_6' data-ref="llvm::ARM::dsub_6" data-ref-filename="llvm..ARM..dsub_6">dsub_6</a>);</td></tr>
<tr><th id="484">484</th><td>  } <b>else</b> <b>if</b> (<a class="local col0 ref" href="#80RegSpc" title='RegSpc' data-ref="80RegSpc" data-ref-filename="80RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-use='r' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>) {</td></tr>
<tr><th id="485">485</th><td>    <a class="local col2 ref" href="#82D0" title='D0' data-ref="82D0" data-ref-filename="82D0">D0</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_0" title='llvm::ARM::dsub_0' data-ref="llvm::ARM::dsub_0" data-ref-filename="llvm..ARM..dsub_0">dsub_0</a>);</td></tr>
<tr><th id="486">486</th><td>    <a class="local col3 ref" href="#83D1" title='D1' data-ref="83D1" data-ref-filename="83D1">D1</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_2" title='llvm::ARM::dsub_2' data-ref="llvm::ARM::dsub_2" data-ref-filename="llvm..ARM..dsub_2">dsub_2</a>);</td></tr>
<tr><th id="487">487</th><td>    <a class="local col4 ref" href="#84D2" title='D2' data-ref="84D2" data-ref-filename="84D2">D2</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_4" title='llvm::ARM::dsub_4' data-ref="llvm::ARM::dsub_4" data-ref-filename="llvm..ARM..dsub_4">dsub_4</a>);</td></tr>
<tr><th id="488">488</th><td>    <a class="local col5 ref" href="#85D3" title='D3' data-ref="85D3" data-ref-filename="85D3">D3</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_6" title='llvm::ARM::dsub_6' data-ref="llvm::ARM::dsub_6" data-ref-filename="llvm..ARM..dsub_6">dsub_6</a>);</td></tr>
<tr><th id="489">489</th><td>  } <b>else</b> {</td></tr>
<tr><th id="490">490</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RegSpc == OddDblSpc &amp;&amp; <q>"unknown register spacing"</q>);</td></tr>
<tr><th id="491">491</th><td>    <a class="local col2 ref" href="#82D0" title='D0' data-ref="82D0" data-ref-filename="82D0">D0</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_1" title='llvm::ARM::dsub_1' data-ref="llvm::ARM::dsub_1" data-ref-filename="llvm..ARM..dsub_1">dsub_1</a>);</td></tr>
<tr><th id="492">492</th><td>    <a class="local col3 ref" href="#83D1" title='D1' data-ref="83D1" data-ref-filename="83D1">D1</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_3" title='llvm::ARM::dsub_3' data-ref="llvm::ARM::dsub_3" data-ref-filename="llvm..ARM..dsub_3">dsub_3</a>);</td></tr>
<tr><th id="493">493</th><td>    <a class="local col4 ref" href="#84D2" title='D2' data-ref="84D2" data-ref-filename="84D2">D2</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_5" title='llvm::ARM::dsub_5' data-ref="llvm::ARM::dsub_5" data-ref-filename="llvm..ARM..dsub_5">dsub_5</a>);</td></tr>
<tr><th id="494">494</th><td>    <a class="local col5 ref" href="#85D3" title='D3' data-ref="85D3" data-ref-filename="85D3">D3</a> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="local col1 ref" href="#81TRI" title='TRI' data-ref="81TRI" data-ref-filename="81TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col9 ref" href="#79Reg" title='Reg' data-ref="79Reg" data-ref-filename="79Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_7" title='llvm::ARM::dsub_7' data-ref="llvm::ARM::dsub_7" data-ref-filename="llvm..ARM..dsub_7">dsub_7</a>);</td></tr>
<tr><th id="495">495</th><td>  }</td></tr>
<tr><th id="496">496</th><td>}</td></tr>
<tr><th id="497">497</th><td></td></tr>
<tr><th id="498">498</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// ExpandVLD - Translate VLD pseudo instructions with Q, QQ or QQQQ register</i></td></tr>
<tr><th id="499">499</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// operands to real VLD instructions with D register operands.</i></td></tr>
<tr><th id="500">500</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandVLD' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandVLD(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandVLD</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col6 decl" id="86MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="86MBBI" data-ref-filename="86MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="501">501</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="87MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="87MI" data-ref-filename="87MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#86MBBI" title='MBBI' data-ref="86MBBI" data-ref-filename="86MBBI">MBBI</a>;</td></tr>
<tr><th id="502">502</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="88MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="88MBB" data-ref-filename="88MBB">MBB</dfn> = *<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="503">503</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Expanding: "</q>; MI.dump());</td></tr>
<tr><th id="504">504</th><td></td></tr>
<tr><th id="505">505</th><td>  <em>const</em> <a class="tu type" href="#(anonymousnamespace)::NEONLdStTableEntry" title='(anonymous namespace)::NEONLdStTableEntry' data-ref="(anonymousnamespace)::NEONLdStTableEntry" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry">NEONLdStTableEntry</a> *<dfn class="local col9 decl" id="89TableEntry" title='TableEntry' data-type='const (anonymous namespace)::NEONLdStTableEntry *' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</dfn> = <a class="tu ref fn" href="#_ZL14LookupNEONLdStj" title='LookupNEONLdSt' data-use='c' data-ref="_ZL14LookupNEONLdStj" data-ref-filename="_ZL14LookupNEONLdStj">LookupNEONLdSt</a>(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="506">506</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TableEntry &amp;&amp; TableEntry-&gt;IsLoad &amp;&amp; <q>"NEONLdStTable lookup failed"</q>);</td></tr>
<tr><th id="507">507</th><td>  <a class="tu type" href="#(anonymousnamespace)::NEONRegSpacing" title='(anonymous namespace)::NEONRegSpacing' data-ref="(anonymousnamespace)::NEONRegSpacing" data-ref-filename="(anonymousnamespace)..NEONRegSpacing">NEONRegSpacing</a> <dfn class="local col0 decl" id="90RegSpc" title='RegSpc' data-type='(anonymous namespace)::NEONRegSpacing' data-ref="90RegSpc" data-ref-filename="90RegSpc">RegSpc</dfn> = (<a class="tu type" href="#(anonymousnamespace)::NEONRegSpacing" title='(anonymous namespace)::NEONRegSpacing' data-ref="(anonymousnamespace)::NEONRegSpacing" data-ref-filename="(anonymousnamespace)..NEONRegSpacing">NEONRegSpacing</a>)<a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RegSpacing" title='(anonymous namespace)::NEONLdStTableEntry::RegSpacing' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RegSpacing" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RegSpacing">RegSpacing</a>;</td></tr>
<tr><th id="508">508</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="91NumRegs" title='NumRegs' data-type='unsigned int' data-ref="91NumRegs" data-ref-filename="91NumRegs">NumRegs</dfn> = <a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::NumRegs" title='(anonymous namespace)::NEONLdStTableEntry::NumRegs' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::NumRegs" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..NumRegs">NumRegs</a>;</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="92MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="92MIB" data-ref-filename="92MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#88MBB" title='MBB' data-ref="88MBB" data-ref-filename="88MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#86MBBI" title='MBBI' data-ref="86MBBI" data-ref-filename="86MBBI">MBBI</a>, <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="511">511</th><td>                                    <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a>));</td></tr>
<tr><th id="512">512</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="93OpIdx" title='OpIdx' data-type='unsigned int' data-ref="93OpIdx" data-ref-filename="93OpIdx">OpIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="513">513</th><td></td></tr>
<tr><th id="514">514</th><td>  <em>bool</em> <dfn class="local col4 decl" id="94DstIsDead" title='DstIsDead' data-type='bool' data-ref="94DstIsDead" data-ref-filename="94DstIsDead">DstIsDead</dfn> = <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#93OpIdx" title='OpIdx' data-ref="93OpIdx" data-ref-filename="93OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="515">515</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col5 decl" id="95DstReg" title='DstReg' data-type='llvm::Register' data-ref="95DstReg" data-ref-filename="95DstReg">DstReg</dfn> = <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#93OpIdx" title='OpIdx' data-ref="93OpIdx" data-ref-filename="93OpIdx">OpIdx</a>++).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="516">516</th><td>  <b>if</b>(<a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd8x2" title='llvm::ARM::VLD2DUPd8x2' data-ref="llvm::ARM::VLD2DUPd8x2" data-ref-filename="llvm..ARM..VLD2DUPd8x2">VLD2DUPd8x2</a> ||</td></tr>
<tr><th id="517">517</th><td>     <a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd16x2" title='llvm::ARM::VLD2DUPd16x2' data-ref="llvm::ARM::VLD2DUPd16x2" data-ref-filename="llvm..ARM..VLD2DUPd16x2">VLD2DUPd16x2</a> ||</td></tr>
<tr><th id="518">518</th><td>     <a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd32x2" title='llvm::ARM::VLD2DUPd32x2' data-ref="llvm::ARM::VLD2DUPd32x2" data-ref-filename="llvm..ARM..VLD2DUPd32x2">VLD2DUPd32x2</a>) {</td></tr>
<tr><th id="519">519</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="96SubRegIndex" title='SubRegIndex' data-type='unsigned int' data-ref="96SubRegIndex" data-ref-filename="96SubRegIndex">SubRegIndex</dfn>;</td></tr>
<tr><th id="520">520</th><td>    <b>if</b> (<a class="local col0 ref" href="#90RegSpc" title='RegSpc' data-ref="90RegSpc" data-ref-filename="90RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-use='r' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a>) {</td></tr>
<tr><th id="521">521</th><td>      <a class="local col6 ref" href="#96SubRegIndex" title='SubRegIndex' data-ref="96SubRegIndex" data-ref-filename="96SubRegIndex">SubRegIndex</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_0" title='llvm::ARM::dsub_0' data-ref="llvm::ARM::dsub_0" data-ref-filename="llvm..ARM..dsub_0">dsub_0</a>;</td></tr>
<tr><th id="522">522</th><td>    } <b>else</b> {</td></tr>
<tr><th id="523">523</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RegSpc == OddDblSpc &amp;&amp; <q>"Unexpected spacing!"</q>);</td></tr>
<tr><th id="524">524</th><td>      <a class="local col6 ref" href="#96SubRegIndex" title='SubRegIndex' data-ref="96SubRegIndex" data-ref-filename="96SubRegIndex">SubRegIndex</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_1" title='llvm::ARM::dsub_1' data-ref="llvm::ARM::dsub_1" data-ref-filename="llvm..ARM..dsub_1">dsub_1</a>;</td></tr>
<tr><th id="525">525</th><td>    }</td></tr>
<tr><th id="526">526</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="97SubReg" title='SubReg' data-type='llvm::Register' data-ref="97SubReg" data-ref-filename="97SubReg">SubReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#95DstReg" title='DstReg' data-ref="95DstReg" data-ref-filename="95DstReg">DstReg</a>, <a class="local col6 ref" href="#96SubRegIndex" title='SubRegIndex' data-ref="96SubRegIndex" data-ref-filename="96SubRegIndex">SubRegIndex</a>);</td></tr>
<tr><th id="527">527</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="98DstRegPair" title='DstRegPair' data-type='unsigned int' data-ref="98DstRegPair" data-ref-filename="98DstRegPair">DstRegPair</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" title='llvm::TargetRegisterInfo::getMatchingSuperReg' data-ref="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo19getMatchingSuperRegENS_10MCRegisterEjPKNS_19TargetRegisterClassE">getMatchingSuperReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#97SubReg" title='SubReg' data-ref="97SubReg" data-ref-filename="97SubReg">SubReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_0" title='llvm::ARM::dsub_0' data-ref="llvm::ARM::dsub_0" data-ref-filename="llvm..ARM..dsub_0">dsub_0</a>,</td></tr>
<tr><th id="528">528</th><td>                                                   &amp;<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPairSpcRegClass" title='llvm::ARM::DPairSpcRegClass' data-ref="llvm::ARM::DPairSpcRegClass" data-ref-filename="llvm..ARM..DPairSpcRegClass">DPairSpcRegClass</a>);</td></tr>
<tr><th id="529">529</th><td>    <a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB" data-ref-filename="92MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#98DstRegPair" title='DstRegPair' data-ref="98DstRegPair" data-ref-filename="98DstRegPair">DstRegPair</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col4 ref" href="#94DstIsDead" title='DstIsDead' data-ref="94DstIsDead" data-ref-filename="94DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="530">530</th><td>  } <b>else</b> {</td></tr>
<tr><th id="531">531</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="99D0" title='D0' data-type='unsigned int' data-ref="99D0" data-ref-filename="99D0">D0</dfn>, <dfn class="local col0 decl" id="100D1" title='D1' data-type='unsigned int' data-ref="100D1" data-ref-filename="100D1">D1</dfn>, <dfn class="local col1 decl" id="101D2" title='D2' data-type='unsigned int' data-ref="101D2" data-ref-filename="101D2">D2</dfn>, <dfn class="local col2 decl" id="102D3" title='D3' data-type='unsigned int' data-ref="102D3" data-ref-filename="102D3">D3</dfn>;</td></tr>
<tr><th id="532">532</th><td>    <a class="tu ref fn" href="#_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_" title='GetDSubRegs' data-use='c' data-ref="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_" data-ref-filename="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_">GetDSubRegs</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#95DstReg" title='DstReg' data-ref="95DstReg" data-ref-filename="95DstReg">DstReg</a>, <a class="local col0 ref" href="#90RegSpc" title='RegSpc' data-ref="90RegSpc" data-ref-filename="90RegSpc">RegSpc</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>, <span class='refarg'><a class="local col9 ref" href="#99D0" title='D0' data-ref="99D0" data-ref-filename="99D0">D0</a></span>, <span class='refarg'><a class="local col0 ref" href="#100D1" title='D1' data-ref="100D1" data-ref-filename="100D1">D1</a></span>, <span class='refarg'><a class="local col1 ref" href="#101D2" title='D2' data-ref="101D2" data-ref-filename="101D2">D2</a></span>, <span class='refarg'><a class="local col2 ref" href="#102D3" title='D3' data-ref="102D3" data-ref-filename="102D3">D3</a></span>);</td></tr>
<tr><th id="533">533</th><td>    <a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB" data-ref-filename="92MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#99D0" title='D0' data-ref="99D0" data-ref-filename="99D0">D0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col4 ref" href="#94DstIsDead" title='DstIsDead' data-ref="94DstIsDead" data-ref-filename="94DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="534">534</th><td>    <b>if</b> (<a class="local col1 ref" href="#91NumRegs" title='NumRegs' data-ref="91NumRegs" data-ref-filename="91NumRegs">NumRegs</a> &gt; <var>1</var> &amp;&amp; <a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" title='(anonymous namespace)::NEONLdStTableEntry::copyAllListRegs' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..copyAllListRegs">copyAllListRegs</a>)</td></tr>
<tr><th id="535">535</th><td>      <a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB" data-ref-filename="92MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#100D1" title='D1' data-ref="100D1" data-ref-filename="100D1">D1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col4 ref" href="#94DstIsDead" title='DstIsDead' data-ref="94DstIsDead" data-ref-filename="94DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="536">536</th><td>    <b>if</b> (<a class="local col1 ref" href="#91NumRegs" title='NumRegs' data-ref="91NumRegs" data-ref-filename="91NumRegs">NumRegs</a> &gt; <var>2</var> &amp;&amp; <a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" title='(anonymous namespace)::NEONLdStTableEntry::copyAllListRegs' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..copyAllListRegs">copyAllListRegs</a>)</td></tr>
<tr><th id="537">537</th><td>      <a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB" data-ref-filename="92MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#101D2" title='D2' data-ref="101D2" data-ref-filename="101D2">D2</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col4 ref" href="#94DstIsDead" title='DstIsDead' data-ref="94DstIsDead" data-ref-filename="94DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="538">538</th><td>    <b>if</b> (<a class="local col1 ref" href="#91NumRegs" title='NumRegs' data-ref="91NumRegs" data-ref-filename="91NumRegs">NumRegs</a> &gt; <var>3</var> &amp;&amp; <a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" title='(anonymous namespace)::NEONLdStTableEntry::copyAllListRegs' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..copyAllListRegs">copyAllListRegs</a>)</td></tr>
<tr><th id="539">539</th><td>      <a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB" data-ref-filename="92MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#102D3" title='D3' data-ref="102D3" data-ref-filename="102D3">D3</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col4 ref" href="#94DstIsDead" title='DstIsDead' data-ref="94DstIsDead" data-ref-filename="94DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="540">540</th><td>  }</td></tr>
<tr><th id="541">541</th><td></td></tr>
<tr><th id="542">542</th><td>  <b>if</b> (<a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::isUpdating" title='(anonymous namespace)::NEONLdStTableEntry::isUpdating' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::isUpdating" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..isUpdating">isUpdating</a>)</td></tr>
<tr><th id="543">543</th><td>    <a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB" data-ref-filename="92MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#93OpIdx" title='OpIdx' data-ref="93OpIdx" data-ref-filename="93OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="544">544</th><td></td></tr>
<tr><th id="545">545</th><td>  <i>// Copy the addrmode6 operands.</i></td></tr>
<tr><th id="546">546</th><td>  <a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB" data-ref-filename="92MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#93OpIdx" title='OpIdx' data-ref="93OpIdx" data-ref-filename="93OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="547">547</th><td>  <a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB" data-ref-filename="92MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#93OpIdx" title='OpIdx' data-ref="93OpIdx" data-ref-filename="93OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="548">548</th><td></td></tr>
<tr><th id="549">549</th><td>  <i>// Copy the am6offset operand.</i></td></tr>
<tr><th id="550">550</th><td>  <b>if</b> (<a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::hasWritebackOperand" title='(anonymous namespace)::NEONLdStTableEntry::hasWritebackOperand' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::hasWritebackOperand" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..hasWritebackOperand">hasWritebackOperand</a>) {</td></tr>
<tr><th id="551">551</th><td>    <i>// TODO: The writing-back pseudo instructions we translate here are all</i></td></tr>
<tr><th id="552">552</th><td><i>    // defined to take am6offset nodes that are capable to represent both fixed</i></td></tr>
<tr><th id="553">553</th><td><i>    // and register forms. Some real instructions, however, do not rely on</i></td></tr>
<tr><th id="554">554</th><td><i>    // am6offset and have separate definitions for such forms. When this is the</i></td></tr>
<tr><th id="555">555</th><td><i>    // case, fixed forms do not take any offset nodes, so here we skip them for</i></td></tr>
<tr><th id="556">556</th><td><i>    // such instructions. Once all real and pseudo writing-back instructions are</i></td></tr>
<tr><th id="557">557</th><td><i>    // rewritten without use of am6offset nodes, this code will go away.</i></td></tr>
<tr><th id="558">558</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="103AM6Offset" title='AM6Offset' data-type='const llvm::MachineOperand &amp;' data-ref="103AM6Offset" data-ref-filename="103AM6Offset">AM6Offset</dfn> = <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#93OpIdx" title='OpIdx' data-ref="93OpIdx" data-ref-filename="93OpIdx">OpIdx</a>++);</td></tr>
<tr><th id="559">559</th><td>    <b>if</b> (<a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d8Qwb_fixed" title='llvm::ARM::VLD1d8Qwb_fixed' data-ref="llvm::ARM::VLD1d8Qwb_fixed" data-ref-filename="llvm..ARM..VLD1d8Qwb_fixed">VLD1d8Qwb_fixed</a> ||</td></tr>
<tr><th id="560">560</th><td>        <a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d16Qwb_fixed" title='llvm::ARM::VLD1d16Qwb_fixed' data-ref="llvm::ARM::VLD1d16Qwb_fixed" data-ref-filename="llvm..ARM..VLD1d16Qwb_fixed">VLD1d16Qwb_fixed</a> ||</td></tr>
<tr><th id="561">561</th><td>        <a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d32Qwb_fixed" title='llvm::ARM::VLD1d32Qwb_fixed' data-ref="llvm::ARM::VLD1d32Qwb_fixed" data-ref-filename="llvm..ARM..VLD1d32Qwb_fixed">VLD1d32Qwb_fixed</a> ||</td></tr>
<tr><th id="562">562</th><td>        <a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64Qwb_fixed" title='llvm::ARM::VLD1d64Qwb_fixed' data-ref="llvm::ARM::VLD1d64Qwb_fixed" data-ref-filename="llvm..ARM..VLD1d64Qwb_fixed">VLD1d64Qwb_fixed</a> ||</td></tr>
<tr><th id="563">563</th><td>        <a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d8Twb_fixed" title='llvm::ARM::VLD1d8Twb_fixed' data-ref="llvm::ARM::VLD1d8Twb_fixed" data-ref-filename="llvm..ARM..VLD1d8Twb_fixed">VLD1d8Twb_fixed</a> ||</td></tr>
<tr><th id="564">564</th><td>        <a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d16Twb_fixed" title='llvm::ARM::VLD1d16Twb_fixed' data-ref="llvm::ARM::VLD1d16Twb_fixed" data-ref-filename="llvm..ARM..VLD1d16Twb_fixed">VLD1d16Twb_fixed</a> ||</td></tr>
<tr><th id="565">565</th><td>        <a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d32Twb_fixed" title='llvm::ARM::VLD1d32Twb_fixed' data-ref="llvm::ARM::VLD1d32Twb_fixed" data-ref-filename="llvm..ARM..VLD1d32Twb_fixed">VLD1d32Twb_fixed</a> ||</td></tr>
<tr><th id="566">566</th><td>        <a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64Twb_fixed" title='llvm::ARM::VLD1d64Twb_fixed' data-ref="llvm::ARM::VLD1d64Twb_fixed" data-ref-filename="llvm..ARM..VLD1d64Twb_fixed">VLD1d64Twb_fixed</a>) {</td></tr>
<tr><th id="567">567</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AM6Offset.getReg() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="568">568</th><td>             <q>"A fixed writing-back pseudo instruction provides an offset "</q></td></tr>
<tr><th id="569">569</th><td>             <q>"register!"</q>);</td></tr>
<tr><th id="570">570</th><td>    } <b>else</b> {</td></tr>
<tr><th id="571">571</th><td>      <a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB" data-ref-filename="92MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#103AM6Offset" title='AM6Offset' data-ref="103AM6Offset" data-ref-filename="103AM6Offset">AM6Offset</a>);</td></tr>
<tr><th id="572">572</th><td>    }</td></tr>
<tr><th id="573">573</th><td>  }</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>  <i>// For an instruction writing double-spaced subregs, the pseudo instruction</i></td></tr>
<tr><th id="576">576</th><td><i>  // has an extra operand that is a use of the super-register.  Record the</i></td></tr>
<tr><th id="577">577</th><td><i>  // operand index and skip over it.</i></td></tr>
<tr><th id="578">578</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="104SrcOpIdx" title='SrcOpIdx' data-type='unsigned int' data-ref="104SrcOpIdx" data-ref-filename="104SrcOpIdx">SrcOpIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="579">579</th><td>  <b>if</b>(<a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd8x2" title='llvm::ARM::VLD2DUPd8x2' data-ref="llvm::ARM::VLD2DUPd8x2" data-ref-filename="llvm..ARM..VLD2DUPd8x2">VLD2DUPd8x2</a> &amp;&amp;</td></tr>
<tr><th id="580">580</th><td>     <a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd16x2" title='llvm::ARM::VLD2DUPd16x2' data-ref="llvm::ARM::VLD2DUPd16x2" data-ref-filename="llvm..ARM..VLD2DUPd16x2">VLD2DUPd16x2</a> &amp;&amp;</td></tr>
<tr><th id="581">581</th><td>     <a class="local col9 ref" href="#89TableEntry" title='TableEntry' data-ref="89TableEntry" data-ref-filename="89TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPd32x2" title='llvm::ARM::VLD2DUPd32x2' data-ref="llvm::ARM::VLD2DUPd32x2" data-ref-filename="llvm..ARM..VLD2DUPd32x2">VLD2DUPd32x2</a>) {</td></tr>
<tr><th id="582">582</th><td>    <b>if</b> (<a class="local col0 ref" href="#90RegSpc" title='RegSpc' data-ref="90RegSpc" data-ref-filename="90RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-use='r' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a> || <a class="local col0 ref" href="#90RegSpc" title='RegSpc' data-ref="90RegSpc" data-ref-filename="90RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-use='r' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a> ||</td></tr>
<tr><th id="583">583</th><td>        <a class="local col0 ref" href="#90RegSpc" title='RegSpc' data-ref="90RegSpc" data-ref-filename="90RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::SingleLowSpc" title='(anonymous namespace)::SingleLowSpc' data-use='r' data-ref="(anonymousnamespace)::SingleLowSpc" data-ref-filename="(anonymousnamespace)..SingleLowSpc">SingleLowSpc</a> || <a class="local col0 ref" href="#90RegSpc" title='RegSpc' data-ref="90RegSpc" data-ref-filename="90RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::SingleHighQSpc" title='(anonymous namespace)::SingleHighQSpc' data-use='r' data-ref="(anonymousnamespace)::SingleHighQSpc" data-ref-filename="(anonymousnamespace)..SingleHighQSpc">SingleHighQSpc</a> ||</td></tr>
<tr><th id="584">584</th><td>        <a class="local col0 ref" href="#90RegSpc" title='RegSpc' data-ref="90RegSpc" data-ref-filename="90RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::SingleHighTSpc" title='(anonymous namespace)::SingleHighTSpc' data-use='r' data-ref="(anonymousnamespace)::SingleHighTSpc" data-ref-filename="(anonymousnamespace)..SingleHighTSpc">SingleHighTSpc</a>)</td></tr>
<tr><th id="585">585</th><td>      <a class="local col4 ref" href="#104SrcOpIdx" title='SrcOpIdx' data-ref="104SrcOpIdx" data-ref-filename="104SrcOpIdx">SrcOpIdx</a> = <a class="local col3 ref" href="#93OpIdx" title='OpIdx' data-ref="93OpIdx" data-ref-filename="93OpIdx">OpIdx</a>++;</td></tr>
<tr><th id="586">586</th><td>  }</td></tr>
<tr><th id="587">587</th><td></td></tr>
<tr><th id="588">588</th><td>  <i>// Copy the predicate operands.</i></td></tr>
<tr><th id="589">589</th><td>  <a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB" data-ref-filename="92MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#93OpIdx" title='OpIdx' data-ref="93OpIdx" data-ref-filename="93OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="590">590</th><td>  <a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB" data-ref-filename="92MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#93OpIdx" title='OpIdx' data-ref="93OpIdx" data-ref-filename="93OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="591">591</th><td></td></tr>
<tr><th id="592">592</th><td>  <i>// Copy the super-register source operand used for double-spaced subregs over</i></td></tr>
<tr><th id="593">593</th><td><i>  // to the new instruction as an implicit operand.</i></td></tr>
<tr><th id="594">594</th><td>  <b>if</b> (<a class="local col4 ref" href="#104SrcOpIdx" title='SrcOpIdx' data-ref="104SrcOpIdx" data-ref-filename="104SrcOpIdx">SrcOpIdx</a> != <var>0</var>) {</td></tr>
<tr><th id="595">595</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col5 decl" id="105MO" title='MO' data-type='llvm::MachineOperand' data-ref="105MO" data-ref-filename="105MO">MO</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#104SrcOpIdx" title='SrcOpIdx' data-ref="104SrcOpIdx" data-ref-filename="104SrcOpIdx">SrcOpIdx</a>);</td></tr>
<tr><th id="596">596</th><td>    <a class="local col5 ref" href="#105MO" title='MO' data-ref="105MO" data-ref-filename="105MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11setImplicitEb" title='llvm::MachineOperand::setImplicit' data-ref="_ZN4llvm14MachineOperand11setImplicitEb" data-ref-filename="_ZN4llvm14MachineOperand11setImplicitEb">setImplicit</a>(<b>true</b>);</td></tr>
<tr><th id="597">597</th><td>    <a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB" data-ref-filename="92MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col5 ref" href="#105MO" title='MO' data-ref="105MO" data-ref-filename="105MO">MO</a>);</td></tr>
<tr><th id="598">598</th><td>  }</td></tr>
<tr><th id="599">599</th><td>  <i>// Add an implicit def for the super-register.</i></td></tr>
<tr><th id="600">600</th><td>  <a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB" data-ref-filename="92MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col5 ref" href="#95DstReg" title='DstReg' data-ref="95DstReg" data-ref-filename="95DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col4 ref" href="#94DstIsDead" title='DstIsDead' data-ref="94DstIsDead" data-ref-filename="94DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="601">601</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a></span>, <span class='refarg'><a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB" data-ref-filename="92MIB">MIB</a></span>, <span class='refarg'><a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB" data-ref-filename="92MIB">MIB</a></span>);</td></tr>
<tr><th id="602">602</th><td></td></tr>
<tr><th id="603">603</th><td>  <i>// Transfer memoperands.</i></td></tr>
<tr><th id="604">604</th><td>  <a class="local col2 ref" href="#92MIB" title='MIB' data-ref="92MIB" data-ref-filename="92MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>);</td></tr>
<tr><th id="605">605</th><td>  <a class="local col7 ref" href="#87MI" title='MI' data-ref="87MI" data-ref-filename="87MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="606">606</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"To:        "</q>; MIB.getInstr()-&gt;dump(););</td></tr>
<tr><th id="607">607</th><td>}</td></tr>
<tr><th id="608">608</th><td></td></tr>
<tr><th id="609">609</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVSTERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// ExpandVST - Translate VST pseudo instructions with Q, QQ or QQQQ register</i></td></tr>
<tr><th id="610">610</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVSTERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// operands to real VST instructions with D register operands.</i></td></tr>
<tr><th id="611">611</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVSTERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandVST' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandVST(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVSTERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVSTERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandVST</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col6 decl" id="106MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="106MBBI" data-ref-filename="106MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="612">612</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="107MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="107MI" data-ref-filename="107MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#106MBBI" title='MBBI' data-ref="106MBBI" data-ref-filename="106MBBI">MBBI</a>;</td></tr>
<tr><th id="613">613</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="108MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="108MBB" data-ref-filename="108MBB">MBB</dfn> = *<a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="614">614</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Expanding: "</q>; MI.dump());</td></tr>
<tr><th id="615">615</th><td></td></tr>
<tr><th id="616">616</th><td>  <em>const</em> <a class="tu type" href="#(anonymousnamespace)::NEONLdStTableEntry" title='(anonymous namespace)::NEONLdStTableEntry' data-ref="(anonymousnamespace)::NEONLdStTableEntry" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry">NEONLdStTableEntry</a> *<dfn class="local col9 decl" id="109TableEntry" title='TableEntry' data-type='const (anonymous namespace)::NEONLdStTableEntry *' data-ref="109TableEntry" data-ref-filename="109TableEntry">TableEntry</dfn> = <a class="tu ref fn" href="#_ZL14LookupNEONLdStj" title='LookupNEONLdSt' data-use='c' data-ref="_ZL14LookupNEONLdStj" data-ref-filename="_ZL14LookupNEONLdStj">LookupNEONLdSt</a>(<a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="617">617</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TableEntry &amp;&amp; !TableEntry-&gt;IsLoad &amp;&amp; <q>"NEONLdStTable lookup failed"</q>);</td></tr>
<tr><th id="618">618</th><td>  <a class="tu type" href="#(anonymousnamespace)::NEONRegSpacing" title='(anonymous namespace)::NEONRegSpacing' data-ref="(anonymousnamespace)::NEONRegSpacing" data-ref-filename="(anonymousnamespace)..NEONRegSpacing">NEONRegSpacing</a> <dfn class="local col0 decl" id="110RegSpc" title='RegSpc' data-type='(anonymous namespace)::NEONRegSpacing' data-ref="110RegSpc" data-ref-filename="110RegSpc">RegSpc</dfn> = (<a class="tu type" href="#(anonymousnamespace)::NEONRegSpacing" title='(anonymous namespace)::NEONRegSpacing' data-ref="(anonymousnamespace)::NEONRegSpacing" data-ref-filename="(anonymousnamespace)..NEONRegSpacing">NEONRegSpacing</a>)<a class="local col9 ref" href="#109TableEntry" title='TableEntry' data-ref="109TableEntry" data-ref-filename="109TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RegSpacing" title='(anonymous namespace)::NEONLdStTableEntry::RegSpacing' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RegSpacing" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RegSpacing">RegSpacing</a>;</td></tr>
<tr><th id="619">619</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="111NumRegs" title='NumRegs' data-type='unsigned int' data-ref="111NumRegs" data-ref-filename="111NumRegs">NumRegs</dfn> = <a class="local col9 ref" href="#109TableEntry" title='TableEntry' data-ref="109TableEntry" data-ref-filename="109TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::NumRegs" title='(anonymous namespace)::NEONLdStTableEntry::NumRegs' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::NumRegs" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..NumRegs">NumRegs</a>;</td></tr>
<tr><th id="620">620</th><td></td></tr>
<tr><th id="621">621</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="112MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="112MIB" data-ref-filename="112MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#108MBB" title='MBB' data-ref="108MBB" data-ref-filename="108MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#106MBBI" title='MBBI' data-ref="106MBBI" data-ref-filename="106MBBI">MBBI</a>, <a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="622">622</th><td>                                    <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#109TableEntry" title='TableEntry' data-ref="109TableEntry" data-ref-filename="109TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a>));</td></tr>
<tr><th id="623">623</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="113OpIdx" title='OpIdx' data-type='unsigned int' data-ref="113OpIdx" data-ref-filename="113OpIdx">OpIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="624">624</th><td>  <b>if</b> (<a class="local col9 ref" href="#109TableEntry" title='TableEntry' data-ref="109TableEntry" data-ref-filename="109TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::isUpdating" title='(anonymous namespace)::NEONLdStTableEntry::isUpdating' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::isUpdating" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..isUpdating">isUpdating</a>)</td></tr>
<tr><th id="625">625</th><td>    <a class="local col2 ref" href="#112MIB" title='MIB' data-ref="112MIB" data-ref-filename="112MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#113OpIdx" title='OpIdx' data-ref="113OpIdx" data-ref-filename="113OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="626">626</th><td></td></tr>
<tr><th id="627">627</th><td>  <i>// Copy the addrmode6 operands.</i></td></tr>
<tr><th id="628">628</th><td>  <a class="local col2 ref" href="#112MIB" title='MIB' data-ref="112MIB" data-ref-filename="112MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#113OpIdx" title='OpIdx' data-ref="113OpIdx" data-ref-filename="113OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="629">629</th><td>  <a class="local col2 ref" href="#112MIB" title='MIB' data-ref="112MIB" data-ref-filename="112MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#113OpIdx" title='OpIdx' data-ref="113OpIdx" data-ref-filename="113OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="630">630</th><td></td></tr>
<tr><th id="631">631</th><td>  <b>if</b> (<a class="local col9 ref" href="#109TableEntry" title='TableEntry' data-ref="109TableEntry" data-ref-filename="109TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::hasWritebackOperand" title='(anonymous namespace)::NEONLdStTableEntry::hasWritebackOperand' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::hasWritebackOperand" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..hasWritebackOperand">hasWritebackOperand</a>) {</td></tr>
<tr><th id="632">632</th><td>    <i>// TODO: The writing-back pseudo instructions we translate here are all</i></td></tr>
<tr><th id="633">633</th><td><i>    // defined to take am6offset nodes that are capable to represent both fixed</i></td></tr>
<tr><th id="634">634</th><td><i>    // and register forms. Some real instructions, however, do not rely on</i></td></tr>
<tr><th id="635">635</th><td><i>    // am6offset and have separate definitions for such forms. When this is the</i></td></tr>
<tr><th id="636">636</th><td><i>    // case, fixed forms do not take any offset nodes, so here we skip them for</i></td></tr>
<tr><th id="637">637</th><td><i>    // such instructions. Once all real and pseudo writing-back instructions are</i></td></tr>
<tr><th id="638">638</th><td><i>    // rewritten without use of am6offset nodes, this code will go away.</i></td></tr>
<tr><th id="639">639</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="114AM6Offset" title='AM6Offset' data-type='const llvm::MachineOperand &amp;' data-ref="114AM6Offset" data-ref-filename="114AM6Offset">AM6Offset</dfn> = <a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#113OpIdx" title='OpIdx' data-ref="113OpIdx" data-ref-filename="113OpIdx">OpIdx</a>++);</td></tr>
<tr><th id="640">640</th><td>    <b>if</b> (<a class="local col9 ref" href="#109TableEntry" title='TableEntry' data-ref="109TableEntry" data-ref-filename="109TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d8Qwb_fixed" title='llvm::ARM::VST1d8Qwb_fixed' data-ref="llvm::ARM::VST1d8Qwb_fixed" data-ref-filename="llvm..ARM..VST1d8Qwb_fixed">VST1d8Qwb_fixed</a> ||</td></tr>
<tr><th id="641">641</th><td>        <a class="local col9 ref" href="#109TableEntry" title='TableEntry' data-ref="109TableEntry" data-ref-filename="109TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d16Qwb_fixed" title='llvm::ARM::VST1d16Qwb_fixed' data-ref="llvm::ARM::VST1d16Qwb_fixed" data-ref-filename="llvm..ARM..VST1d16Qwb_fixed">VST1d16Qwb_fixed</a> ||</td></tr>
<tr><th id="642">642</th><td>        <a class="local col9 ref" href="#109TableEntry" title='TableEntry' data-ref="109TableEntry" data-ref-filename="109TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d32Qwb_fixed" title='llvm::ARM::VST1d32Qwb_fixed' data-ref="llvm::ARM::VST1d32Qwb_fixed" data-ref-filename="llvm..ARM..VST1d32Qwb_fixed">VST1d32Qwb_fixed</a> ||</td></tr>
<tr><th id="643">643</th><td>        <a class="local col9 ref" href="#109TableEntry" title='TableEntry' data-ref="109TableEntry" data-ref-filename="109TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64Qwb_fixed" title='llvm::ARM::VST1d64Qwb_fixed' data-ref="llvm::ARM::VST1d64Qwb_fixed" data-ref-filename="llvm..ARM..VST1d64Qwb_fixed">VST1d64Qwb_fixed</a> ||</td></tr>
<tr><th id="644">644</th><td>        <a class="local col9 ref" href="#109TableEntry" title='TableEntry' data-ref="109TableEntry" data-ref-filename="109TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d8Twb_fixed" title='llvm::ARM::VST1d8Twb_fixed' data-ref="llvm::ARM::VST1d8Twb_fixed" data-ref-filename="llvm..ARM..VST1d8Twb_fixed">VST1d8Twb_fixed</a> ||</td></tr>
<tr><th id="645">645</th><td>        <a class="local col9 ref" href="#109TableEntry" title='TableEntry' data-ref="109TableEntry" data-ref-filename="109TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d16Twb_fixed" title='llvm::ARM::VST1d16Twb_fixed' data-ref="llvm::ARM::VST1d16Twb_fixed" data-ref-filename="llvm..ARM..VST1d16Twb_fixed">VST1d16Twb_fixed</a> ||</td></tr>
<tr><th id="646">646</th><td>        <a class="local col9 ref" href="#109TableEntry" title='TableEntry' data-ref="109TableEntry" data-ref-filename="109TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d32Twb_fixed" title='llvm::ARM::VST1d32Twb_fixed' data-ref="llvm::ARM::VST1d32Twb_fixed" data-ref-filename="llvm..ARM..VST1d32Twb_fixed">VST1d32Twb_fixed</a> ||</td></tr>
<tr><th id="647">647</th><td>        <a class="local col9 ref" href="#109TableEntry" title='TableEntry' data-ref="109TableEntry" data-ref-filename="109TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64Twb_fixed" title='llvm::ARM::VST1d64Twb_fixed' data-ref="llvm::ARM::VST1d64Twb_fixed" data-ref-filename="llvm..ARM..VST1d64Twb_fixed">VST1d64Twb_fixed</a>) {</td></tr>
<tr><th id="648">648</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(AM6Offset.getReg() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="649">649</th><td>             <q>"A fixed writing-back pseudo instruction provides an offset "</q></td></tr>
<tr><th id="650">650</th><td>             <q>"register!"</q>);</td></tr>
<tr><th id="651">651</th><td>    } <b>else</b> {</td></tr>
<tr><th id="652">652</th><td>      <a class="local col2 ref" href="#112MIB" title='MIB' data-ref="112MIB" data-ref-filename="112MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#114AM6Offset" title='AM6Offset' data-ref="114AM6Offset" data-ref-filename="114AM6Offset">AM6Offset</a>);</td></tr>
<tr><th id="653">653</th><td>    }</td></tr>
<tr><th id="654">654</th><td>  }</td></tr>
<tr><th id="655">655</th><td></td></tr>
<tr><th id="656">656</th><td>  <em>bool</em> <dfn class="local col5 decl" id="115SrcIsKill" title='SrcIsKill' data-type='bool' data-ref="115SrcIsKill" data-ref-filename="115SrcIsKill">SrcIsKill</dfn> = <a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#113OpIdx" title='OpIdx' data-ref="113OpIdx" data-ref-filename="113OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="657">657</th><td>  <em>bool</em> <dfn class="local col6 decl" id="116SrcIsUndef" title='SrcIsUndef' data-type='bool' data-ref="116SrcIsUndef" data-ref-filename="116SrcIsUndef">SrcIsUndef</dfn> = <a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#113OpIdx" title='OpIdx' data-ref="113OpIdx" data-ref-filename="113OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>();</td></tr>
<tr><th id="658">658</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="117SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="117SrcReg" data-ref-filename="117SrcReg">SrcReg</dfn> = <a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#113OpIdx" title='OpIdx' data-ref="113OpIdx" data-ref-filename="113OpIdx">OpIdx</a>++).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="659">659</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="118D0" title='D0' data-type='unsigned int' data-ref="118D0" data-ref-filename="118D0">D0</dfn>, <dfn class="local col9 decl" id="119D1" title='D1' data-type='unsigned int' data-ref="119D1" data-ref-filename="119D1">D1</dfn>, <dfn class="local col0 decl" id="120D2" title='D2' data-type='unsigned int' data-ref="120D2" data-ref-filename="120D2">D2</dfn>, <dfn class="local col1 decl" id="121D3" title='D3' data-type='unsigned int' data-ref="121D3" data-ref-filename="121D3">D3</dfn>;</td></tr>
<tr><th id="660">660</th><td>  <a class="tu ref fn" href="#_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_" title='GetDSubRegs' data-use='c' data-ref="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_" data-ref-filename="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_">GetDSubRegs</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col7 ref" href="#117SrcReg" title='SrcReg' data-ref="117SrcReg" data-ref-filename="117SrcReg">SrcReg</a>, <a class="local col0 ref" href="#110RegSpc" title='RegSpc' data-ref="110RegSpc" data-ref-filename="110RegSpc">RegSpc</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>, <span class='refarg'><a class="local col8 ref" href="#118D0" title='D0' data-ref="118D0" data-ref-filename="118D0">D0</a></span>, <span class='refarg'><a class="local col9 ref" href="#119D1" title='D1' data-ref="119D1" data-ref-filename="119D1">D1</a></span>, <span class='refarg'><a class="local col0 ref" href="#120D2" title='D2' data-ref="120D2" data-ref-filename="120D2">D2</a></span>, <span class='refarg'><a class="local col1 ref" href="#121D3" title='D3' data-ref="121D3" data-ref-filename="121D3">D3</a></span>);</td></tr>
<tr><th id="661">661</th><td>  <a class="local col2 ref" href="#112MIB" title='MIB' data-ref="112MIB" data-ref-filename="112MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#118D0" title='D0' data-ref="118D0" data-ref-filename="118D0">D0</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb" data-ref-filename="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col6 ref" href="#116SrcIsUndef" title='SrcIsUndef' data-ref="116SrcIsUndef" data-ref-filename="116SrcIsUndef">SrcIsUndef</a>));</td></tr>
<tr><th id="662">662</th><td>  <b>if</b> (<a class="local col1 ref" href="#111NumRegs" title='NumRegs' data-ref="111NumRegs" data-ref-filename="111NumRegs">NumRegs</a> &gt; <var>1</var> &amp;&amp; <a class="local col9 ref" href="#109TableEntry" title='TableEntry' data-ref="109TableEntry" data-ref-filename="109TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" title='(anonymous namespace)::NEONLdStTableEntry::copyAllListRegs' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..copyAllListRegs">copyAllListRegs</a>)</td></tr>
<tr><th id="663">663</th><td>    <a class="local col2 ref" href="#112MIB" title='MIB' data-ref="112MIB" data-ref-filename="112MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#119D1" title='D1' data-ref="119D1" data-ref-filename="119D1">D1</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb" data-ref-filename="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col6 ref" href="#116SrcIsUndef" title='SrcIsUndef' data-ref="116SrcIsUndef" data-ref-filename="116SrcIsUndef">SrcIsUndef</a>));</td></tr>
<tr><th id="664">664</th><td>  <b>if</b> (<a class="local col1 ref" href="#111NumRegs" title='NumRegs' data-ref="111NumRegs" data-ref-filename="111NumRegs">NumRegs</a> &gt; <var>2</var> &amp;&amp; <a class="local col9 ref" href="#109TableEntry" title='TableEntry' data-ref="109TableEntry" data-ref-filename="109TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" title='(anonymous namespace)::NEONLdStTableEntry::copyAllListRegs' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..copyAllListRegs">copyAllListRegs</a>)</td></tr>
<tr><th id="665">665</th><td>    <a class="local col2 ref" href="#112MIB" title='MIB' data-ref="112MIB" data-ref-filename="112MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#120D2" title='D2' data-ref="120D2" data-ref-filename="120D2">D2</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb" data-ref-filename="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col6 ref" href="#116SrcIsUndef" title='SrcIsUndef' data-ref="116SrcIsUndef" data-ref-filename="116SrcIsUndef">SrcIsUndef</a>));</td></tr>
<tr><th id="666">666</th><td>  <b>if</b> (<a class="local col1 ref" href="#111NumRegs" title='NumRegs' data-ref="111NumRegs" data-ref-filename="111NumRegs">NumRegs</a> &gt; <var>3</var> &amp;&amp; <a class="local col9 ref" href="#109TableEntry" title='TableEntry' data-ref="109TableEntry" data-ref-filename="109TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" title='(anonymous namespace)::NEONLdStTableEntry::copyAllListRegs' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::copyAllListRegs" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..copyAllListRegs">copyAllListRegs</a>)</td></tr>
<tr><th id="667">667</th><td>    <a class="local col2 ref" href="#112MIB" title='MIB' data-ref="112MIB" data-ref-filename="112MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#121D3" title='D3' data-ref="121D3" data-ref-filename="121D3">D3</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb" data-ref-filename="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col6 ref" href="#116SrcIsUndef" title='SrcIsUndef' data-ref="116SrcIsUndef" data-ref-filename="116SrcIsUndef">SrcIsUndef</a>));</td></tr>
<tr><th id="668">668</th><td></td></tr>
<tr><th id="669">669</th><td>  <i>// Copy the predicate operands.</i></td></tr>
<tr><th id="670">670</th><td>  <a class="local col2 ref" href="#112MIB" title='MIB' data-ref="112MIB" data-ref-filename="112MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#113OpIdx" title='OpIdx' data-ref="113OpIdx" data-ref-filename="113OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="671">671</th><td>  <a class="local col2 ref" href="#112MIB" title='MIB' data-ref="112MIB" data-ref-filename="112MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#113OpIdx" title='OpIdx' data-ref="113OpIdx" data-ref-filename="113OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="672">672</th><td></td></tr>
<tr><th id="673">673</th><td>  <b>if</b> (<a class="local col5 ref" href="#115SrcIsKill" title='SrcIsKill' data-ref="115SrcIsKill" data-ref-filename="115SrcIsKill">SrcIsKill</a> &amp;&amp; !<a class="local col6 ref" href="#116SrcIsUndef" title='SrcIsUndef' data-ref="116SrcIsUndef" data-ref-filename="116SrcIsUndef">SrcIsUndef</a>) <i>// Add an implicit kill for the super-reg.</i></td></tr>
<tr><th id="674">674</th><td>    <a class="local col2 ref" href="#112MIB" title='MIB' data-ref="112MIB" data-ref-filename="112MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" data-ref-filename="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#117SrcReg" title='SrcReg' data-ref="117SrcReg" data-ref-filename="117SrcReg">SrcReg</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="675">675</th><td>  <b>else</b> <b>if</b> (!<a class="local col6 ref" href="#116SrcIsUndef" title='SrcIsUndef' data-ref="116SrcIsUndef" data-ref-filename="116SrcIsUndef">SrcIsUndef</a>)</td></tr>
<tr><th id="676">676</th><td>    <a class="local col2 ref" href="#112MIB" title='MIB' data-ref="112MIB" data-ref-filename="112MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#117SrcReg" title='SrcReg' data-ref="117SrcReg" data-ref-filename="117SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>); <i>// Add implicit uses for src reg.</i></td></tr>
<tr><th id="677">677</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a></span>, <span class='refarg'><a class="local col2 ref" href="#112MIB" title='MIB' data-ref="112MIB" data-ref-filename="112MIB">MIB</a></span>, <span class='refarg'><a class="local col2 ref" href="#112MIB" title='MIB' data-ref="112MIB" data-ref-filename="112MIB">MIB</a></span>);</td></tr>
<tr><th id="678">678</th><td></td></tr>
<tr><th id="679">679</th><td>  <i>// Transfer memoperands.</i></td></tr>
<tr><th id="680">680</th><td>  <a class="local col2 ref" href="#112MIB" title='MIB' data-ref="112MIB" data-ref-filename="112MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>);</td></tr>
<tr><th id="681">681</th><td>  <a class="local col7 ref" href="#107MI" title='MI' data-ref="107MI" data-ref-filename="107MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="682">682</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"To:        "</q>; MIB.getInstr()-&gt;dump(););</td></tr>
<tr><th id="683">683</th><td>}</td></tr>
<tr><th id="684">684</th><td></td></tr>
<tr><th id="685">685</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo12ExpandLaneOpERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// ExpandLaneOp - Translate VLD*LN and VST*LN instructions with Q, QQ or QQQQ</i></td></tr>
<tr><th id="686">686</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo12ExpandLaneOpERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">/// register operands to real instructions with D register operands.</i></td></tr>
<tr><th id="687">687</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo12ExpandLaneOpERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandLaneOp' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandLaneOp(MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo12ExpandLaneOpERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo12ExpandLaneOpERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandLaneOp</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col2 decl" id="122MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="122MBBI" data-ref-filename="122MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="688">688</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="123MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="123MI" data-ref-filename="123MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#122MBBI" title='MBBI' data-ref="122MBBI" data-ref-filename="122MBBI">MBBI</a>;</td></tr>
<tr><th id="689">689</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="124MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="124MBB" data-ref-filename="124MBB">MBB</dfn> = *<a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="690">690</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Expanding: "</q>; MI.dump());</td></tr>
<tr><th id="691">691</th><td></td></tr>
<tr><th id="692">692</th><td>  <em>const</em> <a class="tu type" href="#(anonymousnamespace)::NEONLdStTableEntry" title='(anonymous namespace)::NEONLdStTableEntry' data-ref="(anonymousnamespace)::NEONLdStTableEntry" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry">NEONLdStTableEntry</a> *<dfn class="local col5 decl" id="125TableEntry" title='TableEntry' data-type='const (anonymous namespace)::NEONLdStTableEntry *' data-ref="125TableEntry" data-ref-filename="125TableEntry">TableEntry</dfn> = <a class="tu ref fn" href="#_ZL14LookupNEONLdStj" title='LookupNEONLdSt' data-use='c' data-ref="_ZL14LookupNEONLdStj" data-ref-filename="_ZL14LookupNEONLdStj">LookupNEONLdSt</a>(<a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>());</td></tr>
<tr><th id="693">693</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(TableEntry &amp;&amp; <q>"NEONLdStTable lookup failed"</q>);</td></tr>
<tr><th id="694">694</th><td>  <a class="tu type" href="#(anonymousnamespace)::NEONRegSpacing" title='(anonymous namespace)::NEONRegSpacing' data-ref="(anonymousnamespace)::NEONRegSpacing" data-ref-filename="(anonymousnamespace)..NEONRegSpacing">NEONRegSpacing</a> <dfn class="local col6 decl" id="126RegSpc" title='RegSpc' data-type='(anonymous namespace)::NEONRegSpacing' data-ref="126RegSpc" data-ref-filename="126RegSpc">RegSpc</dfn> = (<a class="tu type" href="#(anonymousnamespace)::NEONRegSpacing" title='(anonymous namespace)::NEONRegSpacing' data-ref="(anonymousnamespace)::NEONRegSpacing" data-ref-filename="(anonymousnamespace)..NEONRegSpacing">NEONRegSpacing</a>)<a class="local col5 ref" href="#125TableEntry" title='TableEntry' data-ref="125TableEntry" data-ref-filename="125TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RegSpacing" title='(anonymous namespace)::NEONLdStTableEntry::RegSpacing' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RegSpacing" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RegSpacing">RegSpacing</a>;</td></tr>
<tr><th id="695">695</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="127NumRegs" title='NumRegs' data-type='unsigned int' data-ref="127NumRegs" data-ref-filename="127NumRegs">NumRegs</dfn> = <a class="local col5 ref" href="#125TableEntry" title='TableEntry' data-ref="125TableEntry" data-ref-filename="125TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::NumRegs" title='(anonymous namespace)::NEONLdStTableEntry::NumRegs' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::NumRegs" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..NumRegs">NumRegs</a>;</td></tr>
<tr><th id="696">696</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="128RegElts" title='RegElts' data-type='unsigned int' data-ref="128RegElts" data-ref-filename="128RegElts">RegElts</dfn> = <a class="local col5 ref" href="#125TableEntry" title='TableEntry' data-ref="125TableEntry" data-ref-filename="125TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RegElts" title='(anonymous namespace)::NEONLdStTableEntry::RegElts' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RegElts" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RegElts">RegElts</a>;</td></tr>
<tr><th id="697">697</th><td></td></tr>
<tr><th id="698">698</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col9 decl" id="129MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="129MIB" data-ref-filename="129MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#124MBB" title='MBB' data-ref="124MBB" data-ref-filename="124MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col2 ref" href="#122MBBI" title='MBBI' data-ref="122MBBI" data-ref-filename="122MBBI">MBBI</a>, <a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="699">699</th><td>                                    <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#125TableEntry" title='TableEntry' data-ref="125TableEntry" data-ref-filename="125TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::RealOpc" title='(anonymous namespace)::NEONLdStTableEntry::RealOpc' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::RealOpc" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..RealOpc">RealOpc</a>));</td></tr>
<tr><th id="700">700</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="130OpIdx" title='OpIdx' data-type='unsigned int' data-ref="130OpIdx" data-ref-filename="130OpIdx">OpIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="701">701</th><td>  <i>// The lane operand is always the 3rd from last operand, before the 2</i></td></tr>
<tr><th id="702">702</th><td><i>  // predicate operands.</i></td></tr>
<tr><th id="703">703</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="131Lane" title='Lane' data-type='unsigned int' data-ref="131Lane" data-ref-filename="131Lane">Lane</dfn> = <a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr7getDescEv" title='llvm::MachineInstr::getDesc' data-ref="_ZNK4llvm12MachineInstr7getDescEv" data-ref-filename="_ZNK4llvm12MachineInstr7getDescEv">getDesc</a>().<a class="ref fn" href="../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv" data-ref-filename="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>() - <var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="704">704</th><td></td></tr>
<tr><th id="705">705</th><td>  <i>// Adjust the lane and spacing as needed for Q registers.</i></td></tr>
<tr><th id="706">706</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(RegSpc != OddDblSpc &amp;&amp; <q>"unexpected register spacing for VLD/VST-lane"</q>);</td></tr>
<tr><th id="707">707</th><td>  <b>if</b> (<a class="local col6 ref" href="#126RegSpc" title='RegSpc' data-ref="126RegSpc" data-ref-filename="126RegSpc">RegSpc</a> == <a class="tu enum" href="#(anonymousnamespace)::EvenDblSpc" title='(anonymous namespace)::EvenDblSpc' data-use='r' data-ref="(anonymousnamespace)::EvenDblSpc" data-ref-filename="(anonymousnamespace)..EvenDblSpc">EvenDblSpc</a> &amp;&amp; <a class="local col1 ref" href="#131Lane" title='Lane' data-ref="131Lane" data-ref-filename="131Lane">Lane</a> &gt;= <a class="local col8 ref" href="#128RegElts" title='RegElts' data-ref="128RegElts" data-ref-filename="128RegElts">RegElts</a>) {</td></tr>
<tr><th id="708">708</th><td>    <a class="local col6 ref" href="#126RegSpc" title='RegSpc' data-ref="126RegSpc" data-ref-filename="126RegSpc">RegSpc</a> = <a class="tu enum" href="#(anonymousnamespace)::OddDblSpc" title='(anonymous namespace)::OddDblSpc' data-use='r' data-ref="(anonymousnamespace)::OddDblSpc" data-ref-filename="(anonymousnamespace)..OddDblSpc">OddDblSpc</a>;</td></tr>
<tr><th id="709">709</th><td>    <a class="local col1 ref" href="#131Lane" title='Lane' data-ref="131Lane" data-ref-filename="131Lane">Lane</a> -= <a class="local col8 ref" href="#128RegElts" title='RegElts' data-ref="128RegElts" data-ref-filename="128RegElts">RegElts</a>;</td></tr>
<tr><th id="710">710</th><td>  }</td></tr>
<tr><th id="711">711</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Lane &lt; RegElts &amp;&amp; <q>"out of range lane for VLD/VST-lane"</q>);</td></tr>
<tr><th id="712">712</th><td></td></tr>
<tr><th id="713">713</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="132D0" title='D0' data-type='unsigned int' data-ref="132D0" data-ref-filename="132D0">D0</dfn> = <var>0</var>, <dfn class="local col3 decl" id="133D1" title='D1' data-type='unsigned int' data-ref="133D1" data-ref-filename="133D1">D1</dfn> = <var>0</var>, <dfn class="local col4 decl" id="134D2" title='D2' data-type='unsigned int' data-ref="134D2" data-ref-filename="134D2">D2</dfn> = <var>0</var>, <dfn class="local col5 decl" id="135D3" title='D3' data-type='unsigned int' data-ref="135D3" data-ref-filename="135D3">D3</dfn> = <var>0</var>;</td></tr>
<tr><th id="714">714</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="136DstReg" title='DstReg' data-type='unsigned int' data-ref="136DstReg" data-ref-filename="136DstReg">DstReg</dfn> = <var>0</var>;</td></tr>
<tr><th id="715">715</th><td>  <em>bool</em> <dfn class="local col7 decl" id="137DstIsDead" title='DstIsDead' data-type='bool' data-ref="137DstIsDead" data-ref-filename="137DstIsDead">DstIsDead</dfn> = <b>false</b>;</td></tr>
<tr><th id="716">716</th><td>  <b>if</b> (<a class="local col5 ref" href="#125TableEntry" title='TableEntry' data-ref="125TableEntry" data-ref-filename="125TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::IsLoad" title='(anonymous namespace)::NEONLdStTableEntry::IsLoad' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::IsLoad" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..IsLoad">IsLoad</a>) {</td></tr>
<tr><th id="717">717</th><td>    <a class="local col7 ref" href="#137DstIsDead" title='DstIsDead' data-ref="137DstIsDead" data-ref-filename="137DstIsDead">DstIsDead</a> = <a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#130OpIdx" title='OpIdx' data-ref="130OpIdx" data-ref-filename="130OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="718">718</th><td>    <a class="local col6 ref" href="#136DstReg" title='DstReg' data-ref="136DstReg" data-ref-filename="136DstReg">DstReg</a> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#130OpIdx" title='OpIdx' data-ref="130OpIdx" data-ref-filename="130OpIdx">OpIdx</a>++).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="719">719</th><td>    <a class="tu ref fn" href="#_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_" title='GetDSubRegs' data-use='c' data-ref="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_" data-ref-filename="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_">GetDSubRegs</a>(<a class="local col6 ref" href="#136DstReg" title='DstReg' data-ref="136DstReg" data-ref-filename="136DstReg">DstReg</a>, <a class="local col6 ref" href="#126RegSpc" title='RegSpc' data-ref="126RegSpc" data-ref-filename="126RegSpc">RegSpc</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>, <span class='refarg'><a class="local col2 ref" href="#132D0" title='D0' data-ref="132D0" data-ref-filename="132D0">D0</a></span>, <span class='refarg'><a class="local col3 ref" href="#133D1" title='D1' data-ref="133D1" data-ref-filename="133D1">D1</a></span>, <span class='refarg'><a class="local col4 ref" href="#134D2" title='D2' data-ref="134D2" data-ref-filename="134D2">D2</a></span>, <span class='refarg'><a class="local col5 ref" href="#135D3" title='D3' data-ref="135D3" data-ref-filename="135D3">D3</a></span>);</td></tr>
<tr><th id="720">720</th><td>    <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#132D0" title='D0' data-ref="132D0" data-ref-filename="132D0">D0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col7 ref" href="#137DstIsDead" title='DstIsDead' data-ref="137DstIsDead" data-ref-filename="137DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="721">721</th><td>    <b>if</b> (<a class="local col7 ref" href="#127NumRegs" title='NumRegs' data-ref="127NumRegs" data-ref-filename="127NumRegs">NumRegs</a> &gt; <var>1</var>)</td></tr>
<tr><th id="722">722</th><td>      <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#133D1" title='D1' data-ref="133D1" data-ref-filename="133D1">D1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col7 ref" href="#137DstIsDead" title='DstIsDead' data-ref="137DstIsDead" data-ref-filename="137DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="723">723</th><td>    <b>if</b> (<a class="local col7 ref" href="#127NumRegs" title='NumRegs' data-ref="127NumRegs" data-ref-filename="127NumRegs">NumRegs</a> &gt; <var>2</var>)</td></tr>
<tr><th id="724">724</th><td>      <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#134D2" title='D2' data-ref="134D2" data-ref-filename="134D2">D2</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col7 ref" href="#137DstIsDead" title='DstIsDead' data-ref="137DstIsDead" data-ref-filename="137DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="725">725</th><td>    <b>if</b> (<a class="local col7 ref" href="#127NumRegs" title='NumRegs' data-ref="127NumRegs" data-ref-filename="127NumRegs">NumRegs</a> &gt; <var>3</var>)</td></tr>
<tr><th id="726">726</th><td>      <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#135D3" title='D3' data-ref="135D3" data-ref-filename="135D3">D3</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col7 ref" href="#137DstIsDead" title='DstIsDead' data-ref="137DstIsDead" data-ref-filename="137DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="727">727</th><td>  }</td></tr>
<tr><th id="728">728</th><td></td></tr>
<tr><th id="729">729</th><td>  <b>if</b> (<a class="local col5 ref" href="#125TableEntry" title='TableEntry' data-ref="125TableEntry" data-ref-filename="125TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::isUpdating" title='(anonymous namespace)::NEONLdStTableEntry::isUpdating' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::isUpdating" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..isUpdating">isUpdating</a>)</td></tr>
<tr><th id="730">730</th><td>    <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#130OpIdx" title='OpIdx' data-ref="130OpIdx" data-ref-filename="130OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td>  <i>// Copy the addrmode6 operands.</i></td></tr>
<tr><th id="733">733</th><td>  <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#130OpIdx" title='OpIdx' data-ref="130OpIdx" data-ref-filename="130OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="734">734</th><td>  <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#130OpIdx" title='OpIdx' data-ref="130OpIdx" data-ref-filename="130OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="735">735</th><td>  <i>// Copy the am6offset operand.</i></td></tr>
<tr><th id="736">736</th><td>  <b>if</b> (<a class="local col5 ref" href="#125TableEntry" title='TableEntry' data-ref="125TableEntry" data-ref-filename="125TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::hasWritebackOperand" title='(anonymous namespace)::NEONLdStTableEntry::hasWritebackOperand' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::hasWritebackOperand" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..hasWritebackOperand">hasWritebackOperand</a>)</td></tr>
<tr><th id="737">737</th><td>    <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#130OpIdx" title='OpIdx' data-ref="130OpIdx" data-ref-filename="130OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="738">738</th><td></td></tr>
<tr><th id="739">739</th><td>  <i>// Grab the super-register source.</i></td></tr>
<tr><th id="740">740</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col8 decl" id="138MO" title='MO' data-type='llvm::MachineOperand' data-ref="138MO" data-ref-filename="138MO">MO</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#130OpIdx" title='OpIdx' data-ref="130OpIdx" data-ref-filename="130OpIdx">OpIdx</a>++);</td></tr>
<tr><th id="741">741</th><td>  <b>if</b> (!<a class="local col5 ref" href="#125TableEntry" title='TableEntry' data-ref="125TableEntry" data-ref-filename="125TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::IsLoad" title='(anonymous namespace)::NEONLdStTableEntry::IsLoad' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::IsLoad" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..IsLoad">IsLoad</a>)</td></tr>
<tr><th id="742">742</th><td>    <a class="tu ref fn" href="#_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_" title='GetDSubRegs' data-use='c' data-ref="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_" data-ref-filename="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_">GetDSubRegs</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col8 ref" href="#138MO" title='MO' data-ref="138MO" data-ref-filename="138MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col6 ref" href="#126RegSpc" title='RegSpc' data-ref="126RegSpc" data-ref-filename="126RegSpc">RegSpc</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>, <span class='refarg'><a class="local col2 ref" href="#132D0" title='D0' data-ref="132D0" data-ref-filename="132D0">D0</a></span>, <span class='refarg'><a class="local col3 ref" href="#133D1" title='D1' data-ref="133D1" data-ref-filename="133D1">D1</a></span>, <span class='refarg'><a class="local col4 ref" href="#134D2" title='D2' data-ref="134D2" data-ref-filename="134D2">D2</a></span>, <span class='refarg'><a class="local col5 ref" href="#135D3" title='D3' data-ref="135D3" data-ref-filename="135D3">D3</a></span>);</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td>  <i>// Add the subregs as sources of the new instruction.</i></td></tr>
<tr><th id="745">745</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="139SrcFlags" title='SrcFlags' data-type='unsigned int' data-ref="139SrcFlags" data-ref-filename="139SrcFlags">SrcFlags</dfn> = (<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm16getUndefRegStateEb" title='llvm::getUndefRegState' data-ref="_ZN4llvm16getUndefRegStateEb" data-ref-filename="_ZN4llvm16getUndefRegStateEb">getUndefRegState</a>(<a class="local col8 ref" href="#138MO" title='MO' data-ref="138MO" data-ref-filename="138MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7isUndefEv" title='llvm::MachineOperand::isUndef' data-ref="_ZNK4llvm14MachineOperand7isUndefEv" data-ref-filename="_ZNK4llvm14MachineOperand7isUndefEv">isUndef</a>()) |</td></tr>
<tr><th id="746">746</th><td>                       <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#138MO" title='MO' data-ref="138MO" data-ref-filename="138MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>()));</td></tr>
<tr><th id="747">747</th><td>  <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#132D0" title='D0' data-ref="132D0" data-ref-filename="132D0">D0</a>, <a class="local col9 ref" href="#139SrcFlags" title='SrcFlags' data-ref="139SrcFlags" data-ref-filename="139SrcFlags">SrcFlags</a>);</td></tr>
<tr><th id="748">748</th><td>  <b>if</b> (<a class="local col7 ref" href="#127NumRegs" title='NumRegs' data-ref="127NumRegs" data-ref-filename="127NumRegs">NumRegs</a> &gt; <var>1</var>)</td></tr>
<tr><th id="749">749</th><td>    <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#133D1" title='D1' data-ref="133D1" data-ref-filename="133D1">D1</a>, <a class="local col9 ref" href="#139SrcFlags" title='SrcFlags' data-ref="139SrcFlags" data-ref-filename="139SrcFlags">SrcFlags</a>);</td></tr>
<tr><th id="750">750</th><td>  <b>if</b> (<a class="local col7 ref" href="#127NumRegs" title='NumRegs' data-ref="127NumRegs" data-ref-filename="127NumRegs">NumRegs</a> &gt; <var>2</var>)</td></tr>
<tr><th id="751">751</th><td>    <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#134D2" title='D2' data-ref="134D2" data-ref-filename="134D2">D2</a>, <a class="local col9 ref" href="#139SrcFlags" title='SrcFlags' data-ref="139SrcFlags" data-ref-filename="139SrcFlags">SrcFlags</a>);</td></tr>
<tr><th id="752">752</th><td>  <b>if</b> (<a class="local col7 ref" href="#127NumRegs" title='NumRegs' data-ref="127NumRegs" data-ref-filename="127NumRegs">NumRegs</a> &gt; <var>3</var>)</td></tr>
<tr><th id="753">753</th><td>    <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#135D3" title='D3' data-ref="135D3" data-ref-filename="135D3">D3</a>, <a class="local col9 ref" href="#139SrcFlags" title='SrcFlags' data-ref="139SrcFlags" data-ref-filename="139SrcFlags">SrcFlags</a>);</td></tr>
<tr><th id="754">754</th><td></td></tr>
<tr><th id="755">755</th><td>  <i>// Add the lane number operand.</i></td></tr>
<tr><th id="756">756</th><td>  <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#131Lane" title='Lane' data-ref="131Lane" data-ref-filename="131Lane">Lane</a>);</td></tr>
<tr><th id="757">757</th><td>  <a class="local col0 ref" href="#130OpIdx" title='OpIdx' data-ref="130OpIdx" data-ref-filename="130OpIdx">OpIdx</a> += <var>1</var>;</td></tr>
<tr><th id="758">758</th><td></td></tr>
<tr><th id="759">759</th><td>  <i>// Copy the predicate operands.</i></td></tr>
<tr><th id="760">760</th><td>  <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#130OpIdx" title='OpIdx' data-ref="130OpIdx" data-ref-filename="130OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="761">761</th><td>  <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#130OpIdx" title='OpIdx' data-ref="130OpIdx" data-ref-filename="130OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="762">762</th><td></td></tr>
<tr><th id="763">763</th><td>  <i>// Copy the super-register source to be an implicit source.</i></td></tr>
<tr><th id="764">764</th><td>  <a class="local col8 ref" href="#138MO" title='MO' data-ref="138MO" data-ref-filename="138MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11setImplicitEb" title='llvm::MachineOperand::setImplicit' data-ref="_ZN4llvm14MachineOperand11setImplicitEb" data-ref-filename="_ZN4llvm14MachineOperand11setImplicitEb">setImplicit</a>(<b>true</b>);</td></tr>
<tr><th id="765">765</th><td>  <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col8 ref" href="#138MO" title='MO' data-ref="138MO" data-ref-filename="138MO">MO</a>);</td></tr>
<tr><th id="766">766</th><td>  <b>if</b> (<a class="local col5 ref" href="#125TableEntry" title='TableEntry' data-ref="125TableEntry" data-ref-filename="125TableEntry">TableEntry</a>-&gt;<a class="tu ref field" href="#(anonymousnamespace)::NEONLdStTableEntry::IsLoad" title='(anonymous namespace)::NEONLdStTableEntry::IsLoad' data-use='r' data-ref="(anonymousnamespace)::NEONLdStTableEntry::IsLoad" data-ref-filename="(anonymousnamespace)..NEONLdStTableEntry..IsLoad">IsLoad</a>)</td></tr>
<tr><th id="767">767</th><td>    <i>// Add an implicit def for the super-register.</i></td></tr>
<tr><th id="768">768</th><td>    <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#136DstReg" title='DstReg' data-ref="136DstReg" data-ref-filename="136DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col7 ref" href="#137DstIsDead" title='DstIsDead' data-ref="137DstIsDead" data-ref-filename="137DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="769">769</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a></span>, <span class='refarg'><a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a></span>);</td></tr>
<tr><th id="770">770</th><td>  <i>// Transfer memoperands.</i></td></tr>
<tr><th id="771">771</th><td>  <a class="local col9 ref" href="#129MIB" title='MIB' data-ref="129MIB" data-ref-filename="129MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>);</td></tr>
<tr><th id="772">772</th><td>  <a class="local col3 ref" href="#123MI" title='MI' data-ref="123MI" data-ref-filename="123MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="773">773</th><td>}</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">/// ExpandVTBL - Translate VTBL and VTBX pseudo instructions with Q or QQ</i></td></tr>
<tr><th id="776">776</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">/// register operands to real instructions with D register operands.</i></td></tr>
<tr><th id="777">777</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" title='(anonymous namespace)::ARMExpandPseudo::ExpandVTBL' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandVTBL(MachineBasicBlock::iterator &amp; MBBI, unsigned int Opc, bool IsExt)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">ExpandVTBL</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col0 decl" id="140MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="140MBBI" data-ref-filename="140MBBI">MBBI</dfn>,</td></tr>
<tr><th id="778">778</th><td>                                 <em>unsigned</em> <dfn class="local col1 decl" id="141Opc" title='Opc' data-type='unsigned int' data-ref="141Opc" data-ref-filename="141Opc">Opc</dfn>, <em>bool</em> <dfn class="local col2 decl" id="142IsExt" title='IsExt' data-type='bool' data-ref="142IsExt" data-ref-filename="142IsExt">IsExt</dfn>) {</td></tr>
<tr><th id="779">779</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="143MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="143MI" data-ref-filename="143MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#140MBBI" title='MBBI' data-ref="140MBBI" data-ref-filename="140MBBI">MBBI</a>;</td></tr>
<tr><th id="780">780</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="144MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="144MBB" data-ref-filename="144MBB">MBB</dfn> = *<a class="local col3 ref" href="#143MI" title='MI' data-ref="143MI" data-ref-filename="143MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>();</td></tr>
<tr><th id="781">781</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Expanding: "</q>; MI.dump());</td></tr>
<tr><th id="782">782</th><td></td></tr>
<tr><th id="783">783</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="145MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="145MIB" data-ref-filename="145MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#144MBB" title='MBB' data-ref="144MBB" data-ref-filename="144MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#140MBBI" title='MBBI' data-ref="140MBBI" data-ref-filename="140MBBI">MBBI</a>, <a class="local col3 ref" href="#143MI" title='MI' data-ref="143MI" data-ref-filename="143MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#141Opc" title='Opc' data-ref="141Opc" data-ref-filename="141Opc">Opc</a>));</td></tr>
<tr><th id="784">784</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="146OpIdx" title='OpIdx' data-type='unsigned int' data-ref="146OpIdx" data-ref-filename="146OpIdx">OpIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="785">785</th><td></td></tr>
<tr><th id="786">786</th><td>  <i>// Transfer the destination register operand.</i></td></tr>
<tr><th id="787">787</th><td>  <a class="local col5 ref" href="#145MIB" title='MIB' data-ref="145MIB" data-ref-filename="145MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#143MI" title='MI' data-ref="143MI" data-ref-filename="143MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#146OpIdx" title='OpIdx' data-ref="146OpIdx" data-ref-filename="146OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="788">788</th><td>  <b>if</b> (<a class="local col2 ref" href="#142IsExt" title='IsExt' data-ref="142IsExt" data-ref-filename="142IsExt">IsExt</a>) {</td></tr>
<tr><th id="789">789</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col7 decl" id="147VdSrc" title='VdSrc' data-type='llvm::MachineOperand' data-ref="147VdSrc" data-ref-filename="147VdSrc">VdSrc</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_">(</a><a class="local col3 ref" href="#143MI" title='MI' data-ref="143MI" data-ref-filename="143MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#146OpIdx" title='OpIdx' data-ref="146OpIdx" data-ref-filename="146OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="790">790</th><td>    <a class="local col5 ref" href="#145MIB" title='MIB' data-ref="145MIB" data-ref-filename="145MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#147VdSrc" title='VdSrc' data-ref="147VdSrc" data-ref-filename="147VdSrc">VdSrc</a>);</td></tr>
<tr><th id="791">791</th><td>  }</td></tr>
<tr><th id="792">792</th><td></td></tr>
<tr><th id="793">793</th><td>  <em>bool</em> <dfn class="local col8 decl" id="148SrcIsKill" title='SrcIsKill' data-type='bool' data-ref="148SrcIsKill" data-ref-filename="148SrcIsKill">SrcIsKill</dfn> = <a class="local col3 ref" href="#143MI" title='MI' data-ref="143MI" data-ref-filename="143MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#146OpIdx" title='OpIdx' data-ref="146OpIdx" data-ref-filename="146OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="794">794</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="149SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="149SrcReg" data-ref-filename="149SrcReg">SrcReg</dfn> = <a class="local col3 ref" href="#143MI" title='MI' data-ref="143MI" data-ref-filename="143MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#146OpIdx" title='OpIdx' data-ref="146OpIdx" data-ref-filename="146OpIdx">OpIdx</a>++).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="795">795</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="150D0" title='D0' data-type='unsigned int' data-ref="150D0" data-ref-filename="150D0">D0</dfn>, <dfn class="local col1 decl" id="151D1" title='D1' data-type='unsigned int' data-ref="151D1" data-ref-filename="151D1">D1</dfn>, <dfn class="local col2 decl" id="152D2" title='D2' data-type='unsigned int' data-ref="152D2" data-ref-filename="152D2">D2</dfn>, <dfn class="local col3 decl" id="153D3" title='D3' data-type='unsigned int' data-ref="153D3" data-ref-filename="153D3">D3</dfn>;</td></tr>
<tr><th id="796">796</th><td>  <a class="tu ref fn" href="#_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_" title='GetDSubRegs' data-use='c' data-ref="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_" data-ref-filename="_ZL11GetDSubRegsjN12_GLOBAL__N_114NEONRegSpacingEPKN4llvm18TargetRegisterInfoERjS5_S5_S5_">GetDSubRegs</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#149SrcReg" title='SrcReg' data-ref="149SrcReg" data-ref-filename="149SrcReg">SrcReg</a>, <a class="tu enum" href="#(anonymousnamespace)::SingleSpc" title='(anonymous namespace)::SingleSpc' data-use='r' data-ref="(anonymousnamespace)::SingleSpc" data-ref-filename="(anonymousnamespace)..SingleSpc">SingleSpc</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>, <span class='refarg'><a class="local col0 ref" href="#150D0" title='D0' data-ref="150D0" data-ref-filename="150D0">D0</a></span>, <span class='refarg'><a class="local col1 ref" href="#151D1" title='D1' data-ref="151D1" data-ref-filename="151D1">D1</a></span>, <span class='refarg'><a class="local col2 ref" href="#152D2" title='D2' data-ref="152D2" data-ref-filename="152D2">D2</a></span>, <span class='refarg'><a class="local col3 ref" href="#153D3" title='D3' data-ref="153D3" data-ref-filename="153D3">D3</a></span>);</td></tr>
<tr><th id="797">797</th><td>  <a class="local col5 ref" href="#145MIB" title='MIB' data-ref="145MIB" data-ref-filename="145MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#150D0" title='D0' data-ref="150D0" data-ref-filename="150D0">D0</a>);</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>  <i>// Copy the other source register operand.</i></td></tr>
<tr><th id="800">800</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col4 decl" id="154VmSrc" title='VmSrc' data-type='llvm::MachineOperand' data-ref="154VmSrc" data-ref-filename="154VmSrc">VmSrc</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_">(</a><a class="local col3 ref" href="#143MI" title='MI' data-ref="143MI" data-ref-filename="143MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#146OpIdx" title='OpIdx' data-ref="146OpIdx" data-ref-filename="146OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="801">801</th><td>  <a class="local col5 ref" href="#145MIB" title='MIB' data-ref="145MIB" data-ref-filename="145MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col4 ref" href="#154VmSrc" title='VmSrc' data-ref="154VmSrc" data-ref-filename="154VmSrc">VmSrc</a>);</td></tr>
<tr><th id="802">802</th><td></td></tr>
<tr><th id="803">803</th><td>  <i>// Copy the predicate operands.</i></td></tr>
<tr><th id="804">804</th><td>  <a class="local col5 ref" href="#145MIB" title='MIB' data-ref="145MIB" data-ref-filename="145MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#143MI" title='MI' data-ref="143MI" data-ref-filename="143MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#146OpIdx" title='OpIdx' data-ref="146OpIdx" data-ref-filename="146OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="805">805</th><td>  <a class="local col5 ref" href="#145MIB" title='MIB' data-ref="145MIB" data-ref-filename="145MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col3 ref" href="#143MI" title='MI' data-ref="143MI" data-ref-filename="143MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#146OpIdx" title='OpIdx' data-ref="146OpIdx" data-ref-filename="146OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="806">806</th><td></td></tr>
<tr><th id="807">807</th><td>  <i>// Add an implicit kill and use for the super-reg.</i></td></tr>
<tr><th id="808">808</th><td>  <a class="local col5 ref" href="#145MIB" title='MIB' data-ref="145MIB" data-ref-filename="145MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#149SrcReg" title='SrcReg' data-ref="149SrcReg" data-ref-filename="149SrcReg">SrcReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col8 ref" href="#148SrcIsKill" title='SrcIsKill' data-ref="148SrcIsKill" data-ref-filename="148SrcIsKill">SrcIsKill</a>));</td></tr>
<tr><th id="809">809</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col3 ref" href="#143MI" title='MI' data-ref="143MI" data-ref-filename="143MI">MI</a></span>, <span class='refarg'><a class="local col5 ref" href="#145MIB" title='MIB' data-ref="145MIB" data-ref-filename="145MIB">MIB</a></span>, <span class='refarg'><a class="local col5 ref" href="#145MIB" title='MIB' data-ref="145MIB" data-ref-filename="145MIB">MIB</a></span>);</td></tr>
<tr><th id="810">810</th><td>  <a class="local col3 ref" href="#143MI" title='MI' data-ref="143MI" data-ref-filename="143MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="811">811</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"To:        "</q>; MIB.getInstr()-&gt;dump(););</td></tr>
<tr><th id="812">812</th><td>}</td></tr>
<tr><th id="813">813</th><td></td></tr>
<tr><th id="814">814</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL18IsAnAddressOperandRKN4llvm14MachineOperandE" title='IsAnAddressOperand' data-type='bool IsAnAddressOperand(const llvm::MachineOperand &amp; MO)' data-ref="_ZL18IsAnAddressOperandRKN4llvm14MachineOperandE" data-ref-filename="_ZL18IsAnAddressOperandRKN4llvm14MachineOperandE">IsAnAddressOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="155MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="155MO" data-ref-filename="155MO">MO</dfn>) {</td></tr>
<tr><th id="815">815</th><td>  <i>// This check is overly conservative.  Unless we are certain that the machine</i></td></tr>
<tr><th id="816">816</th><td><i>  // operand is not a symbol reference, we return that it is a symbol reference.</i></td></tr>
<tr><th id="817">817</th><td><i>  // This is important as the load pair may not be split up Windows.</i></td></tr>
<tr><th id="818">818</th><td>  <b>switch</b> (<a class="local col5 ref" href="#155MO" title='MO' data-ref="155MO" data-ref-filename="155MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv" data-ref-filename="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="819">819</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_Register" title='llvm::MachineOperand::MO_Register' data-ref="llvm::MachineOperand::MO_Register" data-ref-filename="llvm..MachineOperand..MO_Register">MO_Register</a>:</td></tr>
<tr><th id="820">820</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_Immediate" title='llvm::MachineOperand::MO_Immediate' data-ref="llvm::MachineOperand::MO_Immediate" data-ref-filename="llvm..MachineOperand..MO_Immediate">MO_Immediate</a>:</td></tr>
<tr><th id="821">821</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_CImmediate" title='llvm::MachineOperand::MO_CImmediate' data-ref="llvm::MachineOperand::MO_CImmediate" data-ref-filename="llvm..MachineOperand..MO_CImmediate">MO_CImmediate</a>:</td></tr>
<tr><th id="822">822</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_FPImmediate" title='llvm::MachineOperand::MO_FPImmediate' data-ref="llvm::MachineOperand::MO_FPImmediate" data-ref-filename="llvm..MachineOperand..MO_FPImmediate">MO_FPImmediate</a>:</td></tr>
<tr><th id="823">823</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_ShuffleMask" title='llvm::MachineOperand::MO_ShuffleMask' data-ref="llvm::MachineOperand::MO_ShuffleMask" data-ref-filename="llvm..MachineOperand..MO_ShuffleMask">MO_ShuffleMask</a>:</td></tr>
<tr><th id="824">824</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="825">825</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_MachineBasicBlock" title='llvm::MachineOperand::MO_MachineBasicBlock' data-ref="llvm::MachineOperand::MO_MachineBasicBlock" data-ref-filename="llvm..MachineOperand..MO_MachineBasicBlock">MO_MachineBasicBlock</a>:</td></tr>
<tr><th id="826">826</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="827">827</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_FrameIndex" title='llvm::MachineOperand::MO_FrameIndex' data-ref="llvm::MachineOperand::MO_FrameIndex" data-ref-filename="llvm..MachineOperand..MO_FrameIndex">MO_FrameIndex</a>:</td></tr>
<tr><th id="828">828</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="829">829</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_ConstantPoolIndex" title='llvm::MachineOperand::MO_ConstantPoolIndex' data-ref="llvm::MachineOperand::MO_ConstantPoolIndex" data-ref-filename="llvm..MachineOperand..MO_ConstantPoolIndex">MO_ConstantPoolIndex</a>:</td></tr>
<tr><th id="830">830</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_TargetIndex" title='llvm::MachineOperand::MO_TargetIndex' data-ref="llvm::MachineOperand::MO_TargetIndex" data-ref-filename="llvm..MachineOperand..MO_TargetIndex">MO_TargetIndex</a>:</td></tr>
<tr><th id="831">831</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_JumpTableIndex" title='llvm::MachineOperand::MO_JumpTableIndex' data-ref="llvm::MachineOperand::MO_JumpTableIndex" data-ref-filename="llvm..MachineOperand..MO_JumpTableIndex">MO_JumpTableIndex</a>:</td></tr>
<tr><th id="832">832</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_ExternalSymbol" title='llvm::MachineOperand::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MO_ExternalSymbol" data-ref-filename="llvm..MachineOperand..MO_ExternalSymbol">MO_ExternalSymbol</a>:</td></tr>
<tr><th id="833">833</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_GlobalAddress" title='llvm::MachineOperand::MO_GlobalAddress' data-ref="llvm::MachineOperand::MO_GlobalAddress" data-ref-filename="llvm..MachineOperand..MO_GlobalAddress">MO_GlobalAddress</a>:</td></tr>
<tr><th id="834">834</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_BlockAddress" title='llvm::MachineOperand::MO_BlockAddress' data-ref="llvm::MachineOperand::MO_BlockAddress" data-ref-filename="llvm..MachineOperand..MO_BlockAddress">MO_BlockAddress</a>:</td></tr>
<tr><th id="835">835</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="836">836</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_RegisterMask" title='llvm::MachineOperand::MO_RegisterMask' data-ref="llvm::MachineOperand::MO_RegisterMask" data-ref-filename="llvm..MachineOperand..MO_RegisterMask">MO_RegisterMask</a>:</td></tr>
<tr><th id="837">837</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_RegisterLiveOut" title='llvm::MachineOperand::MO_RegisterLiveOut' data-ref="llvm::MachineOperand::MO_RegisterLiveOut" data-ref-filename="llvm..MachineOperand..MO_RegisterLiveOut">MO_RegisterLiveOut</a>:</td></tr>
<tr><th id="838">838</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="839">839</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_Metadata" title='llvm::MachineOperand::MO_Metadata' data-ref="llvm::MachineOperand::MO_Metadata" data-ref-filename="llvm..MachineOperand..MO_Metadata">MO_Metadata</a>:</td></tr>
<tr><th id="840">840</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_MCSymbol" title='llvm::MachineOperand::MO_MCSymbol' data-ref="llvm::MachineOperand::MO_MCSymbol" data-ref-filename="llvm..MachineOperand..MO_MCSymbol">MO_MCSymbol</a>:</td></tr>
<tr><th id="841">841</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="842">842</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_CFIIndex" title='llvm::MachineOperand::MO_CFIIndex' data-ref="llvm::MachineOperand::MO_CFIIndex" data-ref-filename="llvm..MachineOperand..MO_CFIIndex">MO_CFIIndex</a>:</td></tr>
<tr><th id="843">843</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="844">844</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_IntrinsicID" title='llvm::MachineOperand::MO_IntrinsicID' data-ref="llvm::MachineOperand::MO_IntrinsicID" data-ref-filename="llvm..MachineOperand..MO_IntrinsicID">MO_IntrinsicID</a>:</td></tr>
<tr><th id="845">845</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_Predicate" title='llvm::MachineOperand::MO_Predicate' data-ref="llvm::MachineOperand::MO_Predicate" data-ref-filename="llvm..MachineOperand..MO_Predicate">MO_Predicate</a>:</td></tr>
<tr><th id="846">846</th><td>    <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"should not exist post-isel"</q>);</td></tr>
<tr><th id="847">847</th><td>  }</td></tr>
<tr><th id="848">848</th><td>  <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unhandled machine operand type"</q>);</td></tr>
<tr><th id="849">849</th><td>}</td></tr>
<tr><th id="850">850</th><td></td></tr>
<tr><th id="851">851</th><td><em>static</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="tu decl def fn" id="_ZL12makeImplicitRKN4llvm14MachineOperandE" title='makeImplicit' data-type='llvm::MachineOperand makeImplicit(const llvm::MachineOperand &amp; MO)' data-ref="_ZL12makeImplicitRKN4llvm14MachineOperandE" data-ref-filename="_ZL12makeImplicitRKN4llvm14MachineOperandE">makeImplicit</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="156MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="156MO" data-ref-filename="156MO">MO</dfn>) {</td></tr>
<tr><th id="852">852</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col7 decl" id="157NewMO" title='NewMO' data-type='llvm::MachineOperand' data-ref="157NewMO" data-ref-filename="157NewMO">NewMO</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col6 ref" href="#156MO" title='MO' data-ref="156MO" data-ref-filename="156MO">MO</a>;</td></tr>
<tr><th id="853">853</th><td>  <a class="local col7 ref" href="#157NewMO" title='NewMO' data-ref="157NewMO" data-ref-filename="157NewMO">NewMO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand11setImplicitEb" title='llvm::MachineOperand::setImplicit' data-ref="_ZN4llvm14MachineOperand11setImplicitEb" data-ref-filename="_ZN4llvm14MachineOperand11setImplicitEb">setImplicit</a>();</td></tr>
<tr><th id="854">854</th><td>  <b>return</b> <a class="local col7 ref" href="#157NewMO" title='NewMO' data-ref="157NewMO" data-ref-filename="157NewMO">NewMO</a>;</td></tr>
<tr><th id="855">855</th><td>}</td></tr>
<tr><th id="856">856</th><td></td></tr>
<tr><th id="857">857</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandMOV32BitImmERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandMOV32BitImm' data-type='void (anonymous namespace)::ARMExpandPseudo::ExpandMOV32BitImm(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator &amp; MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandMOV32BitImmERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandMOV32BitImmERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandMOV32BitImm</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="158MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="158MBB" data-ref-filename="158MBB">MBB</dfn>,</td></tr>
<tr><th id="858">858</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col9 decl" id="159MBBI" title='MBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="159MBBI" data-ref-filename="159MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="859">859</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="160MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="160MI" data-ref-filename="160MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#159MBBI" title='MBBI' data-ref="159MBBI" data-ref-filename="159MBBI">MBBI</a>;</td></tr>
<tr><th id="860">860</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="161Opcode" title='Opcode' data-type='unsigned int' data-ref="161Opcode" data-ref-filename="161Opcode">Opcode</dfn> = <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="861">861</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><dfn class="local col2 decl" id="162PredReg" title='PredReg' data-type='llvm::Register' data-ref="162PredReg" data-ref-filename="162PredReg">PredReg</dfn>;</td></tr>
<tr><th id="862">862</th><td>  <span class="namespace">ARMCC::</span><a class="type" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::CondCodes" title='llvm::ARMCC::CondCodes' data-ref="llvm::ARMCC::CondCodes" data-ref-filename="llvm..ARMCC..CondCodes">CondCodes</a> <dfn class="local col3 decl" id="163Pred" title='Pred' data-type='ARMCC::CondCodes' data-ref="163Pred" data-ref-filename="163Pred">Pred</dfn> = <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" title='llvm::getInstrPredicate' data-ref="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE" data-ref-filename="_ZN4llvm17getInstrPredicateERKNS_12MachineInstrERNS_8RegisterE">getInstrPredicate</a>(<a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>, <span class='refarg'><a class="local col2 ref" href="#162PredReg" title='PredReg' data-ref="162PredReg" data-ref-filename="162PredReg">PredReg</a></span>);</td></tr>
<tr><th id="863">863</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col4 decl" id="164DstReg" title='DstReg' data-type='llvm::Register' data-ref="164DstReg" data-ref-filename="164DstReg">DstReg</dfn> = <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="864">864</th><td>  <em>bool</em> <dfn class="local col5 decl" id="165DstIsDead" title='DstIsDead' data-type='bool' data-ref="165DstIsDead" data-ref-filename="165DstIsDead">DstIsDead</dfn> = <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="865">865</th><td>  <em>bool</em> <dfn class="local col6 decl" id="166isCC" title='isCC' data-type='bool' data-ref="166isCC" data-ref-filename="166isCC">isCC</dfn> = <a class="local col1 ref" href="#161Opcode" title='Opcode' data-ref="161Opcode" data-ref-filename="161Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVCCi32imm" title='llvm::ARM::MOVCCi32imm' data-ref="llvm::ARM::MOVCCi32imm" data-ref-filename="llvm..ARM..MOVCCi32imm">MOVCCi32imm</a> || <a class="local col1 ref" href="#161Opcode" title='Opcode' data-ref="161Opcode" data-ref-filename="161Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVCCi32imm" title='llvm::ARM::t2MOVCCi32imm' data-ref="llvm::ARM::t2MOVCCi32imm" data-ref-filename="llvm..ARM..t2MOVCCi32imm">t2MOVCCi32imm</a>;</td></tr>
<tr><th id="866">866</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="167MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="167MO" data-ref-filename="167MO">MO</dfn> = <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#166isCC" title='isCC' data-ref="166isCC" data-ref-filename="166isCC">isCC</a> ? <var>2</var> : <var>1</var>);</td></tr>
<tr><th id="867">867</th><td>  <em>bool</em> <dfn class="local col8 decl" id="168RequiresBundling" title='RequiresBundling' data-type='bool' data-ref="168RequiresBundling" data-ref-filename="168RequiresBundling">RequiresBundling</dfn> = <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15isTargetWindowsEv" title='llvm::ARMSubtarget::isTargetWindows' data-ref="_ZNK4llvm12ARMSubtarget15isTargetWindowsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget15isTargetWindowsEv">isTargetWindows</a>() &amp;&amp; <a class="tu ref fn" href="#_ZL18IsAnAddressOperandRKN4llvm14MachineOperandE" title='IsAnAddressOperand' data-use='c' data-ref="_ZL18IsAnAddressOperandRKN4llvm14MachineOperandE" data-ref-filename="_ZL18IsAnAddressOperandRKN4llvm14MachineOperandE">IsAnAddressOperand</a>(<a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO" data-ref-filename="167MO">MO</a>);</td></tr>
<tr><th id="868">868</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col9 decl" id="169LO16" title='LO16' data-type='llvm::MachineInstrBuilder' data-ref="169LO16" data-ref-filename="169LO16">LO16</dfn>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col0 decl" id="170HI16" title='HI16' data-type='llvm::MachineInstrBuilder' data-ref="170HI16" data-ref-filename="170HI16">HI16</dfn>;</td></tr>
<tr><th id="869">869</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"Expanding: "</q>; MI.dump());</td></tr>
<tr><th id="870">870</th><td></td></tr>
<tr><th id="871">871</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv" title='llvm::ARMSubtarget::hasV6T2Ops' data-ref="_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget10hasV6T2OpsEv">hasV6T2Ops</a>() &amp;&amp;</td></tr>
<tr><th id="872">872</th><td>      (<a class="local col1 ref" href="#161Opcode" title='Opcode' data-ref="161Opcode" data-ref-filename="161Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVi32imm" title='llvm::ARM::MOVi32imm' data-ref="llvm::ARM::MOVi32imm" data-ref-filename="llvm..ARM..MOVi32imm">MOVi32imm</a> || <a class="local col1 ref" href="#161Opcode" title='Opcode' data-ref="161Opcode" data-ref-filename="161Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVCCi32imm" title='llvm::ARM::MOVCCi32imm' data-ref="llvm::ARM::MOVCCi32imm" data-ref-filename="llvm..ARM..MOVCCi32imm">MOVCCi32imm</a>)) {</td></tr>
<tr><th id="873">873</th><td>    <i>// FIXME Windows CE supports older ARM CPUs</i></td></tr>
<tr><th id="874">874</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!STI-&gt;isTargetWindows() &amp;&amp; <q>"Windows on ARM requires ARMv7+"</q>);</td></tr>
<tr><th id="875">875</th><td></td></tr>
<tr><th id="876">876</th><td>    <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a> (MO.isImm() &amp;&amp; <q>"MOVi32imm w/ non-immediate source operand!"</q>);</td></tr>
<tr><th id="877">877</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="171ImmVal" title='ImmVal' data-type='unsigned int' data-ref="171ImmVal" data-ref-filename="171ImmVal">ImmVal</dfn> = (<em>unsigned</em>)<a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO" data-ref-filename="167MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="878">878</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="172SOImmValV1" title='SOImmValV1' data-type='unsigned int' data-ref="172SOImmValV1" data-ref-filename="172SOImmValV1">SOImmValV1</dfn> = <var>0</var>, <dfn class="local col3 decl" id="173SOImmValV2" title='SOImmValV2' data-type='unsigned int' data-ref="173SOImmValV2" data-ref-filename="173SOImmValV2">SOImmValV2</dfn> = <var>0</var>;</td></tr>
<tr><th id="879">879</th><td></td></tr>
<tr><th id="880">880</th><td>    <b>if</b> (<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM17isSOImmTwoPartValEj" title='llvm::ARM_AM::isSOImmTwoPartVal' data-ref="_ZN4llvm6ARM_AM17isSOImmTwoPartValEj" data-ref-filename="_ZN4llvm6ARM_AM17isSOImmTwoPartValEj">isSOImmTwoPartVal</a>(<a class="local col1 ref" href="#171ImmVal" title='ImmVal' data-ref="171ImmVal" data-ref-filename="171ImmVal">ImmVal</a>)) { <i>// Expand into a movi + orr.</i></td></tr>
<tr><th id="881">881</th><td>      <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB" data-ref-filename="158MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#159MBBI" title='MBBI' data-ref="159MBBI" data-ref-filename="159MBBI">MBBI</a>, <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVi" title='llvm::ARM::MOVi' data-ref="llvm::ARM::MOVi" data-ref-filename="llvm..ARM..MOVi">MOVi</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#164DstReg" title='DstReg' data-ref="164DstReg" data-ref-filename="164DstReg">DstReg</a>);</td></tr>
<tr><th id="882">882</th><td>      <a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB" data-ref-filename="158MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#159MBBI" title='MBBI' data-ref="159MBBI" data-ref-filename="159MBBI">MBBI</a>, <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::ORRri" title='llvm::ARM::ORRri' data-ref="llvm::ARM::ORRri" data-ref-filename="llvm..ARM..ORRri">ORRri</a>))</td></tr>
<tr><th id="883">883</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#164DstReg" title='DstReg' data-ref="164DstReg" data-ref-filename="164DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col5 ref" href="#165DstIsDead" title='DstIsDead' data-ref="165DstIsDead" data-ref-filename="165DstIsDead">DstIsDead</a>))</td></tr>
<tr><th id="884">884</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#164DstReg" title='DstReg' data-ref="164DstReg" data-ref-filename="164DstReg">DstReg</a>);</td></tr>
<tr><th id="885">885</th><td>      <a class="local col2 ref" href="#172SOImmValV1" title='SOImmValV1' data-ref="172SOImmValV1" data-ref-filename="172SOImmValV1">SOImmValV1</a> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM20getSOImmTwoPartFirstEj" title='llvm::ARM_AM::getSOImmTwoPartFirst' data-ref="_ZN4llvm6ARM_AM20getSOImmTwoPartFirstEj" data-ref-filename="_ZN4llvm6ARM_AM20getSOImmTwoPartFirstEj">getSOImmTwoPartFirst</a>(<a class="local col1 ref" href="#171ImmVal" title='ImmVal' data-ref="171ImmVal" data-ref-filename="171ImmVal">ImmVal</a>);</td></tr>
<tr><th id="886">886</th><td>      <a class="local col3 ref" href="#173SOImmValV2" title='SOImmValV2' data-ref="173SOImmValV2" data-ref-filename="173SOImmValV2">SOImmValV2</a> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM21getSOImmTwoPartSecondEj" title='llvm::ARM_AM::getSOImmTwoPartSecond' data-ref="_ZN4llvm6ARM_AM21getSOImmTwoPartSecondEj" data-ref-filename="_ZN4llvm6ARM_AM21getSOImmTwoPartSecondEj">getSOImmTwoPartSecond</a>(<a class="local col1 ref" href="#171ImmVal" title='ImmVal' data-ref="171ImmVal" data-ref-filename="171ImmVal">ImmVal</a>);</td></tr>
<tr><th id="887">887</th><td>    } <b>else</b> { <i>// Expand into a mvn + sub.</i></td></tr>
<tr><th id="888">888</th><td>      <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB" data-ref-filename="158MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#159MBBI" title='MBBI' data-ref="159MBBI" data-ref-filename="159MBBI">MBBI</a>, <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVNi" title='llvm::ARM::MVNi' data-ref="llvm::ARM::MVNi" data-ref-filename="llvm..ARM..MVNi">MVNi</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#164DstReg" title='DstReg' data-ref="164DstReg" data-ref-filename="164DstReg">DstReg</a>);</td></tr>
<tr><th id="889">889</th><td>      <a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB" data-ref-filename="158MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#159MBBI" title='MBBI' data-ref="159MBBI" data-ref-filename="159MBBI">MBBI</a>, <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBri" title='llvm::ARM::SUBri' data-ref="llvm::ARM::SUBri" data-ref-filename="llvm..ARM..SUBri">SUBri</a>))</td></tr>
<tr><th id="890">890</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#164DstReg" title='DstReg' data-ref="164DstReg" data-ref-filename="164DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col5 ref" href="#165DstIsDead" title='DstIsDead' data-ref="165DstIsDead" data-ref-filename="165DstIsDead">DstIsDead</a>))</td></tr>
<tr><th id="891">891</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#164DstReg" title='DstReg' data-ref="164DstReg" data-ref-filename="164DstReg">DstReg</a>);</td></tr>
<tr><th id="892">892</th><td>      <a class="local col2 ref" href="#172SOImmValV1" title='SOImmValV1' data-ref="172SOImmValV1" data-ref-filename="172SOImmValV1">SOImmValV1</a> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM20getSOImmTwoPartFirstEj" title='llvm::ARM_AM::getSOImmTwoPartFirst' data-ref="_ZN4llvm6ARM_AM20getSOImmTwoPartFirstEj" data-ref-filename="_ZN4llvm6ARM_AM20getSOImmTwoPartFirstEj">getSOImmTwoPartFirst</a>(-<a class="local col1 ref" href="#171ImmVal" title='ImmVal' data-ref="171ImmVal" data-ref-filename="171ImmVal">ImmVal</a>);</td></tr>
<tr><th id="893">893</th><td>      <a class="local col3 ref" href="#173SOImmValV2" title='SOImmValV2' data-ref="173SOImmValV2" data-ref-filename="173SOImmValV2">SOImmValV2</a> = <span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM21getSOImmTwoPartSecondEj" title='llvm::ARM_AM::getSOImmTwoPartSecond' data-ref="_ZN4llvm6ARM_AM21getSOImmTwoPartSecondEj" data-ref-filename="_ZN4llvm6ARM_AM21getSOImmTwoPartSecondEj">getSOImmTwoPartSecond</a>(-<a class="local col1 ref" href="#171ImmVal" title='ImmVal' data-ref="171ImmVal" data-ref-filename="171ImmVal">ImmVal</a>);</td></tr>
<tr><th id="894">894</th><td>      <a class="local col2 ref" href="#172SOImmValV1" title='SOImmValV1' data-ref="172SOImmValV1" data-ref-filename="172SOImmValV1">SOImmValV1</a> = ~(-<a class="local col2 ref" href="#172SOImmValV1" title='SOImmValV1' data-ref="172SOImmValV1" data-ref-filename="172SOImmValV1">SOImmValV1</a>);</td></tr>
<tr><th id="895">895</th><td>    }</td></tr>
<tr><th id="896">896</th><td></td></tr>
<tr><th id="897">897</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="174MIFlags" title='MIFlags' data-type='unsigned int' data-ref="174MIFlags" data-ref-filename="174MIFlags">MIFlags</dfn> = <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="898">898</th><td>    <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#172SOImmValV1" title='SOImmValV1' data-ref="172SOImmValV1" data-ref-filename="172SOImmValV1">SOImmValV1</a>);</td></tr>
<tr><th id="899">899</th><td>    <a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#173SOImmValV2" title='SOImmValV2' data-ref="173SOImmValV2" data-ref-filename="173SOImmValV2">SOImmValV2</a>);</td></tr>
<tr><th id="900">900</th><td>    <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>);</td></tr>
<tr><th id="901">901</th><td>    <a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>);</td></tr>
<tr><th id="902">902</th><td>    <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col4 ref" href="#174MIFlags" title='MIFlags' data-ref="174MIFlags" data-ref-filename="174MIFlags">MIFlags</a>);</td></tr>
<tr><th id="903">903</th><td>    <a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col4 ref" href="#174MIFlags" title='MIFlags' data-ref="174MIFlags" data-ref-filename="174MIFlags">MIFlags</a>);</td></tr>
<tr><th id="904">904</th><td>    <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#163Pred" title='Pred' data-ref="163Pred" data-ref-filename="163Pred">Pred</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#162PredReg" title='PredReg' data-ref="162PredReg" data-ref-filename="162PredReg">PredReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="905">905</th><td>    <a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#163Pred" title='Pred' data-ref="163Pred" data-ref-filename="163Pred">Pred</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#162PredReg" title='PredReg' data-ref="162PredReg" data-ref-filename="162PredReg">PredReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="906">906</th><td>    <b>if</b> (<a class="local col6 ref" href="#166isCC" title='isCC' data-ref="166isCC" data-ref-filename="166isCC">isCC</a>)</td></tr>
<tr><th id="907">907</th><td>      <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref fn" href="#_ZL12makeImplicitRKN4llvm14MachineOperandE" title='makeImplicit' data-use='c' data-ref="_ZL12makeImplicitRKN4llvm14MachineOperandE" data-ref-filename="_ZL12makeImplicitRKN4llvm14MachineOperandE">makeImplicit</a>(<a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)));</td></tr>
<tr><th id="908">908</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a></span>, <span class='refarg'><a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a></span>);</td></tr>
<tr><th id="909">909</th><td>    <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="910">910</th><td>    <b>return</b>;</td></tr>
<tr><th id="911">911</th><td>  }</td></tr>
<tr><th id="912">912</th><td></td></tr>
<tr><th id="913">913</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="175LO16Opc" title='LO16Opc' data-type='unsigned int' data-ref="175LO16Opc" data-ref-filename="175LO16Opc">LO16Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="914">914</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="176HI16Opc" title='HI16Opc' data-type='unsigned int' data-ref="176HI16Opc" data-ref-filename="176HI16Opc">HI16Opc</dfn> = <var>0</var>;</td></tr>
<tr><th id="915">915</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="177MIFlags" title='MIFlags' data-type='unsigned int' data-ref="177MIFlags" data-ref-filename="177MIFlags">MIFlags</dfn> = <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8getFlagsEv" title='llvm::MachineInstr::getFlags' data-ref="_ZNK4llvm12MachineInstr8getFlagsEv" data-ref-filename="_ZNK4llvm12MachineInstr8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="916">916</th><td>  <b>if</b> (<a class="local col1 ref" href="#161Opcode" title='Opcode' data-ref="161Opcode" data-ref-filename="161Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVi32imm" title='llvm::ARM::t2MOVi32imm' data-ref="llvm::ARM::t2MOVi32imm" data-ref-filename="llvm..ARM..t2MOVi32imm">t2MOVi32imm</a> || <a class="local col1 ref" href="#161Opcode" title='Opcode' data-ref="161Opcode" data-ref-filename="161Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVCCi32imm" title='llvm::ARM::t2MOVCCi32imm' data-ref="llvm::ARM::t2MOVCCi32imm" data-ref-filename="llvm..ARM..t2MOVCCi32imm">t2MOVCCi32imm</a>) {</td></tr>
<tr><th id="917">917</th><td>    <a class="local col5 ref" href="#175LO16Opc" title='LO16Opc' data-ref="175LO16Opc" data-ref-filename="175LO16Opc">LO16Opc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVi16" title='llvm::ARM::t2MOVi16' data-ref="llvm::ARM::t2MOVi16" data-ref-filename="llvm..ARM..t2MOVi16">t2MOVi16</a>;</td></tr>
<tr><th id="918">918</th><td>    <a class="local col6 ref" href="#176HI16Opc" title='HI16Opc' data-ref="176HI16Opc" data-ref-filename="176HI16Opc">HI16Opc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVTi16" title='llvm::ARM::t2MOVTi16' data-ref="llvm::ARM::t2MOVTi16" data-ref-filename="llvm..ARM..t2MOVTi16">t2MOVTi16</a>;</td></tr>
<tr><th id="919">919</th><td>  } <b>else</b> {</td></tr>
<tr><th id="920">920</th><td>    <a class="local col5 ref" href="#175LO16Opc" title='LO16Opc' data-ref="175LO16Opc" data-ref-filename="175LO16Opc">LO16Opc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVi16" title='llvm::ARM::MOVi16' data-ref="llvm::ARM::MOVi16" data-ref-filename="llvm..ARM..MOVi16">MOVi16</a>;</td></tr>
<tr><th id="921">921</th><td>    <a class="local col6 ref" href="#176HI16Opc" title='HI16Opc' data-ref="176HI16Opc" data-ref-filename="176HI16Opc">HI16Opc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVTi16" title='llvm::ARM::MOVTi16' data-ref="llvm::ARM::MOVTi16" data-ref-filename="llvm..ARM..MOVTi16">MOVTi16</a>;</td></tr>
<tr><th id="922">922</th><td>  }</td></tr>
<tr><th id="923">923</th><td></td></tr>
<tr><th id="924">924</th><td>  <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB" data-ref-filename="158MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#159MBBI" title='MBBI' data-ref="159MBBI" data-ref-filename="159MBBI">MBBI</a>, <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col5 ref" href="#175LO16Opc" title='LO16Opc' data-ref="175LO16Opc" data-ref-filename="175LO16Opc">LO16Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#164DstReg" title='DstReg' data-ref="164DstReg" data-ref-filename="164DstReg">DstReg</a>);</td></tr>
<tr><th id="925">925</th><td>  <a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB" data-ref-filename="158MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#159MBBI" title='MBBI' data-ref="159MBBI" data-ref-filename="159MBBI">MBBI</a>, <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#176HI16Opc" title='HI16Opc' data-ref="176HI16Opc" data-ref-filename="176HI16Opc">HI16Opc</a>))</td></tr>
<tr><th id="926">926</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#164DstReg" title='DstReg' data-ref="164DstReg" data-ref-filename="164DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col5 ref" href="#165DstIsDead" title='DstIsDead' data-ref="165DstIsDead" data-ref-filename="165DstIsDead">DstIsDead</a>))</td></tr>
<tr><th id="927">927</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col4 ref" href="#164DstReg" title='DstReg' data-ref="164DstReg" data-ref-filename="164DstReg">DstReg</a>);</td></tr>
<tr><th id="928">928</th><td></td></tr>
<tr><th id="929">929</th><td>  <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col7 ref" href="#177MIFlags" title='MIFlags' data-ref="177MIFlags" data-ref-filename="177MIFlags">MIFlags</a>);</td></tr>
<tr><th id="930">930</th><td>  <a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" title='llvm::MachineInstrBuilder::setMIFlags' data-ref="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder10setMIFlagsEj">setMIFlags</a>(<a class="local col7 ref" href="#177MIFlags" title='MIFlags' data-ref="177MIFlags" data-ref-filename="177MIFlags">MIFlags</a>);</td></tr>
<tr><th id="931">931</th><td></td></tr>
<tr><th id="932">932</th><td>  <b>switch</b> (<a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO" data-ref-filename="167MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand7getTypeEv" title='llvm::MachineOperand::getType' data-ref="_ZNK4llvm14MachineOperand7getTypeEv" data-ref-filename="_ZNK4llvm14MachineOperand7getTypeEv">getType</a>()) {</td></tr>
<tr><th id="933">933</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_Immediate" title='llvm::MachineOperand::MO_Immediate' data-ref="llvm::MachineOperand::MO_Immediate" data-ref-filename="llvm..MachineOperand..MO_Immediate">MO_Immediate</a>: {</td></tr>
<tr><th id="934">934</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="178Imm" title='Imm' data-type='unsigned int' data-ref="178Imm" data-ref-filename="178Imm">Imm</dfn> = <a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO" data-ref-filename="167MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="935">935</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="179Lo16" title='Lo16' data-type='unsigned int' data-ref="179Lo16" data-ref-filename="179Lo16">Lo16</dfn> = <a class="local col8 ref" href="#178Imm" title='Imm' data-ref="178Imm" data-ref-filename="178Imm">Imm</a> &amp; <var>0xffff</var>;</td></tr>
<tr><th id="936">936</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="180Hi16" title='Hi16' data-type='unsigned int' data-ref="180Hi16" data-ref-filename="180Hi16">Hi16</dfn> = (<a class="local col8 ref" href="#178Imm" title='Imm' data-ref="178Imm" data-ref-filename="178Imm">Imm</a> &gt;&gt; <var>16</var>) &amp; <var>0xffff</var>;</td></tr>
<tr><th id="937">937</th><td>    <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col9 ref" href="#179Lo16" title='Lo16' data-ref="179Lo16" data-ref-filename="179Lo16">Lo16</a>);</td></tr>
<tr><th id="938">938</th><td>    <a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col0 ref" href="#180Hi16" title='Hi16' data-ref="180Hi16" data-ref-filename="180Hi16">Hi16</a>);</td></tr>
<tr><th id="939">939</th><td>    <b>break</b>;</td></tr>
<tr><th id="940">940</th><td>  }</td></tr>
<tr><th id="941">941</th><td>  <b>case</b> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand::MO_ExternalSymbol" title='llvm::MachineOperand::MO_ExternalSymbol' data-ref="llvm::MachineOperand::MO_ExternalSymbol" data-ref-filename="llvm..MachineOperand..MO_ExternalSymbol">MO_ExternalSymbol</a>: {</td></tr>
<tr><th id="942">942</th><td>    <em>const</em> <em>char</em> *<dfn class="local col1 decl" id="181ES" title='ES' data-type='const char *' data-ref="181ES" data-ref-filename="181ES">ES</dfn> = <a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO" data-ref-filename="167MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv" data-ref-filename="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>();</td></tr>
<tr><th id="943">943</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="182TF" title='TF' data-type='unsigned int' data-ref="182TF" data-ref-filename="182TF">TF</dfn> = <a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO" data-ref-filename="167MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>();</td></tr>
<tr><th id="944">944</th><td>    <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" title='llvm::MachineInstrBuilder::addExternalSymbol' data-ref="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj">addExternalSymbol</a>(<a class="local col1 ref" href="#181ES" title='ES' data-ref="181ES" data-ref-filename="181ES">ES</a>, <a class="local col2 ref" href="#182TF" title='TF' data-ref="182TF" data-ref-filename="182TF">TF</a> | <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::MO_LO16" title='llvm::ARMII::MO_LO16' data-ref="llvm::ARMII::MO_LO16" data-ref-filename="llvm..ARMII..MO_LO16">MO_LO16</a>);</td></tr>
<tr><th id="945">945</th><td>    <a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" title='llvm::MachineInstrBuilder::addExternalSymbol' data-ref="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj">addExternalSymbol</a>(<a class="local col1 ref" href="#181ES" title='ES' data-ref="181ES" data-ref-filename="181ES">ES</a>, <a class="local col2 ref" href="#182TF" title='TF' data-ref="182TF" data-ref-filename="182TF">TF</a> | <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::MO_HI16" title='llvm::ARMII::MO_HI16' data-ref="llvm::ARMII::MO_HI16" data-ref-filename="llvm..ARMII..MO_HI16">MO_HI16</a>);</td></tr>
<tr><th id="946">946</th><td>    <b>break</b>;</td></tr>
<tr><th id="947">947</th><td>  }</td></tr>
<tr><th id="948">948</th><td>  <b>default</b>: {</td></tr>
<tr><th id="949">949</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col3 decl" id="183GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="183GV" data-ref-filename="183GV">GV</dfn> = <a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO" data-ref-filename="167MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="950">950</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="184TF" title='TF' data-type='unsigned int' data-ref="184TF" data-ref-filename="184TF">TF</dfn> = <a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO" data-ref-filename="167MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>();</td></tr>
<tr><th id="951">951</th><td>    <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col3 ref" href="#183GV" title='GV' data-ref="183GV" data-ref-filename="183GV">GV</a>, <a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO" data-ref-filename="167MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(), <a class="local col4 ref" href="#184TF" title='TF' data-ref="184TF" data-ref-filename="184TF">TF</a> | <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::MO_LO16" title='llvm::ARMII::MO_LO16' data-ref="llvm::ARMII::MO_LO16" data-ref-filename="llvm..ARMII..MO_LO16">MO_LO16</a>);</td></tr>
<tr><th id="952">952</th><td>    <a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col3 ref" href="#183GV" title='GV' data-ref="183GV" data-ref-filename="183GV">GV</a>, <a class="local col7 ref" href="#167MO" title='MO' data-ref="167MO" data-ref-filename="167MO">MO</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(), <a class="local col4 ref" href="#184TF" title='TF' data-ref="184TF" data-ref-filename="184TF">TF</a> | <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::MO_HI16" title='llvm::ARMII::MO_HI16' data-ref="llvm::ARMII::MO_HI16" data-ref-filename="llvm..ARMII..MO_HI16">MO_HI16</a>);</td></tr>
<tr><th id="953">953</th><td>    <b>break</b>;</td></tr>
<tr><th id="954">954</th><td>  }</td></tr>
<tr><th id="955">955</th><td>  }</td></tr>
<tr><th id="956">956</th><td></td></tr>
<tr><th id="957">957</th><td>  <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>);</td></tr>
<tr><th id="958">958</th><td>  <a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>);</td></tr>
<tr><th id="959">959</th><td>  <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#163Pred" title='Pred' data-ref="163Pred" data-ref-filename="163Pred">Pred</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#162PredReg" title='PredReg' data-ref="162PredReg" data-ref-filename="162PredReg">PredReg</a>);</td></tr>
<tr><th id="960">960</th><td>  <a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col3 ref" href="#163Pred" title='Pred' data-ref="163Pred" data-ref-filename="163Pred">Pred</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#162PredReg" title='PredReg' data-ref="162PredReg" data-ref-filename="162PredReg">PredReg</a>);</td></tr>
<tr><th id="961">961</th><td></td></tr>
<tr><th id="962">962</th><td>  <b>if</b> (<a class="local col8 ref" href="#168RequiresBundling" title='RequiresBundling' data-ref="168RequiresBundling" data-ref-filename="168RequiresBundling">RequiresBundling</a>)</td></tr>
<tr><th id="963">963</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_" title='llvm::finalizeBundle' data-ref="_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_" data-ref-filename="_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_">finalizeBundle</a>(<span class='refarg'><a class="local col8 ref" href="#158MBB" title='MBB' data-ref="158MBB" data-ref-filename="158MBB">MBB</a></span>, <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col9 ref" href="#159MBBI" title='MBBI' data-ref="159MBBI" data-ref-filename="159MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="964">964</th><td></td></tr>
<tr><th id="965">965</th><td>  <b>if</b> (<a class="local col6 ref" href="#166isCC" title='isCC' data-ref="166isCC" data-ref-filename="166isCC">isCC</a>)</td></tr>
<tr><th id="966">966</th><td>    <a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref fn" href="#_ZL12makeImplicitRKN4llvm14MachineOperandE" title='makeImplicit' data-use='c' data-ref="_ZL12makeImplicitRKN4llvm14MachineOperandE" data-ref-filename="_ZL12makeImplicitRKN4llvm14MachineOperandE">makeImplicit</a>(<a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)));</td></tr>
<tr><th id="967">967</th><td>  <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a></span>, <span class='refarg'><a class="local col9 ref" href="#169LO16" title='LO16' data-ref="169LO16" data-ref-filename="169LO16">LO16</a></span>, <span class='refarg'><a class="local col0 ref" href="#170HI16" title='HI16' data-ref="170HI16" data-ref-filename="170HI16">HI16</a></span>);</td></tr>
<tr><th id="968">968</th><td>  <a class="local col0 ref" href="#160MI" title='MI' data-ref="160MI" data-ref-filename="160MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="969">969</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"To:        "</q>; LO16.getInstr()-&gt;dump(););</td></tr>
<tr><th id="970">970</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"And:       "</q>; HI16.getInstr()-&gt;dump(););</td></tr>
<tr><th id="971">971</th><td>}</td></tr>
<tr><th id="972">972</th><td></td></tr>
<tr><th id="973">973</th><td><i  data-doc="CMSE_FP_SAVE_SIZE">// The size of the area, accessed by that VLSTM/VLLDM</i></td></tr>
<tr><th id="974">974</th><td><i  data-doc="CMSE_FP_SAVE_SIZE">// S0-S31 + FPSCR + 8 more bytes (VPR + pad, or just pad)</i></td></tr>
<tr><th id="975">975</th><td><em>static</em> <em>const</em> <em>int</em> <dfn class="tu decl def" id="CMSE_FP_SAVE_SIZE" title='CMSE_FP_SAVE_SIZE' data-type='const int' data-ref="CMSE_FP_SAVE_SIZE" data-ref-filename="CMSE_FP_SAVE_SIZE">CMSE_FP_SAVE_SIZE</dfn> = <var>136</var>;</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL22determineGPRegsToClearRKN4llvm12MachineInstrERKSt16initializer_listIjERNS_15SmallVectorImplIjEE" title='determineGPRegsToClear' data-type='void determineGPRegsToClear(const llvm::MachineInstr &amp; MI, const std::initializer_list&lt;unsigned int&gt; &amp; Regs, SmallVectorImpl&lt;unsigned int&gt; &amp; ClearRegs)' data-ref="_ZL22determineGPRegsToClearRKN4llvm12MachineInstrERKSt16initializer_listIjERNS_15SmallVectorImplIjEE" data-ref-filename="_ZL22determineGPRegsToClearRKN4llvm12MachineInstrERKSt16initializer_listIjERNS_15SmallVectorImplIjEE">determineGPRegsToClear</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="185MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="185MI" data-ref-filename="185MI">MI</dfn>,</td></tr>
<tr><th id="978">978</th><td>                                   <em>const</em> <span class="namespace">std::</span><span class='type' title='std::initializer_list' data-ref="std::initializer_list" data-ref-filename="std..initializer_list">initializer_list</span>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="186Regs" title='Regs' data-type='const std::initializer_list&lt;unsigned int&gt; &amp;' data-ref="186Regs" data-ref-filename="186Regs">Regs</dfn>,</td></tr>
<tr><th id="979">979</th><td>                                   <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col7 decl" id="187ClearRegs" title='ClearRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="187ClearRegs" data-ref-filename="187ClearRegs">ClearRegs</dfn>) {</td></tr>
<tr><th id="980">980</th><td>  <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>4</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col8 decl" id="188OpRegs" title='OpRegs' data-type='SmallVector&lt;unsigned int, 4&gt;' data-ref="188OpRegs" data-ref-filename="188OpRegs">OpRegs</dfn>;</td></tr>
<tr><th id="981">981</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="189Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="189Op" data-ref-filename="189Op">Op</dfn> : <a class="local col5 ref" href="#185MI" title='MI' data-ref="185MI" data-ref-filename="185MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="982">982</th><td>    <b>if</b> (!<a class="local col9 ref" href="#189Op" title='Op' data-ref="189Op" data-ref-filename="189Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() || !<a class="local col9 ref" href="#189Op" title='Op' data-ref="189Op" data-ref-filename="189Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>())</td></tr>
<tr><th id="983">983</th><td>      <b>continue</b>;</td></tr>
<tr><th id="984">984</th><td>    <a class="local col8 ref" href="#188OpRegs" title='OpRegs' data-ref="188OpRegs" data-ref-filename="188OpRegs">OpRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE" data-ref-filename="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backENSt11conditionalIL_ZNS2_17TakesParamByValueEES1_RKS1_E4typeE">push_back</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#189Op" title='Op' data-ref="189Op" data-ref-filename="189Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="985">985</th><td>  }</td></tr>
<tr><th id="986">986</th><td>  <span class="namespace">llvm::</span><a class="ref fn" href="../../../include/llvm/ADT/STLExtras.h.html#_ZN4llvm4sortEOT_" title='llvm::sort' data-ref="_ZN4llvm4sortEOT_" data-ref-filename="_ZN4llvm4sortEOT_">sort</a>(<span class='refarg'><a class="local col8 ref" href="#188OpRegs" title='OpRegs' data-ref="188OpRegs" data-ref-filename="188OpRegs">OpRegs</a></span>);</td></tr>
<tr><th id="987">987</th><td></td></tr>
<tr><th id="988">988</th><td>  <span class="namespace">std::</span><span class='ref fn' title='std::set_difference' data-ref="_ZSt14set_differenceT_S_T0_S0_T1_" data-ref-filename="_ZSt14set_differenceT_S_T0_S0_T1_">set_difference</span>(<a class="local col6 ref" href="#186Regs" title='Regs' data-ref="186Regs" data-ref-filename="186Regs">Regs</a>.<span class='ref fn' title='std::initializer_list::begin' data-ref="_ZNKSt16initializer_list5beginEv" data-ref-filename="_ZNKSt16initializer_list5beginEv">begin</span>(), <a class="local col6 ref" href="#186Regs" title='Regs' data-ref="186Regs" data-ref-filename="186Regs">Regs</a>.<span class='ref fn' title='std::initializer_list::end' data-ref="_ZNKSt16initializer_list3endEv" data-ref-filename="_ZNKSt16initializer_list3endEv">end</span>(), <a class="local col8 ref" href="#188OpRegs" title='OpRegs' data-ref="188OpRegs" data-ref-filename="188OpRegs">OpRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5beginEv" title='llvm::SmallVectorTemplateCommon::begin' data-ref="_ZN4llvm25SmallVectorTemplateCommon5beginEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5beginEv">begin</a>(), <a class="local col8 ref" href="#188OpRegs" title='OpRegs' data-ref="188OpRegs" data-ref-filename="188OpRegs">OpRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon3endEv" title='llvm::SmallVectorTemplateCommon::end' data-ref="_ZN4llvm25SmallVectorTemplateCommon3endEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon3endEv">end</a>(),</td></tr>
<tr><th id="989">989</th><td>                      <span class="namespace">std::</span><span class='ref fn' title='std::back_inserter' data-ref="_ZSt13back_inserterRT_" data-ref-filename="_ZSt13back_inserterRT_">back_inserter</span>(<span class='refarg'><a class="local col7 ref" href="#187ClearRegs" title='ClearRegs' data-ref="187ClearRegs" data-ref-filename="187ClearRegs">ClearRegs</a></span>));</td></tr>
<tr><th id="990">990</th><td>}</td></tr>
<tr><th id="991">991</th><td></td></tr>
<tr><th id="992">992</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearGPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugL518123" title='(anonymous namespace)::ARMExpandPseudo::CMSEClearGPRegs' data-type='void (anonymous namespace)::ARMExpandPseudo::CMSEClearGPRegs(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, const llvm::DebugLoc &amp; DL, const SmallVectorImpl&lt;unsigned int&gt; &amp; ClearRegs, unsigned int ClobberReg)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearGPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugL518123" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearGPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugL518123">CMSEClearGPRegs</dfn>(</td></tr>
<tr><th id="993">993</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="190MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="190MBB" data-ref-filename="190MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="191MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="191MBBI" data-ref-filename="191MBBI">MBBI</dfn>,</td></tr>
<tr><th id="994">994</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="192DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="192DL" data-ref-filename="192DL">DL</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col3 decl" id="193ClearRegs" title='ClearRegs' data-type='const SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="193ClearRegs" data-ref-filename="193ClearRegs">ClearRegs</dfn>,</td></tr>
<tr><th id="995">995</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="194ClobberReg" title='ClobberReg' data-type='unsigned int' data-ref="194ClobberReg" data-ref-filename="194ClobberReg">ClobberReg</dfn>) {</td></tr>
<tr><th id="996">996</th><td></td></tr>
<tr><th id="997">997</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv" title='llvm::ARMSubtarget::hasV8_1MMainlineOps' data-ref="_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv">hasV8_1MMainlineOps</a>()) {</td></tr>
<tr><th id="998">998</th><td>    <i>// Clear the registers using the CLRM instruction.</i></td></tr>
<tr><th id="999">999</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="195CLRM" title='CLRM' data-type='llvm::MachineInstrBuilder' data-ref="195CLRM" data-ref-filename="195CLRM">CLRM</dfn> =</td></tr>
<tr><th id="1000">1000</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#190MBB" title='MBB' data-ref="190MBB" data-ref-filename="190MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#191MBBI" title='MBBI' data-ref="191MBBI" data-ref-filename="191MBBI">MBBI</a>, <a class="local col2 ref" href="#192DL" title='DL' data-ref="192DL" data-ref-filename="192DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2CLRM" title='llvm::ARM::t2CLRM' data-ref="llvm::ARM::t2CLRM" data-ref-filename="llvm..ARM..t2CLRM">t2CLRM</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1001">1001</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col6 decl" id="196R" title='R' data-type='unsigned int' data-ref="196R" data-ref-filename="196R">R</dfn> : <a class="local col3 ref" href="#193ClearRegs" title='ClearRegs' data-ref="193ClearRegs" data-ref-filename="193ClearRegs">ClearRegs</a>)</td></tr>
<tr><th id="1002">1002</th><td>      <a class="local col5 ref" href="#195CLRM" title='CLRM' data-ref="195CLRM" data-ref-filename="195CLRM">CLRM</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#196R" title='R' data-ref="196R" data-ref-filename="196R">R</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="1003">1003</th><td>    <a class="local col5 ref" href="#195CLRM" title='CLRM' data-ref="195CLRM" data-ref-filename="195CLRM">CLRM</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::APSR" title='llvm::ARM::APSR' data-ref="llvm::ARM::APSR" data-ref-filename="llvm..ARM..APSR">APSR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="1004">1004</th><td>    <a class="local col5 ref" href="#195CLRM" title='CLRM' data-ref="195CLRM" data-ref-filename="195CLRM">CLRM</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a>);</td></tr>
<tr><th id="1005">1005</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1006">1006</th><td>    <i>// Clear the registers and flags by copying ClobberReg into them.</i></td></tr>
<tr><th id="1007">1007</th><td><i>    // (Baseline can't do a high register clear in one instruction).</i></td></tr>
<tr><th id="1008">1008</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="197Reg" title='Reg' data-type='unsigned int' data-ref="197Reg" data-ref-filename="197Reg">Reg</dfn> : <a class="local col3 ref" href="#193ClearRegs" title='ClearRegs' data-ref="193ClearRegs" data-ref-filename="193ClearRegs">ClearRegs</a>) {</td></tr>
<tr><th id="1009">1009</th><td>      <b>if</b> (<a class="local col7 ref" href="#197Reg" title='Reg' data-ref="197Reg" data-ref-filename="197Reg">Reg</a> == <a class="local col4 ref" href="#194ClobberReg" title='ClobberReg' data-ref="194ClobberReg" data-ref-filename="194ClobberReg">ClobberReg</a>)</td></tr>
<tr><th id="1010">1010</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1011">1011</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#190MBB" title='MBB' data-ref="190MBB" data-ref-filename="190MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#191MBBI" title='MBBI' data-ref="191MBBI" data-ref-filename="191MBBI">MBBI</a>, <a class="local col2 ref" href="#192DL" title='DL' data-ref="192DL" data-ref-filename="192DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tMOVr" title='llvm::ARM::tMOVr' data-ref="llvm::ARM::tMOVr" data-ref-filename="llvm..ARM..tMOVr">tMOVr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#197Reg" title='Reg' data-ref="197Reg" data-ref-filename="197Reg">Reg</a>)</td></tr>
<tr><th id="1012">1012</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#194ClobberReg" title='ClobberReg' data-ref="194ClobberReg" data-ref-filename="194ClobberReg">ClobberReg</a>)</td></tr>
<tr><th id="1013">1013</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1014">1014</th><td>    }</td></tr>
<tr><th id="1015">1015</th><td></td></tr>
<tr><th id="1016">1016</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col0 ref" href="#190MBB" title='MBB' data-ref="190MBB" data-ref-filename="190MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#191MBBI" title='MBBI' data-ref="191MBBI" data-ref-filename="191MBBI">MBBI</a>, <a class="local col2 ref" href="#192DL" title='DL' data-ref="192DL" data-ref-filename="192DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MSR_M" title='llvm::ARM::t2MSR_M' data-ref="llvm::ARM::t2MSR_M" data-ref-filename="llvm..ARM..t2MSR_M">t2MSR_M</a>))</td></tr>
<tr><th id="1017">1017</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget6hasDSPEv" title='llvm::ARMSubtarget::hasDSP' data-ref="_ZNK4llvm12ARMSubtarget6hasDSPEv" data-ref-filename="_ZNK4llvm12ARMSubtarget6hasDSPEv">hasDSP</a>() ? <var>0xc00</var> : <var>0x800</var>)</td></tr>
<tr><th id="1018">1018</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#194ClobberReg" title='ClobberReg' data-ref="194ClobberReg" data-ref-filename="194ClobberReg">ClobberReg</a>)</td></tr>
<tr><th id="1019">1019</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1020">1020</th><td>  }</td></tr>
<tr><th id="1021">1021</th><td>}</td></tr>
<tr><th id="1022">1022</th><td></td></tr>
<tr><th id="1023">1023</th><td><i  data-doc="_ZL22determineFPRegsToClearRKN4llvm12MachineInstrERNS_9BitVectorE">// Find which FP registers need to be cleared.  The parameter `ClearRegs` is</i></td></tr>
<tr><th id="1024">1024</th><td><i  data-doc="_ZL22determineFPRegsToClearRKN4llvm12MachineInstrERNS_9BitVectorE">// initialised with all elements set to true, and this function resets all the</i></td></tr>
<tr><th id="1025">1025</th><td><i  data-doc="_ZL22determineFPRegsToClearRKN4llvm12MachineInstrERNS_9BitVectorE">// bits, which correspond to register uses. Returns true if any floating point</i></td></tr>
<tr><th id="1026">1026</th><td><i  data-doc="_ZL22determineFPRegsToClearRKN4llvm12MachineInstrERNS_9BitVectorE">// register is defined, false otherwise.</i></td></tr>
<tr><th id="1027">1027</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL22determineFPRegsToClearRKN4llvm12MachineInstrERNS_9BitVectorE" title='determineFPRegsToClear' data-type='bool determineFPRegsToClear(const llvm::MachineInstr &amp; MI, llvm::BitVector &amp; ClearRegs)' data-ref="_ZL22determineFPRegsToClearRKN4llvm12MachineInstrERNS_9BitVectorE" data-ref-filename="_ZL22determineFPRegsToClearRKN4llvm12MachineInstrERNS_9BitVectorE">determineFPRegsToClear</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="198MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="198MI" data-ref-filename="198MI">MI</dfn>,</td></tr>
<tr><th id="1028">1028</th><td>                                   <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> &amp;<dfn class="local col9 decl" id="199ClearRegs" title='ClearRegs' data-type='llvm::BitVector &amp;' data-ref="199ClearRegs" data-ref-filename="199ClearRegs">ClearRegs</dfn>) {</td></tr>
<tr><th id="1029">1029</th><td>  <em>bool</em> <dfn class="local col0 decl" id="200DefFP" title='DefFP' data-type='bool' data-ref="200DefFP" data-ref-filename="200DefFP">DefFP</dfn> = <b>false</b>;</td></tr>
<tr><th id="1030">1030</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col1 decl" id="201Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="201Op" data-ref-filename="201Op">Op</dfn> : <a class="local col8 ref" href="#198MI" title='MI' data-ref="198MI" data-ref-filename="198MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1031">1031</th><td>    <b>if</b> (!<a class="local col1 ref" href="#201Op" title='Op' data-ref="201Op" data-ref-filename="201Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1032">1032</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1033">1033</th><td></td></tr>
<tr><th id="1034">1034</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="202Reg" title='Reg' data-type='unsigned int' data-ref="202Reg" data-ref-filename="202Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col1 ref" href="#201Op" title='Op' data-ref="201Op" data-ref-filename="201Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1035">1035</th><td>    <b>if</b> (<a class="local col1 ref" href="#201Op" title='Op' data-ref="201Op" data-ref-filename="201Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="1036">1036</th><td>      <b>if</b> ((<a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg" data-ref-filename="202Reg">Reg</a> &gt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q0" title='llvm::ARM::Q0' data-ref="llvm::ARM::Q0" data-ref-filename="llvm..ARM..Q0">Q0</a> &amp;&amp; <a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg" data-ref-filename="202Reg">Reg</a> &lt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q7" title='llvm::ARM::Q7' data-ref="llvm::ARM::Q7" data-ref-filename="llvm..ARM..Q7">Q7</a>) ||</td></tr>
<tr><th id="1037">1037</th><td>          (<a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg" data-ref-filename="202Reg">Reg</a> &gt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D0" title='llvm::ARM::D0' data-ref="llvm::ARM::D0" data-ref-filename="llvm..ARM..D0">D0</a> &amp;&amp; <a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg" data-ref-filename="202Reg">Reg</a> &lt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D15" title='llvm::ARM::D15' data-ref="llvm::ARM::D15" data-ref-filename="llvm..ARM..D15">D15</a>) ||</td></tr>
<tr><th id="1038">1038</th><td>          (<a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg" data-ref-filename="202Reg">Reg</a> &gt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::S0" title='llvm::ARM::S0' data-ref="llvm::ARM::S0" data-ref-filename="llvm..ARM..S0">S0</a> &amp;&amp; <a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg" data-ref-filename="202Reg">Reg</a> &lt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::S31" title='llvm::ARM::S31' data-ref="llvm::ARM::S31" data-ref-filename="llvm..ARM..S31">S31</a>))</td></tr>
<tr><th id="1039">1039</th><td>        <a class="local col0 ref" href="#200DefFP" title='DefFP' data-ref="200DefFP" data-ref-filename="200DefFP">DefFP</a> = <b>true</b>;</td></tr>
<tr><th id="1040">1040</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1041">1041</th><td>    }</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td>    <b>if</b> (<a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg" data-ref-filename="202Reg">Reg</a> &gt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q0" title='llvm::ARM::Q0' data-ref="llvm::ARM::Q0" data-ref-filename="llvm..ARM..Q0">Q0</a> &amp;&amp; <a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg" data-ref-filename="202Reg">Reg</a> &lt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q7" title='llvm::ARM::Q7' data-ref="llvm::ARM::Q7" data-ref-filename="llvm..ARM..Q7">Q7</a>) {</td></tr>
<tr><th id="1044">1044</th><td>      <em>int</em> <dfn class="local col3 decl" id="203R" title='R' data-type='int' data-ref="203R" data-ref-filename="203R">R</dfn> = <a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg" data-ref-filename="202Reg">Reg</a> - <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q0" title='llvm::ARM::Q0' data-ref="llvm::ARM::Q0" data-ref-filename="llvm..ARM..Q0">Q0</a>;</td></tr>
<tr><th id="1045">1045</th><td>      <a class="local col9 ref" href="#199ClearRegs" title='ClearRegs' data-ref="199ClearRegs" data-ref-filename="199ClearRegs">ClearRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEjj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEjj" data-ref-filename="_ZN4llvm9BitVector5resetEjj">reset</a>(<a class="local col3 ref" href="#203R" title='R' data-ref="203R" data-ref-filename="203R">R</a> * <var>4</var>, (<a class="local col3 ref" href="#203R" title='R' data-ref="203R" data-ref-filename="203R">R</a> + <var>1</var>) * <var>4</var>);</td></tr>
<tr><th id="1046">1046</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg" data-ref-filename="202Reg">Reg</a> &gt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D0" title='llvm::ARM::D0' data-ref="llvm::ARM::D0" data-ref-filename="llvm..ARM..D0">D0</a> &amp;&amp; <a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg" data-ref-filename="202Reg">Reg</a> &lt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D15" title='llvm::ARM::D15' data-ref="llvm::ARM::D15" data-ref-filename="llvm..ARM..D15">D15</a>) {</td></tr>
<tr><th id="1047">1047</th><td>      <em>int</em> <dfn class="local col4 decl" id="204R" title='R' data-type='int' data-ref="204R" data-ref-filename="204R">R</dfn> = <a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg" data-ref-filename="202Reg">Reg</a> - <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D0" title='llvm::ARM::D0' data-ref="llvm::ARM::D0" data-ref-filename="llvm..ARM..D0">D0</a>;</td></tr>
<tr><th id="1048">1048</th><td>      <a class="local col9 ref" href="#199ClearRegs" title='ClearRegs' data-ref="199ClearRegs" data-ref-filename="199ClearRegs">ClearRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector5resetEjj" title='llvm::BitVector::reset' data-ref="_ZN4llvm9BitVector5resetEjj" data-ref-filename="_ZN4llvm9BitVector5resetEjj">reset</a>(<a class="local col4 ref" href="#204R" title='R' data-ref="204R" data-ref-filename="204R">R</a> * <var>2</var>, (<a class="local col4 ref" href="#204R" title='R' data-ref="204R" data-ref-filename="204R">R</a> + <var>1</var>) * <var>2</var>);</td></tr>
<tr><th id="1049">1049</th><td>    } <b>else</b> <b>if</b> (<a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg" data-ref-filename="202Reg">Reg</a> &gt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::S0" title='llvm::ARM::S0' data-ref="llvm::ARM::S0" data-ref-filename="llvm..ARM..S0">S0</a> &amp;&amp; <a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg" data-ref-filename="202Reg">Reg</a> &lt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::S31" title='llvm::ARM::S31' data-ref="llvm::ARM::S31" data-ref-filename="llvm..ARM..S31">S31</a>) {</td></tr>
<tr><th id="1050">1050</th><td>      <a class="local col9 ref" href="#199ClearRegs" title='ClearRegs' data-ref="199ClearRegs" data-ref-filename="199ClearRegs">ClearRegs</a><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZN4llvm9BitVectorixEj" data-ref-filename="_ZN4llvm9BitVectorixEj">[<a class="local col2 ref" href="#202Reg" title='Reg' data-ref="202Reg" data-ref-filename="202Reg">Reg</a> - <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::S0" title='llvm::ARM::S0' data-ref="llvm::ARM::S0" data-ref-filename="llvm..ARM..S0">S0</a>]</a> <a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVector9referenceaSEb" title='llvm::BitVector::reference::operator=' data-ref="_ZN4llvm9BitVector9referenceaSEb" data-ref-filename="_ZN4llvm9BitVector9referenceaSEb">=</a> <b>false</b>;</td></tr>
<tr><th id="1051">1051</th><td>    }</td></tr>
<tr><th id="1052">1052</th><td>  }</td></tr>
<tr><th id="1053">1053</th><td>  <b>return</b> <a class="local col0 ref" href="#200DefFP" title='DefFP' data-ref="200DefFP" data-ref-filename="200DefFP">DefFP</a>;</td></tr>
<tr><th id="1054">1054</th><td>}</td></tr>
<tr><th id="1055">1055</th><td></td></tr>
<tr><th id="1056">1056</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;</td></tr>
<tr><th id="1057">1057</th><td><a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::CMSEClearFPRegs' data-type='llvm::MachineBasicBlock &amp; (anonymous namespace)::ARMExpandPseudo::CMSEClearFPRegs(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">CMSEClearFPRegs</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="205MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="205MBB" data-ref-filename="205MBB">MBB</dfn>,</td></tr>
<tr><th id="1058">1058</th><td>                                 <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col6 decl" id="206MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="206MBBI" data-ref-filename="206MBBI">MBBI</dfn>) {</td></tr>
<tr><th id="1059">1059</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="local col7 decl" id="207ClearRegs" title='ClearRegs' data-type='llvm::BitVector' data-ref="207ClearRegs" data-ref-filename="207ClearRegs">ClearRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb" data-ref-filename="_ZN4llvm9BitVectorC1Ejb">(</a><var>16</var>, <b>true</b>);</td></tr>
<tr><th id="1060">1060</th><td>  (<em>void</em>)<a class="tu ref fn" href="#_ZL22determineFPRegsToClearRKN4llvm12MachineInstrERNS_9BitVectorE" title='determineFPRegsToClear' data-use='c' data-ref="_ZL22determineFPRegsToClearRKN4llvm12MachineInstrERNS_9BitVectorE" data-ref-filename="_ZL22determineFPRegsToClearRKN4llvm12MachineInstrERNS_9BitVectorE">determineFPRegsToClear</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col6 ref" href="#206MBBI" title='MBBI' data-ref="206MBBI" data-ref-filename="206MBBI">MBBI</a>, <span class='refarg'><a class="local col7 ref" href="#207ClearRegs" title='ClearRegs' data-ref="207ClearRegs" data-ref-filename="207ClearRegs">ClearRegs</a></span>);</td></tr>
<tr><th id="1061">1061</th><td></td></tr>
<tr><th id="1062">1062</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv" title='llvm::ARMSubtarget::hasV8_1MMainlineOps' data-ref="_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv">hasV8_1MMainlineOps</a>())</td></tr>
<tr><th id="1063">1063</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo18CMSEClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE" title='(anonymous namespace)::ARMExpandPseudo::CMSEClearFPRegsV81' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo18CMSEClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo18CMSEClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE">CMSEClearFPRegsV81</a>(<span class='refarg'><a class="local col5 ref" href="#205MBB" title='MBB' data-ref="205MBB" data-ref-filename="205MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#206MBBI" title='MBBI' data-ref="206MBBI" data-ref-filename="206MBBI">MBBI</a>, <a class="local col7 ref" href="#207ClearRegs" title='ClearRegs' data-ref="207ClearRegs" data-ref-filename="207ClearRegs">ClearRegs</a>);</td></tr>
<tr><th id="1064">1064</th><td>  <b>else</b></td></tr>
<tr><th id="1065">1065</th><td>    <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSEClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE" title='(anonymous namespace)::ARMExpandPseudo::CMSEClearFPRegsV8' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSEClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSEClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE">CMSEClearFPRegsV8</a>(<span class='refarg'><a class="local col5 ref" href="#205MBB" title='MBB' data-ref="205MBB" data-ref-filename="205MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col6 ref" href="#206MBBI" title='MBBI' data-ref="206MBBI" data-ref-filename="206MBBI">MBBI</a>, <a class="local col7 ref" href="#207ClearRegs" title='ClearRegs' data-ref="207ClearRegs" data-ref-filename="207ClearRegs">ClearRegs</a>);</td></tr>
<tr><th id="1066">1066</th><td>}</td></tr>
<tr><th id="1067">1067</th><td></td></tr>
<tr><th id="1068">1068</th><td><i  data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSEClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE">// Clear the FP registers for v8.0-M, by copying over the content</i></td></tr>
<tr><th id="1069">1069</th><td><i  data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSEClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE">// of LR. Uses R12 as a scratch register.</i></td></tr>
<tr><th id="1070">1070</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;</td></tr>
<tr><th id="1071">1071</th><td><a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSEClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE" title='(anonymous namespace)::ARMExpandPseudo::CMSEClearFPRegsV8' data-type='llvm::MachineBasicBlock &amp; (anonymous namespace)::ARMExpandPseudo::CMSEClearFPRegsV8(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, const llvm::BitVector &amp; ClearRegs)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSEClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSEClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE">CMSEClearFPRegsV8</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="208MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="208MBB" data-ref-filename="208MBB">MBB</dfn>,</td></tr>
<tr><th id="1072">1072</th><td>                                   <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="209MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="209MBBI" data-ref-filename="209MBBI">MBBI</dfn>,</td></tr>
<tr><th id="1073">1073</th><td>                                   <em>const</em> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> &amp;<dfn class="local col0 decl" id="210ClearRegs" title='ClearRegs' data-type='const llvm::BitVector &amp;' data-ref="210ClearRegs" data-ref-filename="210ClearRegs">ClearRegs</dfn>) {</td></tr>
<tr><th id="1074">1074</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9hasFPRegsEv" title='llvm::ARMSubtarget::hasFPRegs' data-ref="_ZNK4llvm12ARMSubtarget9hasFPRegsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget9hasFPRegsEv">hasFPRegs</a>())</td></tr>
<tr><th id="1075">1075</th><td>    <b>return</b> <a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a>;</td></tr>
<tr><th id="1076">1076</th><td></td></tr>
<tr><th id="1077">1077</th><td>  <em>auto</em> &amp;<dfn class="local col1 decl" id="211RetI" title='RetI' data-type='llvm::MachineInstr &amp;' data-ref="211RetI" data-ref-filename="211RetI">RetI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#209MBBI" title='MBBI' data-ref="209MBBI" data-ref-filename="209MBBI">MBBI</a>;</td></tr>
<tr><th id="1078">1078</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="212DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="212DL" data-ref-filename="212DL">DL</dfn> = <a class="local col1 ref" href="#211RetI" title='RetI' data-ref="211RetI" data-ref-filename="211RetI">RetI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1079">1079</th><td></td></tr>
<tr><th id="1080">1080</th><td>  <i>// If optimising for minimum size, clear FP registers unconditionally.</i></td></tr>
<tr><th id="1081">1081</th><td><i>  // Otherwise, check the CONTROL.SFPA (Secure Floating-Point Active) bit and</i></td></tr>
<tr><th id="1082">1082</th><td><i>  // don't clear them if they belong to the non-secure state.</i></td></tr>
<tr><th id="1083">1083</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col3 decl" id="213ClearBB" title='ClearBB' data-type='llvm::MachineBasicBlock *' data-ref="213ClearBB" data-ref-filename="213ClearBB">ClearBB</dfn>, *<dfn class="local col4 decl" id="214DoneBB" title='DoneBB' data-type='llvm::MachineBasicBlock *' data-ref="214DoneBB" data-ref-filename="214DoneBB">DoneBB</dfn>;</td></tr>
<tr><th id="1084">1084</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget10hasMinSizeEv" title='llvm::ARMSubtarget::hasMinSize' data-ref="_ZNK4llvm12ARMSubtarget10hasMinSizeEv" data-ref-filename="_ZNK4llvm12ARMSubtarget10hasMinSizeEv">hasMinSize</a>()) {</td></tr>
<tr><th id="1085">1085</th><td>    <a class="local col3 ref" href="#213ClearBB" title='ClearBB' data-ref="213ClearBB" data-ref-filename="213ClearBB">ClearBB</a> = <a class="local col4 ref" href="#214DoneBB" title='DoneBB' data-ref="214DoneBB" data-ref-filename="214DoneBB">DoneBB</a> = &amp;<a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a>;</td></tr>
<tr><th id="1086">1086</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1087">1087</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col5 decl" id="215MF" title='MF' data-type='llvm::MachineFunction *' data-ref="215MF" data-ref-filename="215MF">MF</dfn> = <a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1088">1088</th><td>    <a class="local col3 ref" href="#213ClearBB" title='ClearBB' data-ref="213ClearBB" data-ref-filename="213ClearBB">ClearBB</a> = <a class="local col5 ref" href="#215MF" title='MF' data-ref="215MF" data-ref-filename="215MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" data-ref-filename="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="1089">1089</th><td>    <a class="local col4 ref" href="#214DoneBB" title='DoneBB' data-ref="214DoneBB" data-ref-filename="214DoneBB">DoneBB</a> = <a class="local col5 ref" href="#215MF" title='MF' data-ref="215MF" data-ref-filename="215MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" data-ref-filename="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="1090">1090</th><td></td></tr>
<tr><th id="1091">1091</th><td>    <a class="local col5 ref" href="#215MF" title='MF' data-ref="215MF" data-ref-filename="215MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" data-ref-filename="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col3 ref" href="#213ClearBB" title='ClearBB' data-ref="213ClearBB" data-ref-filename="213ClearBB">ClearBB</a>);</td></tr>
<tr><th id="1092">1092</th><td>    <a class="local col5 ref" href="#215MF" title='MF' data-ref="215MF" data-ref-filename="215MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" data-ref-filename="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col3 ref" href="#213ClearBB" title='ClearBB' data-ref="213ClearBB" data-ref-filename="213ClearBB">ClearBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col4 ref" href="#214DoneBB" title='DoneBB' data-ref="214DoneBB" data-ref-filename="214DoneBB">DoneBB</a>);</td></tr>
<tr><th id="1093">1093</th><td></td></tr>
<tr><th id="1094">1094</th><td>    <a class="local col4 ref" href="#214DoneBB" title='DoneBB' data-ref="214DoneBB" data-ref-filename="214DoneBB">DoneBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" data-ref-filename="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col4 ref" href="#214DoneBB" title='DoneBB' data-ref="214DoneBB" data-ref-filename="214DoneBB">DoneBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), &amp;<a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#209MBBI" title='MBBI' data-ref="209MBBI" data-ref-filename="209MBBI">MBBI</a>, <a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="1095">1095</th><td>    <a class="local col4 ref" href="#214DoneBB" title='DoneBB' data-ref="214DoneBB" data-ref-filename="214DoneBB">DoneBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_" title='llvm::MachineBasicBlock::transferSuccessors' data-ref="_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_" data-ref-filename="_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_">transferSuccessors</a>(&amp;<a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a>);</td></tr>
<tr><th id="1096">1096</th><td>    <a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col3 ref" href="#213ClearBB" title='ClearBB' data-ref="213ClearBB" data-ref-filename="213ClearBB">ClearBB</a>);</td></tr>
<tr><th id="1097">1097</th><td>    <a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col4 ref" href="#214DoneBB" title='DoneBB' data-ref="214DoneBB" data-ref-filename="214DoneBB">DoneBB</a>);</td></tr>
<tr><th id="1098">1098</th><td>    <a class="local col3 ref" href="#213ClearBB" title='ClearBB' data-ref="213ClearBB" data-ref-filename="213ClearBB">ClearBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col4 ref" href="#214DoneBB" title='DoneBB' data-ref="214DoneBB" data-ref-filename="214DoneBB">DoneBB</a>);</td></tr>
<tr><th id="1099">1099</th><td></td></tr>
<tr><th id="1100">1100</th><td>    <i>// At the new basic blocks we need to have live-in the registers, used</i></td></tr>
<tr><th id="1101">1101</th><td><i>    // for the return value as well as LR, used to clear registers.</i></td></tr>
<tr><th id="1102">1102</th><td>    <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col6 decl" id="216Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="216Op" data-ref-filename="216Op">Op</dfn> : <a class="local col1 ref" href="#211RetI" title='RetI' data-ref="211RetI" data-ref-filename="211RetI">RetI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1103">1103</th><td>      <b>if</b> (!<a class="local col6 ref" href="#216Op" title='Op' data-ref="216Op" data-ref-filename="216Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1104">1104</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1105">1105</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="217Reg" title='Reg' data-type='llvm::Register' data-ref="217Reg" data-ref-filename="217Reg">Reg</dfn> = <a class="local col6 ref" href="#216Op" title='Op' data-ref="216Op" data-ref-filename="216Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1106">1106</th><td>      <b>if</b> (<a class="local col7 ref" href="#217Reg" title='Reg' data-ref="217Reg" data-ref-filename="217Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::NoRegister" title='llvm::ARM::NoRegister' data-ref="llvm::ARM::NoRegister" data-ref-filename="llvm..ARM..NoRegister">NoRegister</a> || <a class="local col7 ref" href="#217Reg" title='Reg' data-ref="217Reg" data-ref-filename="217Reg">Reg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqEi" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqEi" data-ref-filename="_ZNK4llvm8RegistereqEi">==</a> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>)</td></tr>
<tr><th id="1107">1107</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1108">1108</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Register::isPhysicalRegister(Reg) &amp;&amp; <q>"Unallocated register"</q>);</td></tr>
<tr><th id="1109">1109</th><td>      <a class="local col3 ref" href="#213ClearBB" title='ClearBB' data-ref="213ClearBB" data-ref-filename="213ClearBB">ClearBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#217Reg" title='Reg' data-ref="217Reg" data-ref-filename="217Reg">Reg</a>);</td></tr>
<tr><th id="1110">1110</th><td>      <a class="local col4 ref" href="#214DoneBB" title='DoneBB' data-ref="214DoneBB" data-ref-filename="214DoneBB">DoneBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col7 ref" href="#217Reg" title='Reg' data-ref="217Reg" data-ref-filename="217Reg">Reg</a>);</td></tr>
<tr><th id="1111">1111</th><td>    }</td></tr>
<tr><th id="1112">1112</th><td>    <a class="local col3 ref" href="#213ClearBB" title='ClearBB' data-ref="213ClearBB" data-ref-filename="213ClearBB">ClearBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>);</td></tr>
<tr><th id="1113">1113</th><td>    <a class="local col4 ref" href="#214DoneBB" title='DoneBB' data-ref="214DoneBB" data-ref-filename="214DoneBB">DoneBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" title='llvm::MachineBasicBlock::addLiveIn' data-ref="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE" data-ref-filename="_ZN4llvm17MachineBasicBlock9addLiveInENS_10MCRegisterENS_11LaneBitmaskE">addLiveIn</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>);</td></tr>
<tr><th id="1114">1114</th><td></td></tr>
<tr><th id="1115">1115</th><td>    <i>// Read the CONTROL register.</i></td></tr>
<tr><th id="1116">1116</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a></span>, <a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col2 ref" href="#212DL" title='DL' data-ref="212DL" data-ref-filename="212DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MRS_M" title='llvm::ARM::t2MRS_M' data-ref="llvm::ARM::t2MRS_M" data-ref-filename="llvm..ARM..t2MRS_M">t2MRS_M</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R12" title='llvm::ARM::R12' data-ref="llvm::ARM::R12" data-ref-filename="llvm..ARM..R12">R12</a>)</td></tr>
<tr><th id="1117">1117</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>20</var>)</td></tr>
<tr><th id="1118">1118</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1119">1119</th><td>    <i>// Check bit 3 (SFPA).</i></td></tr>
<tr><th id="1120">1120</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a></span>, <a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col2 ref" href="#212DL" title='DL' data-ref="212DL" data-ref-filename="212DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2TSTri" title='llvm::ARM::t2TSTri' data-ref="llvm::ARM::t2TSTri" data-ref-filename="llvm..ARM..t2TSTri">t2TSTri</a>))</td></tr>
<tr><th id="1121">1121</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R12" title='llvm::ARM::R12' data-ref="llvm::ARM::R12" data-ref-filename="llvm..ARM..R12">R12</a>)</td></tr>
<tr><th id="1122">1122</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>8</var>)</td></tr>
<tr><th id="1123">1123</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1124">1124</th><td>    <i>// If SFPA is clear, jump over ClearBB to DoneBB.</i></td></tr>
<tr><th id="1125">1125</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a></span>, <a class="local col8 ref" href="#208MBB" title='MBB' data-ref="208MBB" data-ref-filename="208MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col2 ref" href="#212DL" title='DL' data-ref="212DL" data-ref-filename="212DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBcc" title='llvm::ARM::tBcc' data-ref="llvm::ARM::tBcc" data-ref-filename="llvm..ARM..tBcc">tBcc</a>))</td></tr>
<tr><th id="1126">1126</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col4 ref" href="#214DoneBB" title='DoneBB' data-ref="214DoneBB" data-ref-filename="214DoneBB">DoneBB</a>)</td></tr>
<tr><th id="1127">1127</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::EQ" title='llvm::ARMCC::EQ' data-ref="llvm::ARMCC::EQ" data-ref-filename="llvm..ARMCC..EQ">EQ</a>)</td></tr>
<tr><th id="1128">1128</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1129">1129</th><td>  }</td></tr>
<tr><th id="1130">1130</th><td></td></tr>
<tr><th id="1131">1131</th><td>  <i>// Emit the clearing sequence</i></td></tr>
<tr><th id="1132">1132</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="218D" title='D' data-type='unsigned int' data-ref="218D" data-ref-filename="218D">D</dfn> = <var>0</var>; <a class="local col8 ref" href="#218D" title='D' data-ref="218D" data-ref-filename="218D">D</a> &lt; <var>8</var>; <a class="local col8 ref" href="#218D" title='D' data-ref="218D" data-ref-filename="218D">D</a>++) {</td></tr>
<tr><th id="1133">1133</th><td>    <i>// Attempt to clear as double</i></td></tr>
<tr><th id="1134">1134</th><td>    <b>if</b> (<a class="local col0 ref" href="#210ClearRegs" title='ClearRegs' data-ref="210ClearRegs" data-ref-filename="210ClearRegs">ClearRegs</a><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZNK4llvm9BitVectorixEj" data-ref-filename="_ZNK4llvm9BitVectorixEj">[<a class="local col8 ref" href="#218D" title='D' data-ref="218D" data-ref-filename="218D">D</a> * <var>2</var> + <var>0</var>]</a> &amp;&amp; <a class="local col0 ref" href="#210ClearRegs" title='ClearRegs' data-ref="210ClearRegs" data-ref-filename="210ClearRegs">ClearRegs</a><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZNK4llvm9BitVectorixEj" data-ref-filename="_ZNK4llvm9BitVectorixEj">[<a class="local col8 ref" href="#218D" title='D' data-ref="218D" data-ref-filename="218D">D</a> * <var>2</var> + <var>1</var>]</a>) {</td></tr>
<tr><th id="1135">1135</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="219Reg" title='Reg' data-type='unsigned int' data-ref="219Reg" data-ref-filename="219Reg">Reg</dfn> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D0" title='llvm::ARM::D0' data-ref="llvm::ARM::D0" data-ref-filename="llvm..ARM..D0">D0</a> + <a class="local col8 ref" href="#218D" title='D' data-ref="218D" data-ref-filename="218D">D</a>;</td></tr>
<tr><th id="1136">1136</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<a class="local col3 ref" href="#213ClearBB" title='ClearBB' data-ref="213ClearBB" data-ref-filename="213ClearBB">ClearBB</a>, <a class="local col2 ref" href="#212DL" title='DL' data-ref="212DL" data-ref-filename="212DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVDRR" title='llvm::ARM::VMOVDRR' data-ref="llvm::ARM::VMOVDRR" data-ref-filename="llvm..ARM..VMOVDRR">VMOVDRR</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#219Reg" title='Reg' data-ref="219Reg" data-ref-filename="219Reg">Reg</a>)</td></tr>
<tr><th id="1137">1137</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>)</td></tr>
<tr><th id="1138">1138</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>)</td></tr>
<tr><th id="1139">1139</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1140">1140</th><td>    } <b>else</b> {</td></tr>
<tr><th id="1141">1141</th><td>      <i>// Clear first part as single</i></td></tr>
<tr><th id="1142">1142</th><td>      <b>if</b> (<a class="local col0 ref" href="#210ClearRegs" title='ClearRegs' data-ref="210ClearRegs" data-ref-filename="210ClearRegs">ClearRegs</a><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZNK4llvm9BitVectorixEj" data-ref-filename="_ZNK4llvm9BitVectorixEj">[<a class="local col8 ref" href="#218D" title='D' data-ref="218D" data-ref-filename="218D">D</a> * <var>2</var> + <var>0</var>]</a>) {</td></tr>
<tr><th id="1143">1143</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="220Reg" title='Reg' data-type='unsigned int' data-ref="220Reg" data-ref-filename="220Reg">Reg</dfn> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::S0" title='llvm::ARM::S0' data-ref="llvm::ARM::S0" data-ref-filename="llvm..ARM..S0">S0</a> + <a class="local col8 ref" href="#218D" title='D' data-ref="218D" data-ref-filename="218D">D</a> * <var>2</var>;</td></tr>
<tr><th id="1144">1144</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<a class="local col3 ref" href="#213ClearBB" title='ClearBB' data-ref="213ClearBB" data-ref-filename="213ClearBB">ClearBB</a>, <a class="local col2 ref" href="#212DL" title='DL' data-ref="212DL" data-ref-filename="212DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVSR" title='llvm::ARM::VMOVSR' data-ref="llvm::ARM::VMOVSR" data-ref-filename="llvm..ARM..VMOVSR">VMOVSR</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#220Reg" title='Reg' data-ref="220Reg" data-ref-filename="220Reg">Reg</a>)</td></tr>
<tr><th id="1145">1145</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>)</td></tr>
<tr><th id="1146">1146</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1147">1147</th><td>      }</td></tr>
<tr><th id="1148">1148</th><td>      <i>// Clear second part as single</i></td></tr>
<tr><th id="1149">1149</th><td>      <b>if</b> (<a class="local col0 ref" href="#210ClearRegs" title='ClearRegs' data-ref="210ClearRegs" data-ref-filename="210ClearRegs">ClearRegs</a><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZNK4llvm9BitVectorixEj" data-ref-filename="_ZNK4llvm9BitVectorixEj">[<a class="local col8 ref" href="#218D" title='D' data-ref="218D" data-ref-filename="218D">D</a> * <var>2</var> + <var>1</var>]</a>) {</td></tr>
<tr><th id="1150">1150</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="221Reg" title='Reg' data-type='unsigned int' data-ref="221Reg" data-ref-filename="221Reg">Reg</dfn> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::S0" title='llvm::ARM::S0' data-ref="llvm::ARM::S0" data-ref-filename="llvm..ARM..S0">S0</a> + <a class="local col8 ref" href="#218D" title='D' data-ref="218D" data-ref-filename="218D">D</a> * <var>2</var> + <var>1</var>;</td></tr>
<tr><th id="1151">1151</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<a class="local col3 ref" href="#213ClearBB" title='ClearBB' data-ref="213ClearBB" data-ref-filename="213ClearBB">ClearBB</a>, <a class="local col2 ref" href="#212DL" title='DL' data-ref="212DL" data-ref-filename="212DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVSR" title='llvm::ARM::VMOVSR' data-ref="llvm::ARM::VMOVSR" data-ref-filename="llvm..ARM..VMOVSR">VMOVSR</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#221Reg" title='Reg' data-ref="221Reg" data-ref-filename="221Reg">Reg</a>)</td></tr>
<tr><th id="1152">1152</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>)</td></tr>
<tr><th id="1153">1153</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1154">1154</th><td>      }</td></tr>
<tr><th id="1155">1155</th><td>    }</td></tr>
<tr><th id="1156">1156</th><td>  }</td></tr>
<tr><th id="1157">1157</th><td></td></tr>
<tr><th id="1158">1158</th><td>  <i>// Clear FPSCR bits 0-4, 7, 28-31</i></td></tr>
<tr><th id="1159">1159</th><td><i>  // The other bits are program global according to the AAPCS</i></td></tr>
<tr><th id="1160">1160</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<a class="local col3 ref" href="#213ClearBB" title='ClearBB' data-ref="213ClearBB" data-ref-filename="213ClearBB">ClearBB</a>, <a class="local col2 ref" href="#212DL" title='DL' data-ref="212DL" data-ref-filename="212DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMRS" title='llvm::ARM::VMRS' data-ref="llvm::ARM::VMRS" data-ref-filename="llvm..ARM..VMRS">VMRS</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R12" title='llvm::ARM::R12' data-ref="llvm::ARM::R12" data-ref-filename="llvm..ARM..R12">R12</a>)</td></tr>
<tr><th id="1161">1161</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1162">1162</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<a class="local col3 ref" href="#213ClearBB" title='ClearBB' data-ref="213ClearBB" data-ref-filename="213ClearBB">ClearBB</a>, <a class="local col2 ref" href="#212DL" title='DL' data-ref="212DL" data-ref-filename="212DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2BICri" title='llvm::ARM::t2BICri' data-ref="llvm::ARM::t2BICri" data-ref-filename="llvm..ARM..t2BICri">t2BICri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R12" title='llvm::ARM::R12' data-ref="llvm::ARM::R12" data-ref-filename="llvm..ARM..R12">R12</a>)</td></tr>
<tr><th id="1163">1163</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R12" title='llvm::ARM::R12' data-ref="llvm::ARM::R12" data-ref-filename="llvm..ARM..R12">R12</a>)</td></tr>
<tr><th id="1164">1164</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0x0000009F</var>)</td></tr>
<tr><th id="1165">1165</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="1166">1166</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="1167">1167</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<a class="local col3 ref" href="#213ClearBB" title='ClearBB' data-ref="213ClearBB" data-ref-filename="213ClearBB">ClearBB</a>, <a class="local col2 ref" href="#212DL" title='DL' data-ref="212DL" data-ref-filename="212DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2BICri" title='llvm::ARM::t2BICri' data-ref="llvm::ARM::t2BICri" data-ref-filename="llvm..ARM..t2BICri">t2BICri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R12" title='llvm::ARM::R12' data-ref="llvm::ARM::R12" data-ref-filename="llvm..ARM..R12">R12</a>)</td></tr>
<tr><th id="1168">1168</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R12" title='llvm::ARM::R12' data-ref="llvm::ARM::R12" data-ref-filename="llvm..ARM..R12">R12</a>)</td></tr>
<tr><th id="1169">1169</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0xF0000000</var>)</td></tr>
<tr><th id="1170">1170</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="1171">1171</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="1172">1172</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<a class="local col3 ref" href="#213ClearBB" title='ClearBB' data-ref="213ClearBB" data-ref-filename="213ClearBB">ClearBB</a>, <a class="local col2 ref" href="#212DL" title='DL' data-ref="212DL" data-ref-filename="212DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMSR" title='llvm::ARM::VMSR' data-ref="llvm::ARM::VMSR" data-ref-filename="llvm..ARM..VMSR">VMSR</a>))</td></tr>
<tr><th id="1173">1173</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R12" title='llvm::ARM::R12' data-ref="llvm::ARM::R12" data-ref-filename="llvm..ARM..R12">R12</a>)</td></tr>
<tr><th id="1174">1174</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td>  <b>return</b> *<a class="local col4 ref" href="#214DoneBB" title='DoneBB' data-ref="214DoneBB" data-ref-filename="214DoneBB">DoneBB</a>;</td></tr>
<tr><th id="1177">1177</th><td>}</td></tr>
<tr><th id="1178">1178</th><td></td></tr>
<tr><th id="1179">1179</th><td><a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;</td></tr>
<tr><th id="1180">1180</th><td><a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo18CMSEClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE" title='(anonymous namespace)::ARMExpandPseudo::CMSEClearFPRegsV81' data-type='llvm::MachineBasicBlock &amp; (anonymous namespace)::ARMExpandPseudo::CMSEClearFPRegsV81(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, const llvm::BitVector &amp; ClearRegs)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo18CMSEClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo18CMSEClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE">CMSEClearFPRegsV81</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="222MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="222MBB" data-ref-filename="222MBB">MBB</dfn>,</td></tr>
<tr><th id="1181">1181</th><td>                                    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="223MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="223MBBI" data-ref-filename="223MBBI">MBBI</dfn>,</td></tr>
<tr><th id="1182">1182</th><td>                                    <em>const</em> <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> &amp;<dfn class="local col4 decl" id="224ClearRegs" title='ClearRegs' data-type='const llvm::BitVector &amp;' data-ref="224ClearRegs" data-ref-filename="224ClearRegs">ClearRegs</dfn>) {</td></tr>
<tr><th id="1183">1183</th><td>  <em>auto</em> &amp;<dfn class="local col5 decl" id="225RetI" title='RetI' data-type='llvm::MachineInstr &amp;' data-ref="225RetI" data-ref-filename="225RetI">RetI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#223MBBI" title='MBBI' data-ref="223MBBI" data-ref-filename="223MBBI">MBBI</a>;</td></tr>
<tr><th id="1184">1184</th><td></td></tr>
<tr><th id="1185">1185</th><td>  <i>// Emit a sequence of VSCCLRM &lt;sreglist&gt; instructions, one instruction for</i></td></tr>
<tr><th id="1186">1186</th><td><i>  // each contiguous sequence of S-registers.</i></td></tr>
<tr><th id="1187">1187</th><td>  <em>int</em> <dfn class="local col6 decl" id="226Start" title='Start' data-type='int' data-ref="226Start" data-ref-filename="226Start">Start</dfn> = -<var>1</var>, <dfn class="local col7 decl" id="227End" title='End' data-type='int' data-ref="227End" data-ref-filename="227End">End</dfn> = -<var>1</var>;</td></tr>
<tr><th id="1188">1188</th><td>  <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="228S" title='S' data-type='int' data-ref="228S" data-ref-filename="228S">S</dfn> = <var>0</var>, <dfn class="local col9 decl" id="229E" title='E' data-type='int' data-ref="229E" data-ref-filename="229E">E</dfn> = <a class="local col4 ref" href="#224ClearRegs" title='ClearRegs' data-ref="224ClearRegs" data-ref-filename="224ClearRegs">ClearRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv" data-ref-filename="_ZNK4llvm9BitVector4sizeEv">size</a>(); <a class="local col8 ref" href="#228S" title='S' data-ref="228S" data-ref-filename="228S">S</a> != <a class="local col9 ref" href="#229E" title='E' data-ref="229E" data-ref-filename="229E">E</a>; ++<a class="local col8 ref" href="#228S" title='S' data-ref="228S" data-ref-filename="228S">S</a>) {</td></tr>
<tr><th id="1189">1189</th><td>    <b>if</b> (<a class="local col4 ref" href="#224ClearRegs" title='ClearRegs' data-ref="224ClearRegs" data-ref-filename="224ClearRegs">ClearRegs</a><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVectorixEj" title='llvm::BitVector::operator[]' data-ref="_ZNK4llvm9BitVectorixEj" data-ref-filename="_ZNK4llvm9BitVectorixEj">[<a class="local col8 ref" href="#228S" title='S' data-ref="228S" data-ref-filename="228S">S</a>]</a> &amp;&amp; <a class="local col8 ref" href="#228S" title='S' data-ref="228S" data-ref-filename="228S">S</a> == <a class="local col7 ref" href="#227End" title='End' data-ref="227End" data-ref-filename="227End">End</a> + <var>1</var>) {</td></tr>
<tr><th id="1190">1190</th><td>      <a class="local col7 ref" href="#227End" title='End' data-ref="227End" data-ref-filename="227End">End</a> = <a class="local col8 ref" href="#228S" title='S' data-ref="228S" data-ref-filename="228S">S</a>; <i>// extend range</i></td></tr>
<tr><th id="1191">1191</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1192">1192</th><td>    }</td></tr>
<tr><th id="1193">1193</th><td>    <i>// Emit current range.</i></td></tr>
<tr><th id="1194">1194</th><td>    <b>if</b> (<a class="local col6 ref" href="#226Start" title='Start' data-ref="226Start" data-ref-filename="226Start">Start</a> &lt; <a class="local col7 ref" href="#227End" title='End' data-ref="227End" data-ref-filename="227End">End</a>) {</td></tr>
<tr><th id="1195">1195</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="230VSCCLRM" title='VSCCLRM' data-type='llvm::MachineInstrBuilder' data-ref="230VSCCLRM" data-ref-filename="230VSCCLRM">VSCCLRM</dfn> =</td></tr>
<tr><th id="1196">1196</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#222MBB" title='MBB' data-ref="222MBB" data-ref-filename="222MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#223MBBI" title='MBBI' data-ref="223MBBI" data-ref-filename="223MBBI">MBBI</a>, <a class="local col5 ref" href="#225RetI" title='RetI' data-ref="225RetI" data-ref-filename="225RetI">RetI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSCCLRMS" title='llvm::ARM::VSCCLRMS' data-ref="llvm::ARM::VSCCLRMS" data-ref-filename="llvm..ARM..VSCCLRMS">VSCCLRMS</a>))</td></tr>
<tr><th id="1197">1197</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1198">1198</th><td>      <b>while</b> (++<a class="local col6 ref" href="#226Start" title='Start' data-ref="226Start" data-ref-filename="226Start">Start</a> &lt;= <a class="local col7 ref" href="#227End" title='End' data-ref="227End" data-ref-filename="227End">End</a>)</td></tr>
<tr><th id="1199">1199</th><td>        <a class="local col0 ref" href="#230VSCCLRM" title='VSCCLRM' data-ref="230VSCCLRM" data-ref-filename="230VSCCLRM">VSCCLRM</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::S0" title='llvm::ARM::S0' data-ref="llvm::ARM::S0" data-ref-filename="llvm..ARM..S0">S0</a> + <a class="local col6 ref" href="#226Start" title='Start' data-ref="226Start" data-ref-filename="226Start">Start</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="1200">1200</th><td>      <a class="local col0 ref" href="#230VSCCLRM" title='VSCCLRM' data-ref="230VSCCLRM" data-ref-filename="230VSCCLRM">VSCCLRM</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::VPR" title='llvm::ARM::VPR' data-ref="llvm::ARM::VPR" data-ref-filename="llvm..ARM..VPR">VPR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="1201">1201</th><td>    }</td></tr>
<tr><th id="1202">1202</th><td>    <a class="local col6 ref" href="#226Start" title='Start' data-ref="226Start" data-ref-filename="226Start">Start</a> = <a class="local col7 ref" href="#227End" title='End' data-ref="227End" data-ref-filename="227End">End</a> = <a class="local col8 ref" href="#228S" title='S' data-ref="228S" data-ref-filename="228S">S</a>;</td></tr>
<tr><th id="1203">1203</th><td>  }</td></tr>
<tr><th id="1204">1204</th><td>  <i>// Emit last range.</i></td></tr>
<tr><th id="1205">1205</th><td>  <b>if</b> (<a class="local col6 ref" href="#226Start" title='Start' data-ref="226Start" data-ref-filename="226Start">Start</a> &lt; <a class="local col7 ref" href="#227End" title='End' data-ref="227End" data-ref-filename="227End">End</a>) {</td></tr>
<tr><th id="1206">1206</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="231VSCCLRM" title='VSCCLRM' data-type='llvm::MachineInstrBuilder' data-ref="231VSCCLRM" data-ref-filename="231VSCCLRM">VSCCLRM</dfn> =</td></tr>
<tr><th id="1207">1207</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#222MBB" title='MBB' data-ref="222MBB" data-ref-filename="222MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#223MBBI" title='MBBI' data-ref="223MBBI" data-ref-filename="223MBBI">MBBI</a>, <a class="local col5 ref" href="#225RetI" title='RetI' data-ref="225RetI" data-ref-filename="225RetI">RetI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSCCLRMS" title='llvm::ARM::VSCCLRMS' data-ref="llvm::ARM::VSCCLRMS" data-ref-filename="llvm..ARM..VSCCLRMS">VSCCLRMS</a>))</td></tr>
<tr><th id="1208">1208</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1209">1209</th><td>    <b>while</b> (++<a class="local col6 ref" href="#226Start" title='Start' data-ref="226Start" data-ref-filename="226Start">Start</a> &lt;= <a class="local col7 ref" href="#227End" title='End' data-ref="227End" data-ref-filename="227End">End</a>)</td></tr>
<tr><th id="1210">1210</th><td>      <a class="local col1 ref" href="#231VSCCLRM" title='VSCCLRM' data-ref="231VSCCLRM" data-ref-filename="231VSCCLRM">VSCCLRM</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::S0" title='llvm::ARM::S0' data-ref="llvm::ARM::S0" data-ref-filename="llvm..ARM..S0">S0</a> + <a class="local col6 ref" href="#226Start" title='Start' data-ref="226Start" data-ref-filename="226Start">Start</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="1211">1211</th><td>    <a class="local col1 ref" href="#231VSCCLRM" title='VSCCLRM' data-ref="231VSCCLRM" data-ref-filename="231VSCCLRM">VSCCLRM</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::VPR" title='llvm::ARM::VPR' data-ref="llvm::ARM::VPR" data-ref-filename="llvm..ARM..VPR">VPR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="1212">1212</th><td>  }</td></tr>
<tr><th id="1213">1213</th><td></td></tr>
<tr><th id="1214">1214</th><td>  <b>return</b> <a class="local col2 ref" href="#222MBB" title='MBB' data-ref="222MBB" data-ref-filename="222MBB">MBB</a>;</td></tr>
<tr><th id="1215">1215</th><td>}</td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSESaveClearFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb9634361" title='(anonymous namespace)::ARMExpandPseudo::CMSESaveClearFPRegs' data-type='void (anonymous namespace)::ARMExpandPseudo::CMSESaveClearFPRegs(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::DebugLoc &amp; DL, const llvm::LivePhysRegs &amp; LiveRegs, SmallVectorImpl&lt;unsigned int&gt; &amp; ScratchRegs)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSESaveClearFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb9634361" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSESaveClearFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb9634361">CMSESaveClearFPRegs</dfn>(</td></tr>
<tr><th id="1218">1218</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="232MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="232MBB" data-ref-filename="232MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="233MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="233MBBI" data-ref-filename="233MBBI">MBBI</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="234DL" title='DL' data-type='llvm::DebugLoc &amp;' data-ref="234DL" data-ref-filename="234DL">DL</dfn>,</td></tr>
<tr><th id="1219">1219</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col5 decl" id="235LiveRegs" title='LiveRegs' data-type='const llvm::LivePhysRegs &amp;' data-ref="235LiveRegs" data-ref-filename="235LiveRegs">LiveRegs</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="236ScratchRegs" title='ScratchRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="236ScratchRegs" data-ref-filename="236ScratchRegs">ScratchRegs</dfn>) {</td></tr>
<tr><th id="1220">1220</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv" title='llvm::ARMSubtarget::hasV8_1MMainlineOps' data-ref="_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv">hasV8_1MMainlineOps</a>())</td></tr>
<tr><th id="1221">1221</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo22CMSESaveClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_84870581" title='(anonymous namespace)::ARMExpandPseudo::CMSESaveClearFPRegsV81' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo22CMSESaveClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_84870581" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo22CMSESaveClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_84870581">CMSESaveClearFPRegsV81</a>(<span class='refarg'><a class="local col2 ref" href="#232MBB" title='MBB' data-ref="232MBB" data-ref-filename="232MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#233MBBI" title='MBBI' data-ref="233MBBI" data-ref-filename="233MBBI">MBBI</a>, <span class='refarg'><a class="local col4 ref" href="#234DL" title='DL' data-ref="234DL" data-ref-filename="234DL">DL</a></span>, <a class="local col5 ref" href="#235LiveRegs" title='LiveRegs' data-ref="235LiveRegs" data-ref-filename="235LiveRegs">LiveRegs</a>);</td></tr>
<tr><th id="1222">1222</th><td>  <b>else</b></td></tr>
<tr><th id="1223">1223</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo21CMSESaveClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8D16673597" title='(anonymous namespace)::ARMExpandPseudo::CMSESaveClearFPRegsV8' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo21CMSESaveClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8D16673597" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo21CMSESaveClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8D16673597">CMSESaveClearFPRegsV8</a>(<span class='refarg'><a class="local col2 ref" href="#232MBB" title='MBB' data-ref="232MBB" data-ref-filename="232MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#233MBBI" title='MBBI' data-ref="233MBBI" data-ref-filename="233MBBI">MBBI</a>, <span class='refarg'><a class="local col4 ref" href="#234DL" title='DL' data-ref="234DL" data-ref-filename="234DL">DL</a></span>, <a class="local col5 ref" href="#235LiveRegs" title='LiveRegs' data-ref="235LiveRegs" data-ref-filename="235LiveRegs">LiveRegs</a>, <span class='refarg'><a class="local col6 ref" href="#236ScratchRegs" title='ScratchRegs' data-ref="236ScratchRegs" data-ref-filename="236ScratchRegs">ScratchRegs</a></span>);</td></tr>
<tr><th id="1224">1224</th><td>}</td></tr>
<tr><th id="1225">1225</th><td></td></tr>
<tr><th id="1226">1226</th><td><i  data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo21CMSESaveClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8D16673597">// Save and clear FP registers if present</i></td></tr>
<tr><th id="1227">1227</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo21CMSESaveClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8D16673597" title='(anonymous namespace)::ARMExpandPseudo::CMSESaveClearFPRegsV8' data-type='void (anonymous namespace)::ARMExpandPseudo::CMSESaveClearFPRegsV8(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::DebugLoc &amp; DL, const llvm::LivePhysRegs &amp; LiveRegs, SmallVectorImpl&lt;unsigned int&gt; &amp; ScratchRegs)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo21CMSESaveClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8D16673597" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo21CMSESaveClearFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8D16673597">CMSESaveClearFPRegsV8</dfn>(</td></tr>
<tr><th id="1228">1228</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="237MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="237MBB" data-ref-filename="237MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="238MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="239DL" title='DL' data-type='llvm::DebugLoc &amp;' data-ref="239DL" data-ref-filename="239DL">DL</dfn>,</td></tr>
<tr><th id="1229">1229</th><td>    <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col0 decl" id="240LiveRegs" title='LiveRegs' data-type='const llvm::LivePhysRegs &amp;' data-ref="240LiveRegs" data-ref-filename="240LiveRegs">LiveRegs</dfn>, <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col1 decl" id="241ScratchRegs" title='ScratchRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="241ScratchRegs" data-ref-filename="241ScratchRegs">ScratchRegs</dfn>) {</td></tr>
<tr><th id="1230">1230</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9hasFPRegsEv" title='llvm::ARMSubtarget::hasFPRegs' data-ref="_ZNK4llvm12ARMSubtarget9hasFPRegsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget9hasFPRegsEv">hasFPRegs</a>())</td></tr>
<tr><th id="1231">1231</th><td>    <b>return</b>;</td></tr>
<tr><th id="1232">1232</th><td></td></tr>
<tr><th id="1233">1233</th><td>  <i>// Store an available register for FPSCR clearing</i></td></tr>
<tr><th id="1234">1234</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!ScratchRegs.empty());</td></tr>
<tr><th id="1235">1235</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="242SpareReg" title='SpareReg' data-type='unsigned int' data-ref="242SpareReg" data-ref-filename="242SpareReg">SpareReg</dfn> = <a class="local col1 ref" href="#241ScratchRegs" title='ScratchRegs' data-ref="241ScratchRegs" data-ref-filename="241ScratchRegs">ScratchRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>();</td></tr>
<tr><th id="1236">1236</th><td></td></tr>
<tr><th id="1237">1237</th><td>  <i>// save space on stack for VLSTM</i></td></tr>
<tr><th id="1238">1238</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB" data-ref-filename="237MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a>, <a class="local col9 ref" href="#239DL" title='DL' data-ref="239DL" data-ref-filename="239DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBspi" title='llvm::ARM::tSUBspi' data-ref="llvm::ARM::tSUBspi" data-ref-filename="llvm..ARM..tSUBspi">tSUBspi</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1239">1239</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1240">1240</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="tu ref" href="#CMSE_FP_SAVE_SIZE" title='CMSE_FP_SAVE_SIZE' data-use='r' data-ref="CMSE_FP_SAVE_SIZE" data-ref-filename="CMSE_FP_SAVE_SIZE">CMSE_FP_SAVE_SIZE</a> &gt;&gt; <var>2</var>)</td></tr>
<tr><th id="1241">1241</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1242">1242</th><td></td></tr>
<tr><th id="1243">1243</th><td>  <i>// Use ScratchRegs to store the fp regs</i></td></tr>
<tr><th id="1244">1244</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">std::</span><span class='type' title='std::tuple' data-ref="std::tuple" data-ref-filename="std..tuple">tuple</span>&lt;<em>unsigned</em>, <em>unsigned</em>, <em>unsigned</em>&gt;&gt; <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col3 decl" id="243ClearedFPRegs" title='ClearedFPRegs' data-type='std::vector&lt;std::tuple&lt;unsigned int, unsigned int, unsigned int&gt; &gt;' data-ref="243ClearedFPRegs" data-ref-filename="243ClearedFPRegs">ClearedFPRegs</dfn>;</td></tr>
<tr><th id="1245">1245</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<em>unsigned</em>&gt; <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col4 decl" id="244NonclearedFPRegs" title='NonclearedFPRegs' data-type='std::vector&lt;unsigned int&gt;' data-ref="244NonclearedFPRegs" data-ref-filename="244NonclearedFPRegs">NonclearedFPRegs</dfn>;</td></tr>
<tr><th id="1246">1246</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="245Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="245Op" data-ref-filename="245Op">Op</dfn> : <a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1247">1247</th><td>    <b>if</b> (<a class="local col5 ref" href="#245Op" title='Op' data-ref="245Op" data-ref-filename="245Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col5 ref" href="#245Op" title='Op' data-ref="245Op" data-ref-filename="245Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isUseEv" title='llvm::MachineOperand::isUse' data-ref="_ZNK4llvm14MachineOperand5isUseEv" data-ref-filename="_ZNK4llvm14MachineOperand5isUseEv">isUse</a>()) {</td></tr>
<tr><th id="1248">1248</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="246Reg" title='Reg' data-type='unsigned int' data-ref="246Reg" data-ref-filename="246Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#245Op" title='Op' data-ref="245Op" data-ref-filename="245Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1249">1249</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!ARM::DPRRegClass.contains(Reg) ||</td></tr>
<tr><th id="1250">1250</th><td>             ARM::DPR_VFP2RegClass.contains(Reg));</td></tr>
<tr><th id="1251">1251</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!ARM::QPRRegClass.contains(Reg));</td></tr>
<tr><th id="1252">1252</th><td>      <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPR_VFP2RegClass" title='llvm::ARM::DPR_VFP2RegClass' data-ref="llvm::ARM::DPR_VFP2RegClass" data-ref-filename="llvm..ARM..DPR_VFP2RegClass">DPR_VFP2RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#246Reg" title='Reg' data-ref="246Reg" data-ref-filename="246Reg">Reg</a>)) {</td></tr>
<tr><th id="1253">1253</th><td>        <b>if</b> (<a class="local col1 ref" href="#241ScratchRegs" title='ScratchRegs' data-ref="241ScratchRegs" data-ref-filename="241ScratchRegs">ScratchRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt;= <var>2</var>) {</td></tr>
<tr><th id="1254">1254</th><td>          <em>unsigned</em> <dfn class="local col7 decl" id="247SaveReg2" title='SaveReg2' data-type='unsigned int' data-ref="247SaveReg2" data-ref-filename="247SaveReg2">SaveReg2</dfn> = <a class="local col1 ref" href="#241ScratchRegs" title='ScratchRegs' data-ref="241ScratchRegs" data-ref-filename="241ScratchRegs">ScratchRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv" data-ref-filename="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="1255">1255</th><td>          <em>unsigned</em> <dfn class="local col8 decl" id="248SaveReg1" title='SaveReg1' data-type='unsigned int' data-ref="248SaveReg1" data-ref-filename="248SaveReg1">SaveReg1</dfn> = <a class="local col1 ref" href="#241ScratchRegs" title='ScratchRegs' data-ref="241ScratchRegs" data-ref-filename="241ScratchRegs">ScratchRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv" data-ref-filename="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="1256">1256</th><td>          <a class="local col3 ref" href="#243ClearedFPRegs" title='ClearedFPRegs' data-ref="243ClearedFPRegs" data-ref-filename="243ClearedFPRegs">ClearedFPRegs</a>.<span class='ref fn' title='std::vector::emplace_back' data-ref="_ZNSt6vector12emplace_backEDpOTL0__" data-ref-filename="_ZNSt6vector12emplace_backEDpOTL0__">emplace_back</span>(<span class='refarg'><a class="local col6 ref" href="#246Reg" title='Reg' data-ref="246Reg" data-ref-filename="246Reg">Reg</a></span>, <span class='refarg'><a class="local col8 ref" href="#248SaveReg1" title='SaveReg1' data-ref="248SaveReg1" data-ref-filename="248SaveReg1">SaveReg1</a></span>, <span class='refarg'><a class="local col7 ref" href="#247SaveReg2" title='SaveReg2' data-ref="247SaveReg2" data-ref-filename="247SaveReg2">SaveReg2</a></span>);</td></tr>
<tr><th id="1257">1257</th><td></td></tr>
<tr><th id="1258">1258</th><td>          <i>// Save the fp register to the normal registers</i></td></tr>
<tr><th id="1259">1259</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB" data-ref-filename="237MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a>, <a class="local col9 ref" href="#239DL" title='DL' data-ref="239DL" data-ref-filename="239DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVRRD" title='llvm::ARM::VMOVRRD' data-ref="llvm::ARM::VMOVRRD" data-ref-filename="llvm..ARM..VMOVRRD">VMOVRRD</a>))</td></tr>
<tr><th id="1260">1260</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#248SaveReg1" title='SaveReg1' data-ref="248SaveReg1" data-ref-filename="248SaveReg1">SaveReg1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="1261">1261</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#247SaveReg2" title='SaveReg2' data-ref="247SaveReg2" data-ref-filename="247SaveReg2">SaveReg2</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="1262">1262</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#246Reg" title='Reg' data-ref="246Reg" data-ref-filename="246Reg">Reg</a>)</td></tr>
<tr><th id="1263">1263</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1264">1264</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1265">1265</th><td>          <a class="local col4 ref" href="#244NonclearedFPRegs" title='NonclearedFPRegs' data-ref="244NonclearedFPRegs" data-ref-filename="244NonclearedFPRegs">NonclearedFPRegs</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col6 ref" href="#246Reg" title='Reg' data-ref="246Reg" data-ref-filename="246Reg">Reg</a>);</td></tr>
<tr><th id="1266">1266</th><td>        }</td></tr>
<tr><th id="1267">1267</th><td>      } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SPRRegClass" title='llvm::ARM::SPRRegClass' data-ref="llvm::ARM::SPRRegClass" data-ref-filename="llvm..ARM..SPRRegClass">SPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#246Reg" title='Reg' data-ref="246Reg" data-ref-filename="246Reg">Reg</a>)) {</td></tr>
<tr><th id="1268">1268</th><td>        <b>if</b> (<a class="local col1 ref" href="#241ScratchRegs" title='ScratchRegs' data-ref="241ScratchRegs" data-ref-filename="241ScratchRegs">ScratchRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt;= <var>1</var>) {</td></tr>
<tr><th id="1269">1269</th><td>          <em>unsigned</em> <dfn class="local col9 decl" id="249SaveReg" title='SaveReg' data-type='unsigned int' data-ref="249SaveReg" data-ref-filename="249SaveReg">SaveReg</dfn> = <a class="local col1 ref" href="#241ScratchRegs" title='ScratchRegs' data-ref="241ScratchRegs" data-ref-filename="241ScratchRegs">ScratchRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv" data-ref-filename="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="1270">1270</th><td>          <a class="local col3 ref" href="#243ClearedFPRegs" title='ClearedFPRegs' data-ref="243ClearedFPRegs" data-ref-filename="243ClearedFPRegs">ClearedFPRegs</a>.<span class='ref fn' title='std::vector::emplace_back' data-ref="_ZNSt6vector12emplace_backEDpOTL0__" data-ref-filename="_ZNSt6vector12emplace_backEDpOTL0__">emplace_back</span>(<span class='refarg'><a class="local col6 ref" href="#246Reg" title='Reg' data-ref="246Reg" data-ref-filename="246Reg">Reg</a></span>, <span class='refarg'><a class="local col9 ref" href="#249SaveReg" title='SaveReg' data-ref="249SaveReg" data-ref-filename="249SaveReg">SaveReg</a></span>, <var>0</var>);</td></tr>
<tr><th id="1271">1271</th><td></td></tr>
<tr><th id="1272">1272</th><td>          <i>// Save the fp register to the normal registers</i></td></tr>
<tr><th id="1273">1273</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB" data-ref-filename="237MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a>, <a class="local col9 ref" href="#239DL" title='DL' data-ref="239DL" data-ref-filename="239DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVRS" title='llvm::ARM::VMOVRS' data-ref="llvm::ARM::VMOVRS" data-ref-filename="llvm..ARM..VMOVRS">VMOVRS</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#249SaveReg" title='SaveReg' data-ref="249SaveReg" data-ref-filename="249SaveReg">SaveReg</a>)</td></tr>
<tr><th id="1274">1274</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#246Reg" title='Reg' data-ref="246Reg" data-ref-filename="246Reg">Reg</a>)</td></tr>
<tr><th id="1275">1275</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1276">1276</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1277">1277</th><td>          <a class="local col4 ref" href="#244NonclearedFPRegs" title='NonclearedFPRegs' data-ref="244NonclearedFPRegs" data-ref-filename="244NonclearedFPRegs">NonclearedFPRegs</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col6 ref" href="#246Reg" title='Reg' data-ref="246Reg" data-ref-filename="246Reg">Reg</a>);</td></tr>
<tr><th id="1278">1278</th><td>        }</td></tr>
<tr><th id="1279">1279</th><td>      }</td></tr>
<tr><th id="1280">1280</th><td>    }</td></tr>
<tr><th id="1281">1281</th><td>  }</td></tr>
<tr><th id="1282">1282</th><td></td></tr>
<tr><th id="1283">1283</th><td>  <em>bool</em> <dfn class="local col0 decl" id="250passesFPReg" title='passesFPReg' data-type='bool' data-ref="250passesFPReg" data-ref-filename="250passesFPReg">passesFPReg</dfn> = (!<a class="local col4 ref" href="#244NonclearedFPRegs" title='NonclearedFPRegs' data-ref="244NonclearedFPRegs" data-ref-filename="244NonclearedFPRegs">NonclearedFPRegs</a>.<span class='ref fn' title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv" data-ref-filename="_ZNKSt6vector5emptyEv">empty</span>() || !<a class="local col3 ref" href="#243ClearedFPRegs" title='ClearedFPRegs' data-ref="243ClearedFPRegs" data-ref-filename="243ClearedFPRegs">ClearedFPRegs</a>.<span class='ref fn' title='std::vector::empty' data-ref="_ZNKSt6vector5emptyEv" data-ref-filename="_ZNKSt6vector5emptyEv">empty</span>());</td></tr>
<tr><th id="1284">1284</th><td></td></tr>
<tr><th id="1285">1285</th><td>  <i>// Lazy store all fp registers to the stack</i></td></tr>
<tr><th id="1286">1286</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="251VLSTM" title='VLSTM' data-type='llvm::MachineInstrBuilder' data-ref="251VLSTM" data-ref-filename="251VLSTM">VLSTM</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB" data-ref-filename="237MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a>, <a class="local col9 ref" href="#239DL" title='DL' data-ref="239DL" data-ref-filename="239DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLSTM" title='llvm::ARM::VLSTM' data-ref="llvm::ARM::VLSTM" data-ref-filename="llvm..ARM..VLSTM">VLSTM</a>))</td></tr>
<tr><th id="1287">1287</th><td>                                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1288">1288</th><td>                                  .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1289">1289</th><td>  <b>for</b> (<em>auto</em> <dfn class="local col2 decl" id="252R" title='R' data-type='llvm::ARM::(anonymous enum at /fast/tmp/llvm-proj-12/build/lib/Target/ARM/ARMGenRegisterInfo.inc:19:1)' data-ref="252R" data-ref-filename="252R">R</dfn> : {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::VPR" title='llvm::ARM::VPR' data-ref="llvm::ARM::VPR" data-ref-filename="llvm..ARM..VPR">VPR</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::FPSCR" title='llvm::ARM::FPSCR' data-ref="llvm::ARM::FPSCR" data-ref-filename="llvm..ARM..FPSCR">FPSCR</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::FPSCR_NZCV" title='llvm::ARM::FPSCR_NZCV' data-ref="llvm::ARM::FPSCR_NZCV" data-ref-filename="llvm..ARM..FPSCR_NZCV">FPSCR_NZCV</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q0" title='llvm::ARM::Q0' data-ref="llvm::ARM::Q0" data-ref-filename="llvm..ARM..Q0">Q0</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q1" title='llvm::ARM::Q1' data-ref="llvm::ARM::Q1" data-ref-filename="llvm..ARM..Q1">Q1</a>,</td></tr>
<tr><th id="1290">1290</th><td>                 <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q2" title='llvm::ARM::Q2' data-ref="llvm::ARM::Q2" data-ref-filename="llvm..ARM..Q2">Q2</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q3" title='llvm::ARM::Q3' data-ref="llvm::ARM::Q3" data-ref-filename="llvm..ARM..Q3">Q3</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q4" title='llvm::ARM::Q4' data-ref="llvm::ARM::Q4" data-ref-filename="llvm..ARM..Q4">Q4</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q5" title='llvm::ARM::Q5' data-ref="llvm::ARM::Q5" data-ref-filename="llvm..ARM..Q5">Q5</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q6" title='llvm::ARM::Q6' data-ref="llvm::ARM::Q6" data-ref-filename="llvm..ARM..Q6">Q6</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q7" title='llvm::ARM::Q7' data-ref="llvm::ARM::Q7" data-ref-filename="llvm..ARM..Q7">Q7</a>})</td></tr>
<tr><th id="1291">1291</th><td>    <a class="local col1 ref" href="#251VLSTM" title='VLSTM' data-ref="251VLSTM" data-ref-filename="251VLSTM">VLSTM</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#252R" title='R' data-ref="252R" data-ref-filename="252R">R</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> |</td></tr>
<tr><th id="1292">1292</th><td>                        (<a class="local col0 ref" href="#240LiveRegs" title='LiveRegs' data-ref="240LiveRegs" data-ref-filename="240LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs8containsEt" title='llvm::LivePhysRegs::contains' data-ref="_ZNK4llvm12LivePhysRegs8containsEt" data-ref-filename="_ZNK4llvm12LivePhysRegs8containsEt">contains</a>(<a class="local col2 ref" href="#252R" title='R' data-ref="252R" data-ref-filename="252R">R</a>) ? <var>0</var> : <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>));</td></tr>
<tr><th id="1293">1293</th><td></td></tr>
<tr><th id="1294">1294</th><td>  <i>// Restore all arguments</i></td></tr>
<tr><th id="1295">1295</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col3 decl" id="253Regs" title='Regs' data-type='const std::tuple&lt;unsigned int, unsigned int, unsigned int&gt; &amp;' data-ref="253Regs" data-ref-filename="253Regs">Regs</dfn> : <a class="local col3 ref" href="#243ClearedFPRegs" title='ClearedFPRegs' data-ref="243ClearedFPRegs" data-ref-filename="243ClearedFPRegs">ClearedFPRegs</a>) {</td></tr>
<tr><th id="1296">1296</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="254Reg" title='Reg' data-type='unsigned int' data-ref="254Reg" data-ref-filename="254Reg">Reg</dfn>, <dfn class="local col5 decl" id="255SaveReg1" title='SaveReg1' data-type='unsigned int' data-ref="255SaveReg1" data-ref-filename="255SaveReg1">SaveReg1</dfn>, <dfn class="local col6 decl" id="256SaveReg2" title='SaveReg2' data-type='unsigned int' data-ref="256SaveReg2" data-ref-filename="256SaveReg2">SaveReg2</dfn>;</td></tr>
<tr><th id="1297">1297</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col4 ref" href="#254Reg" title='Reg' data-ref="254Reg" data-ref-filename="254Reg">Reg</a></span>, <span class='refarg'><a class="local col5 ref" href="#255SaveReg1" title='SaveReg1' data-ref="255SaveReg1" data-ref-filename="255SaveReg1">SaveReg1</a></span>, <span class='refarg'><a class="local col6 ref" href="#256SaveReg2" title='SaveReg2' data-ref="256SaveReg2" data-ref-filename="256SaveReg2">SaveReg2</a></span>) <span class='ref fn' title='std::tuple::operator=' data-ref="_ZNSt5tupleaSERKSt5tupleIJDpTL0__EE" data-ref-filename="_ZNSt5tupleaSERKSt5tupleIJDpTL0__EE">=</span> <a class="local col3 ref" href="#253Regs" title='Regs' data-ref="253Regs" data-ref-filename="253Regs">Regs</a>;</td></tr>
<tr><th id="1298">1298</th><td>    <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPR_VFP2RegClass" title='llvm::ARM::DPR_VFP2RegClass' data-ref="llvm::ARM::DPR_VFP2RegClass" data-ref-filename="llvm..ARM..DPR_VFP2RegClass">DPR_VFP2RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#254Reg" title='Reg' data-ref="254Reg" data-ref-filename="254Reg">Reg</a>))</td></tr>
<tr><th id="1299">1299</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB" data-ref-filename="237MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a>, <a class="local col9 ref" href="#239DL" title='DL' data-ref="239DL" data-ref-filename="239DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVDRR" title='llvm::ARM::VMOVDRR' data-ref="llvm::ARM::VMOVDRR" data-ref-filename="llvm..ARM..VMOVDRR">VMOVDRR</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#254Reg" title='Reg' data-ref="254Reg" data-ref-filename="254Reg">Reg</a>)</td></tr>
<tr><th id="1300">1300</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#255SaveReg1" title='SaveReg1' data-ref="255SaveReg1" data-ref-filename="255SaveReg1">SaveReg1</a>)</td></tr>
<tr><th id="1301">1301</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#256SaveReg2" title='SaveReg2' data-ref="256SaveReg2" data-ref-filename="256SaveReg2">SaveReg2</a>)</td></tr>
<tr><th id="1302">1302</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1303">1303</th><td>    <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SPRRegClass" title='llvm::ARM::SPRRegClass' data-ref="llvm::ARM::SPRRegClass" data-ref-filename="llvm..ARM..SPRRegClass">SPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#254Reg" title='Reg' data-ref="254Reg" data-ref-filename="254Reg">Reg</a>))</td></tr>
<tr><th id="1304">1304</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB" data-ref-filename="237MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a>, <a class="local col9 ref" href="#239DL" title='DL' data-ref="239DL" data-ref-filename="239DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVSR" title='llvm::ARM::VMOVSR' data-ref="llvm::ARM::VMOVSR" data-ref-filename="llvm..ARM..VMOVSR">VMOVSR</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#254Reg" title='Reg' data-ref="254Reg" data-ref-filename="254Reg">Reg</a>)</td></tr>
<tr><th id="1305">1305</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#255SaveReg1" title='SaveReg1' data-ref="255SaveReg1" data-ref-filename="255SaveReg1">SaveReg1</a>)</td></tr>
<tr><th id="1306">1306</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1307">1307</th><td>  }</td></tr>
<tr><th id="1308">1308</th><td></td></tr>
<tr><th id="1309">1309</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col7 decl" id="257Reg" title='Reg' data-type='unsigned int' data-ref="257Reg" data-ref-filename="257Reg">Reg</dfn> : <a class="local col4 ref" href="#244NonclearedFPRegs" title='NonclearedFPRegs' data-ref="244NonclearedFPRegs" data-ref-filename="244NonclearedFPRegs">NonclearedFPRegs</a>) {</td></tr>
<tr><th id="1310">1310</th><td>    <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPR_VFP2RegClass" title='llvm::ARM::DPR_VFP2RegClass' data-ref="llvm::ARM::DPR_VFP2RegClass" data-ref-filename="llvm..ARM..DPR_VFP2RegClass">DPR_VFP2RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#257Reg" title='Reg' data-ref="257Reg" data-ref-filename="257Reg">Reg</a>)) {</td></tr>
<tr><th id="1311">1311</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget8isLittleEv" title='llvm::ARMSubtarget::isLittle' data-ref="_ZNK4llvm12ARMSubtarget8isLittleEv" data-ref-filename="_ZNK4llvm12ARMSubtarget8isLittleEv">isLittle</a>()) {</td></tr>
<tr><th id="1312">1312</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB" data-ref-filename="237MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a>, <a class="local col9 ref" href="#239DL" title='DL' data-ref="239DL" data-ref-filename="239DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDRD" title='llvm::ARM::VLDRD' data-ref="llvm::ARM::VLDRD" data-ref-filename="llvm..ARM..VLDRD">VLDRD</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#257Reg" title='Reg' data-ref="257Reg" data-ref-filename="257Reg">Reg</a>)</td></tr>
<tr><th id="1313">1313</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1314">1314</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>((<a class="local col7 ref" href="#257Reg" title='Reg' data-ref="257Reg" data-ref-filename="257Reg">Reg</a> - <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D0" title='llvm::ARM::D0' data-ref="llvm::ARM::D0" data-ref-filename="llvm..ARM..D0">D0</a>) * <var>2</var>)</td></tr>
<tr><th id="1315">1315</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1316">1316</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1317">1317</th><td>        <i>// For big-endian targets we need to load the two subregisters of Reg</i></td></tr>
<tr><th id="1318">1318</th><td><i>        // manually because VLDRD would load them in wrong order</i></td></tr>
<tr><th id="1319">1319</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="258SReg0" title='SReg0' data-type='unsigned int' data-ref="258SReg0" data-ref-filename="258SReg0">SReg0</dfn> = <a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZNK4llvm10MCRegistercvjEv" title='llvm::MCRegister::operator unsigned int' data-ref="_ZNK4llvm10MCRegistercvjEv" data-ref-filename="_ZNK4llvm10MCRegistercvjEv"></a><a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/MC/MCRegister.h.html#_ZN4llvm10MCRegisterC1Ej" title='llvm::MCRegister::MCRegister' data-ref="_ZN4llvm10MCRegisterC1Ej" data-ref-filename="_ZN4llvm10MCRegisterC1Ej"></a><a class="local col7 ref" href="#257Reg" title='Reg' data-ref="257Reg" data-ref-filename="257Reg">Reg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::ssub_0" title='llvm::ARM::ssub_0' data-ref="llvm::ARM::ssub_0" data-ref-filename="llvm..ARM..ssub_0">ssub_0</a>);</td></tr>
<tr><th id="1320">1320</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB" data-ref-filename="237MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a>, <a class="local col9 ref" href="#239DL" title='DL' data-ref="239DL" data-ref-filename="239DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDRS" title='llvm::ARM::VLDRS' data-ref="llvm::ARM::VLDRS" data-ref-filename="llvm..ARM..VLDRS">VLDRS</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#258SReg0" title='SReg0' data-ref="258SReg0" data-ref-filename="258SReg0">SReg0</a>)</td></tr>
<tr><th id="1321">1321</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1322">1322</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>((<a class="local col7 ref" href="#257Reg" title='Reg' data-ref="257Reg" data-ref-filename="257Reg">Reg</a> - <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D0" title='llvm::ARM::D0' data-ref="llvm::ARM::D0" data-ref-filename="llvm..ARM..D0">D0</a>) * <var>2</var>)</td></tr>
<tr><th id="1323">1323</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1324">1324</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB" data-ref-filename="237MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a>, <a class="local col9 ref" href="#239DL" title='DL' data-ref="239DL" data-ref-filename="239DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDRS" title='llvm::ARM::VLDRS' data-ref="llvm::ARM::VLDRS" data-ref-filename="llvm..ARM..VLDRS">VLDRS</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#258SReg0" title='SReg0' data-ref="258SReg0" data-ref-filename="258SReg0">SReg0</a> + <var>1</var>)</td></tr>
<tr><th id="1325">1325</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1326">1326</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>((<a class="local col7 ref" href="#257Reg" title='Reg' data-ref="257Reg" data-ref-filename="257Reg">Reg</a> - <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D0" title='llvm::ARM::D0' data-ref="llvm::ARM::D0" data-ref-filename="llvm..ARM..D0">D0</a>) * <var>2</var> + <var>1</var>)</td></tr>
<tr><th id="1327">1327</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1328">1328</th><td>      }</td></tr>
<tr><th id="1329">1329</th><td>    } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SPRRegClass" title='llvm::ARM::SPRRegClass' data-ref="llvm::ARM::SPRRegClass" data-ref-filename="llvm..ARM..SPRRegClass">SPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#257Reg" title='Reg' data-ref="257Reg" data-ref-filename="257Reg">Reg</a>)) {</td></tr>
<tr><th id="1330">1330</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB" data-ref-filename="237MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a>, <a class="local col9 ref" href="#239DL" title='DL' data-ref="239DL" data-ref-filename="239DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDRS" title='llvm::ARM::VLDRS' data-ref="llvm::ARM::VLDRS" data-ref-filename="llvm..ARM..VLDRS">VLDRS</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#257Reg" title='Reg' data-ref="257Reg" data-ref-filename="257Reg">Reg</a>)</td></tr>
<tr><th id="1331">1331</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1332">1332</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#257Reg" title='Reg' data-ref="257Reg" data-ref-filename="257Reg">Reg</a> - <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::S0" title='llvm::ARM::S0' data-ref="llvm::ARM::S0" data-ref-filename="llvm..ARM..S0">S0</a>)</td></tr>
<tr><th id="1333">1333</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1334">1334</th><td>    }</td></tr>
<tr><th id="1335">1335</th><td>  }</td></tr>
<tr><th id="1336">1336</th><td>  <i>// restore FPSCR from stack and clear bits 0-4, 7, 28-31</i></td></tr>
<tr><th id="1337">1337</th><td><i>  // The other bits are program global according to the AAPCS</i></td></tr>
<tr><th id="1338">1338</th><td>  <b>if</b> (<a class="local col0 ref" href="#250passesFPReg" title='passesFPReg' data-ref="250passesFPReg" data-ref-filename="250passesFPReg">passesFPReg</a>) {</td></tr>
<tr><th id="1339">1339</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB" data-ref-filename="237MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a>, <a class="local col9 ref" href="#239DL" title='DL' data-ref="239DL" data-ref-filename="239DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRi8" title='llvm::ARM::t2LDRi8' data-ref="llvm::ARM::t2LDRi8" data-ref-filename="llvm..ARM..t2LDRi8">t2LDRi8</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#242SpareReg" title='SpareReg' data-ref="242SpareReg" data-ref-filename="242SpareReg">SpareReg</a>)</td></tr>
<tr><th id="1340">1340</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1341">1341</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0x40</var>)</td></tr>
<tr><th id="1342">1342</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1343">1343</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB" data-ref-filename="237MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a>, <a class="local col9 ref" href="#239DL" title='DL' data-ref="239DL" data-ref-filename="239DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2BICri" title='llvm::ARM::t2BICri' data-ref="llvm::ARM::t2BICri" data-ref-filename="llvm..ARM..t2BICri">t2BICri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#242SpareReg" title='SpareReg' data-ref="242SpareReg" data-ref-filename="242SpareReg">SpareReg</a>)</td></tr>
<tr><th id="1344">1344</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#242SpareReg" title='SpareReg' data-ref="242SpareReg" data-ref-filename="242SpareReg">SpareReg</a>)</td></tr>
<tr><th id="1345">1345</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0x0000009F</var>)</td></tr>
<tr><th id="1346">1346</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="1347">1347</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="1348">1348</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB" data-ref-filename="237MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a>, <a class="local col9 ref" href="#239DL" title='DL' data-ref="239DL" data-ref-filename="239DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2BICri" title='llvm::ARM::t2BICri' data-ref="llvm::ARM::t2BICri" data-ref-filename="llvm..ARM..t2BICri">t2BICri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#242SpareReg" title='SpareReg' data-ref="242SpareReg" data-ref-filename="242SpareReg">SpareReg</a>)</td></tr>
<tr><th id="1349">1349</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#242SpareReg" title='SpareReg' data-ref="242SpareReg" data-ref-filename="242SpareReg">SpareReg</a>)</td></tr>
<tr><th id="1350">1350</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0xF0000000</var>)</td></tr>
<tr><th id="1351">1351</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="1352">1352</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="1353">1353</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB" data-ref-filename="237MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a>, <a class="local col9 ref" href="#239DL" title='DL' data-ref="239DL" data-ref-filename="239DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMSR" title='llvm::ARM::VMSR' data-ref="llvm::ARM::VMSR" data-ref-filename="llvm..ARM..VMSR">VMSR</a>))</td></tr>
<tr><th id="1354">1354</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#242SpareReg" title='SpareReg' data-ref="242SpareReg" data-ref-filename="242SpareReg">SpareReg</a>)</td></tr>
<tr><th id="1355">1355</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1356">1356</th><td>    <i>// The ldr must happen after a floating point instruction. To prevent the</i></td></tr>
<tr><th id="1357">1357</th><td><i>    // post-ra scheduler to mess with the order, we create a bundle.</i></td></tr>
<tr><th id="1358">1358</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundle.h.html#_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_" title='llvm::finalizeBundle' data-ref="_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_" data-ref-filename="_ZN4llvm14finalizeBundleERNS_17MachineBasicBlockENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_12MachineInstrELb1ELb1EvEELb0ELb0EEES7_">finalizeBundle</a>(<span class='refarg'><a class="local col7 ref" href="#237MBB" title='MBB' data-ref="237MBB" data-ref-filename="237MBB">MBB</a></span>, <a class="local col1 ref" href="#251VLSTM" title='VLSTM' data-ref="251VLSTM" data-ref-filename="251VLSTM">VLSTM</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col8 ref" href="#238MBBI" title='MBBI' data-ref="238MBBI" data-ref-filename="238MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>());</td></tr>
<tr><th id="1359">1359</th><td>  }</td></tr>
<tr><th id="1360">1360</th><td>}</td></tr>
<tr><th id="1361">1361</th><td></td></tr>
<tr><th id="1362">1362</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo22CMSESaveClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_84870581" title='(anonymous namespace)::ARMExpandPseudo::CMSESaveClearFPRegsV81' data-type='void (anonymous namespace)::ARMExpandPseudo::CMSESaveClearFPRegsV81(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::DebugLoc &amp; DL, const llvm::LivePhysRegs &amp; LiveRegs)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo22CMSESaveClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_84870581" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo22CMSESaveClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_84870581">CMSESaveClearFPRegsV81</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="259MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="259MBB" data-ref-filename="259MBB">MBB</dfn>,</td></tr>
<tr><th id="1363">1363</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="260MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="260MBBI" data-ref-filename="260MBBI">MBBI</dfn>,</td></tr>
<tr><th id="1364">1364</th><td>                                             <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="261DL" title='DL' data-type='llvm::DebugLoc &amp;' data-ref="261DL" data-ref-filename="261DL">DL</dfn>,</td></tr>
<tr><th id="1365">1365</th><td>                                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col2 decl" id="262LiveRegs" title='LiveRegs' data-type='const llvm::LivePhysRegs &amp;' data-ref="262LiveRegs" data-ref-filename="262LiveRegs">LiveRegs</dfn>) {</td></tr>
<tr><th id="1366">1366</th><td>  <a class="type" href="../../../include/llvm/ADT/BitVector.h.html#llvm::BitVector" title='llvm::BitVector' data-ref="llvm::BitVector" data-ref-filename="llvm..BitVector">BitVector</a> <dfn class="local col3 decl" id="263ClearRegs" title='ClearRegs' data-type='llvm::BitVector' data-ref="263ClearRegs" data-ref-filename="263ClearRegs">ClearRegs</dfn><a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZN4llvm9BitVectorC1Ejb" title='llvm::BitVector::BitVector' data-ref="_ZN4llvm9BitVectorC1Ejb" data-ref-filename="_ZN4llvm9BitVectorC1Ejb">(</a><var>32</var>, <b>true</b>);</td></tr>
<tr><th id="1367">1367</th><td>  <em>bool</em> <dfn class="local col4 decl" id="264DefFP" title='DefFP' data-type='bool' data-ref="264DefFP" data-ref-filename="264DefFP">DefFP</dfn> = <a class="tu ref fn" href="#_ZL22determineFPRegsToClearRKN4llvm12MachineInstrERNS_9BitVectorE" title='determineFPRegsToClear' data-use='c' data-ref="_ZL22determineFPRegsToClearRKN4llvm12MachineInstrERNS_9BitVectorE" data-ref-filename="_ZL22determineFPRegsToClearRKN4llvm12MachineInstrERNS_9BitVectorE">determineFPRegsToClear</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#260MBBI" title='MBBI' data-ref="260MBBI" data-ref-filename="260MBBI">MBBI</a>, <span class='refarg'><a class="local col3 ref" href="#263ClearRegs" title='ClearRegs' data-ref="263ClearRegs" data-ref-filename="263ClearRegs">ClearRegs</a></span>);</td></tr>
<tr><th id="1368">1368</th><td></td></tr>
<tr><th id="1369">1369</th><td>  <i>// If the instruction does not write to a FP register and no elements were</i></td></tr>
<tr><th id="1370">1370</th><td><i>  // removed from the set, then no FP registers were used to pass</i></td></tr>
<tr><th id="1371">1371</th><td><i>  // arguments/returns.</i></td></tr>
<tr><th id="1372">1372</th><td>  <b>if</b> (!<a class="local col4 ref" href="#264DefFP" title='DefFP' data-ref="264DefFP" data-ref-filename="264DefFP">DefFP</a> &amp;&amp; <a class="local col3 ref" href="#263ClearRegs" title='ClearRegs' data-ref="263ClearRegs" data-ref-filename="263ClearRegs">ClearRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector5countEv" title='llvm::BitVector::count' data-ref="_ZNK4llvm9BitVector5countEv" data-ref-filename="_ZNK4llvm9BitVector5countEv">count</a>() == <a class="local col3 ref" href="#263ClearRegs" title='ClearRegs' data-ref="263ClearRegs" data-ref-filename="263ClearRegs">ClearRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/BitVector.h.html#_ZNK4llvm9BitVector4sizeEv" title='llvm::BitVector::size' data-ref="_ZNK4llvm9BitVector4sizeEv" data-ref-filename="_ZNK4llvm9BitVector4sizeEv">size</a>()) {</td></tr>
<tr><th id="1373">1373</th><td>    <i>// save space on stack for VLSTM</i></td></tr>
<tr><th id="1374">1374</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#259MBB" title='MBB' data-ref="259MBB" data-ref-filename="259MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#260MBBI" title='MBBI' data-ref="260MBBI" data-ref-filename="260MBBI">MBBI</a>, <a class="local col1 ref" href="#261DL" title='DL' data-ref="261DL" data-ref-filename="261DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tSUBspi" title='llvm::ARM::tSUBspi' data-ref="llvm::ARM::tSUBspi" data-ref-filename="llvm..ARM..tSUBspi">tSUBspi</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1375">1375</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1376">1376</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="tu ref" href="#CMSE_FP_SAVE_SIZE" title='CMSE_FP_SAVE_SIZE' data-use='r' data-ref="CMSE_FP_SAVE_SIZE" data-ref-filename="CMSE_FP_SAVE_SIZE">CMSE_FP_SAVE_SIZE</a> &gt;&gt; <var>2</var>)</td></tr>
<tr><th id="1377">1377</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1378">1378</th><td></td></tr>
<tr><th id="1379">1379</th><td>    <i>// Lazy store all FP registers to the stack</i></td></tr>
<tr><th id="1380">1380</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="265VLSTM" title='VLSTM' data-type='llvm::MachineInstrBuilder' data-ref="265VLSTM" data-ref-filename="265VLSTM">VLSTM</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#259MBB" title='MBB' data-ref="259MBB" data-ref-filename="259MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#260MBBI" title='MBBI' data-ref="260MBBI" data-ref-filename="260MBBI">MBBI</a>, <a class="local col1 ref" href="#261DL" title='DL' data-ref="261DL" data-ref-filename="261DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLSTM" title='llvm::ARM::VLSTM' data-ref="llvm::ARM::VLSTM" data-ref-filename="llvm..ARM..VLSTM">VLSTM</a>))</td></tr>
<tr><th id="1381">1381</th><td>                                    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1382">1382</th><td>                                    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1383">1383</th><td>    <b>for</b> (<em>auto</em> <dfn class="local col6 decl" id="266R" title='R' data-type='llvm::ARM::(anonymous enum at /fast/tmp/llvm-proj-12/build/lib/Target/ARM/ARMGenRegisterInfo.inc:19:1)' data-ref="266R" data-ref-filename="266R">R</dfn> : {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::VPR" title='llvm::ARM::VPR' data-ref="llvm::ARM::VPR" data-ref-filename="llvm..ARM..VPR">VPR</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::FPSCR" title='llvm::ARM::FPSCR' data-ref="llvm::ARM::FPSCR" data-ref-filename="llvm..ARM..FPSCR">FPSCR</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::FPSCR_NZCV" title='llvm::ARM::FPSCR_NZCV' data-ref="llvm::ARM::FPSCR_NZCV" data-ref-filename="llvm..ARM..FPSCR_NZCV">FPSCR_NZCV</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q0" title='llvm::ARM::Q0' data-ref="llvm::ARM::Q0" data-ref-filename="llvm..ARM..Q0">Q0</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q1" title='llvm::ARM::Q1' data-ref="llvm::ARM::Q1" data-ref-filename="llvm..ARM..Q1">Q1</a>,</td></tr>
<tr><th id="1384">1384</th><td>                   <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q2" title='llvm::ARM::Q2' data-ref="llvm::ARM::Q2" data-ref-filename="llvm..ARM..Q2">Q2</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q3" title='llvm::ARM::Q3' data-ref="llvm::ARM::Q3" data-ref-filename="llvm..ARM..Q3">Q3</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q4" title='llvm::ARM::Q4' data-ref="llvm::ARM::Q4" data-ref-filename="llvm..ARM..Q4">Q4</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q5" title='llvm::ARM::Q5' data-ref="llvm::ARM::Q5" data-ref-filename="llvm..ARM..Q5">Q5</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q6" title='llvm::ARM::Q6' data-ref="llvm::ARM::Q6" data-ref-filename="llvm..ARM..Q6">Q6</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q7" title='llvm::ARM::Q7' data-ref="llvm::ARM::Q7" data-ref-filename="llvm..ARM..Q7">Q7</a>})</td></tr>
<tr><th id="1385">1385</th><td>      <a class="local col5 ref" href="#265VLSTM" title='VLSTM' data-ref="265VLSTM" data-ref-filename="265VLSTM">VLSTM</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#266R" title='R' data-ref="266R" data-ref-filename="266R">R</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Implicit" title='llvm::RegState::Implicit' data-ref="llvm::RegState::Implicit" data-ref-filename="llvm..RegState..Implicit">Implicit</a> |</td></tr>
<tr><th id="1386">1386</th><td>                          (<a class="local col2 ref" href="#262LiveRegs" title='LiveRegs' data-ref="262LiveRegs" data-ref-filename="262LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs8containsEt" title='llvm::LivePhysRegs::contains' data-ref="_ZNK4llvm12LivePhysRegs8containsEt" data-ref-filename="_ZNK4llvm12LivePhysRegs8containsEt">contains</a>(<a class="local col6 ref" href="#266R" title='R' data-ref="266R" data-ref-filename="266R">R</a>) ? <var>0</var> : <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>));</td></tr>
<tr><th id="1387">1387</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1388">1388</th><td>    <i>// Push all the callee-saved registers (s16-s31).</i></td></tr>
<tr><th id="1389">1389</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="267VPUSH" title='VPUSH' data-type='llvm::MachineInstrBuilder' data-ref="267VPUSH" data-ref-filename="267VPUSH">VPUSH</dfn> =</td></tr>
<tr><th id="1390">1390</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#259MBB" title='MBB' data-ref="259MBB" data-ref-filename="259MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#260MBBI" title='MBBI' data-ref="260MBBI" data-ref-filename="260MBBI">MBBI</a>, <a class="local col1 ref" href="#261DL" title='DL' data-ref="261DL" data-ref-filename="261DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMSDB_UPD" title='llvm::ARM::VSTMSDB_UPD' data-ref="llvm::ARM::VSTMSDB_UPD" data-ref-filename="llvm..ARM..VSTMSDB_UPD">VSTMSDB_UPD</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1391">1391</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1392">1392</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1393">1393</th><td>    <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="268Reg" title='Reg' data-type='int' data-ref="268Reg" data-ref-filename="268Reg">Reg</dfn> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::S16" title='llvm::ARM::S16' data-ref="llvm::ARM::S16" data-ref-filename="llvm..ARM..S16">S16</a>; <a class="local col8 ref" href="#268Reg" title='Reg' data-ref="268Reg" data-ref-filename="268Reg">Reg</a> &lt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::S31" title='llvm::ARM::S31' data-ref="llvm::ARM::S31" data-ref-filename="llvm..ARM..S31">S31</a>; ++<a class="local col8 ref" href="#268Reg" title='Reg' data-ref="268Reg" data-ref-filename="268Reg">Reg</a>)</td></tr>
<tr><th id="1394">1394</th><td>      <a class="local col7 ref" href="#267VPUSH" title='VPUSH' data-ref="267VPUSH" data-ref-filename="267VPUSH">VPUSH</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#268Reg" title='Reg' data-ref="268Reg" data-ref-filename="268Reg">Reg</a>);</td></tr>
<tr><th id="1395">1395</th><td></td></tr>
<tr><th id="1396">1396</th><td>    <i>// Clear FP registers with a VSCCLRM.</i></td></tr>
<tr><th id="1397">1397</th><td>    (<em>void</em>)<a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo18CMSEClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE" title='(anonymous namespace)::ARMExpandPseudo::CMSEClearFPRegsV81' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo18CMSEClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo18CMSEClearFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_9BitVectorE">CMSEClearFPRegsV81</a>(<span class='refarg'><a class="local col9 ref" href="#259MBB" title='MBB' data-ref="259MBB" data-ref-filename="259MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#260MBBI" title='MBBI' data-ref="260MBBI" data-ref-filename="260MBBI">MBBI</a>, <a class="local col3 ref" href="#263ClearRegs" title='ClearRegs' data-ref="263ClearRegs" data-ref-filename="263ClearRegs">ClearRegs</a>);</td></tr>
<tr><th id="1398">1398</th><td></td></tr>
<tr><th id="1399">1399</th><td>    <i>// Save floating-point context.</i></td></tr>
<tr><th id="1400">1400</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col9 ref" href="#259MBB" title='MBB' data-ref="259MBB" data-ref-filename="259MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#260MBBI" title='MBBI' data-ref="260MBBI" data-ref-filename="260MBBI">MBBI</a>, <a class="local col1 ref" href="#261DL" title='DL' data-ref="261DL" data-ref-filename="261DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTR_FPCXTS_pre" title='llvm::ARM::VSTR_FPCXTS_pre' data-ref="llvm::ARM::VSTR_FPCXTS_pre" data-ref-filename="llvm..ARM..VSTR_FPCXTS_pre">VSTR_FPCXTS_pre</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1401">1401</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1402">1402</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(-<var>8</var>)</td></tr>
<tr><th id="1403">1403</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1404">1404</th><td>  }</td></tr>
<tr><th id="1405">1405</th><td>}</td></tr>
<tr><th id="1406">1406</th><td></td></tr>
<tr><th id="1407">1407</th><td><i  data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSERestoreFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Debug2412613">// Restore FP registers if present</i></td></tr>
<tr><th id="1408">1408</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSERestoreFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Debug2412613" title='(anonymous namespace)::ARMExpandPseudo::CMSERestoreFPRegs' data-type='void (anonymous namespace)::ARMExpandPseudo::CMSERestoreFPRegs(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::DebugLoc &amp; DL, SmallVectorImpl&lt;unsigned int&gt; &amp; AvailableRegs)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSERestoreFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Debug2412613" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSERestoreFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Debug2412613">CMSERestoreFPRegs</dfn>(</td></tr>
<tr><th id="1409">1409</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="269MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="269MBB" data-ref-filename="269MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="270MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="270MBBI" data-ref-filename="270MBBI">MBBI</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="271DL" title='DL' data-type='llvm::DebugLoc &amp;' data-ref="271DL" data-ref-filename="271DL">DL</dfn>,</td></tr>
<tr><th id="1410">1410</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col2 decl" id="272AvailableRegs" title='AvailableRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="272AvailableRegs" data-ref-filename="272AvailableRegs">AvailableRegs</dfn>) {</td></tr>
<tr><th id="1411">1411</th><td>  <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv" title='llvm::ARMSubtarget::hasV8_1MMainlineOps' data-ref="_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv">hasV8_1MMainlineOps</a>())</td></tr>
<tr><th id="1412">1412</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo20CMSERestoreFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8De10379561" title='(anonymous namespace)::ARMExpandPseudo::CMSERestoreFPRegsV81' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo20CMSERestoreFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8De10379561" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo20CMSERestoreFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8De10379561">CMSERestoreFPRegsV81</a>(<span class='refarg'><a class="local col9 ref" href="#269MBB" title='MBB' data-ref="269MBB" data-ref-filename="269MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#270MBBI" title='MBBI' data-ref="270MBBI" data-ref-filename="270MBBI">MBBI</a>, <span class='refarg'><a class="local col1 ref" href="#271DL" title='DL' data-ref="271DL" data-ref-filename="271DL">DL</a></span>, <span class='refarg'><a class="local col2 ref" href="#272AvailableRegs" title='AvailableRegs' data-ref="272AvailableRegs" data-ref-filename="272AvailableRegs">AvailableRegs</a></span>);</td></tr>
<tr><th id="1413">1413</th><td>  <b>else</b></td></tr>
<tr><th id="1414">1414</th><td>    <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSERestoreFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb11865359" title='(anonymous namespace)::ARMExpandPseudo::CMSERestoreFPRegsV8' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSERestoreFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb11865359" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSERestoreFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb11865359">CMSERestoreFPRegsV8</a>(<span class='refarg'><a class="local col9 ref" href="#269MBB" title='MBB' data-ref="269MBB" data-ref-filename="269MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col0 ref" href="#270MBBI" title='MBBI' data-ref="270MBBI" data-ref-filename="270MBBI">MBBI</a>, <span class='refarg'><a class="local col1 ref" href="#271DL" title='DL' data-ref="271DL" data-ref-filename="271DL">DL</a></span>, <span class='refarg'><a class="local col2 ref" href="#272AvailableRegs" title='AvailableRegs' data-ref="272AvailableRegs" data-ref-filename="272AvailableRegs">AvailableRegs</a></span>);</td></tr>
<tr><th id="1415">1415</th><td>}</td></tr>
<tr><th id="1416">1416</th><td></td></tr>
<tr><th id="1417">1417</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSERestoreFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb11865359" title='(anonymous namespace)::ARMExpandPseudo::CMSERestoreFPRegsV8' data-type='void (anonymous namespace)::ARMExpandPseudo::CMSERestoreFPRegsV8(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::DebugLoc &amp; DL, SmallVectorImpl&lt;unsigned int&gt; &amp; AvailableRegs)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSERestoreFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb11865359" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSERestoreFPRegsV8ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb11865359">CMSERestoreFPRegsV8</dfn>(</td></tr>
<tr><th id="1418">1418</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="273MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="273MBB" data-ref-filename="273MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="274MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="274MBBI" data-ref-filename="274MBBI">MBBI</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col5 decl" id="275DL" title='DL' data-type='llvm::DebugLoc &amp;' data-ref="275DL" data-ref-filename="275DL">DL</dfn>,</td></tr>
<tr><th id="1419">1419</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col6 decl" id="276AvailableRegs" title='AvailableRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="276AvailableRegs" data-ref-filename="276AvailableRegs">AvailableRegs</dfn>) {</td></tr>
<tr><th id="1420">1420</th><td>  <b>if</b> (!<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9hasFPRegsEv" title='llvm::ARMSubtarget::hasFPRegs' data-ref="_ZNK4llvm12ARMSubtarget9hasFPRegsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget9hasFPRegsEv">hasFPRegs</a>())</td></tr>
<tr><th id="1421">1421</th><td>    <b>return</b>;</td></tr>
<tr><th id="1422">1422</th><td></td></tr>
<tr><th id="1423">1423</th><td>  <i>// Use AvailableRegs to store the fp regs</i></td></tr>
<tr><th id="1424">1424</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<span class="namespace">std::</span><span class='type' title='std::tuple' data-ref="std::tuple" data-ref-filename="std..tuple">tuple</span>&lt;<em>unsigned</em>, <em>unsigned</em>, <em>unsigned</em>&gt;&gt; <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col7 decl" id="277ClearedFPRegs" title='ClearedFPRegs' data-type='std::vector&lt;std::tuple&lt;unsigned int, unsigned int, unsigned int&gt; &gt;' data-ref="277ClearedFPRegs" data-ref-filename="277ClearedFPRegs">ClearedFPRegs</dfn>;</td></tr>
<tr><th id="1425">1425</th><td>  <span class="namespace">std::</span><span class='type' title='std::vector' data-ref="std::vector" data-ref-filename="std..vector">vector</span>&lt;<em>unsigned</em>&gt; <span class='ref fn fake' title='std::vector::vector&lt;_Tp, _Alloc&gt;' data-ref="_ZNSt6vectorC1Ev" data-ref-filename="_ZNSt6vectorC1Ev"></span><dfn class="local col8 decl" id="278NonclearedFPRegs" title='NonclearedFPRegs' data-type='std::vector&lt;unsigned int&gt;' data-ref="278NonclearedFPRegs" data-ref-filename="278NonclearedFPRegs">NonclearedFPRegs</dfn>;</td></tr>
<tr><th id="1426">1426</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col9 decl" id="279Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="279Op" data-ref-filename="279Op">Op</dfn> : <a class="local col4 ref" href="#274MBBI" title='MBBI' data-ref="274MBBI" data-ref-filename="274MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1427">1427</th><td>    <b>if</b> (<a class="local col9 ref" href="#279Op" title='Op' data-ref="279Op" data-ref-filename="279Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="local col9 ref" href="#279Op" title='Op' data-ref="279Op" data-ref-filename="279Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isDefEv" title='llvm::MachineOperand::isDef' data-ref="_ZNK4llvm14MachineOperand5isDefEv" data-ref-filename="_ZNK4llvm14MachineOperand5isDefEv">isDef</a>()) {</td></tr>
<tr><th id="1428">1428</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="280Reg" title='Reg' data-type='unsigned int' data-ref="280Reg" data-ref-filename="280Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col9 ref" href="#279Op" title='Op' data-ref="279Op" data-ref-filename="279Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1429">1429</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!ARM::DPRRegClass.contains(Reg) ||</td></tr>
<tr><th id="1430">1430</th><td>             ARM::DPR_VFP2RegClass.contains(Reg));</td></tr>
<tr><th id="1431">1431</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!ARM::QPRRegClass.contains(Reg));</td></tr>
<tr><th id="1432">1432</th><td>      <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPR_VFP2RegClass" title='llvm::ARM::DPR_VFP2RegClass' data-ref="llvm::ARM::DPR_VFP2RegClass" data-ref-filename="llvm..ARM..DPR_VFP2RegClass">DPR_VFP2RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#280Reg" title='Reg' data-ref="280Reg" data-ref-filename="280Reg">Reg</a>)) {</td></tr>
<tr><th id="1433">1433</th><td>        <b>if</b> (<a class="local col6 ref" href="#276AvailableRegs" title='AvailableRegs' data-ref="276AvailableRegs" data-ref-filename="276AvailableRegs">AvailableRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt;= <var>2</var>) {</td></tr>
<tr><th id="1434">1434</th><td>          <em>unsigned</em> <dfn class="local col1 decl" id="281SaveReg2" title='SaveReg2' data-type='unsigned int' data-ref="281SaveReg2" data-ref-filename="281SaveReg2">SaveReg2</dfn> = <a class="local col6 ref" href="#276AvailableRegs" title='AvailableRegs' data-ref="276AvailableRegs" data-ref-filename="276AvailableRegs">AvailableRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv" data-ref-filename="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="1435">1435</th><td>          <em>unsigned</em> <dfn class="local col2 decl" id="282SaveReg1" title='SaveReg1' data-type='unsigned int' data-ref="282SaveReg1" data-ref-filename="282SaveReg1">SaveReg1</dfn> = <a class="local col6 ref" href="#276AvailableRegs" title='AvailableRegs' data-ref="276AvailableRegs" data-ref-filename="276AvailableRegs">AvailableRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv" data-ref-filename="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="1436">1436</th><td>          <a class="local col7 ref" href="#277ClearedFPRegs" title='ClearedFPRegs' data-ref="277ClearedFPRegs" data-ref-filename="277ClearedFPRegs">ClearedFPRegs</a>.<span class='ref fn' title='std::vector::emplace_back' data-ref="_ZNSt6vector12emplace_backEDpOTL0__" data-ref-filename="_ZNSt6vector12emplace_backEDpOTL0__">emplace_back</span>(<span class='refarg'><a class="local col0 ref" href="#280Reg" title='Reg' data-ref="280Reg" data-ref-filename="280Reg">Reg</a></span>, <span class='refarg'><a class="local col2 ref" href="#282SaveReg1" title='SaveReg1' data-ref="282SaveReg1" data-ref-filename="282SaveReg1">SaveReg1</a></span>, <span class='refarg'><a class="local col1 ref" href="#281SaveReg2" title='SaveReg2' data-ref="281SaveReg2" data-ref-filename="281SaveReg2">SaveReg2</a></span>);</td></tr>
<tr><th id="1437">1437</th><td></td></tr>
<tr><th id="1438">1438</th><td>          <i>// Save the fp register to the normal registers</i></td></tr>
<tr><th id="1439">1439</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#274MBBI" title='MBBI' data-ref="274MBBI" data-ref-filename="274MBBI">MBBI</a>, <a class="local col5 ref" href="#275DL" title='DL' data-ref="275DL" data-ref-filename="275DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVRRD" title='llvm::ARM::VMOVRRD' data-ref="llvm::ARM::VMOVRRD" data-ref-filename="llvm..ARM..VMOVRRD">VMOVRRD</a>))</td></tr>
<tr><th id="1440">1440</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col2 ref" href="#282SaveReg1" title='SaveReg1' data-ref="282SaveReg1" data-ref-filename="282SaveReg1">SaveReg1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="1441">1441</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#281SaveReg2" title='SaveReg2' data-ref="281SaveReg2" data-ref-filename="281SaveReg2">SaveReg2</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="1442">1442</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#280Reg" title='Reg' data-ref="280Reg" data-ref-filename="280Reg">Reg</a>)</td></tr>
<tr><th id="1443">1443</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1444">1444</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1445">1445</th><td>          <a class="local col8 ref" href="#278NonclearedFPRegs" title='NonclearedFPRegs' data-ref="278NonclearedFPRegs" data-ref-filename="278NonclearedFPRegs">NonclearedFPRegs</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col0 ref" href="#280Reg" title='Reg' data-ref="280Reg" data-ref-filename="280Reg">Reg</a>);</td></tr>
<tr><th id="1446">1446</th><td>        }</td></tr>
<tr><th id="1447">1447</th><td>      } <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SPRRegClass" title='llvm::ARM::SPRRegClass' data-ref="llvm::ARM::SPRRegClass" data-ref-filename="llvm..ARM..SPRRegClass">SPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#280Reg" title='Reg' data-ref="280Reg" data-ref-filename="280Reg">Reg</a>)) {</td></tr>
<tr><th id="1448">1448</th><td>        <b>if</b> (<a class="local col6 ref" href="#276AvailableRegs" title='AvailableRegs' data-ref="276AvailableRegs" data-ref-filename="276AvailableRegs">AvailableRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZNK4llvm15SmallVectorBase4sizeEv" title='llvm::SmallVectorBase::size' data-ref="_ZNK4llvm15SmallVectorBase4sizeEv" data-ref-filename="_ZNK4llvm15SmallVectorBase4sizeEv">size</a>() &gt;= <var>1</var>) {</td></tr>
<tr><th id="1449">1449</th><td>          <em>unsigned</em> <dfn class="local col3 decl" id="283SaveReg" title='SaveReg' data-type='unsigned int' data-ref="283SaveReg" data-ref-filename="283SaveReg">SaveReg</dfn> = <a class="local col6 ref" href="#276AvailableRegs" title='AvailableRegs' data-ref="276AvailableRegs" data-ref-filename="276AvailableRegs">AvailableRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm15SmallVectorImpl12pop_back_valEv" title='llvm::SmallVectorImpl::pop_back_val' data-ref="_ZN4llvm15SmallVectorImpl12pop_back_valEv" data-ref-filename="_ZN4llvm15SmallVectorImpl12pop_back_valEv">pop_back_val</a>();</td></tr>
<tr><th id="1450">1450</th><td>          <a class="local col7 ref" href="#277ClearedFPRegs" title='ClearedFPRegs' data-ref="277ClearedFPRegs" data-ref-filename="277ClearedFPRegs">ClearedFPRegs</a>.<span class='ref fn' title='std::vector::emplace_back' data-ref="_ZNSt6vector12emplace_backEDpOTL0__" data-ref-filename="_ZNSt6vector12emplace_backEDpOTL0__">emplace_back</span>(<span class='refarg'><a class="local col0 ref" href="#280Reg" title='Reg' data-ref="280Reg" data-ref-filename="280Reg">Reg</a></span>, <span class='refarg'><a class="local col3 ref" href="#283SaveReg" title='SaveReg' data-ref="283SaveReg" data-ref-filename="283SaveReg">SaveReg</a></span>, <var>0</var>);</td></tr>
<tr><th id="1451">1451</th><td></td></tr>
<tr><th id="1452">1452</th><td>          <i>// Save the fp register to the normal registers</i></td></tr>
<tr><th id="1453">1453</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#274MBBI" title='MBBI' data-ref="274MBBI" data-ref-filename="274MBBI">MBBI</a>, <a class="local col5 ref" href="#275DL" title='DL' data-ref="275DL" data-ref-filename="275DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVRS" title='llvm::ARM::VMOVRS' data-ref="llvm::ARM::VMOVRS" data-ref-filename="llvm..ARM..VMOVRS">VMOVRS</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#283SaveReg" title='SaveReg' data-ref="283SaveReg" data-ref-filename="283SaveReg">SaveReg</a>)</td></tr>
<tr><th id="1454">1454</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#280Reg" title='Reg' data-ref="280Reg" data-ref-filename="280Reg">Reg</a>)</td></tr>
<tr><th id="1455">1455</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1456">1456</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1457">1457</th><td>          <a class="local col8 ref" href="#278NonclearedFPRegs" title='NonclearedFPRegs' data-ref="278NonclearedFPRegs" data-ref-filename="278NonclearedFPRegs">NonclearedFPRegs</a>.<span class='ref fn' title='std::vector::push_back' data-ref="_ZNSt6vector9push_backERKT_" data-ref-filename="_ZNSt6vector9push_backERKT_">push_back</span>(<a class="local col0 ref" href="#280Reg" title='Reg' data-ref="280Reg" data-ref-filename="280Reg">Reg</a>);</td></tr>
<tr><th id="1458">1458</th><td>        }</td></tr>
<tr><th id="1459">1459</th><td>      }</td></tr>
<tr><th id="1460">1460</th><td>    }</td></tr>
<tr><th id="1461">1461</th><td>  }</td></tr>
<tr><th id="1462">1462</th><td></td></tr>
<tr><th id="1463">1463</th><td>  <i>// Push FP regs that cannot be restored via normal registers on the stack</i></td></tr>
<tr><th id="1464">1464</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="284Reg" title='Reg' data-type='unsigned int' data-ref="284Reg" data-ref-filename="284Reg">Reg</dfn> : <a class="local col8 ref" href="#278NonclearedFPRegs" title='NonclearedFPRegs' data-ref="278NonclearedFPRegs" data-ref-filename="278NonclearedFPRegs">NonclearedFPRegs</a>) {</td></tr>
<tr><th id="1465">1465</th><td>    <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPR_VFP2RegClass" title='llvm::ARM::DPR_VFP2RegClass' data-ref="llvm::ARM::DPR_VFP2RegClass" data-ref-filename="llvm..ARM..DPR_VFP2RegClass">DPR_VFP2RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#284Reg" title='Reg' data-ref="284Reg" data-ref-filename="284Reg">Reg</a>))</td></tr>
<tr><th id="1466">1466</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#274MBBI" title='MBBI' data-ref="274MBBI" data-ref-filename="274MBBI">MBBI</a>, <a class="local col5 ref" href="#275DL" title='DL' data-ref="275DL" data-ref-filename="275DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTRD" title='llvm::ARM::VSTRD' data-ref="llvm::ARM::VSTRD" data-ref-filename="llvm..ARM..VSTRD">VSTRD</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#284Reg" title='Reg' data-ref="284Reg" data-ref-filename="284Reg">Reg</a>)</td></tr>
<tr><th id="1467">1467</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1468">1468</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>((<a class="local col4 ref" href="#284Reg" title='Reg' data-ref="284Reg" data-ref-filename="284Reg">Reg</a> - <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D0" title='llvm::ARM::D0' data-ref="llvm::ARM::D0" data-ref-filename="llvm..ARM..D0">D0</a>) * <var>2</var>)</td></tr>
<tr><th id="1469">1469</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1470">1470</th><td>    <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SPRRegClass" title='llvm::ARM::SPRRegClass' data-ref="llvm::ARM::SPRRegClass" data-ref-filename="llvm..ARM..SPRRegClass">SPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#284Reg" title='Reg' data-ref="284Reg" data-ref-filename="284Reg">Reg</a>))</td></tr>
<tr><th id="1471">1471</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#274MBBI" title='MBBI' data-ref="274MBBI" data-ref-filename="274MBBI">MBBI</a>, <a class="local col5 ref" href="#275DL" title='DL' data-ref="275DL" data-ref-filename="275DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTRS" title='llvm::ARM::VSTRS' data-ref="llvm::ARM::VSTRS" data-ref-filename="llvm..ARM..VSTRS">VSTRS</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#284Reg" title='Reg' data-ref="284Reg" data-ref-filename="284Reg">Reg</a>)</td></tr>
<tr><th id="1472">1472</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1473">1473</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col4 ref" href="#284Reg" title='Reg' data-ref="284Reg" data-ref-filename="284Reg">Reg</a> - <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::S0" title='llvm::ARM::S0' data-ref="llvm::ARM::S0" data-ref-filename="llvm..ARM..S0">S0</a>)</td></tr>
<tr><th id="1474">1474</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1475">1475</th><td>  }</td></tr>
<tr><th id="1476">1476</th><td></td></tr>
<tr><th id="1477">1477</th><td>  <i>// Lazy load fp regs from stack</i></td></tr>
<tr><th id="1478">1478</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#274MBBI" title='MBBI' data-ref="274MBBI" data-ref-filename="274MBBI">MBBI</a>, <a class="local col5 ref" href="#275DL" title='DL' data-ref="275DL" data-ref-filename="275DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLLDM" title='llvm::ARM::VLLDM' data-ref="llvm::ARM::VLLDM" data-ref-filename="llvm..ARM..VLLDM">VLLDM</a>))</td></tr>
<tr><th id="1479">1479</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1480">1480</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1481">1481</th><td></td></tr>
<tr><th id="1482">1482</th><td>  <i>// Restore all FP registers via normal registers</i></td></tr>
<tr><th id="1483">1483</th><td>  <b>for</b> (<em>const</em> <em>auto</em> &amp;<dfn class="local col5 decl" id="285Regs" title='Regs' data-type='const std::tuple&lt;unsigned int, unsigned int, unsigned int&gt; &amp;' data-ref="285Regs" data-ref-filename="285Regs">Regs</dfn> : <a class="local col7 ref" href="#277ClearedFPRegs" title='ClearedFPRegs' data-ref="277ClearedFPRegs" data-ref-filename="277ClearedFPRegs">ClearedFPRegs</a>) {</td></tr>
<tr><th id="1484">1484</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="286Reg" title='Reg' data-type='unsigned int' data-ref="286Reg" data-ref-filename="286Reg">Reg</dfn>, <dfn class="local col7 decl" id="287SaveReg1" title='SaveReg1' data-type='unsigned int' data-ref="287SaveReg1" data-ref-filename="287SaveReg1">SaveReg1</dfn>, <dfn class="local col8 decl" id="288SaveReg2" title='SaveReg2' data-type='unsigned int' data-ref="288SaveReg2" data-ref-filename="288SaveReg2">SaveReg2</dfn>;</td></tr>
<tr><th id="1485">1485</th><td>    <span class="namespace">std::</span><span class='ref fn' title='std::tie' data-ref="_ZSt3tieDpRT_" data-ref-filename="_ZSt3tieDpRT_">tie</span>(<span class='refarg'><a class="local col6 ref" href="#286Reg" title='Reg' data-ref="286Reg" data-ref-filename="286Reg">Reg</a></span>, <span class='refarg'><a class="local col7 ref" href="#287SaveReg1" title='SaveReg1' data-ref="287SaveReg1" data-ref-filename="287SaveReg1">SaveReg1</a></span>, <span class='refarg'><a class="local col8 ref" href="#288SaveReg2" title='SaveReg2' data-ref="288SaveReg2" data-ref-filename="288SaveReg2">SaveReg2</a></span>) <span class='ref fn' title='std::tuple::operator=' data-ref="_ZNSt5tupleaSERKSt5tupleIJDpTL0__EE" data-ref-filename="_ZNSt5tupleaSERKSt5tupleIJDpTL0__EE">=</span> <a class="local col5 ref" href="#285Regs" title='Regs' data-ref="285Regs" data-ref-filename="285Regs">Regs</a>;</td></tr>
<tr><th id="1486">1486</th><td>    <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::DPR_VFP2RegClass" title='llvm::ARM::DPR_VFP2RegClass' data-ref="llvm::ARM::DPR_VFP2RegClass" data-ref-filename="llvm..ARM..DPR_VFP2RegClass">DPR_VFP2RegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#286Reg" title='Reg' data-ref="286Reg" data-ref-filename="286Reg">Reg</a>))</td></tr>
<tr><th id="1487">1487</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#274MBBI" title='MBBI' data-ref="274MBBI" data-ref-filename="274MBBI">MBBI</a>, <a class="local col5 ref" href="#275DL" title='DL' data-ref="275DL" data-ref-filename="275DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVDRR" title='llvm::ARM::VMOVDRR' data-ref="llvm::ARM::VMOVDRR" data-ref-filename="llvm..ARM..VMOVDRR">VMOVDRR</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#286Reg" title='Reg' data-ref="286Reg" data-ref-filename="286Reg">Reg</a>)</td></tr>
<tr><th id="1488">1488</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#287SaveReg1" title='SaveReg1' data-ref="287SaveReg1" data-ref-filename="287SaveReg1">SaveReg1</a>)</td></tr>
<tr><th id="1489">1489</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#288SaveReg2" title='SaveReg2' data-ref="288SaveReg2" data-ref-filename="288SaveReg2">SaveReg2</a>)</td></tr>
<tr><th id="1490">1490</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1491">1491</th><td>    <b>else</b> <b>if</b> (<span class="namespace">ARM::</span><a class="ref" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SPRRegClass" title='llvm::ARM::SPRRegClass' data-ref="llvm::ARM::SPRRegClass" data-ref-filename="llvm..ARM..SPRRegClass">SPRRegClass</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" title='llvm::TargetRegisterClass::contains' data-ref="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE" data-ref-filename="_ZNK4llvm19TargetRegisterClass8containsENS_8RegisterE">contains</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#286Reg" title='Reg' data-ref="286Reg" data-ref-filename="286Reg">Reg</a>))</td></tr>
<tr><th id="1492">1492</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#274MBBI" title='MBBI' data-ref="274MBBI" data-ref-filename="274MBBI">MBBI</a>, <a class="local col5 ref" href="#275DL" title='DL' data-ref="275DL" data-ref-filename="275DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVSR" title='llvm::ARM::VMOVSR' data-ref="llvm::ARM::VMOVSR" data-ref-filename="llvm..ARM..VMOVSR">VMOVSR</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#286Reg" title='Reg' data-ref="286Reg" data-ref-filename="286Reg">Reg</a>)</td></tr>
<tr><th id="1493">1493</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#287SaveReg1" title='SaveReg1' data-ref="287SaveReg1" data-ref-filename="287SaveReg1">SaveReg1</a>)</td></tr>
<tr><th id="1494">1494</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1495">1495</th><td>  }</td></tr>
<tr><th id="1496">1496</th><td></td></tr>
<tr><th id="1497">1497</th><td>  <i>// Pop the stack space</i></td></tr>
<tr><th id="1498">1498</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#273MBB" title='MBB' data-ref="273MBB" data-ref-filename="273MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#274MBBI" title='MBBI' data-ref="274MBBI" data-ref-filename="274MBBI">MBBI</a>, <a class="local col5 ref" href="#275DL" title='DL' data-ref="275DL" data-ref-filename="275DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADDspi" title='llvm::ARM::tADDspi' data-ref="llvm::ARM::tADDspi" data-ref-filename="llvm..ARM..tADDspi">tADDspi</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1499">1499</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1500">1500</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="tu ref" href="#CMSE_FP_SAVE_SIZE" title='CMSE_FP_SAVE_SIZE' data-use='r' data-ref="CMSE_FP_SAVE_SIZE" data-ref-filename="CMSE_FP_SAVE_SIZE">CMSE_FP_SAVE_SIZE</a> &gt;&gt; <var>2</var>)</td></tr>
<tr><th id="1501">1501</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1502">1502</th><td>}</td></tr>
<tr><th id="1503">1503</th><td></td></tr>
<tr><th id="1504">1504</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def fn" id="_ZL18definesOrUsesFPRegRKN4llvm12MachineInstrE" title='definesOrUsesFPReg' data-type='bool definesOrUsesFPReg(const llvm::MachineInstr &amp; MI)' data-ref="_ZL18definesOrUsesFPRegRKN4llvm12MachineInstrE" data-ref-filename="_ZL18definesOrUsesFPRegRKN4llvm12MachineInstrE">definesOrUsesFPReg</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="289MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="289MI" data-ref-filename="289MI">MI</dfn>) {</td></tr>
<tr><th id="1505">1505</th><td>  <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col0 decl" id="290Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="290Op" data-ref-filename="290Op">Op</dfn> : <a class="local col9 ref" href="#289MI" title='MI' data-ref="289MI" data-ref-filename="289MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZNK4llvm12MachineInstr8operandsEv" data-ref-filename="_ZNK4llvm12MachineInstr8operandsEv">operands</a>()) {</td></tr>
<tr><th id="1506">1506</th><td>    <b>if</b> (!<a class="local col0 ref" href="#290Op" title='Op' data-ref="290Op" data-ref-filename="290Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv" data-ref-filename="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>())</td></tr>
<tr><th id="1507">1507</th><td>      <b>continue</b>;</td></tr>
<tr><th id="1508">1508</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="291Reg" title='Reg' data-type='unsigned int' data-ref="291Reg" data-ref-filename="291Reg">Reg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col0 ref" href="#290Op" title='Op' data-ref="290Op" data-ref-filename="290Op">Op</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1509">1509</th><td>    <b>if</b> ((<a class="local col1 ref" href="#291Reg" title='Reg' data-ref="291Reg" data-ref-filename="291Reg">Reg</a> &gt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q0" title='llvm::ARM::Q0' data-ref="llvm::ARM::Q0" data-ref-filename="llvm..ARM..Q0">Q0</a> &amp;&amp; <a class="local col1 ref" href="#291Reg" title='Reg' data-ref="291Reg" data-ref-filename="291Reg">Reg</a> &lt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::Q7" title='llvm::ARM::Q7' data-ref="llvm::ARM::Q7" data-ref-filename="llvm..ARM..Q7">Q7</a>) ||</td></tr>
<tr><th id="1510">1510</th><td>        (<a class="local col1 ref" href="#291Reg" title='Reg' data-ref="291Reg" data-ref-filename="291Reg">Reg</a> &gt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D0" title='llvm::ARM::D0' data-ref="llvm::ARM::D0" data-ref-filename="llvm..ARM..D0">D0</a> &amp;&amp; <a class="local col1 ref" href="#291Reg" title='Reg' data-ref="291Reg" data-ref-filename="291Reg">Reg</a> &lt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::D15" title='llvm::ARM::D15' data-ref="llvm::ARM::D15" data-ref-filename="llvm..ARM..D15">D15</a>) ||</td></tr>
<tr><th id="1511">1511</th><td>        (<a class="local col1 ref" href="#291Reg" title='Reg' data-ref="291Reg" data-ref-filename="291Reg">Reg</a> &gt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::S0" title='llvm::ARM::S0' data-ref="llvm::ARM::S0" data-ref-filename="llvm..ARM..S0">S0</a> &amp;&amp; <a class="local col1 ref" href="#291Reg" title='Reg' data-ref="291Reg" data-ref-filename="291Reg">Reg</a> &lt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::S31" title='llvm::ARM::S31' data-ref="llvm::ARM::S31" data-ref-filename="llvm..ARM..S31">S31</a>))</td></tr>
<tr><th id="1512">1512</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1513">1513</th><td>  }</td></tr>
<tr><th id="1514">1514</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1515">1515</th><td>}</td></tr>
<tr><th id="1516">1516</th><td></td></tr>
<tr><th id="1517">1517</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo20CMSERestoreFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8De10379561" title='(anonymous namespace)::ARMExpandPseudo::CMSERestoreFPRegsV81' data-type='void (anonymous namespace)::ARMExpandPseudo::CMSERestoreFPRegsV81(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, llvm::DebugLoc &amp; DL, SmallVectorImpl&lt;unsigned int&gt; &amp; AvailableRegs)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo20CMSERestoreFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8De10379561" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo20CMSERestoreFPRegsV81ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8De10379561">CMSERestoreFPRegsV81</dfn>(</td></tr>
<tr><th id="1518">1518</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="292MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="292MBB" data-ref-filename="292MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="293MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="293MBBI" data-ref-filename="293MBBI">MBBI</dfn>, <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="294DL" title='DL' data-type='llvm::DebugLoc &amp;' data-ref="294DL" data-ref-filename="294DL">DL</dfn>,</td></tr>
<tr><th id="1519">1519</th><td>    <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl" data-ref-filename="llvm..SmallVectorImpl">SmallVectorImpl</a>&lt;<em>unsigned</em>&gt; &amp;<dfn class="local col5 decl" id="295AvailableRegs" title='AvailableRegs' data-type='SmallVectorImpl&lt;unsigned int&gt; &amp;' data-ref="295AvailableRegs" data-ref-filename="295AvailableRegs">AvailableRegs</dfn>) {</td></tr>
<tr><th id="1520">1520</th><td>  <b>if</b> (!<a class="tu ref fn" href="#_ZL18definesOrUsesFPRegRKN4llvm12MachineInstrE" title='definesOrUsesFPReg' data-use='c' data-ref="_ZL18definesOrUsesFPRegRKN4llvm12MachineInstrE" data-ref-filename="_ZL18definesOrUsesFPRegRKN4llvm12MachineInstrE">definesOrUsesFPReg</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col3 ref" href="#293MBBI" title='MBBI' data-ref="293MBBI" data-ref-filename="293MBBI">MBBI</a>)) {</td></tr>
<tr><th id="1521">1521</th><td>    <i>// Load FP registers from stack.</i></td></tr>
<tr><th id="1522">1522</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#292MBB" title='MBB' data-ref="292MBB" data-ref-filename="292MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#293MBBI" title='MBBI' data-ref="293MBBI" data-ref-filename="293MBBI">MBBI</a>, <a class="local col4 ref" href="#294DL" title='DL' data-ref="294DL" data-ref-filename="294DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLLDM" title='llvm::ARM::VLLDM' data-ref="llvm::ARM::VLLDM" data-ref-filename="llvm..ARM..VLLDM">VLLDM</a>))</td></tr>
<tr><th id="1523">1523</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1524">1524</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1525">1525</th><td></td></tr>
<tr><th id="1526">1526</th><td>    <i>// Pop the stack space</i></td></tr>
<tr><th id="1527">1527</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#292MBB" title='MBB' data-ref="292MBB" data-ref-filename="292MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#293MBBI" title='MBBI' data-ref="293MBBI" data-ref-filename="293MBBI">MBBI</a>, <a class="local col4 ref" href="#294DL" title='DL' data-ref="294DL" data-ref-filename="294DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tADDspi" title='llvm::ARM::tADDspi' data-ref="llvm::ARM::tADDspi" data-ref-filename="llvm..ARM..tADDspi">tADDspi</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1528">1528</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1529">1529</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="tu ref" href="#CMSE_FP_SAVE_SIZE" title='CMSE_FP_SAVE_SIZE' data-use='r' data-ref="CMSE_FP_SAVE_SIZE" data-ref-filename="CMSE_FP_SAVE_SIZE">CMSE_FP_SAVE_SIZE</a> &gt;&gt; <var>2</var>)</td></tr>
<tr><th id="1530">1530</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1531">1531</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1532">1532</th><td>    <i>// Restore the floating point context.</i></td></tr>
<tr><th id="1533">1533</th><td>    <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#292MBB" title='MBB' data-ref="292MBB" data-ref-filename="292MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#293MBBI" title='MBBI' data-ref="293MBBI" data-ref-filename="293MBBI">MBBI</a>, <a class="local col3 ref" href="#293MBBI" title='MBBI' data-ref="293MBBI" data-ref-filename="293MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDR_FPCXTS_post" title='llvm::ARM::VLDR_FPCXTS_post' data-ref="llvm::ARM::VLDR_FPCXTS_post" data-ref-filename="llvm..ARM..VLDR_FPCXTS_post">VLDR_FPCXTS_post</a>),</td></tr>
<tr><th id="1534">1534</th><td>            <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1535">1535</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1536">1536</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>8</var>)</td></tr>
<tr><th id="1537">1537</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1538">1538</th><td></td></tr>
<tr><th id="1539">1539</th><td>    <i>// Pop all the callee-saved registers (s16-s31).</i></td></tr>
<tr><th id="1540">1540</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="296VPOP" title='VPOP' data-type='llvm::MachineInstrBuilder' data-ref="296VPOP" data-ref-filename="296VPOP">VPOP</dfn> =</td></tr>
<tr><th id="1541">1541</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col2 ref" href="#292MBB" title='MBB' data-ref="292MBB" data-ref-filename="292MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col3 ref" href="#293MBBI" title='MBBI' data-ref="293MBBI" data-ref-filename="293MBBI">MBBI</a>, <a class="local col4 ref" href="#294DL" title='DL' data-ref="294DL" data-ref-filename="294DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMSIA_UPD" title='llvm::ARM::VLDMSIA_UPD' data-ref="llvm::ARM::VLDMSIA_UPD" data-ref-filename="llvm..ARM..VLDMSIA_UPD">VLDMSIA_UPD</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1542">1542</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1543">1543</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1544">1544</th><td>    <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="297Reg" title='Reg' data-type='int' data-ref="297Reg" data-ref-filename="297Reg">Reg</dfn> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::S16" title='llvm::ARM::S16' data-ref="llvm::ARM::S16" data-ref-filename="llvm..ARM..S16">S16</a>; <a class="local col7 ref" href="#297Reg" title='Reg' data-ref="297Reg" data-ref-filename="297Reg">Reg</a> &lt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::S31" title='llvm::ARM::S31' data-ref="llvm::ARM::S31" data-ref-filename="llvm..ARM..S31">S31</a>; ++<a class="local col7 ref" href="#297Reg" title='Reg' data-ref="297Reg" data-ref-filename="297Reg">Reg</a>)</td></tr>
<tr><th id="1545">1545</th><td>      <a class="local col6 ref" href="#296VPOP" title='VPOP' data-ref="296VPOP" data-ref-filename="296VPOP">VPOP</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col7 ref" href="#297Reg" title='Reg' data-ref="297Reg" data-ref-filename="297Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="1546">1546</th><td>  }</td></tr>
<tr><th id="1547">1547</th><td>}</td></tr>
<tr><th id="1548">1548</th><td></td></tr>
<tr><th id="1549">1549</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_">/// Expand a CMP_SWAP pseudo-inst to an ldrex/strex loop as simply as</i></td></tr>
<tr><th id="1550">1550</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_">/// possible. This only gets used at -O0 so we don't care about efficiency of</i></td></tr>
<tr><th id="1551">1551</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_">/// the generated code.</i></td></tr>
<tr><th id="1552">1552</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP' data-type='bool (anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, unsigned int LdrexOp, unsigned int StrexOp, unsigned int UxtOp, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_">ExpandCMP_SWAP</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="298MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="298MBB" data-ref-filename="298MBB">MBB</dfn>,</td></tr>
<tr><th id="1553">1553</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col9 decl" id="299MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="299MBBI" data-ref-filename="299MBBI">MBBI</dfn>,</td></tr>
<tr><th id="1554">1554</th><td>                                     <em>unsigned</em> <dfn class="local col0 decl" id="300LdrexOp" title='LdrexOp' data-type='unsigned int' data-ref="300LdrexOp" data-ref-filename="300LdrexOp">LdrexOp</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="301StrexOp" title='StrexOp' data-type='unsigned int' data-ref="301StrexOp" data-ref-filename="301StrexOp">StrexOp</dfn>,</td></tr>
<tr><th id="1555">1555</th><td>                                     <em>unsigned</em> <dfn class="local col2 decl" id="302UxtOp" title='UxtOp' data-type='unsigned int' data-ref="302UxtOp" data-ref-filename="302UxtOp">UxtOp</dfn>,</td></tr>
<tr><th id="1556">1556</th><td>                                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col3 decl" id="303NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="303NextMBBI" data-ref-filename="303NextMBBI">NextMBBI</dfn>) {</td></tr>
<tr><th id="1557">1557</th><td>  <em>bool</em> <dfn class="local col4 decl" id="304IsThumb" title='IsThumb' data-type='bool' data-ref="304IsThumb" data-ref-filename="304IsThumb">IsThumb</dfn> = <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>();</td></tr>
<tr><th id="1558">1558</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="305MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="305MI" data-ref-filename="305MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col9 ref" href="#299MBBI" title='MBBI' data-ref="299MBBI" data-ref-filename="299MBBI">MBBI</a>;</td></tr>
<tr><th id="1559">1559</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="306DL" title='DL' data-type='llvm::DebugLoc' data-ref="306DL" data-ref-filename="306DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#305MI" title='MI' data-ref="305MI" data-ref-filename="305MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1560">1560</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="307Dest" title='Dest' data-type='const llvm::MachineOperand &amp;' data-ref="307Dest" data-ref-filename="307Dest">Dest</dfn> = <a class="local col5 ref" href="#305MI" title='MI' data-ref="305MI" data-ref-filename="305MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1561">1561</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="308TempReg" title='TempReg' data-type='llvm::Register' data-ref="308TempReg" data-ref-filename="308TempReg">TempReg</dfn> = <a class="local col5 ref" href="#305MI" title='MI' data-ref="305MI" data-ref-filename="305MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1562">1562</th><td>  <i>// Duplicating undef operands into 2 instructions does not guarantee the same</i></td></tr>
<tr><th id="1563">1563</th><td><i>  // value on both; However undef should be replaced by xzr anyway.</i></td></tr>
<tr><th id="1564">1564</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MI.getOperand(<var>2</var>).isUndef() &amp;&amp; <q>"cannot handle undef"</q>);</td></tr>
<tr><th id="1565">1565</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="309AddrReg" title='AddrReg' data-type='llvm::Register' data-ref="309AddrReg" data-ref-filename="309AddrReg">AddrReg</dfn> = <a class="local col5 ref" href="#305MI" title='MI' data-ref="305MI" data-ref-filename="305MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1566">1566</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="310DesiredReg" title='DesiredReg' data-type='llvm::Register' data-ref="310DesiredReg" data-ref-filename="310DesiredReg">DesiredReg</dfn> = <a class="local col5 ref" href="#305MI" title='MI' data-ref="305MI" data-ref-filename="305MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1567">1567</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="311NewReg" title='NewReg' data-type='llvm::Register' data-ref="311NewReg" data-ref-filename="311NewReg">NewReg</dfn> = <a class="local col5 ref" href="#305MI" title='MI' data-ref="305MI" data-ref-filename="305MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1568">1568</th><td></td></tr>
<tr><th id="1569">1569</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col2 decl" id="312MF" title='MF' data-type='llvm::MachineFunction *' data-ref="312MF" data-ref-filename="312MF">MF</dfn> = <a class="local col8 ref" href="#298MBB" title='MBB' data-ref="298MBB" data-ref-filename="298MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1570">1570</th><td>  <em>auto</em> <dfn class="local col3 decl" id="313LoadCmpBB" title='LoadCmpBB' data-type='llvm::MachineBasicBlock *' data-ref="313LoadCmpBB" data-ref-filename="313LoadCmpBB">LoadCmpBB</dfn> = <a class="local col2 ref" href="#312MF" title='MF' data-ref="312MF" data-ref-filename="312MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" data-ref-filename="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col8 ref" href="#298MBB" title='MBB' data-ref="298MBB" data-ref-filename="298MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="1571">1571</th><td>  <em>auto</em> <dfn class="local col4 decl" id="314StoreBB" title='StoreBB' data-type='llvm::MachineBasicBlock *' data-ref="314StoreBB" data-ref-filename="314StoreBB">StoreBB</dfn> = <a class="local col2 ref" href="#312MF" title='MF' data-ref="312MF" data-ref-filename="312MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" data-ref-filename="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col8 ref" href="#298MBB" title='MBB' data-ref="298MBB" data-ref-filename="298MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="1572">1572</th><td>  <em>auto</em> <dfn class="local col5 decl" id="315DoneBB" title='DoneBB' data-type='llvm::MachineBasicBlock *' data-ref="315DoneBB" data-ref-filename="315DoneBB">DoneBB</dfn> = <a class="local col2 ref" href="#312MF" title='MF' data-ref="312MF" data-ref-filename="312MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" data-ref-filename="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col8 ref" href="#298MBB" title='MBB' data-ref="298MBB" data-ref-filename="298MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="1573">1573</th><td></td></tr>
<tr><th id="1574">1574</th><td>  <a class="local col2 ref" href="#312MF" title='MF' data-ref="312MF" data-ref-filename="312MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" data-ref-filename="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col8 ref" href="#298MBB" title='MBB' data-ref="298MBB" data-ref-filename="298MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col3 ref" href="#313LoadCmpBB" title='LoadCmpBB' data-ref="313LoadCmpBB" data-ref-filename="313LoadCmpBB">LoadCmpBB</a>);</td></tr>
<tr><th id="1575">1575</th><td>  <a class="local col2 ref" href="#312MF" title='MF' data-ref="312MF" data-ref-filename="312MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" data-ref-filename="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col3 ref" href="#313LoadCmpBB" title='LoadCmpBB' data-ref="313LoadCmpBB" data-ref-filename="313LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col4 ref" href="#314StoreBB" title='StoreBB' data-ref="314StoreBB" data-ref-filename="314StoreBB">StoreBB</a>);</td></tr>
<tr><th id="1576">1576</th><td>  <a class="local col2 ref" href="#312MF" title='MF' data-ref="312MF" data-ref-filename="312MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" data-ref-filename="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col4 ref" href="#314StoreBB" title='StoreBB' data-ref="314StoreBB" data-ref-filename="314StoreBB">StoreBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col5 ref" href="#315DoneBB" title='DoneBB' data-ref="315DoneBB" data-ref-filename="315DoneBB">DoneBB</a>);</td></tr>
<tr><th id="1577">1577</th><td></td></tr>
<tr><th id="1578">1578</th><td>  <b>if</b> (<a class="local col2 ref" href="#302UxtOp" title='UxtOp' data-ref="302UxtOp" data-ref-filename="302UxtOp">UxtOp</a>) {</td></tr>
<tr><th id="1579">1579</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="316MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="316MIB" data-ref-filename="316MIB">MIB</dfn> =</td></tr>
<tr><th id="1580">1580</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col8 ref" href="#298MBB" title='MBB' data-ref="298MBB" data-ref-filename="298MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col9 ref" href="#299MBBI" title='MBBI' data-ref="299MBBI" data-ref-filename="299MBBI">MBBI</a>, <a class="local col6 ref" href="#306DL" title='DL' data-ref="306DL" data-ref-filename="306DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#302UxtOp" title='UxtOp' data-ref="302UxtOp" data-ref-filename="302UxtOp">UxtOp</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#310DesiredReg" title='DesiredReg' data-ref="310DesiredReg" data-ref-filename="310DesiredReg">DesiredReg</a>)</td></tr>
<tr><th id="1581">1581</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#310DesiredReg" title='DesiredReg' data-ref="310DesiredReg" data-ref-filename="310DesiredReg">DesiredReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1582">1582</th><td>    <b>if</b> (!<a class="local col4 ref" href="#304IsThumb" title='IsThumb' data-ref="304IsThumb" data-ref-filename="304IsThumb">IsThumb</a>)</td></tr>
<tr><th id="1583">1583</th><td>      <a class="local col6 ref" href="#316MIB" title='MIB' data-ref="316MIB" data-ref-filename="316MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="1584">1584</th><td>    <a class="local col6 ref" href="#316MIB" title='MIB' data-ref="316MIB" data-ref-filename="316MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1585">1585</th><td>  }</td></tr>
<tr><th id="1586">1586</th><td></td></tr>
<tr><th id="1587">1587</th><td>  <i>// .Lloadcmp:</i></td></tr>
<tr><th id="1588">1588</th><td><i>  //     ldrex rDest, [rAddr]</i></td></tr>
<tr><th id="1589">1589</th><td><i>  //     cmp rDest, rDesired</i></td></tr>
<tr><th id="1590">1590</th><td><i>  //     bne .Ldone</i></td></tr>
<tr><th id="1591">1591</th><td></td></tr>
<tr><th id="1592">1592</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col7 decl" id="317MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="317MIB" data-ref-filename="317MIB">MIB</dfn>;</td></tr>
<tr><th id="1593">1593</th><td>  <a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB" data-ref-filename="317MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<a class="local col3 ref" href="#313LoadCmpBB" title='LoadCmpBB' data-ref="313LoadCmpBB" data-ref-filename="313LoadCmpBB">LoadCmpBB</a>, <a class="local col6 ref" href="#306DL" title='DL' data-ref="306DL" data-ref-filename="306DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#300LdrexOp" title='LdrexOp' data-ref="300LdrexOp" data-ref-filename="300LdrexOp">LdrexOp</a>), <a class="local col7 ref" href="#307Dest" title='Dest' data-ref="307Dest" data-ref-filename="307Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="1594">1594</th><td>  <a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB" data-ref-filename="317MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#309AddrReg" title='AddrReg' data-ref="309AddrReg" data-ref-filename="309AddrReg">AddrReg</a>);</td></tr>
<tr><th id="1595">1595</th><td>  <b>if</b> (<a class="local col0 ref" href="#300LdrexOp" title='LdrexOp' data-ref="300LdrexOp" data-ref-filename="300LdrexOp">LdrexOp</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDREX" title='llvm::ARM::t2LDREX' data-ref="llvm::ARM::t2LDREX" data-ref-filename="llvm..ARM..t2LDREX">t2LDREX</a>)</td></tr>
<tr><th id="1596">1596</th><td>    <a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB" data-ref-filename="317MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// a 32-bit Thumb ldrex (only) allows an offset.</i></td></tr>
<tr><th id="1597">1597</th><td>  <a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB" data-ref-filename="317MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1598">1598</th><td></td></tr>
<tr><th id="1599">1599</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="318CMPrr" title='CMPrr' data-type='unsigned int' data-ref="318CMPrr" data-ref-filename="318CMPrr">CMPrr</dfn> = <a class="local col4 ref" href="#304IsThumb" title='IsThumb' data-ref="304IsThumb" data-ref-filename="304IsThumb">IsThumb</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tCMPhir" title='llvm::ARM::tCMPhir' data-ref="llvm::ARM::tCMPhir" data-ref-filename="llvm..ARM..tCMPhir">tCMPhir</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CMPrr" title='llvm::ARM::CMPrr' data-ref="llvm::ARM::CMPrr" data-ref-filename="llvm..ARM..CMPrr">CMPrr</a>;</td></tr>
<tr><th id="1600">1600</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<a class="local col3 ref" href="#313LoadCmpBB" title='LoadCmpBB' data-ref="313LoadCmpBB" data-ref-filename="313LoadCmpBB">LoadCmpBB</a>, <a class="local col6 ref" href="#306DL" title='DL' data-ref="306DL" data-ref-filename="306DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#318CMPrr" title='CMPrr' data-ref="318CMPrr" data-ref-filename="318CMPrr">CMPrr</a>))</td></tr>
<tr><th id="1601">1601</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col7 ref" href="#307Dest" title='Dest' data-ref="307Dest" data-ref-filename="307Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col7 ref" href="#307Dest" title='Dest' data-ref="307Dest" data-ref-filename="307Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()))</td></tr>
<tr><th id="1602">1602</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#310DesiredReg" title='DesiredReg' data-ref="310DesiredReg" data-ref-filename="310DesiredReg">DesiredReg</a>)</td></tr>
<tr><th id="1603">1603</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1604">1604</th><td>  <em>unsigned</em> <dfn class="local col9 decl" id="319Bcc" title='Bcc' data-type='unsigned int' data-ref="319Bcc" data-ref-filename="319Bcc">Bcc</dfn> = <a class="local col4 ref" href="#304IsThumb" title='IsThumb' data-ref="304IsThumb" data-ref-filename="304IsThumb">IsThumb</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBcc" title='llvm::ARM::tBcc' data-ref="llvm::ARM::tBcc" data-ref-filename="llvm..ARM..tBcc">tBcc</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::Bcc" title='llvm::ARM::Bcc' data-ref="llvm::ARM::Bcc" data-ref-filename="llvm..ARM..Bcc">Bcc</a>;</td></tr>
<tr><th id="1605">1605</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<a class="local col3 ref" href="#313LoadCmpBB" title='LoadCmpBB' data-ref="313LoadCmpBB" data-ref-filename="313LoadCmpBB">LoadCmpBB</a>, <a class="local col6 ref" href="#306DL" title='DL' data-ref="306DL" data-ref-filename="306DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#319Bcc" title='Bcc' data-ref="319Bcc" data-ref-filename="319Bcc">Bcc</a>))</td></tr>
<tr><th id="1606">1606</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col5 ref" href="#315DoneBB" title='DoneBB' data-ref="315DoneBB" data-ref-filename="315DoneBB">DoneBB</a>)</td></tr>
<tr><th id="1607">1607</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::NE" title='llvm::ARMCC::NE' data-ref="llvm::ARMCC::NE" data-ref-filename="llvm..ARMCC..NE">NE</a>)</td></tr>
<tr><th id="1608">1608</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1609">1609</th><td>  <a class="local col3 ref" href="#313LoadCmpBB" title='LoadCmpBB' data-ref="313LoadCmpBB" data-ref-filename="313LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col5 ref" href="#315DoneBB" title='DoneBB' data-ref="315DoneBB" data-ref-filename="315DoneBB">DoneBB</a>);</td></tr>
<tr><th id="1610">1610</th><td>  <a class="local col3 ref" href="#313LoadCmpBB" title='LoadCmpBB' data-ref="313LoadCmpBB" data-ref-filename="313LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col4 ref" href="#314StoreBB" title='StoreBB' data-ref="314StoreBB" data-ref-filename="314StoreBB">StoreBB</a>);</td></tr>
<tr><th id="1611">1611</th><td></td></tr>
<tr><th id="1612">1612</th><td>  <i>// .Lstore:</i></td></tr>
<tr><th id="1613">1613</th><td><i>  //     strex rTempReg, rNew, [rAddr]</i></td></tr>
<tr><th id="1614">1614</th><td><i>  //     cmp rTempReg, #0</i></td></tr>
<tr><th id="1615">1615</th><td><i>  //     bne .Lloadcmp</i></td></tr>
<tr><th id="1616">1616</th><td>  <a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB" data-ref-filename="317MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<a class="local col4 ref" href="#314StoreBB" title='StoreBB' data-ref="314StoreBB" data-ref-filename="314StoreBB">StoreBB</a>, <a class="local col6 ref" href="#306DL" title='DL' data-ref="306DL" data-ref-filename="306DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#301StrexOp" title='StrexOp' data-ref="301StrexOp" data-ref-filename="301StrexOp">StrexOp</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#308TempReg" title='TempReg' data-ref="308TempReg" data-ref-filename="308TempReg">TempReg</a>)</td></tr>
<tr><th id="1617">1617</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#311NewReg" title='NewReg' data-ref="311NewReg" data-ref-filename="311NewReg">NewReg</a>)</td></tr>
<tr><th id="1618">1618</th><td>    .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#309AddrReg" title='AddrReg' data-ref="309AddrReg" data-ref-filename="309AddrReg">AddrReg</a>);</td></tr>
<tr><th id="1619">1619</th><td>  <b>if</b> (<a class="local col1 ref" href="#301StrexOp" title='StrexOp' data-ref="301StrexOp" data-ref-filename="301StrexOp">StrexOp</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STREX" title='llvm::ARM::t2STREX' data-ref="llvm::ARM::t2STREX" data-ref-filename="llvm..ARM..t2STREX">t2STREX</a>)</td></tr>
<tr><th id="1620">1620</th><td>    <a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB" data-ref-filename="317MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>); <i>// a 32-bit Thumb strex (only) allows an offset.</i></td></tr>
<tr><th id="1621">1621</th><td>  <a class="local col7 ref" href="#317MIB" title='MIB' data-ref="317MIB" data-ref-filename="317MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1622">1622</th><td></td></tr>
<tr><th id="1623">1623</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="320CMPri" title='CMPri' data-type='unsigned int' data-ref="320CMPri" data-ref-filename="320CMPri">CMPri</dfn> = <a class="local col4 ref" href="#304IsThumb" title='IsThumb' data-ref="304IsThumb" data-ref-filename="304IsThumb">IsThumb</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2CMPri" title='llvm::ARM::t2CMPri' data-ref="llvm::ARM::t2CMPri" data-ref-filename="llvm..ARM..t2CMPri">t2CMPri</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CMPri" title='llvm::ARM::CMPri' data-ref="llvm::ARM::CMPri" data-ref-filename="llvm..ARM..CMPri">CMPri</a>;</td></tr>
<tr><th id="1624">1624</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<a class="local col4 ref" href="#314StoreBB" title='StoreBB' data-ref="314StoreBB" data-ref-filename="314StoreBB">StoreBB</a>, <a class="local col6 ref" href="#306DL" title='DL' data-ref="306DL" data-ref-filename="306DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#320CMPri" title='CMPri' data-ref="320CMPri" data-ref-filename="320CMPri">CMPri</a>))</td></tr>
<tr><th id="1625">1625</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#308TempReg" title='TempReg' data-ref="308TempReg" data-ref-filename="308TempReg">TempReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="1626">1626</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1627">1627</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1628">1628</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<a class="local col4 ref" href="#314StoreBB" title='StoreBB' data-ref="314StoreBB" data-ref-filename="314StoreBB">StoreBB</a>, <a class="local col6 ref" href="#306DL" title='DL' data-ref="306DL" data-ref-filename="306DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#319Bcc" title='Bcc' data-ref="319Bcc" data-ref-filename="319Bcc">Bcc</a>))</td></tr>
<tr><th id="1629">1629</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col3 ref" href="#313LoadCmpBB" title='LoadCmpBB' data-ref="313LoadCmpBB" data-ref-filename="313LoadCmpBB">LoadCmpBB</a>)</td></tr>
<tr><th id="1630">1630</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::NE" title='llvm::ARMCC::NE' data-ref="llvm::ARMCC::NE" data-ref-filename="llvm..ARMCC..NE">NE</a>)</td></tr>
<tr><th id="1631">1631</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1632">1632</th><td>  <a class="local col4 ref" href="#314StoreBB" title='StoreBB' data-ref="314StoreBB" data-ref-filename="314StoreBB">StoreBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col3 ref" href="#313LoadCmpBB" title='LoadCmpBB' data-ref="313LoadCmpBB" data-ref-filename="313LoadCmpBB">LoadCmpBB</a>);</td></tr>
<tr><th id="1633">1633</th><td>  <a class="local col4 ref" href="#314StoreBB" title='StoreBB' data-ref="314StoreBB" data-ref-filename="314StoreBB">StoreBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col5 ref" href="#315DoneBB" title='DoneBB' data-ref="315DoneBB" data-ref-filename="315DoneBB">DoneBB</a>);</td></tr>
<tr><th id="1634">1634</th><td></td></tr>
<tr><th id="1635">1635</th><td>  <a class="local col5 ref" href="#315DoneBB" title='DoneBB' data-ref="315DoneBB" data-ref-filename="315DoneBB">DoneBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" data-ref-filename="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col5 ref" href="#315DoneBB" title='DoneBB' data-ref="315DoneBB" data-ref-filename="315DoneBB">DoneBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), &amp;<a class="local col8 ref" href="#298MBB" title='MBB' data-ref="298MBB" data-ref-filename="298MBB">MBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col5 ref" href="#305MI" title='MI' data-ref="305MI" data-ref-filename="305MI">MI</a>, <a class="local col8 ref" href="#298MBB" title='MBB' data-ref="298MBB" data-ref-filename="298MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="1636">1636</th><td>  <a class="local col5 ref" href="#315DoneBB" title='DoneBB' data-ref="315DoneBB" data-ref-filename="315DoneBB">DoneBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_" title='llvm::MachineBasicBlock::transferSuccessors' data-ref="_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_" data-ref-filename="_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_">transferSuccessors</a>(&amp;<a class="local col8 ref" href="#298MBB" title='MBB' data-ref="298MBB" data-ref-filename="298MBB">MBB</a>);</td></tr>
<tr><th id="1637">1637</th><td></td></tr>
<tr><th id="1638">1638</th><td>  <a class="local col8 ref" href="#298MBB" title='MBB' data-ref="298MBB" data-ref-filename="298MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col3 ref" href="#313LoadCmpBB" title='LoadCmpBB' data-ref="313LoadCmpBB" data-ref-filename="313LoadCmpBB">LoadCmpBB</a>);</td></tr>
<tr><th id="1639">1639</th><td></td></tr>
<tr><th id="1640">1640</th><td>  <a class="local col3 ref" href="#303NextMBBI" title='NextMBBI' data-ref="303NextMBBI" data-ref-filename="303NextMBBI">NextMBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col8 ref" href="#298MBB" title='MBB' data-ref="298MBB" data-ref-filename="298MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1641">1641</th><td>  <a class="local col5 ref" href="#305MI" title='MI' data-ref="305MI" data-ref-filename="305MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1642">1642</th><td></td></tr>
<tr><th id="1643">1643</th><td>  <i>// Recompute livein lists.</i></td></tr>
<tr><th id="1644">1644</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1Ev" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1Ev" data-ref-filename="_ZN4llvm12LivePhysRegsC1Ev"></a><dfn class="local col1 decl" id="321LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="321LiveRegs" data-ref-filename="321LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="1645">1645</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col1 ref" href="#321LiveRegs" title='LiveRegs' data-ref="321LiveRegs" data-ref-filename="321LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#315DoneBB" title='DoneBB' data-ref="315DoneBB" data-ref-filename="315DoneBB">DoneBB</a></span>);</td></tr>
<tr><th id="1646">1646</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col1 ref" href="#321LiveRegs" title='LiveRegs' data-ref="321LiveRegs" data-ref-filename="321LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col4 ref" href="#314StoreBB" title='StoreBB' data-ref="314StoreBB" data-ref-filename="314StoreBB">StoreBB</a></span>);</td></tr>
<tr><th id="1647">1647</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col1 ref" href="#321LiveRegs" title='LiveRegs' data-ref="321LiveRegs" data-ref-filename="321LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col3 ref" href="#313LoadCmpBB" title='LoadCmpBB' data-ref="313LoadCmpBB" data-ref-filename="313LoadCmpBB">LoadCmpBB</a></span>);</td></tr>
<tr><th id="1648">1648</th><td>  <i>// Do an extra pass around the loop to get loop carried registers right.</i></td></tr>
<tr><th id="1649">1649</th><td>  <a class="local col4 ref" href="#314StoreBB" title='StoreBB' data-ref="314StoreBB" data-ref-filename="314StoreBB">StoreBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12clearLiveInsEv" title='llvm::MachineBasicBlock::clearLiveIns' data-ref="_ZN4llvm17MachineBasicBlock12clearLiveInsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock12clearLiveInsEv">clearLiveIns</a>();</td></tr>
<tr><th id="1650">1650</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col1 ref" href="#321LiveRegs" title='LiveRegs' data-ref="321LiveRegs" data-ref-filename="321LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col4 ref" href="#314StoreBB" title='StoreBB' data-ref="314StoreBB" data-ref-filename="314StoreBB">StoreBB</a></span>);</td></tr>
<tr><th id="1651">1651</th><td>  <a class="local col3 ref" href="#313LoadCmpBB" title='LoadCmpBB' data-ref="313LoadCmpBB" data-ref-filename="313LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12clearLiveInsEv" title='llvm::MachineBasicBlock::clearLiveIns' data-ref="_ZN4llvm17MachineBasicBlock12clearLiveInsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock12clearLiveInsEv">clearLiveIns</a>();</td></tr>
<tr><th id="1652">1652</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col1 ref" href="#321LiveRegs" title='LiveRegs' data-ref="321LiveRegs" data-ref-filename="321LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col3 ref" href="#313LoadCmpBB" title='LoadCmpBB' data-ref="313LoadCmpBB" data-ref-filename="313LoadCmpBB">LoadCmpBB</a></span>);</td></tr>
<tr><th id="1653">1653</th><td></td></tr>
<tr><th id="1654">1654</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1655">1655</th><td>}</td></tr>
<tr><th id="1656">1656</th><td></td></tr>
<tr><th id="1657">1657</th><td><i class="doc" data-doc="_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE">/// ARM's ldrexd/strexd take a consecutive register pair (represented as a</i></td></tr>
<tr><th id="1658">1658</th><td><i class="doc" data-doc="_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE">/// single GPRPair register), Thumb's take two separate registers so we need to</i></td></tr>
<tr><th id="1659">1659</th><td><i class="doc" data-doc="_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE">/// extract the subregs from the pair.</i></td></tr>
<tr><th id="1660">1660</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE" title='addExclusiveRegPair' data-type='void addExclusiveRegPair(llvm::MachineInstrBuilder &amp; MIB, llvm::MachineOperand &amp; Reg, unsigned int Flags, bool IsThumb, const llvm::TargetRegisterInfo * TRI)' data-ref="_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE">addExclusiveRegPair</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> &amp;<dfn class="local col2 decl" id="322MIB" title='MIB' data-type='llvm::MachineInstrBuilder &amp;' data-ref="322MIB" data-ref-filename="322MIB">MIB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col3 decl" id="323Reg" title='Reg' data-type='llvm::MachineOperand &amp;' data-ref="323Reg" data-ref-filename="323Reg">Reg</dfn>,</td></tr>
<tr><th id="1661">1661</th><td>                                <em>unsigned</em> <dfn class="local col4 decl" id="324Flags" title='Flags' data-type='unsigned int' data-ref="324Flags" data-ref-filename="324Flags">Flags</dfn>, <em>bool</em> <dfn class="local col5 decl" id="325IsThumb" title='IsThumb' data-type='bool' data-ref="325IsThumb" data-ref-filename="325IsThumb">IsThumb</dfn>,</td></tr>
<tr><th id="1662">1662</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo" data-ref-filename="llvm..TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col6 decl" id="326TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="326TRI" data-ref-filename="326TRI">TRI</dfn>) {</td></tr>
<tr><th id="1663">1663</th><td>  <b>if</b> (<a class="local col5 ref" href="#325IsThumb" title='IsThumb' data-ref="325IsThumb" data-ref-filename="325IsThumb">IsThumb</a>) {</td></tr>
<tr><th id="1664">1664</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="327RegLo" title='RegLo' data-type='llvm::Register' data-ref="327RegLo" data-ref-filename="327RegLo">RegLo</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col6 ref" href="#326TRI" title='TRI' data-ref="326TRI" data-ref-filename="326TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#323Reg" title='Reg' data-ref="323Reg" data-ref-filename="323Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_0" title='llvm::ARM::gsub_0' data-ref="llvm::ARM::gsub_0" data-ref-filename="llvm..ARM..gsub_0">gsub_0</a>);</td></tr>
<tr><th id="1665">1665</th><td>    <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="328RegHi" title='RegHi' data-type='llvm::Register' data-ref="328RegHi" data-ref-filename="328RegHi">RegHi</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="local col6 ref" href="#326TRI" title='TRI' data-ref="326TRI" data-ref-filename="326TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col3 ref" href="#323Reg" title='Reg' data-ref="323Reg" data-ref-filename="323Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_1" title='llvm::ARM::gsub_1' data-ref="llvm::ARM::gsub_1" data-ref-filename="llvm..ARM..gsub_1">gsub_1</a>);</td></tr>
<tr><th id="1666">1666</th><td>    <a class="local col2 ref" href="#322MIB" title='MIB' data-ref="322MIB" data-ref-filename="322MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#327RegLo" title='RegLo' data-ref="327RegLo" data-ref-filename="327RegLo">RegLo</a>, <a class="local col4 ref" href="#324Flags" title='Flags' data-ref="324Flags" data-ref-filename="324Flags">Flags</a>);</td></tr>
<tr><th id="1667">1667</th><td>    <a class="local col2 ref" href="#322MIB" title='MIB' data-ref="322MIB" data-ref-filename="322MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#328RegHi" title='RegHi' data-ref="328RegHi" data-ref-filename="328RegHi">RegHi</a>, <a class="local col4 ref" href="#324Flags" title='Flags' data-ref="324Flags" data-ref-filename="324Flags">Flags</a>);</td></tr>
<tr><th id="1668">1668</th><td>  } <b>else</b></td></tr>
<tr><th id="1669">1669</th><td>    <a class="local col2 ref" href="#322MIB" title='MIB' data-ref="322MIB" data-ref-filename="322MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col3 ref" href="#323Reg" title='Reg' data-ref="323Reg" data-ref-filename="323Reg">Reg</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <a class="local col4 ref" href="#324Flags" title='Flags' data-ref="324Flags" data-ref-filename="324Flags">Flags</a>);</td></tr>
<tr><th id="1670">1670</th><td>}</td></tr>
<tr><th id="1671">1671</th><td></td></tr>
<tr><th id="1672">1672</th><td><i class="doc" data-doc="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandCMP_SWAP_64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">/// Expand a 64-bit CMP_SWAP to an ldrexd/strexd loop.</i></td></tr>
<tr><th id="1673">1673</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandCMP_SWAP_64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP_64' data-type='bool (anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP_64(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandCMP_SWAP_64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandCMP_SWAP_64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">ExpandCMP_SWAP_64</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="329MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="329MBB" data-ref-filename="329MBB">MBB</dfn>,</td></tr>
<tr><th id="1674">1674</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col0 decl" id="330MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="330MBBI" data-ref-filename="330MBBI">MBBI</dfn>,</td></tr>
<tr><th id="1675">1675</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col1 decl" id="331NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="331NextMBBI" data-ref-filename="331NextMBBI">NextMBBI</dfn>) {</td></tr>
<tr><th id="1676">1676</th><td>  <em>bool</em> <dfn class="local col2 decl" id="332IsThumb" title='IsThumb' data-type='bool' data-ref="332IsThumb" data-ref-filename="332IsThumb">IsThumb</dfn> = <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>();</td></tr>
<tr><th id="1677">1677</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="333MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="333MI" data-ref-filename="333MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col0 ref" href="#330MBBI" title='MBBI' data-ref="330MBBI" data-ref-filename="330MBBI">MBBI</a>;</td></tr>
<tr><th id="1678">1678</th><td>  <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col4 decl" id="334DL" title='DL' data-type='llvm::DebugLoc' data-ref="334DL" data-ref-filename="334DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col3 ref" href="#333MI" title='MI' data-ref="333MI" data-ref-filename="333MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1679">1679</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="335Dest" title='Dest' data-type='llvm::MachineOperand &amp;' data-ref="335Dest" data-ref-filename="335Dest">Dest</dfn> = <a class="local col3 ref" href="#333MI" title='MI' data-ref="333MI" data-ref-filename="333MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1680">1680</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="336TempReg" title='TempReg' data-type='llvm::Register' data-ref="336TempReg" data-ref-filename="336TempReg">TempReg</dfn> = <a class="local col3 ref" href="#333MI" title='MI' data-ref="333MI" data-ref-filename="333MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1681">1681</th><td>  <i>// Duplicating undef operands into 2 instructions does not guarantee the same</i></td></tr>
<tr><th id="1682">1682</th><td><i>  // value on both; However undef should be replaced by xzr anyway.</i></td></tr>
<tr><th id="1683">1683</th><td>  <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(!MI.getOperand(<var>2</var>).isUndef() &amp;&amp; <q>"cannot handle undef"</q>);</td></tr>
<tr><th id="1684">1684</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col7 decl" id="337AddrReg" title='AddrReg' data-type='llvm::Register' data-ref="337AddrReg" data-ref-filename="337AddrReg">AddrReg</dfn> = <a class="local col3 ref" href="#333MI" title='MI' data-ref="333MI" data-ref-filename="333MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1685">1685</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="338DesiredReg" title='DesiredReg' data-type='llvm::Register' data-ref="338DesiredReg" data-ref-filename="338DesiredReg">DesiredReg</dfn> = <a class="local col3 ref" href="#333MI" title='MI' data-ref="333MI" data-ref-filename="333MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1686">1686</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="339New" title='New' data-type='llvm::MachineOperand' data-ref="339New" data-ref-filename="339New">New</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_"></a><a class="local col3 ref" href="#333MI" title='MI' data-ref="333MI" data-ref-filename="333MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>);</td></tr>
<tr><th id="1687">1687</th><td>  <a class="local col9 ref" href="#339New" title='New' data-ref="339New" data-ref-filename="339New">New</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand9setIsKillEb" title='llvm::MachineOperand::setIsKill' data-ref="_ZN4llvm14MachineOperand9setIsKillEb" data-ref-filename="_ZN4llvm14MachineOperand9setIsKillEb">setIsKill</a>(<b>false</b>);</td></tr>
<tr><th id="1688">1688</th><td></td></tr>
<tr><th id="1689">1689</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="340DestLo" title='DestLo' data-type='llvm::Register' data-ref="340DestLo" data-ref-filename="340DestLo">DestLo</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#335Dest" title='Dest' data-ref="335Dest" data-ref-filename="335Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_0" title='llvm::ARM::gsub_0' data-ref="llvm::ARM::gsub_0" data-ref-filename="llvm..ARM..gsub_0">gsub_0</a>);</td></tr>
<tr><th id="1690">1690</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="341DestHi" title='DestHi' data-type='llvm::Register' data-ref="341DestHi" data-ref-filename="341DestHi">DestHi</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col5 ref" href="#335Dest" title='Dest' data-ref="335Dest" data-ref-filename="335Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_1" title='llvm::ARM::gsub_1' data-ref="llvm::ARM::gsub_1" data-ref-filename="llvm..ARM..gsub_1">gsub_1</a>);</td></tr>
<tr><th id="1691">1691</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="342DesiredLo" title='DesiredLo' data-type='llvm::Register' data-ref="342DesiredLo" data-ref-filename="342DesiredLo">DesiredLo</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#338DesiredReg" title='DesiredReg' data-ref="338DesiredReg" data-ref-filename="338DesiredReg">DesiredReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_0" title='llvm::ARM::gsub_0' data-ref="llvm::ARM::gsub_0" data-ref-filename="llvm..ARM..gsub_0">gsub_0</a>);</td></tr>
<tr><th id="1692">1692</th><td>  <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="343DesiredHi" title='DesiredHi' data-type='llvm::Register' data-ref="343DesiredHi" data-ref-filename="343DesiredHi">DesiredHi</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#338DesiredReg" title='DesiredReg' data-ref="338DesiredReg" data-ref-filename="338DesiredReg">DesiredReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_1" title='llvm::ARM::gsub_1' data-ref="llvm::ARM::gsub_1" data-ref-filename="llvm..ARM..gsub_1">gsub_1</a>);</td></tr>
<tr><th id="1693">1693</th><td></td></tr>
<tr><th id="1694">1694</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col4 decl" id="344MF" title='MF' data-type='llvm::MachineFunction *' data-ref="344MF" data-ref-filename="344MF">MF</dfn> = <a class="local col9 ref" href="#329MBB" title='MBB' data-ref="329MBB" data-ref-filename="329MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="1695">1695</th><td>  <em>auto</em> <dfn class="local col5 decl" id="345LoadCmpBB" title='LoadCmpBB' data-type='llvm::MachineBasicBlock *' data-ref="345LoadCmpBB" data-ref-filename="345LoadCmpBB">LoadCmpBB</dfn> = <a class="local col4 ref" href="#344MF" title='MF' data-ref="344MF" data-ref-filename="344MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" data-ref-filename="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col9 ref" href="#329MBB" title='MBB' data-ref="329MBB" data-ref-filename="329MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="1696">1696</th><td>  <em>auto</em> <dfn class="local col6 decl" id="346StoreBB" title='StoreBB' data-type='llvm::MachineBasicBlock *' data-ref="346StoreBB" data-ref-filename="346StoreBB">StoreBB</dfn> = <a class="local col4 ref" href="#344MF" title='MF' data-ref="344MF" data-ref-filename="344MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" data-ref-filename="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col9 ref" href="#329MBB" title='MBB' data-ref="329MBB" data-ref-filename="329MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="1697">1697</th><td>  <em>auto</em> <dfn class="local col7 decl" id="347DoneBB" title='DoneBB' data-type='llvm::MachineBasicBlock *' data-ref="347DoneBB" data-ref-filename="347DoneBB">DoneBB</dfn> = <a class="local col4 ref" href="#344MF" title='MF' data-ref="344MF" data-ref-filename="344MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" title='llvm::MachineFunction::CreateMachineBasicBlock' data-ref="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE" data-ref-filename="_ZN4llvm15MachineFunction23CreateMachineBasicBlockEPKNS_10BasicBlockE">CreateMachineBasicBlock</a>(<a class="local col9 ref" href="#329MBB" title='MBB' data-ref="329MBB" data-ref-filename="329MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" title='llvm::MachineBasicBlock::getBasicBlock' data-ref="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv" data-ref-filename="_ZNK4llvm17MachineBasicBlock13getBasicBlockEv">getBasicBlock</a>());</td></tr>
<tr><th id="1698">1698</th><td></td></tr>
<tr><th id="1699">1699</th><td>  <a class="local col4 ref" href="#344MF" title='MF' data-ref="344MF" data-ref-filename="344MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" data-ref-filename="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col9 ref" href="#329MBB" title='MBB' data-ref="329MBB" data-ref-filename="329MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col5 ref" href="#345LoadCmpBB" title='LoadCmpBB' data-ref="345LoadCmpBB" data-ref-filename="345LoadCmpBB">LoadCmpBB</a>);</td></tr>
<tr><th id="1700">1700</th><td>  <a class="local col4 ref" href="#344MF" title='MF' data-ref="344MF" data-ref-filename="344MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" data-ref-filename="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col5 ref" href="#345LoadCmpBB" title='LoadCmpBB' data-ref="345LoadCmpBB" data-ref-filename="345LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col6 ref" href="#346StoreBB" title='StoreBB' data-ref="346StoreBB" data-ref-filename="346StoreBB">StoreBB</a>);</td></tr>
<tr><th id="1701">1701</th><td>  <a class="local col4 ref" href="#344MF" title='MF' data-ref="344MF" data-ref-filename="344MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" title='llvm::MachineFunction::insert' data-ref="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_" data-ref-filename="_ZN4llvm15MachineFunction6insertENS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEEPS4_">insert</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ilist_iterator.h.html#57" title='llvm::ilist_iterator&lt;llvm::ilist_detail::node_options&lt;llvm::MachineBasicBlock, false, false, void&gt;, false, false&gt;::ilist_iterator' data-ref="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_" data-ref-filename="_ZN4llvm14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb0ELb0EvEELb0ELb0EEC1ERKS5_"></a><a class="ref fn" href="../../../include/llvm/ADT/ilist_iterator.h.html#_ZN4llvm14ilist_iteratorppEv" title='llvm::ilist_iterator::operator++' data-ref="_ZN4llvm14ilist_iteratorppEv" data-ref-filename="_ZN4llvm14ilist_iteratorppEv">++</a><a class="local col6 ref" href="#346StoreBB" title='StoreBB' data-ref="346StoreBB" data-ref-filename="346StoreBB">StoreBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/ADT/ilist_node.h.html#_ZN4llvm15ilist_node_impl11getIteratorEv" title='llvm::ilist_node_impl::getIterator' data-ref="_ZN4llvm15ilist_node_impl11getIteratorEv" data-ref-filename="_ZN4llvm15ilist_node_impl11getIteratorEv">getIterator</a>(), <a class="local col7 ref" href="#347DoneBB" title='DoneBB' data-ref="347DoneBB" data-ref-filename="347DoneBB">DoneBB</a>);</td></tr>
<tr><th id="1702">1702</th><td></td></tr>
<tr><th id="1703">1703</th><td>  <i>// .Lloadcmp:</i></td></tr>
<tr><th id="1704">1704</th><td><i>  //     ldrexd rDestLo, rDestHi, [rAddr]</i></td></tr>
<tr><th id="1705">1705</th><td><i>  //     cmp rDestLo, rDesiredLo</i></td></tr>
<tr><th id="1706">1706</th><td><i>  //     sbcs dead rTempReg, rDestHi, rDesiredHi</i></td></tr>
<tr><th id="1707">1707</th><td><i>  //     bne .Ldone</i></td></tr>
<tr><th id="1708">1708</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="348LDREXD" title='LDREXD' data-type='unsigned int' data-ref="348LDREXD" data-ref-filename="348LDREXD">LDREXD</dfn> = <a class="local col2 ref" href="#332IsThumb" title='IsThumb' data-ref="332IsThumb" data-ref-filename="332IsThumb">IsThumb</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDREXD" title='llvm::ARM::t2LDREXD' data-ref="llvm::ARM::t2LDREXD" data-ref-filename="llvm..ARM..t2LDREXD">t2LDREXD</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDREXD" title='llvm::ARM::LDREXD' data-ref="llvm::ARM::LDREXD" data-ref-filename="llvm..ARM..LDREXD">LDREXD</a>;</td></tr>
<tr><th id="1709">1709</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col9 decl" id="349MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="349MIB" data-ref-filename="349MIB">MIB</dfn>;</td></tr>
<tr><th id="1710">1710</th><td>  <a class="local col9 ref" href="#349MIB" title='MIB' data-ref="349MIB" data-ref-filename="349MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<a class="local col5 ref" href="#345LoadCmpBB" title='LoadCmpBB' data-ref="345LoadCmpBB" data-ref-filename="345LoadCmpBB">LoadCmpBB</a>, <a class="local col4 ref" href="#334DL" title='DL' data-ref="334DL" data-ref-filename="334DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#348LDREXD" title='LDREXD' data-ref="348LDREXD" data-ref-filename="348LDREXD">LDREXD</a>));</td></tr>
<tr><th id="1711">1711</th><td>  <a class="tu ref fn" href="#_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE" title='addExclusiveRegPair' data-use='c' data-ref="_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE">addExclusiveRegPair</a>(<span class='refarg'><a class="local col9 ref" href="#349MIB" title='MIB' data-ref="349MIB" data-ref-filename="349MIB">MIB</a></span>, <span class='refarg'><a class="local col5 ref" href="#335Dest" title='Dest' data-ref="335Dest" data-ref-filename="335Dest">Dest</a></span>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>, <a class="local col2 ref" href="#332IsThumb" title='IsThumb' data-ref="332IsThumb" data-ref-filename="332IsThumb">IsThumb</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>);</td></tr>
<tr><th id="1712">1712</th><td>  <a class="local col9 ref" href="#349MIB" title='MIB' data-ref="349MIB" data-ref-filename="349MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#337AddrReg" title='AddrReg' data-ref="337AddrReg" data-ref-filename="337AddrReg">AddrReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1713">1713</th><td></td></tr>
<tr><th id="1714">1714</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="350CMPrr" title='CMPrr' data-type='unsigned int' data-ref="350CMPrr" data-ref-filename="350CMPrr">CMPrr</dfn> = <a class="local col2 ref" href="#332IsThumb" title='IsThumb' data-ref="332IsThumb" data-ref-filename="332IsThumb">IsThumb</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tCMPhir" title='llvm::ARM::tCMPhir' data-ref="llvm::ARM::tCMPhir" data-ref-filename="llvm..ARM..tCMPhir">tCMPhir</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CMPrr" title='llvm::ARM::CMPrr' data-ref="llvm::ARM::CMPrr" data-ref-filename="llvm..ARM..CMPrr">CMPrr</a>;</td></tr>
<tr><th id="1715">1715</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<a class="local col5 ref" href="#345LoadCmpBB" title='LoadCmpBB' data-ref="345LoadCmpBB" data-ref-filename="345LoadCmpBB">LoadCmpBB</a>, <a class="local col4 ref" href="#334DL" title='DL' data-ref="334DL" data-ref-filename="334DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#350CMPrr" title='CMPrr' data-ref="350CMPrr" data-ref-filename="350CMPrr">CMPrr</a>))</td></tr>
<tr><th id="1716">1716</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#340DestLo" title='DestLo' data-ref="340DestLo" data-ref-filename="340DestLo">DestLo</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col5 ref" href="#335Dest" title='Dest' data-ref="335Dest" data-ref-filename="335Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()))</td></tr>
<tr><th id="1717">1717</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#342DesiredLo" title='DesiredLo' data-ref="342DesiredLo" data-ref-filename="342DesiredLo">DesiredLo</a>)</td></tr>
<tr><th id="1718">1718</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1719">1719</th><td></td></tr>
<tr><th id="1720">1720</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<a class="local col5 ref" href="#345LoadCmpBB" title='LoadCmpBB' data-ref="345LoadCmpBB" data-ref-filename="345LoadCmpBB">LoadCmpBB</a>, <a class="local col4 ref" href="#334DL" title='DL' data-ref="334DL" data-ref-filename="334DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#350CMPrr" title='CMPrr' data-ref="350CMPrr" data-ref-filename="350CMPrr">CMPrr</a>))</td></tr>
<tr><th id="1721">1721</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#341DestHi" title='DestHi' data-ref="341DestHi" data-ref-filename="341DestHi">DestHi</a>, <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col5 ref" href="#335Dest" title='Dest' data-ref="335Dest" data-ref-filename="335Dest">Dest</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>()))</td></tr>
<tr><th id="1722">1722</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#343DesiredHi" title='DesiredHi' data-ref="343DesiredHi" data-ref-filename="343DesiredHi">DesiredHi</a>)</td></tr>
<tr><th id="1723">1723</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::EQ" title='llvm::ARMCC::EQ' data-ref="llvm::ARMCC::EQ" data-ref-filename="llvm..ARMCC..EQ">EQ</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1724">1724</th><td></td></tr>
<tr><th id="1725">1725</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="351Bcc" title='Bcc' data-type='unsigned int' data-ref="351Bcc" data-ref-filename="351Bcc">Bcc</dfn> = <a class="local col2 ref" href="#332IsThumb" title='IsThumb' data-ref="332IsThumb" data-ref-filename="332IsThumb">IsThumb</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBcc" title='llvm::ARM::tBcc' data-ref="llvm::ARM::tBcc" data-ref-filename="llvm..ARM..tBcc">tBcc</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::Bcc" title='llvm::ARM::Bcc' data-ref="llvm::ARM::Bcc" data-ref-filename="llvm..ARM..Bcc">Bcc</a>;</td></tr>
<tr><th id="1726">1726</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<a class="local col5 ref" href="#345LoadCmpBB" title='LoadCmpBB' data-ref="345LoadCmpBB" data-ref-filename="345LoadCmpBB">LoadCmpBB</a>, <a class="local col4 ref" href="#334DL" title='DL' data-ref="334DL" data-ref-filename="334DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#351Bcc" title='Bcc' data-ref="351Bcc" data-ref-filename="351Bcc">Bcc</a>))</td></tr>
<tr><th id="1727">1727</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col7 ref" href="#347DoneBB" title='DoneBB' data-ref="347DoneBB" data-ref-filename="347DoneBB">DoneBB</a>)</td></tr>
<tr><th id="1728">1728</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::NE" title='llvm::ARMCC::NE' data-ref="llvm::ARMCC::NE" data-ref-filename="llvm..ARMCC..NE">NE</a>)</td></tr>
<tr><th id="1729">1729</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1730">1730</th><td>  <a class="local col5 ref" href="#345LoadCmpBB" title='LoadCmpBB' data-ref="345LoadCmpBB" data-ref-filename="345LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col7 ref" href="#347DoneBB" title='DoneBB' data-ref="347DoneBB" data-ref-filename="347DoneBB">DoneBB</a>);</td></tr>
<tr><th id="1731">1731</th><td>  <a class="local col5 ref" href="#345LoadCmpBB" title='LoadCmpBB' data-ref="345LoadCmpBB" data-ref-filename="345LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col6 ref" href="#346StoreBB" title='StoreBB' data-ref="346StoreBB" data-ref-filename="346StoreBB">StoreBB</a>);</td></tr>
<tr><th id="1732">1732</th><td></td></tr>
<tr><th id="1733">1733</th><td>  <i>// .Lstore:</i></td></tr>
<tr><th id="1734">1734</th><td><i>  //     strexd rTempReg, rNewLo, rNewHi, [rAddr]</i></td></tr>
<tr><th id="1735">1735</th><td><i>  //     cmp rTempReg, #0</i></td></tr>
<tr><th id="1736">1736</th><td><i>  //     bne .Lloadcmp</i></td></tr>
<tr><th id="1737">1737</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="352STREXD" title='STREXD' data-type='unsigned int' data-ref="352STREXD" data-ref-filename="352STREXD">STREXD</dfn> = <a class="local col2 ref" href="#332IsThumb" title='IsThumb' data-ref="332IsThumb" data-ref-filename="332IsThumb">IsThumb</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STREXD" title='llvm::ARM::t2STREXD' data-ref="llvm::ARM::t2STREXD" data-ref-filename="llvm..ARM..t2STREXD">t2STREXD</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STREXD" title='llvm::ARM::STREXD' data-ref="llvm::ARM::STREXD" data-ref-filename="llvm..ARM..STREXD">STREXD</a>;</td></tr>
<tr><th id="1738">1738</th><td>  <a class="local col9 ref" href="#349MIB" title='MIB' data-ref="349MIB" data-ref-filename="349MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<a class="local col6 ref" href="#346StoreBB" title='StoreBB' data-ref="346StoreBB" data-ref-filename="346StoreBB">StoreBB</a>, <a class="local col4 ref" href="#334DL" title='DL' data-ref="334DL" data-ref-filename="334DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#352STREXD" title='STREXD' data-ref="352STREXD" data-ref-filename="352STREXD">STREXD</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#336TempReg" title='TempReg' data-ref="336TempReg" data-ref-filename="336TempReg">TempReg</a>);</td></tr>
<tr><th id="1739">1739</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="353Flags" title='Flags' data-type='unsigned int' data-ref="353Flags" data-ref-filename="353Flags">Flags</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getKillRegStateEb" title='llvm::getKillRegState' data-ref="_ZN4llvm15getKillRegStateEb" data-ref-filename="_ZN4llvm15getKillRegStateEb">getKillRegState</a>(<a class="local col9 ref" href="#339New" title='New' data-ref="339New" data-ref-filename="339New">New</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>());</td></tr>
<tr><th id="1740">1740</th><td>  <a class="tu ref fn" href="#_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE" title='addExclusiveRegPair' data-use='c' data-ref="_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE" data-ref-filename="_ZL19addExclusiveRegPairRN4llvm19MachineInstrBuilderERNS_14MachineOperandEjbPKNS_18TargetRegisterInfoE">addExclusiveRegPair</a>(<span class='refarg'><a class="local col9 ref" href="#349MIB" title='MIB' data-ref="349MIB" data-ref-filename="349MIB">MIB</a></span>, <span class='refarg'><a class="local col9 ref" href="#339New" title='New' data-ref="339New" data-ref-filename="339New">New</a></span>, <a class="local col3 ref" href="#353Flags" title='Flags' data-ref="353Flags" data-ref-filename="353Flags">Flags</a>, <a class="local col2 ref" href="#332IsThumb" title='IsThumb' data-ref="332IsThumb" data-ref-filename="332IsThumb">IsThumb</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>);</td></tr>
<tr><th id="1741">1741</th><td>  <a class="local col9 ref" href="#349MIB" title='MIB' data-ref="349MIB" data-ref-filename="349MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col7 ref" href="#337AddrReg" title='AddrReg' data-ref="337AddrReg" data-ref-filename="337AddrReg">AddrReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1742">1742</th><td></td></tr>
<tr><th id="1743">1743</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="354CMPri" title='CMPri' data-type='unsigned int' data-ref="354CMPri" data-ref-filename="354CMPri">CMPri</dfn> = <a class="local col2 ref" href="#332IsThumb" title='IsThumb' data-ref="332IsThumb" data-ref-filename="332IsThumb">IsThumb</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2CMPri" title='llvm::ARM::t2CMPri' data-ref="llvm::ARM::t2CMPri" data-ref-filename="llvm..ARM..t2CMPri">t2CMPri</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CMPri" title='llvm::ARM::CMPri' data-ref="llvm::ARM::CMPri" data-ref-filename="llvm..ARM..CMPri">CMPri</a>;</td></tr>
<tr><th id="1744">1744</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<a class="local col6 ref" href="#346StoreBB" title='StoreBB' data-ref="346StoreBB" data-ref-filename="346StoreBB">StoreBB</a>, <a class="local col4 ref" href="#334DL" title='DL' data-ref="334DL" data-ref-filename="334DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#354CMPri" title='CMPri' data-ref="354CMPri" data-ref-filename="354CMPri">CMPri</a>))</td></tr>
<tr><th id="1745">1745</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#336TempReg" title='TempReg' data-ref="336TempReg" data-ref-filename="336TempReg">TempReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="1746">1746</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>)</td></tr>
<tr><th id="1747">1747</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1748">1748</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIEPNS_17MachineBasicBlockERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<a class="local col6 ref" href="#346StoreBB" title='StoreBB' data-ref="346StoreBB" data-ref-filename="346StoreBB">StoreBB</a>, <a class="local col4 ref" href="#334DL" title='DL' data-ref="334DL" data-ref-filename="334DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#351Bcc" title='Bcc' data-ref="351Bcc" data-ref-filename="351Bcc">Bcc</a>))</td></tr>
<tr><th id="1749">1749</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" title='llvm::MachineInstrBuilder::addMBB' data-ref="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addMBBEPNS_17MachineBasicBlockEj">addMBB</a>(<a class="local col5 ref" href="#345LoadCmpBB" title='LoadCmpBB' data-ref="345LoadCmpBB" data-ref-filename="345LoadCmpBB">LoadCmpBB</a>)</td></tr>
<tr><th id="1750">1750</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::NE" title='llvm::ARMCC::NE' data-ref="llvm::ARMCC::NE" data-ref-filename="llvm..ARMCC..NE">NE</a>)</td></tr>
<tr><th id="1751">1751</th><td>      .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1752">1752</th><td>  <a class="local col6 ref" href="#346StoreBB" title='StoreBB' data-ref="346StoreBB" data-ref-filename="346StoreBB">StoreBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col5 ref" href="#345LoadCmpBB" title='LoadCmpBB' data-ref="345LoadCmpBB" data-ref-filename="345LoadCmpBB">LoadCmpBB</a>);</td></tr>
<tr><th id="1753">1753</th><td>  <a class="local col6 ref" href="#346StoreBB" title='StoreBB' data-ref="346StoreBB" data-ref-filename="346StoreBB">StoreBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col7 ref" href="#347DoneBB" title='DoneBB' data-ref="347DoneBB" data-ref-filename="347DoneBB">DoneBB</a>);</td></tr>
<tr><th id="1754">1754</th><td></td></tr>
<tr><th id="1755">1755</th><td>  <a class="local col7 ref" href="#347DoneBB" title='DoneBB' data-ref="347DoneBB" data-ref-filename="347DoneBB">DoneBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" title='llvm::MachineBasicBlock::splice' data-ref="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_" data-ref-filename="_ZN4llvm17MachineBasicBlock6spliceENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPS0_S3_S3_">splice</a>(<a class="local col7 ref" href="#347DoneBB" title='DoneBB' data-ref="347DoneBB" data-ref-filename="347DoneBB">DoneBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), &amp;<a class="local col9 ref" href="#329MBB" title='MBB' data-ref="329MBB" data-ref-filename="329MBB">MBB</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" title='llvm::MachineInstrBundleIterator::MachineInstrBundleIterator&lt;Ty, IsReverse&gt;' data-ref="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorC1ENS_32MachineInstrBundleIteratorTraitsIT_XT0_EE14instr_iterator9referenceE"></a><a class="local col3 ref" href="#333MI" title='MI' data-ref="333MI" data-ref-filename="333MI">MI</a>, <a class="local col9 ref" href="#329MBB" title='MBB' data-ref="329MBB" data-ref-filename="329MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>());</td></tr>
<tr><th id="1756">1756</th><td>  <a class="local col7 ref" href="#347DoneBB" title='DoneBB' data-ref="347DoneBB" data-ref-filename="347DoneBB">DoneBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_" title='llvm::MachineBasicBlock::transferSuccessors' data-ref="_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_" data-ref-filename="_ZN4llvm17MachineBasicBlock18transferSuccessorsEPS0_">transferSuccessors</a>(&amp;<a class="local col9 ref" href="#329MBB" title='MBB' data-ref="329MBB" data-ref-filename="329MBB">MBB</a>);</td></tr>
<tr><th id="1757">1757</th><td></td></tr>
<tr><th id="1758">1758</th><td>  <a class="local col9 ref" href="#329MBB" title='MBB' data-ref="329MBB" data-ref-filename="329MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" title='llvm::MachineBasicBlock::addSuccessor' data-ref="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE" data-ref-filename="_ZN4llvm17MachineBasicBlock12addSuccessorEPS0_NS_17BranchProbabilityE">addSuccessor</a>(<a class="local col5 ref" href="#345LoadCmpBB" title='LoadCmpBB' data-ref="345LoadCmpBB" data-ref-filename="345LoadCmpBB">LoadCmpBB</a>);</td></tr>
<tr><th id="1759">1759</th><td></td></tr>
<tr><th id="1760">1760</th><td>  <a class="local col1 ref" href="#331NextMBBI" title='NextMBBI' data-ref="331NextMBBI" data-ref-filename="331NextMBBI">NextMBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col9 ref" href="#329MBB" title='MBB' data-ref="329MBB" data-ref-filename="329MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="1761">1761</th><td>  <a class="local col3 ref" href="#333MI" title='MI' data-ref="333MI" data-ref-filename="333MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1762">1762</th><td></td></tr>
<tr><th id="1763">1763</th><td>  <i>// Recompute livein lists.</i></td></tr>
<tr><th id="1764">1764</th><td>  <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1Ev" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1Ev" data-ref-filename="_ZN4llvm12LivePhysRegsC1Ev"></a><dfn class="local col5 decl" id="355LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="355LiveRegs" data-ref-filename="355LiveRegs">LiveRegs</dfn>;</td></tr>
<tr><th id="1765">1765</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col5 ref" href="#355LiveRegs" title='LiveRegs' data-ref="355LiveRegs" data-ref-filename="355LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col7 ref" href="#347DoneBB" title='DoneBB' data-ref="347DoneBB" data-ref-filename="347DoneBB">DoneBB</a></span>);</td></tr>
<tr><th id="1766">1766</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col5 ref" href="#355LiveRegs" title='LiveRegs' data-ref="355LiveRegs" data-ref-filename="355LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col6 ref" href="#346StoreBB" title='StoreBB' data-ref="346StoreBB" data-ref-filename="346StoreBB">StoreBB</a></span>);</td></tr>
<tr><th id="1767">1767</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col5 ref" href="#355LiveRegs" title='LiveRegs' data-ref="355LiveRegs" data-ref-filename="355LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#345LoadCmpBB" title='LoadCmpBB' data-ref="345LoadCmpBB" data-ref-filename="345LoadCmpBB">LoadCmpBB</a></span>);</td></tr>
<tr><th id="1768">1768</th><td>  <i>// Do an extra pass around the loop to get loop carried registers right.</i></td></tr>
<tr><th id="1769">1769</th><td>  <a class="local col6 ref" href="#346StoreBB" title='StoreBB' data-ref="346StoreBB" data-ref-filename="346StoreBB">StoreBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12clearLiveInsEv" title='llvm::MachineBasicBlock::clearLiveIns' data-ref="_ZN4llvm17MachineBasicBlock12clearLiveInsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock12clearLiveInsEv">clearLiveIns</a>();</td></tr>
<tr><th id="1770">1770</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col5 ref" href="#355LiveRegs" title='LiveRegs' data-ref="355LiveRegs" data-ref-filename="355LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col6 ref" href="#346StoreBB" title='StoreBB' data-ref="346StoreBB" data-ref-filename="346StoreBB">StoreBB</a></span>);</td></tr>
<tr><th id="1771">1771</th><td>  <a class="local col5 ref" href="#345LoadCmpBB" title='LoadCmpBB' data-ref="345LoadCmpBB" data-ref-filename="345LoadCmpBB">LoadCmpBB</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock12clearLiveInsEv" title='llvm::MachineBasicBlock::clearLiveIns' data-ref="_ZN4llvm17MachineBasicBlock12clearLiveInsEv" data-ref-filename="_ZN4llvm17MachineBasicBlock12clearLiveInsEv">clearLiveIns</a>();</td></tr>
<tr><th id="1772">1772</th><td>  <a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" title='llvm::computeAndAddLiveIns' data-ref="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm20computeAndAddLiveInsERNS_12LivePhysRegsERNS_17MachineBasicBlockE">computeAndAddLiveIns</a>(<span class='refarg'><a class="local col5 ref" href="#355LiveRegs" title='LiveRegs' data-ref="355LiveRegs" data-ref-filename="355LiveRegs">LiveRegs</a></span>, <span class='refarg'>*<a class="local col5 ref" href="#345LoadCmpBB" title='LoadCmpBB' data-ref="345LoadCmpBB" data-ref-filename="345LoadCmpBB">LoadCmpBB</a></span>);</td></tr>
<tr><th id="1773">1773</th><td></td></tr>
<tr><th id="1774">1774</th><td>  <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1775">1775</th><td>}</td></tr>
<tr><th id="1776">1776</th><td></td></tr>
<tr><th id="1777">1777</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL19CMSEPushCalleeSavesRKN4llvm15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiRKNS_12LivePhysRegsEb" title='CMSEPushCalleeSaves' data-type='void CMSEPushCalleeSaves(const llvm::TargetInstrInfo &amp; TII, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, int JumpReg, const llvm::LivePhysRegs &amp; LiveRegs, bool Thumb1Only)' data-ref="_ZL19CMSEPushCalleeSavesRKN4llvm15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiRKNS_12LivePhysRegsEb" data-ref-filename="_ZL19CMSEPushCalleeSavesRKN4llvm15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiRKNS_12LivePhysRegsEb">CMSEPushCalleeSaves</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col6 decl" id="356TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="356TII" data-ref-filename="356TII">TII</dfn>,</td></tr>
<tr><th id="1778">1778</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col7 decl" id="357MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="357MBB" data-ref-filename="357MBB">MBB</dfn>,</td></tr>
<tr><th id="1779">1779</th><td>                                <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col8 decl" id="358MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="358MBBI" data-ref-filename="358MBBI">MBBI</dfn>, <em>int</em> <dfn class="local col9 decl" id="359JumpReg" title='JumpReg' data-type='int' data-ref="359JumpReg" data-ref-filename="359JumpReg">JumpReg</dfn>,</td></tr>
<tr><th id="1780">1780</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> &amp;<dfn class="local col0 decl" id="360LiveRegs" title='LiveRegs' data-type='const llvm::LivePhysRegs &amp;' data-ref="360LiveRegs" data-ref-filename="360LiveRegs">LiveRegs</dfn>, <em>bool</em> <dfn class="local col1 decl" id="361Thumb1Only" title='Thumb1Only' data-type='bool' data-ref="361Thumb1Only" data-ref-filename="361Thumb1Only">Thumb1Only</dfn>) {</td></tr>
<tr><th id="1781">1781</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col2 decl" id="362DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="362DL" data-ref-filename="362DL">DL</dfn> = <a class="local col8 ref" href="#358MBBI" title='MBBI' data-ref="358MBBI" data-ref-filename="358MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1782">1782</th><td>  <b>if</b> (<a class="local col1 ref" href="#361Thumb1Only" title='Thumb1Only' data-ref="361Thumb1Only" data-ref-filename="361Thumb1Only">Thumb1Only</a>) { <i>// push Lo and Hi regs separately</i></td></tr>
<tr><th id="1783">1783</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="363PushMIB" title='PushMIB' data-type='llvm::MachineInstrBuilder' data-ref="363PushMIB" data-ref-filename="363PushMIB">PushMIB</dfn> =</td></tr>
<tr><th id="1784">1784</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#357MBB" title='MBB' data-ref="357MBB" data-ref-filename="357MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#358MBBI" title='MBBI' data-ref="358MBBI" data-ref-filename="358MBBI">MBBI</a>, <a class="local col2 ref" href="#362DL" title='DL' data-ref="362DL" data-ref-filename="362DL">DL</a>, <a class="local col6 ref" href="#356TII" title='TII' data-ref="356TII" data-ref-filename="356TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPUSH" title='llvm::ARM::tPUSH' data-ref="llvm::ARM::tPUSH" data-ref-filename="llvm..ARM..tPUSH">tPUSH</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1785">1785</th><td>    <b>for</b> (<em>int</em> <dfn class="local col4 decl" id="364Reg" title='Reg' data-type='int' data-ref="364Reg" data-ref-filename="364Reg">Reg</dfn> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R4" title='llvm::ARM::R4' data-ref="llvm::ARM::R4" data-ref-filename="llvm..ARM..R4">R4</a>; <a class="local col4 ref" href="#364Reg" title='Reg' data-ref="364Reg" data-ref-filename="364Reg">Reg</a> &lt; <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R8" title='llvm::ARM::R8' data-ref="llvm::ARM::R8" data-ref-filename="llvm..ARM..R8">R8</a>; ++<a class="local col4 ref" href="#364Reg" title='Reg' data-ref="364Reg" data-ref-filename="364Reg">Reg</a>) {</td></tr>
<tr><th id="1786">1786</th><td>      <a class="local col3 ref" href="#363PushMIB" title='PushMIB' data-ref="363PushMIB" data-ref-filename="363PushMIB">PushMIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(</td></tr>
<tr><th id="1787">1787</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col4 ref" href="#364Reg" title='Reg' data-ref="364Reg" data-ref-filename="364Reg">Reg</a>, <a class="local col4 ref" href="#364Reg" title='Reg' data-ref="364Reg" data-ref-filename="364Reg">Reg</a> == <a class="local col9 ref" href="#359JumpReg" title='JumpReg' data-ref="359JumpReg" data-ref-filename="359JumpReg">JumpReg</a> || <a class="local col0 ref" href="#360LiveRegs" title='LiveRegs' data-ref="360LiveRegs" data-ref-filename="360LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs8containsEt" title='llvm::LivePhysRegs::contains' data-ref="_ZNK4llvm12LivePhysRegs8containsEt" data-ref-filename="_ZNK4llvm12LivePhysRegs8containsEt">contains</a>(<a class="local col4 ref" href="#364Reg" title='Reg' data-ref="364Reg" data-ref-filename="364Reg">Reg</a>) ? <var>0</var> : <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>);</td></tr>
<tr><th id="1788">1788</th><td>    }</td></tr>
<tr><th id="1789">1789</th><td></td></tr>
<tr><th id="1790">1790</th><td>    <i>// Thumb1 can only tPUSH low regs, so we copy the high regs to the low</i></td></tr>
<tr><th id="1791">1791</th><td><i>    // regs that we just saved and push the low regs again, taking care to</i></td></tr>
<tr><th id="1792">1792</th><td><i>    // not clobber JumpReg. If JumpReg is one of the low registers, push first</i></td></tr>
<tr><th id="1793">1793</th><td><i>    // the values of r9-r11, and then r8. That would leave them ordered in</i></td></tr>
<tr><th id="1794">1794</th><td><i>    // memory, and allow us to later pop them with a single instructions.</i></td></tr>
<tr><th id="1795">1795</th><td><i>    // FIXME: Could also use any of r0-r3 that are free (including in the</i></td></tr>
<tr><th id="1796">1796</th><td><i>    // first PUSH above).</i></td></tr>
<tr><th id="1797">1797</th><td>    <b>for</b> (<em>int</em> <dfn class="local col5 decl" id="365LoReg" title='LoReg' data-type='int' data-ref="365LoReg" data-ref-filename="365LoReg">LoReg</dfn> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R7" title='llvm::ARM::R7' data-ref="llvm::ARM::R7" data-ref-filename="llvm..ARM..R7">R7</a>, <dfn class="local col6 decl" id="366HiReg" title='HiReg' data-type='int' data-ref="366HiReg" data-ref-filename="366HiReg">HiReg</dfn> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R11" title='llvm::ARM::R11' data-ref="llvm::ARM::R11" data-ref-filename="llvm..ARM..R11">R11</a>; <a class="local col5 ref" href="#365LoReg" title='LoReg' data-ref="365LoReg" data-ref-filename="365LoReg">LoReg</a> &gt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R4" title='llvm::ARM::R4' data-ref="llvm::ARM::R4" data-ref-filename="llvm..ARM..R4">R4</a>; --<a class="local col5 ref" href="#365LoReg" title='LoReg' data-ref="365LoReg" data-ref-filename="365LoReg">LoReg</a>) {</td></tr>
<tr><th id="1798">1798</th><td>      <b>if</b> (<a class="local col9 ref" href="#359JumpReg" title='JumpReg' data-ref="359JumpReg" data-ref-filename="359JumpReg">JumpReg</a> == <a class="local col5 ref" href="#365LoReg" title='LoReg' data-ref="365LoReg" data-ref-filename="365LoReg">LoReg</a>)</td></tr>
<tr><th id="1799">1799</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1800">1800</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#357MBB" title='MBB' data-ref="357MBB" data-ref-filename="357MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#358MBBI" title='MBBI' data-ref="358MBBI" data-ref-filename="358MBBI">MBBI</a>, <a class="local col2 ref" href="#362DL" title='DL' data-ref="362DL" data-ref-filename="362DL">DL</a>, <a class="local col6 ref" href="#356TII" title='TII' data-ref="356TII" data-ref-filename="356TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tMOVr" title='llvm::ARM::tMOVr' data-ref="llvm::ARM::tMOVr" data-ref-filename="llvm..ARM..tMOVr">tMOVr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#365LoReg" title='LoReg' data-ref="365LoReg" data-ref-filename="365LoReg">LoReg</a>)</td></tr>
<tr><th id="1801">1801</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col6 ref" href="#366HiReg" title='HiReg' data-ref="366HiReg" data-ref-filename="366HiReg">HiReg</a>, <a class="local col0 ref" href="#360LiveRegs" title='LiveRegs' data-ref="360LiveRegs" data-ref-filename="360LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs8containsEt" title='llvm::LivePhysRegs::contains' data-ref="_ZNK4llvm12LivePhysRegs8containsEt" data-ref-filename="_ZNK4llvm12LivePhysRegs8containsEt">contains</a>(<a class="local col6 ref" href="#366HiReg" title='HiReg' data-ref="366HiReg" data-ref-filename="366HiReg">HiReg</a>) ? <var>0</var> : <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="1802">1802</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1803">1803</th><td>      --<a class="local col6 ref" href="#366HiReg" title='HiReg' data-ref="366HiReg" data-ref-filename="366HiReg">HiReg</a>;</td></tr>
<tr><th id="1804">1804</th><td>    }</td></tr>
<tr><th id="1805">1805</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="367PushMIB2" title='PushMIB2' data-type='llvm::MachineInstrBuilder' data-ref="367PushMIB2" data-ref-filename="367PushMIB2">PushMIB2</dfn> =</td></tr>
<tr><th id="1806">1806</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#357MBB" title='MBB' data-ref="357MBB" data-ref-filename="357MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#358MBBI" title='MBBI' data-ref="358MBBI" data-ref-filename="358MBBI">MBBI</a>, <a class="local col2 ref" href="#362DL" title='DL' data-ref="362DL" data-ref-filename="362DL">DL</a>, <a class="local col6 ref" href="#356TII" title='TII' data-ref="356TII" data-ref-filename="356TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPUSH" title='llvm::ARM::tPUSH' data-ref="llvm::ARM::tPUSH" data-ref-filename="llvm..ARM..tPUSH">tPUSH</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1807">1807</th><td>    <b>for</b> (<em>int</em> <dfn class="local col8 decl" id="368Reg" title='Reg' data-type='int' data-ref="368Reg" data-ref-filename="368Reg">Reg</dfn> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R4" title='llvm::ARM::R4' data-ref="llvm::ARM::R4" data-ref-filename="llvm..ARM..R4">R4</a>; <a class="local col8 ref" href="#368Reg" title='Reg' data-ref="368Reg" data-ref-filename="368Reg">Reg</a> &lt; <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R8" title='llvm::ARM::R8' data-ref="llvm::ARM::R8" data-ref-filename="llvm..ARM..R8">R8</a>; ++<a class="local col8 ref" href="#368Reg" title='Reg' data-ref="368Reg" data-ref-filename="368Reg">Reg</a>) {</td></tr>
<tr><th id="1808">1808</th><td>      <b>if</b> (<a class="local col8 ref" href="#368Reg" title='Reg' data-ref="368Reg" data-ref-filename="368Reg">Reg</a> == <a class="local col9 ref" href="#359JumpReg" title='JumpReg' data-ref="359JumpReg" data-ref-filename="359JumpReg">JumpReg</a>)</td></tr>
<tr><th id="1809">1809</th><td>        <b>continue</b>;</td></tr>
<tr><th id="1810">1810</th><td>      <a class="local col7 ref" href="#367PushMIB2" title='PushMIB2' data-ref="367PushMIB2" data-ref-filename="367PushMIB2">PushMIB2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col8 ref" href="#368Reg" title='Reg' data-ref="368Reg" data-ref-filename="368Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1811">1811</th><td>    }</td></tr>
<tr><th id="1812">1812</th><td></td></tr>
<tr><th id="1813">1813</th><td>    <i>// If we couldn't use a low register for temporary storage (because it was</i></td></tr>
<tr><th id="1814">1814</th><td><i>    // the JumpReg), use r4 or r5, whichever is not JumpReg. It has already been</i></td></tr>
<tr><th id="1815">1815</th><td><i>    // saved.</i></td></tr>
<tr><th id="1816">1816</th><td>    <b>if</b> (<a class="local col9 ref" href="#359JumpReg" title='JumpReg' data-ref="359JumpReg" data-ref-filename="359JumpReg">JumpReg</a> &gt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R4" title='llvm::ARM::R4' data-ref="llvm::ARM::R4" data-ref-filename="llvm..ARM..R4">R4</a> &amp;&amp; <a class="local col9 ref" href="#359JumpReg" title='JumpReg' data-ref="359JumpReg" data-ref-filename="359JumpReg">JumpReg</a> &lt;= <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R7" title='llvm::ARM::R7' data-ref="llvm::ARM::R7" data-ref-filename="llvm..ARM..R7">R7</a>) {</td></tr>
<tr><th id="1817">1817</th><td>      <em>int</em> <dfn class="local col9 decl" id="369LoReg" title='LoReg' data-type='int' data-ref="369LoReg" data-ref-filename="369LoReg">LoReg</dfn> = <a class="local col9 ref" href="#359JumpReg" title='JumpReg' data-ref="359JumpReg" data-ref-filename="359JumpReg">JumpReg</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R4" title='llvm::ARM::R4' data-ref="llvm::ARM::R4" data-ref-filename="llvm..ARM..R4">R4</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R5" title='llvm::ARM::R5' data-ref="llvm::ARM::R5" data-ref-filename="llvm..ARM..R5">R5</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R4" title='llvm::ARM::R4' data-ref="llvm::ARM::R4" data-ref-filename="llvm..ARM..R4">R4</a>;</td></tr>
<tr><th id="1818">1818</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#357MBB" title='MBB' data-ref="357MBB" data-ref-filename="357MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#358MBBI" title='MBBI' data-ref="358MBBI" data-ref-filename="358MBBI">MBBI</a>, <a class="local col2 ref" href="#362DL" title='DL' data-ref="362DL" data-ref-filename="362DL">DL</a>, <a class="local col6 ref" href="#356TII" title='TII' data-ref="356TII" data-ref-filename="356TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tMOVr" title='llvm::ARM::tMOVr' data-ref="llvm::ARM::tMOVr" data-ref-filename="llvm..ARM..tMOVr">tMOVr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#369LoReg" title='LoReg' data-ref="369LoReg" data-ref-filename="369LoReg">LoReg</a>)</td></tr>
<tr><th id="1819">1819</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R8" title='llvm::ARM::R8' data-ref="llvm::ARM::R8" data-ref-filename="llvm..ARM..R8">R8</a>, <a class="local col0 ref" href="#360LiveRegs" title='LiveRegs' data-ref="360LiveRegs" data-ref-filename="360LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs8containsEt" title='llvm::LivePhysRegs::contains' data-ref="_ZNK4llvm12LivePhysRegs8containsEt" data-ref-filename="_ZNK4llvm12LivePhysRegs8containsEt">contains</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R8" title='llvm::ARM::R8' data-ref="llvm::ARM::R8" data-ref-filename="llvm..ARM..R8">R8</a>) ? <var>0</var> : <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>)</td></tr>
<tr><th id="1820">1820</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1821">1821</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#357MBB" title='MBB' data-ref="357MBB" data-ref-filename="357MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#358MBBI" title='MBBI' data-ref="358MBBI" data-ref-filename="358MBBI">MBBI</a>, <a class="local col2 ref" href="#362DL" title='DL' data-ref="362DL" data-ref-filename="362DL">DL</a>, <a class="local col6 ref" href="#356TII" title='TII' data-ref="356TII" data-ref-filename="356TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPUSH" title='llvm::ARM::tPUSH' data-ref="llvm::ARM::tPUSH" data-ref-filename="llvm..ARM..tPUSH">tPUSH</a>))</td></tr>
<tr><th id="1822">1822</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="1823">1823</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col9 ref" href="#369LoReg" title='LoReg' data-ref="369LoReg" data-ref-filename="369LoReg">LoReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1824">1824</th><td>    }</td></tr>
<tr><th id="1825">1825</th><td>  } <b>else</b> { <i>// push Lo and Hi registers with a single instruction</i></td></tr>
<tr><th id="1826">1826</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="370PushMIB" title='PushMIB' data-type='llvm::MachineInstrBuilder' data-ref="370PushMIB" data-ref-filename="370PushMIB">PushMIB</dfn> =</td></tr>
<tr><th id="1827">1827</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col7 ref" href="#357MBB" title='MBB' data-ref="357MBB" data-ref-filename="357MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col8 ref" href="#358MBBI" title='MBBI' data-ref="358MBBI" data-ref-filename="358MBBI">MBBI</a>, <a class="local col2 ref" href="#362DL" title='DL' data-ref="362DL" data-ref-filename="362DL">DL</a>, <a class="local col6 ref" href="#356TII" title='TII' data-ref="356TII" data-ref-filename="356TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STMDB_UPD" title='llvm::ARM::t2STMDB_UPD' data-ref="llvm::ARM::t2STMDB_UPD" data-ref-filename="llvm..ARM..t2STMDB_UPD">t2STMDB_UPD</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1828">1828</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1829">1829</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1830">1830</th><td>    <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="371Reg" title='Reg' data-type='int' data-ref="371Reg" data-ref-filename="371Reg">Reg</dfn> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R4" title='llvm::ARM::R4' data-ref="llvm::ARM::R4" data-ref-filename="llvm..ARM..R4">R4</a>; <a class="local col1 ref" href="#371Reg" title='Reg' data-ref="371Reg" data-ref-filename="371Reg">Reg</a> &lt; <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R12" title='llvm::ARM::R12' data-ref="llvm::ARM::R12" data-ref-filename="llvm..ARM..R12">R12</a>; ++<a class="local col1 ref" href="#371Reg" title='Reg' data-ref="371Reg" data-ref-filename="371Reg">Reg</a>) {</td></tr>
<tr><th id="1831">1831</th><td>      <a class="local col0 ref" href="#370PushMIB" title='PushMIB' data-ref="370PushMIB" data-ref-filename="370PushMIB">PushMIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(</td></tr>
<tr><th id="1832">1832</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col1 ref" href="#371Reg" title='Reg' data-ref="371Reg" data-ref-filename="371Reg">Reg</a>, <a class="local col1 ref" href="#371Reg" title='Reg' data-ref="371Reg" data-ref-filename="371Reg">Reg</a> == <a class="local col9 ref" href="#359JumpReg" title='JumpReg' data-ref="359JumpReg" data-ref-filename="359JumpReg">JumpReg</a> || <a class="local col0 ref" href="#360LiveRegs" title='LiveRegs' data-ref="360LiveRegs" data-ref-filename="360LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZNK4llvm12LivePhysRegs8containsEt" title='llvm::LivePhysRegs::contains' data-ref="_ZNK4llvm12LivePhysRegs8containsEt" data-ref-filename="_ZNK4llvm12LivePhysRegs8containsEt">contains</a>(<a class="local col1 ref" href="#371Reg" title='Reg' data-ref="371Reg" data-ref-filename="371Reg">Reg</a>) ? <var>0</var> : <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>);</td></tr>
<tr><th id="1833">1833</th><td>    }</td></tr>
<tr><th id="1834">1834</th><td>  }</td></tr>
<tr><th id="1835">1835</th><td>}</td></tr>
<tr><th id="1836">1836</th><td></td></tr>
<tr><th id="1837">1837</th><td><em>static</em> <em>void</em> <dfn class="tu decl def fn" id="_ZL18CMSEPopCalleeSavesRKN4llvm15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" title='CMSEPopCalleeSaves' data-type='void CMSEPopCalleeSaves(const llvm::TargetInstrInfo &amp; TII, llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, int JumpReg, bool Thumb1Only)' data-ref="_ZL18CMSEPopCalleeSavesRKN4llvm15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" data-ref-filename="_ZL18CMSEPopCalleeSavesRKN4llvm15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib">CMSEPopCalleeSaves</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo" data-ref-filename="llvm..TargetInstrInfo">TargetInstrInfo</a> &amp;<dfn class="local col2 decl" id="372TII" title='TII' data-type='const llvm::TargetInstrInfo &amp;' data-ref="372TII" data-ref-filename="372TII">TII</dfn>,</td></tr>
<tr><th id="1838">1838</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="373MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="373MBB" data-ref-filename="373MBB">MBB</dfn>,</td></tr>
<tr><th id="1839">1839</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="374MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="374MBBI" data-ref-filename="374MBBI">MBBI</dfn>, <em>int</em> <dfn class="local col5 decl" id="375JumpReg" title='JumpReg' data-type='int' data-ref="375JumpReg" data-ref-filename="375JumpReg">JumpReg</dfn>,</td></tr>
<tr><th id="1840">1840</th><td>                               <em>bool</em> <dfn class="local col6 decl" id="376Thumb1Only" title='Thumb1Only' data-type='bool' data-ref="376Thumb1Only" data-ref-filename="376Thumb1Only">Thumb1Only</dfn>) {</td></tr>
<tr><th id="1841">1841</th><td>  <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> &amp;<dfn class="local col7 decl" id="377DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="377DL" data-ref-filename="377DL">DL</dfn> = <a class="local col4 ref" href="#374MBBI" title='MBBI' data-ref="374MBBI" data-ref-filename="374MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1842">1842</th><td>  <b>if</b> (<a class="local col6 ref" href="#376Thumb1Only" title='Thumb1Only' data-ref="376Thumb1Only" data-ref-filename="376Thumb1Only">Thumb1Only</a>) {</td></tr>
<tr><th id="1843">1843</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="378PopMIB" title='PopMIB' data-type='llvm::MachineInstrBuilder' data-ref="378PopMIB" data-ref-filename="378PopMIB">PopMIB</dfn> =</td></tr>
<tr><th id="1844">1844</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#373MBB" title='MBB' data-ref="373MBB" data-ref-filename="373MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#374MBBI" title='MBBI' data-ref="374MBBI" data-ref-filename="374MBBI">MBBI</a>, <a class="local col7 ref" href="#377DL" title='DL' data-ref="377DL" data-ref-filename="377DL">DL</a>, <a class="local col2 ref" href="#372TII" title='TII' data-ref="372TII" data-ref-filename="372TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPOP" title='llvm::ARM::tPOP' data-ref="llvm::ARM::tPOP" data-ref-filename="llvm..ARM..tPOP">tPOP</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1845">1845</th><td>    <b>for</b> (<em>int</em> <dfn class="local col9 decl" id="379R" title='R' data-type='int' data-ref="379R" data-ref-filename="379R">R</dfn> = <var>0</var>; <a class="local col9 ref" href="#379R" title='R' data-ref="379R" data-ref-filename="379R">R</a> &lt; <var>4</var>; ++<a class="local col9 ref" href="#379R" title='R' data-ref="379R" data-ref-filename="379R">R</a>) {</td></tr>
<tr><th id="1846">1846</th><td>      <a class="local col8 ref" href="#378PopMIB" title='PopMIB' data-ref="378PopMIB" data-ref-filename="378PopMIB">PopMIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R4" title='llvm::ARM::R4' data-ref="llvm::ARM::R4" data-ref-filename="llvm..ARM..R4">R4</a> + <a class="local col9 ref" href="#379R" title='R' data-ref="379R" data-ref-filename="379R">R</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="1847">1847</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#373MBB" title='MBB' data-ref="373MBB" data-ref-filename="373MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#374MBBI" title='MBBI' data-ref="374MBBI" data-ref-filename="374MBBI">MBBI</a>, <a class="local col7 ref" href="#377DL" title='DL' data-ref="377DL" data-ref-filename="377DL">DL</a>, <a class="local col2 ref" href="#372TII" title='TII' data-ref="372TII" data-ref-filename="372TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tMOVr" title='llvm::ARM::tMOVr' data-ref="llvm::ARM::tMOVr" data-ref-filename="llvm..ARM..tMOVr">tMOVr</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R8" title='llvm::ARM::R8' data-ref="llvm::ARM::R8" data-ref-filename="llvm..ARM..R8">R8</a> + <a class="local col9 ref" href="#379R" title='R' data-ref="379R" data-ref-filename="379R">R</a>)</td></tr>
<tr><th id="1848">1848</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R4" title='llvm::ARM::R4' data-ref="llvm::ARM::R4" data-ref-filename="llvm..ARM..R4">R4</a> + <a class="local col9 ref" href="#379R" title='R' data-ref="379R" data-ref-filename="379R">R</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="1849">1849</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1850">1850</th><td>    }</td></tr>
<tr><th id="1851">1851</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="380PopMIB2" title='PopMIB2' data-type='llvm::MachineInstrBuilder' data-ref="380PopMIB2" data-ref-filename="380PopMIB2">PopMIB2</dfn> =</td></tr>
<tr><th id="1852">1852</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#373MBB" title='MBB' data-ref="373MBB" data-ref-filename="373MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#374MBBI" title='MBBI' data-ref="374MBBI" data-ref-filename="374MBBI">MBBI</a>, <a class="local col7 ref" href="#377DL" title='DL' data-ref="377DL" data-ref-filename="377DL">DL</a>, <a class="local col2 ref" href="#372TII" title='TII' data-ref="372TII" data-ref-filename="372TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPOP" title='llvm::ARM::tPOP' data-ref="llvm::ARM::tPOP" data-ref-filename="llvm..ARM..tPOP">tPOP</a>)).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1853">1853</th><td>    <b>for</b> (<em>int</em> <dfn class="local col1 decl" id="381R" title='R' data-type='int' data-ref="381R" data-ref-filename="381R">R</dfn> = <var>0</var>; <a class="local col1 ref" href="#381R" title='R' data-ref="381R" data-ref-filename="381R">R</a> &lt; <var>4</var>; ++<a class="local col1 ref" href="#381R" title='R' data-ref="381R" data-ref-filename="381R">R</a>)</td></tr>
<tr><th id="1854">1854</th><td>      <a class="local col0 ref" href="#380PopMIB2" title='PopMIB2' data-ref="380PopMIB2" data-ref-filename="380PopMIB2">PopMIB2</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R4" title='llvm::ARM::R4' data-ref="llvm::ARM::R4" data-ref-filename="llvm..ARM..R4">R4</a> + <a class="local col1 ref" href="#381R" title='R' data-ref="381R" data-ref-filename="381R">R</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="1855">1855</th><td>  } <b>else</b> { <i>// pop Lo and Hi registers with a single instruction</i></td></tr>
<tr><th id="1856">1856</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col2 decl" id="382PopMIB" title='PopMIB' data-type='llvm::MachineInstrBuilder' data-ref="382PopMIB" data-ref-filename="382PopMIB">PopMIB</dfn> =</td></tr>
<tr><th id="1857">1857</th><td>        <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col3 ref" href="#373MBB" title='MBB' data-ref="373MBB" data-ref-filename="373MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#374MBBI" title='MBBI' data-ref="374MBBI" data-ref-filename="374MBBI">MBBI</a>, <a class="local col7 ref" href="#377DL" title='DL' data-ref="377DL" data-ref-filename="377DL">DL</a>, <a class="local col2 ref" href="#372TII" title='TII' data-ref="372TII" data-ref-filename="372TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDMIA_UPD" title='llvm::ARM::t2LDMIA_UPD' data-ref="llvm::ARM::t2LDMIA_UPD" data-ref-filename="llvm..ARM..t2LDMIA_UPD">t2LDMIA_UPD</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1858">1858</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1859">1859</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1860">1860</th><td>    <b>for</b> (<em>int</em> <dfn class="local col3 decl" id="383Reg" title='Reg' data-type='int' data-ref="383Reg" data-ref-filename="383Reg">Reg</dfn> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R4" title='llvm::ARM::R4' data-ref="llvm::ARM::R4" data-ref-filename="llvm..ARM..R4">R4</a>; <a class="local col3 ref" href="#383Reg" title='Reg' data-ref="383Reg" data-ref-filename="383Reg">Reg</a> &lt; <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R12" title='llvm::ARM::R12' data-ref="llvm::ARM::R12" data-ref-filename="llvm..ARM..R12">R12</a>; ++<a class="local col3 ref" href="#383Reg" title='Reg' data-ref="383Reg" data-ref-filename="383Reg">Reg</a>)</td></tr>
<tr><th id="1861">1861</th><td>      <a class="local col2 ref" href="#382PopMIB" title='PopMIB' data-ref="382PopMIB" data-ref-filename="382PopMIB">PopMIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col3 ref" href="#383Reg" title='Reg' data-ref="383Reg" data-ref-filename="383Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="1862">1862</th><td>  }</td></tr>
<tr><th id="1863">1863</th><td>}</td></tr>
<tr><th id="1864">1864</th><td></td></tr>
<tr><th id="1865">1865</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandMI' data-type='bool (anonymous namespace)::ARMExpandPseudo::ExpandMI(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MBBI, MachineBasicBlock::iterator &amp; NextMBBI)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">ExpandMI</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col4 decl" id="384MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="384MBB" data-ref-filename="384MBB">MBB</dfn>,</td></tr>
<tr><th id="1866">1866</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col5 decl" id="385MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</dfn>,</td></tr>
<tr><th id="1867">1867</th><td>                               <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> &amp;<dfn class="local col6 decl" id="386NextMBBI" title='NextMBBI' data-type='MachineBasicBlock::iterator &amp;' data-ref="386NextMBBI" data-ref-filename="386NextMBBI">NextMBBI</dfn>) {</td></tr>
<tr><th id="1868">1868</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="387MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="387MI" data-ref-filename="387MI">MI</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>;</td></tr>
<tr><th id="1869">1869</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="388Opcode" title='Opcode' data-type='unsigned int' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1870">1870</th><td>  <b>switch</b> (<a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a>) {</td></tr>
<tr><th id="1871">1871</th><td>    <b>default</b>:</td></tr>
<tr><th id="1872">1872</th><td>      <b>return</b> <b>false</b>;</td></tr>
<tr><th id="1873">1873</th><td></td></tr>
<tr><th id="1874">1874</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VBSPd" title='llvm::ARM::VBSPd' data-ref="llvm::ARM::VBSPd" data-ref-filename="llvm..ARM..VBSPd">VBSPd</a>:</td></tr>
<tr><th id="1875">1875</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VBSPq" title='llvm::ARM::VBSPq' data-ref="llvm::ARM::VBSPq" data-ref-filename="llvm..ARM..VBSPq">VBSPq</a>: {</td></tr>
<tr><th id="1876">1876</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="389DstReg" title='DstReg' data-type='llvm::Register' data-ref="389DstReg" data-ref-filename="389DstReg">DstReg</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1877">1877</th><td>      <b>if</b> (<a class="local col9 ref" href="#389DstReg" title='DstReg' data-ref="389DstReg" data-ref-filename="389DstReg">DstReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="1878">1878</th><td>        <i>// Expand to VBIT</i></td></tr>
<tr><th id="1879">1879</th><td>        <em>unsigned</em> <dfn class="local col0 decl" id="390NewOpc" title='NewOpc' data-type='unsigned int' data-ref="390NewOpc" data-ref-filename="390NewOpc">NewOpc</dfn> = <a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VBSPd" title='llvm::ARM::VBSPd' data-ref="llvm::ARM::VBSPd" data-ref-filename="llvm..ARM..VBSPd">VBSPd</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VBITd" title='llvm::ARM::VBITd' data-ref="llvm::ARM::VBITd" data-ref-filename="llvm..ARM..VBITd">VBITd</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VBITq" title='llvm::ARM::VBITq' data-ref="llvm::ARM::VBITq" data-ref-filename="llvm..ARM..VBITq">VBITq</a>;</td></tr>
<tr><th id="1880">1880</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#390NewOpc" title='NewOpc' data-ref="390NewOpc" data-ref-filename="390NewOpc">NewOpc</a>))</td></tr>
<tr><th id="1881">1881</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="1882">1882</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>))</td></tr>
<tr><th id="1883">1883</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="1884">1884</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="1885">1885</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="1886">1886</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>));</td></tr>
<tr><th id="1887">1887</th><td>      } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#389DstReg" title='DstReg' data-ref="389DstReg" data-ref-filename="389DstReg">DstReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="1888">1888</th><td>        <i>// Expand to VBIF</i></td></tr>
<tr><th id="1889">1889</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="391NewOpc" title='NewOpc' data-type='unsigned int' data-ref="391NewOpc" data-ref-filename="391NewOpc">NewOpc</dfn> = <a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VBSPd" title='llvm::ARM::VBSPd' data-ref="llvm::ARM::VBSPd" data-ref-filename="llvm..ARM..VBSPd">VBSPd</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VBIFd" title='llvm::ARM::VBIFd' data-ref="llvm::ARM::VBIFd" data-ref-filename="llvm..ARM..VBIFd">VBIFd</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VBIFq" title='llvm::ARM::VBIFq' data-ref="llvm::ARM::VBIFq" data-ref-filename="llvm..ARM..VBIFq">VBIFq</a>;</td></tr>
<tr><th id="1890">1890</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#391NewOpc" title='NewOpc' data-ref="391NewOpc" data-ref-filename="391NewOpc">NewOpc</a>))</td></tr>
<tr><th id="1891">1891</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="1892">1892</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="1893">1893</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>))</td></tr>
<tr><th id="1894">1894</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="1895">1895</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="1896">1896</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>));</td></tr>
<tr><th id="1897">1897</th><td>      } <b>else</b> {</td></tr>
<tr><th id="1898">1898</th><td>        <i>// Expand to VBSL</i></td></tr>
<tr><th id="1899">1899</th><td>        <em>unsigned</em> <dfn class="local col2 decl" id="392NewOpc" title='NewOpc' data-type='unsigned int' data-ref="392NewOpc" data-ref-filename="392NewOpc">NewOpc</dfn> = <a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VBSPd" title='llvm::ARM::VBSPd' data-ref="llvm::ARM::VBSPd" data-ref-filename="llvm..ARM..VBSPd">VBSPd</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VBSLd" title='llvm::ARM::VBSLd' data-ref="llvm::ARM::VBSLd" data-ref-filename="llvm..ARM..VBSLd">VBSLd</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VBSLq" title='llvm::ARM::VBSLq' data-ref="llvm::ARM::VBSLq" data-ref-filename="llvm..ARM..VBSLq">VBSLq</a>;</td></tr>
<tr><th id="1900">1900</th><td>        <b>if</b> (<a class="local col9 ref" href="#389DstReg" title='DstReg' data-ref="389DstReg" data-ref-filename="389DstReg">DstReg</a> <a class="ref fn" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistereqERKS0_" title='llvm::Register::operator==' data-ref="_ZNK4llvm8RegistereqERKS0_" data-ref-filename="_ZNK4llvm8RegistereqERKS0_">==</a> <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="1901">1901</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#392NewOpc" title='NewOpc' data-ref="392NewOpc" data-ref-filename="392NewOpc">NewOpc</a>))</td></tr>
<tr><th id="1902">1902</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="1903">1903</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="1904">1904</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="1905">1905</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>))</td></tr>
<tr><th id="1906">1906</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="1907">1907</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>));</td></tr>
<tr><th id="1908">1908</th><td>        } <b>else</b> {</td></tr>
<tr><th id="1909">1909</th><td>          <i>// Use move to satisfy constraints</i></td></tr>
<tr><th id="1910">1910</th><td>          <em>unsigned</em> <dfn class="local col3 decl" id="393MoveOpc" title='MoveOpc' data-type='unsigned int' data-ref="393MoveOpc" data-ref-filename="393MoveOpc">MoveOpc</dfn> = <a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VBSPd" title='llvm::ARM::VBSPd' data-ref="llvm::ARM::VBSPd" data-ref-filename="llvm..ARM..VBSPd">VBSPd</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VORRd" title='llvm::ARM::VORRd' data-ref="llvm::ARM::VORRd" data-ref-filename="llvm..ARM..VORRd">VORRd</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VORRq" title='llvm::ARM::VORRq' data-ref="llvm::ARM::VORRq" data-ref-filename="llvm..ARM..VORRq">VORRq</a>;</td></tr>
<tr><th id="1911">1911</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#393MoveOpc" title='MoveOpc' data-ref="393MoveOpc" data-ref-filename="393MoveOpc">MoveOpc</a>))</td></tr>
<tr><th id="1912">1912</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#389DstReg" title='DstReg' data-ref="389DstReg" data-ref-filename="389DstReg">DstReg</a>,</td></tr>
<tr><th id="1913">1913</th><td>                      <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> |</td></tr>
<tr><th id="1914">1914</th><td>                          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm20getRenamableRegStateEb" title='llvm::getRenamableRegState' data-ref="_ZN4llvm20getRenamableRegStateEb" data-ref-filename="_ZN4llvm20getRenamableRegStateEb">getRenamableRegState</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11isRenamableEv" title='llvm::MachineOperand::isRenamable' data-ref="_ZNK4llvm14MachineOperand11isRenamableEv" data-ref-filename="_ZNK4llvm14MachineOperand11isRenamableEv">isRenamable</a>()))</td></tr>
<tr><th id="1915">1915</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="1916">1916</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="1917">1917</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="1918">1918</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>));</td></tr>
<tr><th id="1919">1919</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#392NewOpc" title='NewOpc' data-ref="392NewOpc" data-ref-filename="392NewOpc">NewOpc</a>))</td></tr>
<tr><th id="1920">1920</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="1921">1921</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#389DstReg" title='DstReg' data-ref="389DstReg" data-ref-filename="389DstReg">DstReg</a>,</td></tr>
<tr><th id="1922">1922</th><td>                      <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a> |</td></tr>
<tr><th id="1923">1923</th><td>                          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm20getRenamableRegStateEb" title='llvm::getRenamableRegState' data-ref="_ZN4llvm20getRenamableRegStateEb" data-ref-filename="_ZN4llvm20getRenamableRegStateEb">getRenamableRegState</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand11isRenamableEv" title='llvm::MachineOperand::isRenamable' data-ref="_ZNK4llvm14MachineOperand11isRenamableEv" data-ref-filename="_ZNK4llvm14MachineOperand11isRenamableEv">isRenamable</a>()))</td></tr>
<tr><th id="1924">1924</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="1925">1925</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>))</td></tr>
<tr><th id="1926">1926</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="1927">1927</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>));</td></tr>
<tr><th id="1928">1928</th><td>        }</td></tr>
<tr><th id="1929">1929</th><td>      }</td></tr>
<tr><th id="1930">1930</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="1931">1931</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1932">1932</th><td>    }</td></tr>
<tr><th id="1933">1933</th><td></td></tr>
<tr><th id="1934">1934</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::TCRETURNdi" title='llvm::ARM::TCRETURNdi' data-ref="llvm::ARM::TCRETURNdi" data-ref-filename="llvm..ARM..TCRETURNdi">TCRETURNdi</a>:</td></tr>
<tr><th id="1935">1935</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::TCRETURNri" title='llvm::ARM::TCRETURNri' data-ref="llvm::ARM::TCRETURNri" data-ref-filename="llvm..ARM..TCRETURNri">TCRETURNri</a>: {</td></tr>
<tr><th id="1936">1936</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col4 decl" id="394MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="394MBBI" data-ref-filename="394MBBI">MBBI</dfn> = <a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" data-ref-filename="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="1937">1937</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MBBI-&gt;isReturn() &amp;&amp;</td></tr>
<tr><th id="1938">1938</th><td>             <q>"Can only insert epilog into returning blocks"</q>);</td></tr>
<tr><th id="1939">1939</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="395RetOpcode" title='RetOpcode' data-type='unsigned int' data-ref="395RetOpcode" data-ref-filename="395RetOpcode">RetOpcode</dfn> = <a class="local col4 ref" href="#394MBBI" title='MBBI' data-ref="394MBBI" data-ref-filename="394MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr9getOpcodeEv" title='llvm::MachineInstr::getOpcode' data-ref="_ZNK4llvm12MachineInstr9getOpcodeEv" data-ref-filename="_ZNK4llvm12MachineInstr9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1940">1940</th><td>      <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col6 decl" id="396dl" title='dl' data-type='llvm::DebugLoc' data-ref="396dl" data-ref-filename="396dl">dl</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col4 ref" href="#394MBBI" title='MBBI' data-ref="394MBBI" data-ref-filename="394MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="1941">1941</th><td>      <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a> &amp;<dfn class="local col7 decl" id="397TII" title='TII' data-type='const llvm::ARMBaseInstrInfo &amp;' data-ref="397TII" data-ref-filename="397TII">TII</dfn> = *<b>static_cast</b>&lt;<em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a> *&gt;(</td></tr>
<tr><th id="1942">1942</th><td>          <a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>().<a class="virtual ref fn" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" title='llvm::TargetSubtargetInfo::getInstrInfo' data-ref="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv" data-ref-filename="_ZNK4llvm19TargetSubtargetInfo12getInstrInfoEv">getInstrInfo</a>());</td></tr>
<tr><th id="1943">1943</th><td></td></tr>
<tr><th id="1944">1944</th><td>      <i>// Tail call return: adjust the stack pointer and jump to callee.</i></td></tr>
<tr><th id="1945">1945</th><td>      <a class="local col4 ref" href="#394MBBI" title='MBBI' data-ref="394MBBI" data-ref-filename="394MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSEOS2_">=</a> <a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" title='llvm::MachineBasicBlock::getLastNonDebugInstr' data-ref="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv" data-ref-filename="_ZN4llvm17MachineBasicBlock20getLastNonDebugInstrEv">getLastNonDebugInstr</a>();</td></tr>
<tr><th id="1946">1946</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="398JumpTarget" title='JumpTarget' data-type='llvm::MachineOperand &amp;' data-ref="398JumpTarget" data-ref-filename="398JumpTarget">JumpTarget</dfn> = <a class="local col4 ref" href="#394MBBI" title='MBBI' data-ref="394MBBI" data-ref-filename="394MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>);</td></tr>
<tr><th id="1947">1947</th><td></td></tr>
<tr><th id="1948">1948</th><td>      <i>// Jump to label or value in register.</i></td></tr>
<tr><th id="1949">1949</th><td>      <b>if</b> (<a class="local col5 ref" href="#395RetOpcode" title='RetOpcode' data-ref="395RetOpcode" data-ref-filename="395RetOpcode">RetOpcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::TCRETURNdi" title='llvm::ARM::TCRETURNdi' data-ref="llvm::ARM::TCRETURNdi" data-ref-filename="llvm..ARM..TCRETURNdi">TCRETURNdi</a>) {</td></tr>
<tr><th id="1950">1950</th><td>        <em>unsigned</em> <dfn class="local col9 decl" id="399TCOpcode" title='TCOpcode' data-type='unsigned int' data-ref="399TCOpcode" data-ref-filename="399TCOpcode">TCOpcode</dfn> =</td></tr>
<tr><th id="1951">1951</th><td>            <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>()</td></tr>
<tr><th id="1952">1952</th><td>                ? (<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget13isTargetMachOEv" title='llvm::ARMSubtarget::isTargetMachO' data-ref="_ZNK4llvm12ARMSubtarget13isTargetMachOEv" data-ref-filename="_ZNK4llvm12ARMSubtarget13isTargetMachOEv">isTargetMachO</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tTAILJMPd" title='llvm::ARM::tTAILJMPd' data-ref="llvm::ARM::tTAILJMPd" data-ref-filename="llvm..ARM..tTAILJMPd">tTAILJMPd</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tTAILJMPdND" title='llvm::ARM::tTAILJMPdND' data-ref="llvm::ARM::tTAILJMPdND" data-ref-filename="llvm..ARM..tTAILJMPdND">tTAILJMPdND</a>)</td></tr>
<tr><th id="1953">1953</th><td>                : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::TAILJMPd" title='llvm::ARM::TAILJMPd' data-ref="llvm::ARM::TAILJMPd" data-ref-filename="llvm..ARM..TAILJMPd">TAILJMPd</a>;</td></tr>
<tr><th id="1954">1954</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="400MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="400MIB" data-ref-filename="400MIB">MIB</dfn> = <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#394MBBI" title='MBBI' data-ref="394MBBI" data-ref-filename="394MBBI">MBBI</a>, <a class="local col6 ref" href="#396dl" title='dl' data-ref="396dl" data-ref-filename="396dl">dl</a>, <a class="local col7 ref" href="#397TII" title='TII' data-ref="397TII" data-ref-filename="397TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#399TCOpcode" title='TCOpcode' data-ref="399TCOpcode" data-ref-filename="399TCOpcode">TCOpcode</a>));</td></tr>
<tr><th id="1955">1955</th><td>        <b>if</b> (<a class="local col8 ref" href="#398JumpTarget" title='JumpTarget' data-ref="398JumpTarget" data-ref-filename="398JumpTarget">JumpTarget</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>())</td></tr>
<tr><th id="1956">1956</th><td>          <a class="local col0 ref" href="#400MIB" title='MIB' data-ref="400MIB" data-ref-filename="400MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col8 ref" href="#398JumpTarget" title='JumpTarget' data-ref="398JumpTarget" data-ref-filename="398JumpTarget">JumpTarget</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>(), <a class="local col8 ref" href="#398JumpTarget" title='JumpTarget' data-ref="398JumpTarget" data-ref-filename="398JumpTarget">JumpTarget</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(),</td></tr>
<tr><th id="1957">1957</th><td>                               <a class="local col8 ref" href="#398JumpTarget" title='JumpTarget' data-ref="398JumpTarget" data-ref-filename="398JumpTarget">JumpTarget</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="1958">1958</th><td>        <b>else</b> {</td></tr>
<tr><th id="1959">1959</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(JumpTarget.isSymbol());</td></tr>
<tr><th id="1960">1960</th><td>          <a class="local col0 ref" href="#400MIB" title='MIB' data-ref="400MIB" data-ref-filename="400MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" title='llvm::MachineInstrBuilder::addExternalSymbol' data-ref="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj">addExternalSymbol</a>(<a class="local col8 ref" href="#398JumpTarget" title='JumpTarget' data-ref="398JumpTarget" data-ref-filename="398JumpTarget">JumpTarget</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand13getSymbolNameEv" title='llvm::MachineOperand::getSymbolName' data-ref="_ZNK4llvm14MachineOperand13getSymbolNameEv" data-ref-filename="_ZNK4llvm14MachineOperand13getSymbolNameEv">getSymbolName</a>(),</td></tr>
<tr><th id="1961">1961</th><td>                                <a class="local col8 ref" href="#398JumpTarget" title='JumpTarget' data-ref="398JumpTarget" data-ref-filename="398JumpTarget">JumpTarget</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>());</td></tr>
<tr><th id="1962">1962</th><td>        }</td></tr>
<tr><th id="1963">1963</th><td></td></tr>
<tr><th id="1964">1964</th><td>        <i>// Add the default predicate in Thumb mode.</i></td></tr>
<tr><th id="1965">1965</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>())</td></tr>
<tr><th id="1966">1966</th><td>          <a class="local col0 ref" href="#400MIB" title='MIB' data-ref="400MIB" data-ref-filename="400MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1967">1967</th><td>      } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#395RetOpcode" title='RetOpcode' data-ref="395RetOpcode" data-ref-filename="395RetOpcode">RetOpcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::TCRETURNri" title='llvm::ARM::TCRETURNri' data-ref="llvm::ARM::TCRETURNri" data-ref-filename="llvm..ARM..TCRETURNri">TCRETURNri</a>) {</td></tr>
<tr><th id="1968">1968</th><td>        <em>unsigned</em> <dfn class="local col1 decl" id="401Opcode" title='Opcode' data-type='unsigned int' data-ref="401Opcode" data-ref-filename="401Opcode">Opcode</dfn> =</td></tr>
<tr><th id="1969">1969</th><td>          <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tTAILJMPr" title='llvm::ARM::tTAILJMPr' data-ref="llvm::ARM::tTAILJMPr" data-ref-filename="llvm..ARM..tTAILJMPr">tTAILJMPr</a></td></tr>
<tr><th id="1970">1970</th><td>                         : (<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget9hasV4TOpsEv" title='llvm::ARMSubtarget::hasV4TOps' data-ref="_ZNK4llvm12ARMSubtarget9hasV4TOpsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget9hasV4TOpsEv">hasV4TOps</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::TAILJMPr" title='llvm::ARM::TAILJMPr' data-ref="llvm::ARM::TAILJMPr" data-ref-filename="llvm..ARM..TAILJMPr">TAILJMPr</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::TAILJMPr4" title='llvm::ARM::TAILJMPr4' data-ref="llvm::ARM::TAILJMPr4" data-ref-filename="llvm..ARM..TAILJMPr4">TAILJMPr4</a>);</td></tr>
<tr><th id="1971">1971</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#394MBBI" title='MBBI' data-ref="394MBBI" data-ref-filename="394MBBI">MBBI</a>, <a class="local col6 ref" href="#396dl" title='dl' data-ref="396dl" data-ref-filename="396dl">dl</a>,</td></tr>
<tr><th id="1972">1972</th><td>                <a class="local col7 ref" href="#397TII" title='TII' data-ref="397TII" data-ref-filename="397TII">TII</a>.<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#401Opcode" title='Opcode' data-ref="401Opcode" data-ref-filename="401Opcode">Opcode</a>))</td></tr>
<tr><th id="1973">1973</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="local col8 ref" href="#398JumpTarget" title='JumpTarget' data-ref="398JumpTarget" data-ref-filename="398JumpTarget">JumpTarget</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>(), <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="1974">1974</th><td>      }</td></tr>
<tr><th id="1975">1975</th><td></td></tr>
<tr><th id="1976">1976</th><td>      <em>auto</em> <dfn class="local col2 decl" id="402NewMI" title='NewMI' data-type='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;' data-ref="402NewMI" data-ref-filename="402NewMI">NewMI</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::prev' data-ref="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4prevT_NSt15iterator_traitsIS_E15difference_typeE">prev</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#394MBBI" title='MBBI' data-ref="394MBBI" data-ref-filename="394MBBI">MBBI</a>);</td></tr>
<tr><th id="1977">1977</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col3 decl" id="403i" title='i' data-type='unsigned int' data-ref="403i" data-ref-filename="403i">i</dfn> = <var>1</var>, <dfn class="local col4 decl" id="404e" title='e' data-type='unsigned int' data-ref="404e" data-ref-filename="404e">e</dfn> = <a class="local col4 ref" href="#394MBBI" title='MBBI' data-ref="394MBBI" data-ref-filename="394MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col3 ref" href="#403i" title='i' data-ref="403i" data-ref-filename="403i">i</a> != <a class="local col4 ref" href="#404e" title='e' data-ref="404e" data-ref-filename="404e">e</a>; ++<a class="local col3 ref" href="#403i" title='i' data-ref="403i" data-ref-filename="403i">i</a>)</td></tr>
<tr><th id="1978">1978</th><td>        <a class="local col2 ref" href="#402NewMI" title='NewMI' data-ref="402NewMI" data-ref-filename="402NewMI">NewMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col4 ref" href="#394MBBI" title='MBBI' data-ref="394MBBI" data-ref-filename="394MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#403i" title='i' data-ref="403i" data-ref-filename="403i">i</a>));</td></tr>
<tr><th id="1979">1979</th><td></td></tr>
<tr><th id="1980">1980</th><td></td></tr>
<tr><th id="1981">1981</th><td>      <i>// Update call site info and delete the pseudo instruction TCRETURN.</i></td></tr>
<tr><th id="1982">1982</th><td>      <b>if</b> (<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr27isCandidateForCallSiteEntryENS0_9QueryTypeE" title='llvm::MachineInstr::isCandidateForCallSiteEntry' data-ref="_ZNK4llvm12MachineInstr27isCandidateForCallSiteEntryENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr27isCandidateForCallSiteEntryENS0_9QueryTypeE">isCandidateForCallSiteEntry</a>())</td></tr>
<tr><th id="1983">1983</th><td>        <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction16moveCallSiteInfoEPKNS_12MachineInstrES3_" title='llvm::MachineFunction::moveCallSiteInfo' data-ref="_ZN4llvm15MachineFunction16moveCallSiteInfoEPKNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm15MachineFunction16moveCallSiteInfoEPKNS_12MachineInstrES3_">moveCallSiteInfo</a>(&amp;<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>, &amp;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col2 ref" href="#402NewMI" title='NewMI' data-ref="402NewMI" data-ref-filename="402NewMI">NewMI</a>);</td></tr>
<tr><th id="1984">1984</th><td>      <a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::MachineBasicBlock::erase' data-ref="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" data-ref-filename="_ZN4llvm17MachineBasicBlock5eraseENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">erase</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col4 ref" href="#394MBBI" title='MBBI' data-ref="394MBBI" data-ref-filename="394MBBI">MBBI</a>);</td></tr>
<tr><th id="1985">1985</th><td></td></tr>
<tr><th id="1986">1986</th><td>      <a class="local col4 ref" href="#394MBBI" title='MBBI' data-ref="394MBBI" data-ref-filename="394MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col2 ref" href="#402NewMI" title='NewMI' data-ref="402NewMI" data-ref-filename="402NewMI">NewMI</a>;</td></tr>
<tr><th id="1987">1987</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="1988">1988</th><td>    }</td></tr>
<tr><th id="1989">1989</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBXNS_RET" title='llvm::ARM::tBXNS_RET' data-ref="llvm::ARM::tBXNS_RET" data-ref-filename="llvm..ARM..tBXNS_RET">tBXNS_RET</a>: {</td></tr>
<tr><th id="1990">1990</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="405AfterBB" title='AfterBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="405AfterBB" data-ref-filename="405AfterBB">AfterBB</dfn> = <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::CMSEClearFPRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">CMSEClearFPRegs</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>);</td></tr>
<tr><th id="1991">1991</th><td></td></tr>
<tr><th id="1992">1992</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv" title='llvm::ARMSubtarget::hasV8_1MMainlineOps' data-ref="_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget19hasV8_1MMainlineOpsEv">hasV8_1MMainlineOps</a>()) {</td></tr>
<tr><th id="1993">1993</th><td>        <i>// Restore the non-secure floating point context.</i></td></tr>
<tr><th id="1994">1994</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="1995">1995</th><td>                <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDR_FPCXTNS_post" title='llvm::ARM::VLDR_FPCXTNS_post' data-ref="llvm::ARM::VLDR_FPCXTNS_post" data-ref-filename="llvm..ARM..VLDR_FPCXTNS_post">VLDR_FPCXTNS_post</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1996">1996</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="1997">1997</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>4</var>)</td></tr>
<tr><th id="1998">1998</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="1999">1999</th><td>      }</td></tr>
<tr><th id="2000">2000</th><td></td></tr>
<tr><th id="2001">2001</th><td>      <i>// Clear all GPR that are not a use of the return instruction.</i></td></tr>
<tr><th id="2002">2002</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(llvm::all_of(MBBI-&gt;operands(), [](<em>const</em> MachineOperand &amp;Op) {</td></tr>
<tr><th id="2003">2003</th><td>        <b>return</b> !Op.isReg() || Op.getReg() != ARM::R12;</td></tr>
<tr><th id="2004">2004</th><td>      }));</td></tr>
<tr><th id="2005">2005</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>5</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col6 decl" id="406ClearRegs" title='ClearRegs' data-type='SmallVector&lt;unsigned int, 5&gt;' data-ref="406ClearRegs" data-ref-filename="406ClearRegs">ClearRegs</dfn>;</td></tr>
<tr><th id="2006">2006</th><td>      <a class="tu ref fn" href="#_ZL22determineGPRegsToClearRKN4llvm12MachineInstrERKSt16initializer_listIjERNS_15SmallVectorImplIjEE" title='determineGPRegsToClear' data-use='c' data-ref="_ZL22determineGPRegsToClearRKN4llvm12MachineInstrERKSt16initializer_listIjERNS_15SmallVectorImplIjEE" data-ref-filename="_ZL22determineGPRegsToClearRKN4llvm12MachineInstrERKSt16initializer_listIjERNS_15SmallVectorImplIjEE">determineGPRegsToClear</a>(</td></tr>
<tr><th id="2007">2007</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R0" title='llvm::ARM::R0' data-ref="llvm::ARM::R0" data-ref-filename="llvm..ARM..R0">R0</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R1" title='llvm::ARM::R1' data-ref="llvm::ARM::R1" data-ref-filename="llvm..ARM..R1">R1</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R2" title='llvm::ARM::R2' data-ref="llvm::ARM::R2" data-ref-filename="llvm..ARM..R2">R2</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R3" title='llvm::ARM::R3' data-ref="llvm::ARM::R3" data-ref-filename="llvm..ARM..R3">R3</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R12" title='llvm::ARM::R12' data-ref="llvm::ARM::R12" data-ref-filename="llvm..ARM..R12">R12</a>}, <span class='refarg'><a class="local col6 ref" href="#406ClearRegs" title='ClearRegs' data-ref="406ClearRegs" data-ref-filename="406ClearRegs">ClearRegs</a></span>);</td></tr>
<tr><th id="2008">2008</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearGPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugL518123" title='(anonymous namespace)::ARMExpandPseudo::CMSEClearGPRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearGPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugL518123" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearGPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugL518123">CMSEClearGPRegs</a>(<span class='refarg'><a class="local col5 ref" href="#405AfterBB" title='AfterBB' data-ref="405AfterBB" data-ref-filename="405AfterBB">AfterBB</a></span>, <a class="local col5 ref" href="#405AfterBB" title='AfterBB' data-ref="405AfterBB" data-ref-filename="405AfterBB">AfterBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="local col6 ref" href="#406ClearRegs" title='ClearRegs' data-ref="406ClearRegs" data-ref-filename="406ClearRegs">ClearRegs</a>,</td></tr>
<tr><th id="2009">2009</th><td>                      <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>);</td></tr>
<tr><th id="2010">2010</th><td></td></tr>
<tr><th id="2011">2011</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="407NewMI" title='NewMI' data-type='llvm::MachineInstrBuilder' data-ref="407NewMI" data-ref-filename="407NewMI">NewMI</dfn> =</td></tr>
<tr><th id="2012">2012</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col5 ref" href="#405AfterBB" title='AfterBB' data-ref="405AfterBB" data-ref-filename="405AfterBB">AfterBB</a></span>, <a class="local col5 ref" href="#405AfterBB" title='AfterBB' data-ref="405AfterBB" data-ref-filename="405AfterBB">AfterBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>(), <a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="2013">2013</th><td>                  <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBXNS" title='llvm::ARM::tBXNS' data-ref="llvm::ARM::tBXNS" data-ref-filename="llvm..ARM..tBXNS">tBXNS</a>))</td></tr>
<tr><th id="2014">2014</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>)</td></tr>
<tr><th id="2015">2015</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="2016">2016</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="408Op" title='Op' data-type='const llvm::MachineOperand &amp;' data-ref="408Op" data-ref-filename="408Op">Op</dfn> : <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr8operandsEv" title='llvm::MachineInstr::operands' data-ref="_ZN4llvm12MachineInstr8operandsEv" data-ref-filename="_ZN4llvm12MachineInstr8operandsEv">operands</a>())</td></tr>
<tr><th id="2017">2017</th><td>        <a class="local col7 ref" href="#407NewMI" title='NewMI' data-ref="407NewMI" data-ref-filename="407NewMI">NewMI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col8 ref" href="#408Op" title='Op' data-ref="408Op" data-ref-filename="408Op">Op</a>);</td></tr>
<tr><th id="2018">2018</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2019">2019</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2020">2020</th><td>    }</td></tr>
<tr><th id="2021">2021</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBLXNS_CALL" title='llvm::ARM::tBLXNS_CALL' data-ref="llvm::ARM::tBLXNS_CALL" data-ref-filename="llvm..ARM..tBLXNS_CALL">tBLXNS_CALL</a>: {</td></tr>
<tr><th id="2022">2022</th><td>      <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc" data-ref-filename="llvm..DebugLoc">DebugLoc</a> <dfn class="local col9 decl" id="409DL" title='DL' data-type='llvm::DebugLoc' data-ref="409DL" data-ref-filename="409DL">DL</dfn> = <a class="ref fn fake" href="../../../include/llvm/IR/DebugLoc.h.html#33" title='llvm::DebugLoc::DebugLoc' data-ref="_ZN4llvm8DebugLocC1ERKS0_" data-ref-filename="_ZN4llvm8DebugLocC1ERKS0_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>();</td></tr>
<tr><th id="2023">2023</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="410JumpReg" title='JumpReg' data-type='unsigned int' data-ref="410JumpReg" data-ref-filename="410JumpReg">JumpReg</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvjEv" title='llvm::Register::operator unsigned int' data-ref="_ZNK4llvm8RegistercvjEv" data-ref-filename="_ZNK4llvm8RegistercvjEv"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratorptEv" title='llvm::MachineInstrBundleIterator::operator-&gt;' data-ref="_ZNK4llvm26MachineInstrBundleIteratorptEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratorptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2024">2024</th><td></td></tr>
<tr><th id="2025">2025</th><td>      <i>// Figure out which registers are live at the point immediately before the</i></td></tr>
<tr><th id="2026">2026</th><td><i>      // call. When we indiscriminately push a set of registers, the live</i></td></tr>
<tr><th id="2027">2027</th><td><i>      // registers are added as ordinary use operands, whereas dead registers</i></td></tr>
<tr><th id="2028">2028</th><td><i>      // are "undef".</i></td></tr>
<tr><th id="2029">2029</th><td>      <a class="type" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#llvm::LivePhysRegs" title='llvm::LivePhysRegs' data-ref="llvm::LivePhysRegs" data-ref-filename="llvm..LivePhysRegs">LivePhysRegs</a> <dfn class="local col1 decl" id="411LiveRegs" title='LiveRegs' data-type='llvm::LivePhysRegs' data-ref="411LiveRegs" data-ref-filename="411LiveRegs">LiveRegs</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegsC1ERKNS_18TargetRegisterInfoE" title='llvm::LivePhysRegs::LivePhysRegs' data-ref="_ZN4llvm12LivePhysRegsC1ERKNS_18TargetRegisterInfoE" data-ref-filename="_ZN4llvm12LivePhysRegsC1ERKNS_18TargetRegisterInfoE">(</a>*<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>);</td></tr>
<tr><th id="2030">2030</th><td>      <a class="local col1 ref" href="#411LiveRegs" title='LiveRegs' data-ref="411LiveRegs" data-ref-filename="411LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE" title='llvm::LivePhysRegs::addLiveOuts' data-ref="_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE" data-ref-filename="_ZN4llvm12LivePhysRegs11addLiveOutsERKNS_17MachineBasicBlockE">addLiveOuts</a>(<a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a>);</td></tr>
<tr><th id="2031">2031</th><td>      <b>for</b> (<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr" data-ref-filename="llvm..MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="412MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="412MI" data-ref-filename="412MI">MI</dfn> : <a class="ref fn" href="../../../include/llvm/ADT/iterator_range.h.html#_ZN4llvm10make_rangeET_S0_" title='llvm::make_range' data-ref="_ZN4llvm10make_rangeET_S0_" data-ref-filename="_ZN4llvm10make_rangeET_S0_">make_range</a>(<a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock6rbeginEv" title='llvm::MachineBasicBlock::rbegin' data-ref="_ZN4llvm17MachineBasicBlock6rbeginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock6rbeginEv">rbegin</a>(), <a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" title='llvm::MachineInstrBundleIterator::getReverse' data-ref="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIterator10getReverseEv">getReverse</a>()))</td></tr>
<tr><th id="2032">2032</th><td>        <a class="local col1 ref" href="#411LiveRegs" title='LiveRegs' data-ref="411LiveRegs" data-ref-filename="411LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE" title='llvm::LivePhysRegs::stepBackward' data-ref="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE">stepBackward</a>(<a class="local col2 ref" href="#412MI" title='MI' data-ref="412MI" data-ref-filename="412MI">MI</a>);</td></tr>
<tr><th id="2033">2033</th><td>      <a class="local col1 ref" href="#411LiveRegs" title='LiveRegs' data-ref="411LiveRegs" data-ref-filename="411LiveRegs">LiveRegs</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/LivePhysRegs.h.html#_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE" title='llvm::LivePhysRegs::stepBackward' data-ref="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE" data-ref-filename="_ZN4llvm12LivePhysRegs12stepBackwardERKNS_12MachineInstrE">stepBackward</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>);</td></tr>
<tr><th id="2034">2034</th><td></td></tr>
<tr><th id="2035">2035</th><td>      <a class="tu ref fn" href="#_ZL19CMSEPushCalleeSavesRKN4llvm15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiRKNS_12LivePhysRegsEb" title='CMSEPushCalleeSaves' data-use='c' data-ref="_ZL19CMSEPushCalleeSavesRKN4llvm15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiRKNS_12LivePhysRegsEb" data-ref-filename="_ZL19CMSEPushCalleeSavesRKN4llvm15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiRKNS_12LivePhysRegsEb">CMSEPushCalleeSaves</a>(*<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>, <span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col0 ref" href="#410JumpReg" title='JumpReg' data-ref="410JumpReg" data-ref-filename="410JumpReg">JumpReg</a>, <a class="local col1 ref" href="#411LiveRegs" title='LiveRegs' data-ref="411LiveRegs" data-ref-filename="411LiveRegs">LiveRegs</a>,</td></tr>
<tr><th id="2036">2036</th><td>                          <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::AFI" title='(anonymous namespace)::ARMExpandPseudo::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::AFI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>());</td></tr>
<tr><th id="2037">2037</th><td></td></tr>
<tr><th id="2038">2038</th><td>      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVector" title='llvm::SmallVector' data-ref="llvm::SmallVector" data-ref-filename="llvm..SmallVector">SmallVector</a>&lt;<em>unsigned</em>, <var>16</var>&gt; <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1Ev" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1Ev" data-ref-filename="_ZN4llvm11SmallVectorC1Ev"></a><dfn class="local col3 decl" id="413ClearRegs" title='ClearRegs' data-type='SmallVector&lt;unsigned int, 16&gt;' data-ref="413ClearRegs" data-ref-filename="413ClearRegs">ClearRegs</dfn>;</td></tr>
<tr><th id="2039">2039</th><td>      <a class="tu ref fn" href="#_ZL22determineGPRegsToClearRKN4llvm12MachineInstrERKSt16initializer_listIjERNS_15SmallVectorImplIjEE" title='determineGPRegsToClear' data-use='c' data-ref="_ZL22determineGPRegsToClearRKN4llvm12MachineInstrERKSt16initializer_listIjERNS_15SmallVectorImplIjEE" data-ref-filename="_ZL22determineGPRegsToClearRKN4llvm12MachineInstrERKSt16initializer_listIjERNS_15SmallVectorImplIjEE">determineGPRegsToClear</a>(<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZNK4llvm26MachineInstrBundleIteratordeEv" title='llvm::MachineInstrBundleIterator::operator*' data-ref="_ZNK4llvm26MachineInstrBundleIteratordeEv" data-ref-filename="_ZNK4llvm26MachineInstrBundleIteratordeEv">*</a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>,</td></tr>
<tr><th id="2040">2040</th><td>                             {<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R0" title='llvm::ARM::R0' data-ref="llvm::ARM::R0" data-ref-filename="llvm..ARM..R0">R0</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R1" title='llvm::ARM::R1' data-ref="llvm::ARM::R1" data-ref-filename="llvm..ARM..R1">R1</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R2" title='llvm::ARM::R2' data-ref="llvm::ARM::R2" data-ref-filename="llvm..ARM..R2">R2</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R3" title='llvm::ARM::R3' data-ref="llvm::ARM::R3" data-ref-filename="llvm..ARM..R3">R3</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R4" title='llvm::ARM::R4' data-ref="llvm::ARM::R4" data-ref-filename="llvm..ARM..R4">R4</a>,</td></tr>
<tr><th id="2041">2041</th><td>                              <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R5" title='llvm::ARM::R5' data-ref="llvm::ARM::R5" data-ref-filename="llvm..ARM..R5">R5</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R6" title='llvm::ARM::R6' data-ref="llvm::ARM::R6" data-ref-filename="llvm..ARM..R6">R6</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R7" title='llvm::ARM::R7' data-ref="llvm::ARM::R7" data-ref-filename="llvm..ARM..R7">R7</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R8" title='llvm::ARM::R8' data-ref="llvm::ARM::R8" data-ref-filename="llvm..ARM..R8">R8</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R9" title='llvm::ARM::R9' data-ref="llvm::ARM::R9" data-ref-filename="llvm..ARM..R9">R9</a>,</td></tr>
<tr><th id="2042">2042</th><td>                              <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R10" title='llvm::ARM::R10' data-ref="llvm::ARM::R10" data-ref-filename="llvm..ARM..R10">R10</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R11" title='llvm::ARM::R11' data-ref="llvm::ARM::R11" data-ref-filename="llvm..ARM..R11">R11</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R12" title='llvm::ARM::R12' data-ref="llvm::ARM::R12" data-ref-filename="llvm..ARM..R12">R12</a>},</td></tr>
<tr><th id="2043">2043</th><td>                             <span class='refarg'><a class="local col3 ref" href="#413ClearRegs" title='ClearRegs' data-ref="413ClearRegs" data-ref-filename="413ClearRegs">ClearRegs</a></span>);</td></tr>
<tr><th id="2044">2044</th><td>      <em>auto</em> <dfn class="local col4 decl" id="414OriginalClearRegs" title='OriginalClearRegs' data-type='llvm::SmallVector&lt;unsigned int, 16&gt;' data-ref="414OriginalClearRegs" data-ref-filename="414OriginalClearRegs">OriginalClearRegs</dfn> = <a class="ref fn fake" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE" title='llvm::SmallVector::SmallVector&lt;T, N&gt;' data-ref="_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE" data-ref-filename="_ZN4llvm11SmallVectorC1ERKNS_11SmallVectorIT_XT0_EEE"></a><a class="local col3 ref" href="#413ClearRegs" title='ClearRegs' data-ref="413ClearRegs" data-ref-filename="413ClearRegs">ClearRegs</a>;</td></tr>
<tr><th id="2045">2045</th><td></td></tr>
<tr><th id="2046">2046</th><td>      <i>// Get the first cleared register as a scratch (to use later with tBIC).</i></td></tr>
<tr><th id="2047">2047</th><td><i>      // We need to use the first so we can ensure it is a low register.</i></td></tr>
<tr><th id="2048">2048</th><td>      <em>unsigned</em> <dfn class="local col5 decl" id="415ScratchReg" title='ScratchReg' data-type='unsigned int' data-ref="415ScratchReg" data-ref-filename="415ScratchReg">ScratchReg</dfn> = <a class="local col3 ref" href="#413ClearRegs" title='ClearRegs' data-ref="413ClearRegs" data-ref-filename="413ClearRegs">ClearRegs</a>.<a class="ref fn" href="../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm25SmallVectorTemplateCommon5frontEv" title='llvm::SmallVectorTemplateCommon::front' data-ref="_ZN4llvm25SmallVectorTemplateCommon5frontEv" data-ref-filename="_ZN4llvm25SmallVectorTemplateCommon5frontEv">front</a>();</td></tr>
<tr><th id="2049">2049</th><td></td></tr>
<tr><th id="2050">2050</th><td>      <i>// Clear LSB of JumpReg</i></td></tr>
<tr><th id="2051">2051</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::AFI" title='(anonymous namespace)::ARMExpandPseudo::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::AFI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" title='llvm::ARMFunctionInfo::isThumb2Function' data-ref="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv">isThumb2Function</a>()) {</td></tr>
<tr><th id="2052">2052</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col9 ref" href="#409DL" title='DL' data-ref="409DL" data-ref-filename="409DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2BICri" title='llvm::ARM::t2BICri' data-ref="llvm::ARM::t2BICri" data-ref-filename="llvm..ARM..t2BICri">t2BICri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#410JumpReg" title='JumpReg' data-ref="410JumpReg" data-ref-filename="410JumpReg">JumpReg</a>)</td></tr>
<tr><th id="2053">2053</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#410JumpReg" title='JumpReg' data-ref="410JumpReg" data-ref-filename="410JumpReg">JumpReg</a>)</td></tr>
<tr><th id="2054">2054</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>)</td></tr>
<tr><th id="2055">2055</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="2056">2056</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="2057">2057</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2058">2058</th><td>        <i>// We need to use an extra register to cope with 8M Baseline,</i></td></tr>
<tr><th id="2059">2059</th><td><i>        // since we have saved all of the registers we are ok to trash a non</i></td></tr>
<tr><th id="2060">2060</th><td><i>        // argument register here.</i></td></tr>
<tr><th id="2061">2061</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col9 ref" href="#409DL" title='DL' data-ref="409DL" data-ref-filename="409DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tMOVi8" title='llvm::ARM::tMOVi8' data-ref="llvm::ARM::tMOVi8" data-ref-filename="llvm..ARM..tMOVi8">tMOVi8</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#415ScratchReg" title='ScratchReg' data-ref="415ScratchReg" data-ref-filename="415ScratchReg">ScratchReg</a>)</td></tr>
<tr><th id="2062">2062</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>())</td></tr>
<tr><th id="2063">2063</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>1</var>)</td></tr>
<tr><th id="2064">2064</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="2065">2065</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col9 ref" href="#409DL" title='DL' data-ref="409DL" data-ref-filename="409DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBIC" title='llvm::ARM::tBIC' data-ref="llvm::ARM::tBIC" data-ref-filename="llvm..ARM..tBIC">tBIC</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#410JumpReg" title='JumpReg' data-ref="410JumpReg" data-ref-filename="410JumpReg">JumpReg</a>)</td></tr>
<tr><th id="2066">2066</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="2067">2067</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#410JumpReg" title='JumpReg' data-ref="410JumpReg" data-ref-filename="410JumpReg">JumpReg</a>)</td></tr>
<tr><th id="2068">2068</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col5 ref" href="#415ScratchReg" title='ScratchReg' data-ref="415ScratchReg" data-ref-filename="415ScratchReg">ScratchReg</a>)</td></tr>
<tr><th id="2069">2069</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="2070">2070</th><td>      }</td></tr>
<tr><th id="2071">2071</th><td></td></tr>
<tr><th id="2072">2072</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSESaveClearFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb9634361" title='(anonymous namespace)::ARMExpandPseudo::CMSESaveClearFPRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSESaveClearFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb9634361" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo19CMSESaveClearFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Deb9634361">CMSESaveClearFPRegs</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <span class='refarg'><a class="local col9 ref" href="#409DL" title='DL' data-ref="409DL" data-ref-filename="409DL">DL</a></span>, <a class="local col1 ref" href="#411LiveRegs" title='LiveRegs' data-ref="411LiveRegs" data-ref-filename="411LiveRegs">LiveRegs</a>,</td></tr>
<tr><th id="2073">2073</th><td>                          <span class='refarg'><a class="local col3 ref" href="#413ClearRegs" title='ClearRegs' data-ref="413ClearRegs" data-ref-filename="413ClearRegs">ClearRegs</a></span>); <i>// save+clear FP regs with ClearRegs</i></td></tr>
<tr><th id="2074">2074</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearGPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugL518123" title='(anonymous namespace)::ARMExpandPseudo::CMSEClearGPRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearGPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugL518123" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo15CMSEClearGPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERKNS1_8DebugL518123">CMSEClearGPRegs</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col9 ref" href="#409DL" title='DL' data-ref="409DL" data-ref-filename="409DL">DL</a>, <a class="local col3 ref" href="#413ClearRegs" title='ClearRegs' data-ref="413ClearRegs" data-ref-filename="413ClearRegs">ClearRegs</a>, <a class="local col0 ref" href="#410JumpReg" title='JumpReg' data-ref="410JumpReg" data-ref-filename="410JumpReg">JumpReg</a>);</td></tr>
<tr><th id="2075">2075</th><td></td></tr>
<tr><th id="2076">2076</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="416NewCall" title='NewCall' data-type='const llvm::MachineInstrBuilder' data-ref="416NewCall" data-ref-filename="416NewCall">NewCall</dfn> =</td></tr>
<tr><th id="2077">2077</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col9 ref" href="#409DL" title='DL' data-ref="409DL" data-ref-filename="409DL">DL</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBLXNSr" title='llvm::ARM::tBLXNSr' data-ref="llvm::ARM::tBLXNSr" data-ref-filename="llvm..ARM..tBLXNSr">tBLXNSr</a>))</td></tr>
<tr><th id="2078">2078</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="2079">2079</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><a class="local col0 ref" href="#410JumpReg" title='JumpReg' data-ref="410JumpReg" data-ref-filename="410JumpReg">JumpReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="2080">2080</th><td></td></tr>
<tr><th id="2081">2081</th><td>      <b>for</b> (<em>int</em> <dfn class="local col7 decl" id="417I" title='I' data-type='int' data-ref="417I" data-ref-filename="417I">I</dfn> = <var>1</var>, <dfn class="local col8 decl" id="418E" title='E' data-type='int' data-ref="418E" data-ref-filename="418E">E</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col7 ref" href="#417I" title='I' data-ref="417I" data-ref-filename="417I">I</a> != <a class="local col8 ref" href="#418E" title='E' data-ref="418E" data-ref-filename="418E">E</a>; ++<a class="local col7 ref" href="#417I" title='I' data-ref="417I" data-ref-filename="417I">I</a>)</td></tr>
<tr><th id="2082">2082</th><td>        <a class="local col6 ref" href="#416NewCall" title='NewCall' data-ref="416NewCall" data-ref-filename="416NewCall">NewCall</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" title='llvm::MachineInstr::addOperand' data-ref="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE" data-ref-filename="_ZN4llvm12MachineInstr10addOperandERKNS_14MachineOperandE">addOperand</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#417I" title='I' data-ref="417I" data-ref-filename="417I">I</a>));</td></tr>
<tr><th id="2083">2083</th><td>      <b>if</b> (<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr27isCandidateForCallSiteEntryENS0_9QueryTypeE" title='llvm::MachineInstr::isCandidateForCallSiteEntry' data-ref="_ZNK4llvm12MachineInstr27isCandidateForCallSiteEntryENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr27isCandidateForCallSiteEntryENS0_9QueryTypeE">isCandidateForCallSiteEntry</a>())</td></tr>
<tr><th id="2084">2084</th><td>        <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr5getMFEv" title='llvm::MachineInstr::getMF' data-ref="_ZN4llvm12MachineInstr5getMFEv" data-ref-filename="_ZN4llvm12MachineInstr5getMFEv">getMF</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction16moveCallSiteInfoEPKNS_12MachineInstrES3_" title='llvm::MachineFunction::moveCallSiteInfo' data-ref="_ZN4llvm15MachineFunction16moveCallSiteInfoEPKNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm15MachineFunction16moveCallSiteInfoEPKNS_12MachineInstrES3_">moveCallSiteInfo</a>(&amp;<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>, <a class="local col6 ref" href="#416NewCall" title='NewCall' data-ref="416NewCall" data-ref-filename="416NewCall">NewCall</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder8getInstrEv" title='llvm::MachineInstrBuilder::getInstr' data-ref="_ZNK4llvm19MachineInstrBuilder8getInstrEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilder8getInstrEv">getInstr</a>());</td></tr>
<tr><th id="2085">2085</th><td></td></tr>
<tr><th id="2086">2086</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSERestoreFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Debug2412613" title='(anonymous namespace)::ARMExpandPseudo::CMSERestoreFPRegs' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSERestoreFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Debug2412613" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo17CMSERestoreFPRegsERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERNS1_8Debug2412613">CMSERestoreFPRegs</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <span class='refarg'><a class="local col9 ref" href="#409DL" title='DL' data-ref="409DL" data-ref-filename="409DL">DL</a></span>, <span class='refarg'><a class="local col4 ref" href="#414OriginalClearRegs" title='OriginalClearRegs' data-ref="414OriginalClearRegs" data-ref-filename="414OriginalClearRegs">OriginalClearRegs</a></span>); <i>// restore FP registers</i></td></tr>
<tr><th id="2087">2087</th><td></td></tr>
<tr><th id="2088">2088</th><td>      <a class="tu ref fn" href="#_ZL18CMSEPopCalleeSavesRKN4llvm15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" title='CMSEPopCalleeSaves' data-use='c' data-ref="_ZL18CMSEPopCalleeSavesRKN4llvm15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib" data-ref-filename="_ZL18CMSEPopCalleeSavesRKN4llvm15TargetInstrInfoERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEib">CMSEPopCalleeSaves</a>(*<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>, <span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col0 ref" href="#410JumpReg" title='JumpReg' data-ref="410JumpReg" data-ref-filename="410JumpReg">JumpReg</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::AFI" title='(anonymous namespace)::ARMExpandPseudo::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::AFI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" title='llvm::ARMFunctionInfo::isThumb1OnlyFunction' data-ref="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo20isThumb1OnlyFunctionEv">isThumb1OnlyFunction</a>());</td></tr>
<tr><th id="2089">2089</th><td></td></tr>
<tr><th id="2090">2090</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2091">2091</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2092">2092</th><td>    }</td></tr>
<tr><th id="2093">2093</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVHcc" title='llvm::ARM::VMOVHcc' data-ref="llvm::ARM::VMOVHcc" data-ref-filename="llvm..ARM..VMOVHcc">VMOVHcc</a>:</td></tr>
<tr><th id="2094">2094</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVScc" title='llvm::ARM::VMOVScc' data-ref="llvm::ARM::VMOVScc" data-ref-filename="llvm..ARM..VMOVScc">VMOVScc</a>:</td></tr>
<tr><th id="2095">2095</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVDcc" title='llvm::ARM::VMOVDcc' data-ref="llvm::ARM::VMOVDcc" data-ref-filename="llvm..ARM..VMOVDcc">VMOVDcc</a>: {</td></tr>
<tr><th id="2096">2096</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="419newOpc" title='newOpc' data-type='unsigned int' data-ref="419newOpc" data-ref-filename="419newOpc">newOpc</dfn> = <a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVDcc" title='llvm::ARM::VMOVDcc' data-ref="llvm::ARM::VMOVDcc" data-ref-filename="llvm..ARM..VMOVDcc">VMOVDcc</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVS" title='llvm::ARM::VMOVS' data-ref="llvm::ARM::VMOVS" data-ref-filename="llvm..ARM..VMOVS">VMOVS</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VMOVD" title='llvm::ARM::VMOVD' data-ref="llvm::ARM::VMOVD" data-ref-filename="llvm..ARM..VMOVD">VMOVD</a>;</td></tr>
<tr><th id="2097">2097</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#419newOpc" title='newOpc' data-ref="419newOpc" data-ref-filename="419newOpc">newOpc</a>),</td></tr>
<tr><th id="2098">2098</th><td>              <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2099">2099</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="2100">2100</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) <i>// 'pred'</i></td></tr>
<tr><th id="2101">2101</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>))</td></tr>
<tr><th id="2102">2102</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref fn" href="#_ZL12makeImplicitRKN4llvm14MachineOperandE" title='makeImplicit' data-use='c' data-ref="_ZL12makeImplicitRKN4llvm14MachineOperandE" data-ref-filename="_ZL12makeImplicitRKN4llvm14MachineOperandE">makeImplicit</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)));</td></tr>
<tr><th id="2103">2103</th><td></td></tr>
<tr><th id="2104">2104</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2105">2105</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2106">2106</th><td>    }</td></tr>
<tr><th id="2107">2107</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVCCr" title='llvm::ARM::t2MOVCCr' data-ref="llvm::ARM::t2MOVCCr" data-ref-filename="llvm..ARM..t2MOVCCr">t2MOVCCr</a>:</td></tr>
<tr><th id="2108">2108</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVCCr" title='llvm::ARM::MOVCCr' data-ref="llvm::ARM::MOVCCr" data-ref-filename="llvm..ARM..MOVCCr">MOVCCr</a>: {</td></tr>
<tr><th id="2109">2109</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="420Opc" title='Opc' data-type='unsigned int' data-ref="420Opc" data-ref-filename="420Opc">Opc</dfn> = <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::AFI" title='(anonymous namespace)::ARMExpandPseudo::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::AFI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVr" title='llvm::ARM::t2MOVr' data-ref="llvm::ARM::t2MOVr" data-ref-filename="llvm..ARM..t2MOVr">t2MOVr</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVr" title='llvm::ARM::MOVr' data-ref="llvm::ARM::MOVr" data-ref-filename="llvm..ARM..MOVr">MOVr</a>;</td></tr>
<tr><th id="2110">2110</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#420Opc" title='Opc' data-ref="420Opc" data-ref-filename="420Opc">Opc</a>),</td></tr>
<tr><th id="2111">2111</th><td>              <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2112">2112</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="2113">2113</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) <i>// 'pred'</i></td></tr>
<tr><th id="2114">2114</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>))</td></tr>
<tr><th id="2115">2115</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>()) <i>// 's' bit</i></td></tr>
<tr><th id="2116">2116</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref fn" href="#_ZL12makeImplicitRKN4llvm14MachineOperandE" title='makeImplicit' data-use='c' data-ref="_ZL12makeImplicitRKN4llvm14MachineOperandE" data-ref-filename="_ZL12makeImplicitRKN4llvm14MachineOperandE">makeImplicit</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)));</td></tr>
<tr><th id="2117">2117</th><td></td></tr>
<tr><th id="2118">2118</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2119">2119</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2120">2120</th><td>    }</td></tr>
<tr><th id="2121">2121</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVCCsi" title='llvm::ARM::MOVCCsi' data-ref="llvm::ARM::MOVCCsi" data-ref-filename="llvm..ARM..MOVCCsi">MOVCCsi</a>: {</td></tr>
<tr><th id="2122">2122</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVsi" title='llvm::ARM::MOVsi' data-ref="llvm::ARM::MOVsi" data-ref-filename="llvm..ARM..MOVsi">MOVsi</a>),</td></tr>
<tr><th id="2123">2123</th><td>              (<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="2124">2124</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="2125">2125</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="2126">2126</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) <i>// 'pred'</i></td></tr>
<tr><th id="2127">2127</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>))</td></tr>
<tr><th id="2128">2128</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>()) <i>// 's' bit</i></td></tr>
<tr><th id="2129">2129</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref fn" href="#_ZL12makeImplicitRKN4llvm14MachineOperandE" title='makeImplicit' data-use='c' data-ref="_ZL12makeImplicitRKN4llvm14MachineOperandE" data-ref-filename="_ZL12makeImplicitRKN4llvm14MachineOperandE">makeImplicit</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)));</td></tr>
<tr><th id="2130">2130</th><td></td></tr>
<tr><th id="2131">2131</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2132">2132</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2133">2133</th><td>    }</td></tr>
<tr><th id="2134">2134</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVCCsr" title='llvm::ARM::MOVCCsr' data-ref="llvm::ARM::MOVCCsr" data-ref-filename="llvm..ARM..MOVCCsr">MOVCCsr</a>: {</td></tr>
<tr><th id="2135">2135</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVsr" title='llvm::ARM::MOVsr' data-ref="llvm::ARM::MOVsr" data-ref-filename="llvm..ARM..MOVsr">MOVsr</a>),</td></tr>
<tr><th id="2136">2136</th><td>              (<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>()))</td></tr>
<tr><th id="2137">2137</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="2138">2138</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>))</td></tr>
<tr><th id="2139">2139</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="2140">2140</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) <i>// 'pred'</i></td></tr>
<tr><th id="2141">2141</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>6</var>))</td></tr>
<tr><th id="2142">2142</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>()) <i>// 's' bit</i></td></tr>
<tr><th id="2143">2143</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref fn" href="#_ZL12makeImplicitRKN4llvm14MachineOperandE" title='makeImplicit' data-use='c' data-ref="_ZL12makeImplicitRKN4llvm14MachineOperandE" data-ref-filename="_ZL12makeImplicitRKN4llvm14MachineOperandE">makeImplicit</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)));</td></tr>
<tr><th id="2144">2144</th><td></td></tr>
<tr><th id="2145">2145</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2146">2146</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2147">2147</th><td>    }</td></tr>
<tr><th id="2148">2148</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVCCi16" title='llvm::ARM::t2MOVCCi16' data-ref="llvm::ARM::t2MOVCCi16" data-ref-filename="llvm..ARM..t2MOVCCi16">t2MOVCCi16</a>:</td></tr>
<tr><th id="2149">2149</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVCCi16" title='llvm::ARM::MOVCCi16' data-ref="llvm::ARM::MOVCCi16" data-ref-filename="llvm..ARM..MOVCCi16">MOVCCi16</a>: {</td></tr>
<tr><th id="2150">2150</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="421NewOpc" title='NewOpc' data-type='unsigned int' data-ref="421NewOpc" data-ref-filename="421NewOpc">NewOpc</dfn> = <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::AFI" title='(anonymous namespace)::ARMExpandPseudo::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::AFI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVi16" title='llvm::ARM::t2MOVi16' data-ref="llvm::ARM::t2MOVi16" data-ref-filename="llvm..ARM..t2MOVi16">t2MOVi16</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVi16" title='llvm::ARM::MOVi16' data-ref="llvm::ARM::MOVi16" data-ref-filename="llvm..ARM..MOVi16">MOVi16</a>;</td></tr>
<tr><th id="2151">2151</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#421NewOpc" title='NewOpc' data-ref="421NewOpc" data-ref-filename="421NewOpc">NewOpc</a>),</td></tr>
<tr><th id="2152">2152</th><td>              <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2153">2153</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="2154">2154</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) <i>// 'pred'</i></td></tr>
<tr><th id="2155">2155</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>))</td></tr>
<tr><th id="2156">2156</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref fn" href="#_ZL12makeImplicitRKN4llvm14MachineOperandE" title='makeImplicit' data-use='c' data-ref="_ZL12makeImplicitRKN4llvm14MachineOperandE" data-ref-filename="_ZL12makeImplicitRKN4llvm14MachineOperandE">makeImplicit</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)));</td></tr>
<tr><th id="2157">2157</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2158">2158</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2159">2159</th><td>    }</td></tr>
<tr><th id="2160">2160</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVCCi" title='llvm::ARM::t2MOVCCi' data-ref="llvm::ARM::t2MOVCCi" data-ref-filename="llvm..ARM..t2MOVCCi">t2MOVCCi</a>:</td></tr>
<tr><th id="2161">2161</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVCCi" title='llvm::ARM::MOVCCi' data-ref="llvm::ARM::MOVCCi" data-ref-filename="llvm..ARM..MOVCCi">MOVCCi</a>: {</td></tr>
<tr><th id="2162">2162</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="422Opc" title='Opc' data-type='unsigned int' data-ref="422Opc" data-ref-filename="422Opc">Opc</dfn> = <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::AFI" title='(anonymous namespace)::ARMExpandPseudo::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::AFI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVi" title='llvm::ARM::t2MOVi' data-ref="llvm::ARM::t2MOVi" data-ref-filename="llvm..ARM..t2MOVi">t2MOVi</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVi" title='llvm::ARM::MOVi' data-ref="llvm::ARM::MOVi" data-ref-filename="llvm..ARM..MOVi">MOVi</a>;</td></tr>
<tr><th id="2163">2163</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#422Opc" title='Opc' data-ref="422Opc" data-ref-filename="422Opc">Opc</a>),</td></tr>
<tr><th id="2164">2164</th><td>              <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2165">2165</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="2166">2166</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) <i>// 'pred'</i></td></tr>
<tr><th id="2167">2167</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>))</td></tr>
<tr><th id="2168">2168</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>()) <i>// 's' bit</i></td></tr>
<tr><th id="2169">2169</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref fn" href="#_ZL12makeImplicitRKN4llvm14MachineOperandE" title='makeImplicit' data-use='c' data-ref="_ZL12makeImplicitRKN4llvm14MachineOperandE" data-ref-filename="_ZL12makeImplicitRKN4llvm14MachineOperandE">makeImplicit</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)));</td></tr>
<tr><th id="2170">2170</th><td></td></tr>
<tr><th id="2171">2171</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2172">2172</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2173">2173</th><td>    }</td></tr>
<tr><th id="2174">2174</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MVNCCi" title='llvm::ARM::t2MVNCCi' data-ref="llvm::ARM::t2MVNCCi" data-ref-filename="llvm..ARM..t2MVNCCi">t2MVNCCi</a>:</td></tr>
<tr><th id="2175">2175</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVNCCi" title='llvm::ARM::MVNCCi' data-ref="llvm::ARM::MVNCCi" data-ref-filename="llvm..ARM..MVNCCi">MVNCCi</a>: {</td></tr>
<tr><th id="2176">2176</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="423Opc" title='Opc' data-type='unsigned int' data-ref="423Opc" data-ref-filename="423Opc">Opc</dfn> = <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::AFI" title='(anonymous namespace)::ARMExpandPseudo::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::AFI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>() ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MVNi" title='llvm::ARM::t2MVNi' data-ref="llvm::ARM::t2MVNi" data-ref-filename="llvm..ARM..t2MVNi">t2MVNi</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MVNi" title='llvm::ARM::MVNi' data-ref="llvm::ARM::MVNi" data-ref-filename="llvm..ARM..MVNi">MVNi</a>;</td></tr>
<tr><th id="2177">2177</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#423Opc" title='Opc' data-ref="423Opc" data-ref-filename="423Opc">Opc</a>),</td></tr>
<tr><th id="2178">2178</th><td>              <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2179">2179</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="2180">2180</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) <i>// 'pred'</i></td></tr>
<tr><th id="2181">2181</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>))</td></tr>
<tr><th id="2182">2182</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>()) <i>// 's' bit</i></td></tr>
<tr><th id="2183">2183</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref fn" href="#_ZL12makeImplicitRKN4llvm14MachineOperandE" title='makeImplicit' data-use='c' data-ref="_ZL12makeImplicitRKN4llvm14MachineOperandE" data-ref-filename="_ZL12makeImplicitRKN4llvm14MachineOperandE">makeImplicit</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)));</td></tr>
<tr><th id="2184">2184</th><td></td></tr>
<tr><th id="2185">2185</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2186">2186</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2187">2187</th><td>    }</td></tr>
<tr><th id="2188">2188</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVCClsl" title='llvm::ARM::t2MOVCClsl' data-ref="llvm::ARM::t2MOVCClsl" data-ref-filename="llvm..ARM..t2MOVCClsl">t2MOVCClsl</a>:</td></tr>
<tr><th id="2189">2189</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVCClsr" title='llvm::ARM::t2MOVCClsr' data-ref="llvm::ARM::t2MOVCClsr" data-ref-filename="llvm..ARM..t2MOVCClsr">t2MOVCClsr</a>:</td></tr>
<tr><th id="2190">2190</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVCCasr" title='llvm::ARM::t2MOVCCasr' data-ref="llvm::ARM::t2MOVCCasr" data-ref-filename="llvm..ARM..t2MOVCCasr">t2MOVCCasr</a>:</td></tr>
<tr><th id="2191">2191</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVCCror" title='llvm::ARM::t2MOVCCror' data-ref="llvm::ARM::t2MOVCCror" data-ref-filename="llvm..ARM..t2MOVCCror">t2MOVCCror</a>: {</td></tr>
<tr><th id="2192">2192</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="424NewOpc" title='NewOpc' data-type='unsigned int' data-ref="424NewOpc" data-ref-filename="424NewOpc">NewOpc</dfn>;</td></tr>
<tr><th id="2193">2193</th><td>      <b>switch</b> (<a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a>) {</td></tr>
<tr><th id="2194">2194</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVCClsl" title='llvm::ARM::t2MOVCClsl' data-ref="llvm::ARM::t2MOVCClsl" data-ref-filename="llvm..ARM..t2MOVCClsl">t2MOVCClsl</a>: <a class="local col4 ref" href="#424NewOpc" title='NewOpc' data-ref="424NewOpc" data-ref-filename="424NewOpc">NewOpc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LSLri" title='llvm::ARM::t2LSLri' data-ref="llvm::ARM::t2LSLri" data-ref-filename="llvm..ARM..t2LSLri">t2LSLri</a>; <b>break</b>;</td></tr>
<tr><th id="2195">2195</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVCClsr" title='llvm::ARM::t2MOVCClsr' data-ref="llvm::ARM::t2MOVCClsr" data-ref-filename="llvm..ARM..t2MOVCClsr">t2MOVCClsr</a>: <a class="local col4 ref" href="#424NewOpc" title='NewOpc' data-ref="424NewOpc" data-ref-filename="424NewOpc">NewOpc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LSRri" title='llvm::ARM::t2LSRri' data-ref="llvm::ARM::t2LSRri" data-ref-filename="llvm..ARM..t2LSRri">t2LSRri</a>; <b>break</b>;</td></tr>
<tr><th id="2196">2196</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVCCasr" title='llvm::ARM::t2MOVCCasr' data-ref="llvm::ARM::t2MOVCCasr" data-ref-filename="llvm..ARM..t2MOVCCasr">t2MOVCCasr</a>: <a class="local col4 ref" href="#424NewOpc" title='NewOpc' data-ref="424NewOpc" data-ref-filename="424NewOpc">NewOpc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2ASRri" title='llvm::ARM::t2ASRri' data-ref="llvm::ARM::t2ASRri" data-ref-filename="llvm..ARM..t2ASRri">t2ASRri</a>; <b>break</b>;</td></tr>
<tr><th id="2197">2197</th><td>      <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVCCror" title='llvm::ARM::t2MOVCCror' data-ref="llvm::ARM::t2MOVCCror" data-ref-filename="llvm..ARM..t2MOVCCror">t2MOVCCror</a>: <a class="local col4 ref" href="#424NewOpc" title='NewOpc' data-ref="424NewOpc" data-ref-filename="424NewOpc">NewOpc</a> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2RORri" title='llvm::ARM::t2RORri' data-ref="llvm::ARM::t2RORri" data-ref-filename="llvm..ARM..t2RORri">t2RORri</a>; <b>break</b>;</td></tr>
<tr><th id="2198">2198</th><td>      <b>default</b>: <a class="macro" href="../../../include/llvm/Support/ErrorHandling.h.html#139" title="__builtin_unreachable()" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"unexpeced conditional move"</q>);</td></tr>
<tr><th id="2199">2199</th><td>      }</td></tr>
<tr><th id="2200">2200</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#424NewOpc" title='NewOpc' data-ref="424NewOpc" data-ref-filename="424NewOpc">NewOpc</a>),</td></tr>
<tr><th id="2201">2201</th><td>              <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2202">2202</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="2203">2203</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>3</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>())</td></tr>
<tr><th id="2204">2204</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>4</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv" data-ref-filename="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>()) <i>// 'pred'</i></td></tr>
<tr><th id="2205">2205</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>5</var>))</td></tr>
<tr><th id="2206">2206</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>()) <i>// 's' bit</i></td></tr>
<tr><th id="2207">2207</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="tu ref fn" href="#_ZL12makeImplicitRKN4llvm14MachineOperandE" title='makeImplicit' data-use='c' data-ref="_ZL12makeImplicitRKN4llvm14MachineOperandE" data-ref-filename="_ZL12makeImplicitRKN4llvm14MachineOperandE">makeImplicit</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>)));</td></tr>
<tr><th id="2208">2208</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2209">2209</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2210">2210</th><td>    }</td></tr>
<tr><th id="2211">2211</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::Int_eh_sjlj_dispatchsetup" title='llvm::ARM::Int_eh_sjlj_dispatchsetup' data-ref="llvm::ARM::Int_eh_sjlj_dispatchsetup" data-ref-filename="llvm..ARM..Int_eh_sjlj_dispatchsetup">Int_eh_sjlj_dispatchsetup</a>: {</td></tr>
<tr><th id="2212">2212</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="425MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="425MF" data-ref-filename="425MF">MF</dfn> = *<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr9getParentEv" title='llvm::MachineInstr::getParent' data-ref="_ZN4llvm12MachineInstr9getParentEv" data-ref-filename="_ZN4llvm12MachineInstr9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2213">2213</th><td>      <em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a> *<dfn class="local col6 decl" id="426AII" title='AII' data-type='const llvm::ARMBaseInstrInfo *' data-ref="426AII" data-ref-filename="426AII">AII</dfn> =</td></tr>
<tr><th id="2214">2214</th><td>        <b>static_cast</b>&lt;<em>const</em> <a class="type" href="ARMBaseInstrInfo.h.html#llvm::ARMBaseInstrInfo" title='llvm::ARMBaseInstrInfo' data-ref="llvm::ARMBaseInstrInfo" data-ref-filename="llvm..ARMBaseInstrInfo">ARMBaseInstrInfo</a>*&gt;(<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>);</td></tr>
<tr><th id="2215">2215</th><td>      <em>const</em> <a class="type" href="ARMBaseRegisterInfo.h.html#llvm::ARMBaseRegisterInfo" title='llvm::ARMBaseRegisterInfo' data-ref="llvm::ARMBaseRegisterInfo" data-ref-filename="llvm..ARMBaseRegisterInfo">ARMBaseRegisterInfo</a> &amp;<dfn class="local col7 decl" id="427RI" title='RI' data-type='const llvm::ARMBaseRegisterInfo &amp;' data-ref="427RI" data-ref-filename="427RI">RI</dfn> = <a class="local col6 ref" href="#426AII" title='AII' data-ref="426AII" data-ref-filename="426AII">AII</a>-&gt;<a class="virtual ref fn" href="ARMBaseInstrInfo.h.html#_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" title='llvm::ARMBaseInstrInfo::getRegisterInfo' data-ref="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv" data-ref-filename="_ZNK4llvm16ARMBaseInstrInfo15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2216">2216</th><td>      <i>// For functions using a base pointer, we rematerialize it (via the frame</i></td></tr>
<tr><th id="2217">2217</th><td><i>      // pointer) here since eh.sjlj.setjmp and eh.sjlj.longjmp don't do it</i></td></tr>
<tr><th id="2218">2218</th><td><i>      // for us. Otherwise, expand to nothing.</i></td></tr>
<tr><th id="2219">2219</th><td>      <b>if</b> (<a class="local col7 ref" href="#427RI" title='RI' data-ref="427RI" data-ref-filename="427RI">RI</a>.<a class="ref fn" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::hasBasePointer' data-ref="_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo14hasBasePointerERKNS_15MachineFunctionE">hasBasePointer</a>(<a class="local col5 ref" href="#425MF" title='MF' data-ref="425MF" data-ref-filename="425MF">MF</a>)) {</td></tr>
<tr><th id="2220">2220</th><td>        <a class="typedef" href="../../../../../include/bits/stdint-intn.h.html#int32_t" title='int32_t' data-type='__int32_t' data-ref="int32_t" data-ref-filename="int32_t">int32_t</a> <dfn class="local col8 decl" id="428NumBytes" title='NumBytes' data-type='int32_t' data-ref="428NumBytes" data-ref-filename="428NumBytes">NumBytes</dfn> = <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::AFI" title='(anonymous namespace)::ARMExpandPseudo::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::AFI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo22getFramePtrSpillOffsetEv" title='llvm::ARMFunctionInfo::getFramePtrSpillOffset' data-ref="_ZNK4llvm15ARMFunctionInfo22getFramePtrSpillOffsetEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo22getFramePtrSpillOffsetEv">getFramePtrSpillOffset</a>();</td></tr>
<tr><th id="2221">2221</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col9 decl" id="429FramePtr" title='FramePtr' data-type='llvm::Register' data-ref="429FramePtr" data-ref-filename="429FramePtr">FramePtr</dfn> = <a class="local col7 ref" href="#427RI" title='RI' data-ref="427RI" data-ref-filename="427RI">RI</a>.<a class="virtual ref fn" href="ARMBaseRegisterInfo.h.html#_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" title='llvm::ARMBaseRegisterInfo::getFrameRegister' data-ref="_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm19ARMBaseRegisterInfo16getFrameRegisterERKNS_15MachineFunctionE">getFrameRegister</a>(<a class="local col5 ref" href="#425MF" title='MF' data-ref="425MF" data-ref-filename="425MF">MF</a>);</td></tr>
<tr><th id="2222">2222</th><td>        <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MF.getSubtarget().getFrameLowering()-&gt;hasFP(MF) &amp;&amp;</td></tr>
<tr><th id="2223">2223</th><td>               <q>"base pointer without frame pointer?"</q>);</td></tr>
<tr><th id="2224">2224</th><td></td></tr>
<tr><th id="2225">2225</th><td>        <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::AFI" title='(anonymous namespace)::ARMExpandPseudo::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::AFI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" title='llvm::ARMFunctionInfo::isThumb2Function' data-ref="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo16isThumb2FunctionEv">isThumb2Function</a>()) {</td></tr>
<tr><th id="2226">2226</th><td>          <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_52492291" title='llvm::emitT2RegPlusImmediate' data-ref="_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_52492291" data-ref-filename="_ZN4llvm22emitT2RegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_52492291">emitT2RegPlusImmediate</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <span class='refarg'><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a></span>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R6" title='llvm::ARM::R6' data-ref="llvm::ARM::R6" data-ref-filename="llvm..ARM..R6">R6</a>,</td></tr>
<tr><th id="2227">2227</th><td>                                 <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#429FramePtr" title='FramePtr' data-ref="429FramePtr" data-ref-filename="429FramePtr">FramePtr</a>, -<a class="local col8 ref" href="#428NumBytes" title='NumBytes' data-ref="428NumBytes" data-ref-filename="428NumBytes">NumBytes</a>, <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>, *<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>);</td></tr>
<tr><th id="2228">2228</th><td>        } <b>else</b> <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::AFI" title='(anonymous namespace)::ARMExpandPseudo::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::AFI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>()) {</td></tr>
<tr><th id="2229">2229</th><td>          <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvm25emitThumbRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iR14205216" title='llvm::emitThumbRegPlusImmediate' data-ref="_ZN4llvm25emitThumbRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iR14205216" data-ref-filename="_ZN4llvm25emitThumbRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iR14205216">emitThumbRegPlusImmediate</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <span class='refarg'><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a></span>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R6" title='llvm::ARM::R6' data-ref="llvm::ARM::R6" data-ref-filename="llvm..ARM..R6">R6</a>,</td></tr>
<tr><th id="2230">2230</th><td>                                    <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#429FramePtr" title='FramePtr' data-ref="429FramePtr" data-ref-filename="429FramePtr">FramePtr</a>, -<a class="local col8 ref" href="#428NumBytes" title='NumBytes' data-ref="428NumBytes" data-ref-filename="428NumBytes">NumBytes</a>, *<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>, <a class="local col7 ref" href="#427RI" title='RI' data-ref="427RI" data-ref-filename="427RI">RI</a>);</td></tr>
<tr><th id="2231">2231</th><td>        } <b>else</b> {</td></tr>
<tr><th id="2232">2232</th><td>          <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvm23emitARMRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_2162132" title='llvm::emitARMRegPlusImmediate' data-ref="_ZN4llvm23emitARMRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_2162132" data-ref-filename="_ZN4llvm23emitARMRegPlusImmediateERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_8RegisterES9_iNS_2162132">emitARMRegPlusImmediate</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <span class='refarg'><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a></span>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R6" title='llvm::ARM::R6' data-ref="llvm::ARM::R6" data-ref-filename="llvm..ARM..R6">R6</a>,</td></tr>
<tr><th id="2233">2233</th><td>                                  <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col9 ref" href="#429FramePtr" title='FramePtr' data-ref="429FramePtr" data-ref-filename="429FramePtr">FramePtr</a>, -<a class="local col8 ref" href="#428NumBytes" title='NumBytes' data-ref="428NumBytes" data-ref-filename="428NumBytes">NumBytes</a>, <span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><var>0</var>,</td></tr>
<tr><th id="2234">2234</th><td>                                  *<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>);</td></tr>
<tr><th id="2235">2235</th><td>        }</td></tr>
<tr><th id="2236">2236</th><td>        <i>// If there's dynamic realignment, adjust for it.</i></td></tr>
<tr><th id="2237">2237</th><td>        <b>if</b> (<a class="local col7 ref" href="#427RI" title='RI' data-ref="427RI" data-ref-filename="427RI">RI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" title='llvm::TargetRegisterInfo::needsStackRealignment' data-ref="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE" data-ref-filename="_ZNK4llvm18TargetRegisterInfo21needsStackRealignmentERKNS_15MachineFunctionE">needsStackRealignment</a>(<a class="local col5 ref" href="#425MF" title='MF' data-ref="425MF" data-ref-filename="425MF">MF</a>)) {</td></tr>
<tr><th id="2238">2238</th><td>          <a class="type" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#llvm::MachineFrameInfo" title='llvm::MachineFrameInfo' data-ref="llvm::MachineFrameInfo" data-ref-filename="llvm..MachineFrameInfo">MachineFrameInfo</a> &amp;<dfn class="local col0 decl" id="430MFI" title='MFI' data-type='llvm::MachineFrameInfo &amp;' data-ref="430MFI" data-ref-filename="430MFI">MFI</dfn> = <a class="local col5 ref" href="#425MF" title='MF' data-ref="425MF" data-ref-filename="425MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction12getFrameInfoEv" title='llvm::MachineFunction::getFrameInfo' data-ref="_ZN4llvm15MachineFunction12getFrameInfoEv" data-ref-filename="_ZN4llvm15MachineFunction12getFrameInfoEv">getFrameInfo</a>();</td></tr>
<tr><th id="2239">2239</th><td>          <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a> <dfn class="local col1 decl" id="431MaxAlign" title='MaxAlign' data-type='llvm::Align' data-ref="431MaxAlign" data-ref-filename="431MaxAlign">MaxAlign</dfn> = <a class="local col0 ref" href="#430MFI" title='MFI' data-ref="430MFI" data-ref-filename="430MFI">MFI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFrameInfo.h.html#_ZNK4llvm16MachineFrameInfo11getMaxAlignEv" title='llvm::MachineFrameInfo::getMaxAlign' data-ref="_ZNK4llvm16MachineFrameInfo11getMaxAlignEv" data-ref-filename="_ZNK4llvm16MachineFrameInfo11getMaxAlignEv">getMaxAlign</a>();</td></tr>
<tr><th id="2240">2240</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a> (!AFI-&gt;isThumb1OnlyFunction());</td></tr>
<tr><th id="2241">2241</th><td>          <i>// Emit bic r6, r6, MaxAlign</i></td></tr>
<tr><th id="2242">2242</th><td>          <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(MaxAlign &lt;= Align(<var>256</var>) &amp;&amp;</td></tr>
<tr><th id="2243">2243</th><td>                 <q>"The BIC instruction cannot encode "</q></td></tr>
<tr><th id="2244">2244</th><td>                 <q>"immediates larger than 256 with all lower "</q></td></tr>
<tr><th id="2245">2245</th><td>                 <q>"bits set."</q>);</td></tr>
<tr><th id="2246">2246</th><td>          <em>unsigned</em> <dfn class="local col2 decl" id="432bicOpc" title='bicOpc' data-type='unsigned int' data-ref="432bicOpc" data-ref-filename="432bicOpc">bicOpc</dfn> = <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::AFI" title='(anonymous namespace)::ARMExpandPseudo::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::AFI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" title='llvm::ARMFunctionInfo::isThumbFunction' data-ref="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv" data-ref-filename="_ZNK4llvm15ARMFunctionInfo15isThumbFunctionEv">isThumbFunction</a>() ?</td></tr>
<tr><th id="2247">2247</th><td>            <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2BICri" title='llvm::ARM::t2BICri' data-ref="llvm::ARM::t2BICri" data-ref-filename="llvm..ARM..t2BICri">t2BICri</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BICri" title='llvm::ARM::BICri' data-ref="llvm::ARM::BICri" data-ref-filename="llvm..ARM..BICri">BICri</a>;</td></tr>
<tr><th id="2248">2248</th><td>          <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#432bicOpc" title='bicOpc' data-ref="432bicOpc" data-ref-filename="432bicOpc">bicOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R6" title='llvm::ARM::R6' data-ref="llvm::ARM::R6" data-ref-filename="llvm..ARM..R6">R6</a>)</td></tr>
<tr><th id="2249">2249</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::R6" title='llvm::ARM::R6' data-ref="llvm::ARM::R6" data-ref-filename="llvm..ARM..R6">R6</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>)</td></tr>
<tr><th id="2250">2250</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col1 ref" href="#431MaxAlign" title='MaxAlign' data-ref="431MaxAlign" data-ref-filename="431MaxAlign">MaxAlign</a>.<a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZNK4llvm5Align5valueEv" title='llvm::Align::value' data-ref="_ZNK4llvm5Align5valueEv" data-ref-filename="_ZNK4llvm5Align5valueEv">value</a>() - <var>1</var>)</td></tr>
<tr><th id="2251">2251</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="2252">2252</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="2253">2253</th><td>        }</td></tr>
<tr><th id="2254">2254</th><td></td></tr>
<tr><th id="2255">2255</th><td>      }</td></tr>
<tr><th id="2256">2256</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2257">2257</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2258">2258</th><td>    }</td></tr>
<tr><th id="2259">2259</th><td></td></tr>
<tr><th id="2260">2260</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVsrl_flag" title='llvm::ARM::MOVsrl_flag' data-ref="llvm::ARM::MOVsrl_flag" data-ref-filename="llvm..ARM..MOVsrl_flag">MOVsrl_flag</a>:</td></tr>
<tr><th id="2261">2261</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVsra_flag" title='llvm::ARM::MOVsra_flag' data-ref="llvm::ARM::MOVsra_flag" data-ref-filename="llvm..ARM..MOVsra_flag">MOVsra_flag</a>: {</td></tr>
<tr><th id="2262">2262</th><td>      <i>// These are just fancy MOVs instructions.</i></td></tr>
<tr><th id="2263">2263</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVsi" title='llvm::ARM::MOVsi' data-ref="llvm::ARM::MOVsi" data-ref-filename="llvm..ARM..MOVsi">MOVsi</a>),</td></tr>
<tr><th id="2264">2264</th><td>              <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2265">2265</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="2266">2266</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj" title='llvm::ARM_AM::getSORegOpc' data-ref="_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj" data-ref-filename="_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj">getSORegOpc</a>(</td></tr>
<tr><th id="2267">2267</th><td>              (<a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVsrl_flag" title='llvm::ARM::MOVsrl_flag' data-ref="llvm::ARM::MOVsrl_flag" data-ref-filename="llvm..ARM..MOVsrl_flag">MOVsrl_flag</a> ? <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::lsr" title='llvm::ARM_AM::lsr' data-ref="llvm::ARM_AM::lsr" data-ref-filename="llvm..ARM_AM..lsr">lsr</a> : <span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::asr" title='llvm::ARM_AM::asr' data-ref="llvm::ARM_AM::asr" data-ref-filename="llvm..ARM_AM..asr">asr</a>), <var>1</var>))</td></tr>
<tr><th id="2268">2268</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="2269">2269</th><td>          .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>);</td></tr>
<tr><th id="2270">2270</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2271">2271</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2272">2272</th><td>    }</td></tr>
<tr><th id="2273">2273</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::RRX" title='llvm::ARM::RRX' data-ref="llvm::ARM::RRX" data-ref-filename="llvm..ARM..RRX">RRX</a>: {</td></tr>
<tr><th id="2274">2274</th><td>      <i>// This encodes as "MOVs Rd, Rm, rrx</i></td></tr>
<tr><th id="2275">2275</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col3 decl" id="433MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="433MIB" data-ref-filename="433MIB">MIB</dfn> =</td></tr>
<tr><th id="2276">2276</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVsi" title='llvm::ARM::MOVsi' data-ref="llvm::ARM::MOVsi" data-ref-filename="llvm..ARM..MOVsi">MOVsi</a>),</td></tr>
<tr><th id="2277">2277</th><td>                  <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="2278">2278</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="2279">2279</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<span class="namespace">ARM_AM::</span><a class="ref fn" href="MCTargetDesc/ARMAddressingModes.h.html#_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj" title='llvm::ARM_AM::getSORegOpc' data-ref="_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj" data-ref-filename="_ZN4llvm6ARM_AM11getSORegOpcENS0_8ShiftOpcEj">getSORegOpc</a>(<span class="namespace">ARM_AM::</span><a class="enum" href="MCTargetDesc/ARMAddressingModes.h.html#llvm::ARM_AM::rrx" title='llvm::ARM_AM::rrx' data-ref="llvm::ARM_AM::rrx" data-ref-filename="llvm..ARM_AM..rrx">rrx</a>, <var>0</var>))</td></tr>
<tr><th id="2280">2280</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="2281">2281</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL10condCodeOpEj" title='llvm::condCodeOp' data-ref="_ZN4llvmL10condCodeOpEj" data-ref-filename="_ZN4llvmL10condCodeOpEj">condCodeOp</a>());</td></tr>
<tr><th id="2282">2282</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a></span>, <span class='refarg'><a class="local col3 ref" href="#433MIB" title='MIB' data-ref="433MIB" data-ref-filename="433MIB">MIB</a></span>, <span class='refarg'><a class="local col3 ref" href="#433MIB" title='MIB' data-ref="433MIB" data-ref-filename="433MIB">MIB</a></span>);</td></tr>
<tr><th id="2283">2283</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2284">2284</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2285">2285</th><td>    }</td></tr>
<tr><th id="2286">2286</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tTPsoft" title='llvm::ARM::tTPsoft' data-ref="llvm::ARM::tTPsoft" data-ref-filename="llvm..ARM..tTPsoft">tTPsoft</a>:</td></tr>
<tr><th id="2287">2287</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::TPsoft" title='llvm::ARM::TPsoft' data-ref="llvm::ARM::TPsoft" data-ref-filename="llvm..ARM..TPsoft">TPsoft</a>: {</td></tr>
<tr><th id="2288">2288</th><td>      <em>const</em> <em>bool</em> <dfn class="local col4 decl" id="434Thumb" title='Thumb' data-type='const bool' data-ref="434Thumb" data-ref-filename="434Thumb">Thumb</dfn> = <a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tTPsoft" title='llvm::ARM::tTPsoft' data-ref="llvm::ARM::tTPsoft" data-ref-filename="llvm..ARM..tTPsoft">tTPsoft</a>;</td></tr>
<tr><th id="2289">2289</th><td></td></tr>
<tr><th id="2290">2290</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col5 decl" id="435MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="435MIB" data-ref-filename="435MIB">MIB</dfn>;</td></tr>
<tr><th id="2291">2291</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> *<dfn class="local col6 decl" id="436MF" title='MF' data-type='llvm::MachineFunction *' data-ref="436MF" data-ref-filename="436MF">MF</dfn> = <a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>();</td></tr>
<tr><th id="2292">2292</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12genLongCallsEv" title='llvm::ARMSubtarget::genLongCalls' data-ref="_ZNK4llvm12ARMSubtarget12genLongCallsEv" data-ref-filename="_ZNK4llvm12ARMSubtarget12genLongCallsEv">genLongCalls</a>()) {</td></tr>
<tr><th id="2293">2293</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool" data-ref-filename="llvm..MachineConstantPool">MachineConstantPool</a> *<dfn class="local col7 decl" id="437MCP" title='MCP' data-type='llvm::MachineConstantPool *' data-ref="437MCP" data-ref-filename="437MCP">MCP</dfn> = <a class="local col6 ref" href="#436MF" title='MF' data-ref="436MF" data-ref-filename="436MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv" data-ref-filename="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="2294">2294</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="438PCLabelID" title='PCLabelID' data-type='unsigned int' data-ref="438PCLabelID" data-ref-filename="438PCLabelID">PCLabelID</dfn> = <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::AFI" title='(anonymous namespace)::ARMExpandPseudo::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::AFI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv" title='llvm::ARMFunctionInfo::createPICLabelUId' data-ref="_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv" data-ref-filename="_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv">createPICLabelUId</a>();</td></tr>
<tr><th id="2295">2295</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolValue" title='llvm::MachineConstantPoolValue' data-ref="llvm::MachineConstantPoolValue" data-ref-filename="llvm..MachineConstantPoolValue">MachineConstantPoolValue</a> *<dfn class="local col9 decl" id="439CPV" title='CPV' data-type='llvm::MachineConstantPoolValue *' data-ref="439CPV" data-ref-filename="439CPV">CPV</dfn> =</td></tr>
<tr><th id="2296">2296</th><td>            <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolSymbol" title='llvm::ARMConstantPoolSymbol' data-ref="llvm::ARMConstantPoolSymbol" data-ref-filename="llvm..ARMConstantPoolSymbol">ARMConstantPoolSymbol</a>::<a class="ref fn" href="ARMConstantPoolValue.h.html#_ZN4llvm21ARMConstantPoolSymbol6CreateERNS_11LLVMContextENS_9StringRefEjh" title='llvm::ARMConstantPoolSymbol::Create' data-ref="_ZN4llvm21ARMConstantPoolSymbol6CreateERNS_11LLVMContextENS_9StringRefEjh" data-ref-filename="_ZN4llvm21ARMConstantPoolSymbol6CreateERNS_11LLVMContextENS_9StringRefEjh">Create</a>(<span class='refarg'><a class="local col6 ref" href="#436MF" title='MF' data-ref="436MF" data-ref-filename="436MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction11getFunctionEv" title='llvm::MachineFunction::getFunction' data-ref="_ZN4llvm15MachineFunction11getFunctionEv" data-ref-filename="_ZN4llvm15MachineFunction11getFunctionEv">getFunction</a>().<a class="ref fn" href="../../../include/llvm/IR/Function.h.html#_ZNK4llvm8Function10getContextEv" title='llvm::Function::getContext' data-ref="_ZNK4llvm8Function10getContextEv" data-ref-filename="_ZNK4llvm8Function10getContextEv">getContext</a>()</span>,</td></tr>
<tr><th id="2297">2297</th><td>                                          <a class="ref fn fake" href="../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc" data-ref-filename="_ZN4llvm9StringRefC1EPKc"></a><q>"__aeabi_read_tp"</q>, <a class="local col8 ref" href="#438PCLabelID" title='PCLabelID' data-ref="438PCLabelID" data-ref-filename="438PCLabelID">PCLabelID</a>, <var>0</var>);</td></tr>
<tr><th id="2298">2298</th><td>        <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="440Reg" title='Reg' data-type='llvm::Register' data-ref="440Reg" data-ref-filename="440Reg">Reg</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2299">2299</th><td>        <a class="local col5 ref" href="#435MIB" title='MIB' data-ref="435MIB" data-ref-filename="435MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSERKS0_">=</a></td></tr>
<tr><th id="2300">2300</th><td>            <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="2301">2301</th><td>                    <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#434Thumb" title='Thumb' data-ref="434Thumb" data-ref-filename="434Thumb">Thumb</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDRpci" title='llvm::ARM::tLDRpci' data-ref="llvm::ARM::tLDRpci" data-ref-filename="llvm..ARM..tLDRpci">tLDRpci</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRi12" title='llvm::ARM::LDRi12' data-ref="llvm::ARM::LDRi12" data-ref-filename="llvm..ARM..LDRi12">LDRi12</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#440Reg" title='Reg' data-ref="440Reg" data-ref-filename="440Reg">Reg</a>)</td></tr>
<tr><th id="2302">2302</th><td>                .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" data-ref-filename="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij">addConstantPoolIndex</a>(<a class="local col7 ref" href="#437MCP" title='MCP' data-ref="437MCP" data-ref-filename="437MCP">MCP</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueENS_5AlignE" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueENS_5AlignE" data-ref-filename="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueENS_5AlignE">getConstantPoolIndex</a>(<a class="local col9 ref" href="#439CPV" title='CPV' data-ref="439CPV" data-ref-filename="439CPV">CPV</a>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>4</var>)));</td></tr>
<tr><th id="2303">2303</th><td>        <b>if</b> (!<a class="local col4 ref" href="#434Thumb" title='Thumb' data-ref="434Thumb" data-ref-filename="434Thumb">Thumb</a>)</td></tr>
<tr><th id="2304">2304</th><td>          <a class="local col5 ref" href="#435MIB" title='MIB' data-ref="435MIB" data-ref-filename="435MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="2305">2305</th><td>        <a class="local col5 ref" href="#435MIB" title='MIB' data-ref="435MIB" data-ref-filename="435MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="2306">2306</th><td></td></tr>
<tr><th id="2307">2307</th><td>        <a class="local col5 ref" href="#435MIB" title='MIB' data-ref="435MIB" data-ref-filename="435MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a></td></tr>
<tr><th id="2308">2308</th><td>            <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="2309">2309</th><td>                    <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#434Thumb" title='Thumb' data-ref="434Thumb" data-ref-filename="434Thumb">Thumb</a> ? <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvm14gettBLXrOpcodeERKNS_15MachineFunctionE" title='llvm::gettBLXrOpcode' data-ref="_ZN4llvm14gettBLXrOpcodeERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm14gettBLXrOpcodeERKNS_15MachineFunctionE">gettBLXrOpcode</a>(*<a class="local col6 ref" href="#436MF" title='MF' data-ref="436MF" data-ref-filename="436MF">MF</a>) : <a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvm12getBLXOpcodeERKNS_15MachineFunctionE" title='llvm::getBLXOpcode' data-ref="_ZN4llvm12getBLXOpcodeERKNS_15MachineFunctionE" data-ref-filename="_ZN4llvm12getBLXOpcodeERKNS_15MachineFunctionE">getBLXOpcode</a>(*<a class="local col6 ref" href="#436MF" title='MF' data-ref="436MF" data-ref-filename="436MF">MF</a>)));</td></tr>
<tr><th id="2310">2310</th><td>        <b>if</b> (<a class="local col4 ref" href="#434Thumb" title='Thumb' data-ref="434Thumb" data-ref-filename="434Thumb">Thumb</a>)</td></tr>
<tr><th id="2311">2311</th><td>          <a class="local col5 ref" href="#435MIB" title='MIB' data-ref="435MIB" data-ref-filename="435MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="2312">2312</th><td>        <a class="local col5 ref" href="#435MIB" title='MIB' data-ref="435MIB" data-ref-filename="435MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#440Reg" title='Reg' data-ref="440Reg" data-ref-filename="440Reg">Reg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a>);</td></tr>
<tr><th id="2313">2313</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2314">2314</th><td>        <a class="local col5 ref" href="#435MIB" title='MIB' data-ref="435MIB" data-ref-filename="435MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="2315">2315</th><td>                      <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#434Thumb" title='Thumb' data-ref="434Thumb" data-ref-filename="434Thumb">Thumb</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBL" title='llvm::ARM::tBL' data-ref="llvm::ARM::tBL" data-ref-filename="llvm..ARM..tBL">tBL</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BL" title='llvm::ARM::BL' data-ref="llvm::ARM::BL" data-ref-filename="llvm..ARM..BL">BL</a>));</td></tr>
<tr><th id="2316">2316</th><td>        <b>if</b> (<a class="local col4 ref" href="#434Thumb" title='Thumb' data-ref="434Thumb" data-ref-filename="434Thumb">Thumb</a>)</td></tr>
<tr><th id="2317">2317</th><td>          <a class="local col5 ref" href="#435MIB" title='MIB' data-ref="435MIB" data-ref-filename="435MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="2318">2318</th><td>        <a class="local col5 ref" href="#435MIB" title='MIB' data-ref="435MIB" data-ref-filename="435MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" title='llvm::MachineInstrBuilder::addExternalSymbol' data-ref="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder17addExternalSymbolEPKcj">addExternalSymbol</a>(<q>"__aeabi_read_tp"</q>, <var>0</var>);</td></tr>
<tr><th id="2319">2319</th><td>      }</td></tr>
<tr><th id="2320">2320</th><td></td></tr>
<tr><th id="2321">2321</th><td>      <a class="local col5 ref" href="#435MIB" title='MIB' data-ref="435MIB" data-ref-filename="435MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>);</td></tr>
<tr><th id="2322">2322</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a></span>, <span class='refarg'><a class="local col5 ref" href="#435MIB" title='MIB' data-ref="435MIB" data-ref-filename="435MIB">MIB</a></span>, <span class='refarg'><a class="local col5 ref" href="#435MIB" title='MIB' data-ref="435MIB" data-ref-filename="435MIB">MIB</a></span>);</td></tr>
<tr><th id="2323">2323</th><td>      <i>// Update the call site info.</i></td></tr>
<tr><th id="2324">2324</th><td>      <b>if</b> (<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr27isCandidateForCallSiteEntryENS0_9QueryTypeE" title='llvm::MachineInstr::isCandidateForCallSiteEntry' data-ref="_ZNK4llvm12MachineInstr27isCandidateForCallSiteEntryENS0_9QueryTypeE" data-ref-filename="_ZNK4llvm12MachineInstr27isCandidateForCallSiteEntryENS0_9QueryTypeE">isCandidateForCallSiteEntry</a>())</td></tr>
<tr><th id="2325">2325</th><td>        <a class="local col6 ref" href="#436MF" title='MF' data-ref="436MF" data-ref-filename="436MF">MF</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction16moveCallSiteInfoEPKNS_12MachineInstrES3_" title='llvm::MachineFunction::moveCallSiteInfo' data-ref="_ZN4llvm15MachineFunction16moveCallSiteInfoEPKNS_12MachineInstrES3_" data-ref-filename="_ZN4llvm15MachineFunction16moveCallSiteInfoEPKNS_12MachineInstrES3_">moveCallSiteInfo</a>(&amp;<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>, &amp;*<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" title='llvm::MachineInstrBuilder::operator llvm::MachineInstr *' data-ref="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv" data-ref-filename="_ZNK4llvm19MachineInstrBuildercvPNS_12MachineInstrEEv"></a><a class="local col5 ref" href="#435MIB" title='MIB' data-ref="435MIB" data-ref-filename="435MIB">MIB</a>);</td></tr>
<tr><th id="2326">2326</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2327">2327</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2328">2328</th><td>    }</td></tr>
<tr><th id="2329">2329</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDRpci_pic" title='llvm::ARM::tLDRpci_pic' data-ref="llvm::ARM::tLDRpci_pic" data-ref-filename="llvm..ARM..tLDRpci_pic">tLDRpci_pic</a>:</td></tr>
<tr><th id="2330">2330</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRpci_pic" title='llvm::ARM::t2LDRpci_pic' data-ref="llvm::ARM::t2LDRpci_pic" data-ref-filename="llvm..ARM..t2LDRpci_pic">t2LDRpci_pic</a>: {</td></tr>
<tr><th id="2331">2331</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="441NewLdOpc" title='NewLdOpc' data-type='unsigned int' data-ref="441NewLdOpc" data-ref-filename="441NewLdOpc">NewLdOpc</dfn> = (<a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDRpci_pic" title='llvm::ARM::tLDRpci_pic' data-ref="llvm::ARM::tLDRpci_pic" data-ref-filename="llvm..ARM..tLDRpci_pic">tLDRpci_pic</a>)</td></tr>
<tr><th id="2332">2332</th><td>        ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDRpci" title='llvm::ARM::tLDRpci' data-ref="llvm::ARM::tLDRpci" data-ref-filename="llvm..ARM..tLDRpci">tLDRpci</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDRpci" title='llvm::ARM::t2LDRpci' data-ref="llvm::ARM::t2LDRpci" data-ref-filename="llvm..ARM..t2LDRpci">t2LDRpci</a>;</td></tr>
<tr><th id="2333">2333</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="442DstReg" title='DstReg' data-type='llvm::Register' data-ref="442DstReg" data-ref-filename="442DstReg">DstReg</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2334">2334</th><td>      <em>bool</em> <dfn class="local col3 decl" id="443DstIsDead" title='DstIsDead' data-type='bool' data-ref="443DstIsDead" data-ref-filename="443DstIsDead">DstIsDead</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="2335">2335</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="444MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="444MIB1" data-ref-filename="444MIB1">MIB1</dfn> =</td></tr>
<tr><th id="2336">2336</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col1 ref" href="#441NewLdOpc" title='NewLdOpc' data-ref="441NewLdOpc" data-ref-filename="441NewLdOpc">NewLdOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#442DstReg" title='DstReg' data-ref="442DstReg" data-ref-filename="442DstReg">DstReg</a>)</td></tr>
<tr><th id="2337">2337</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="2338">2338</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="2339">2339</th><td>      <a class="local col4 ref" href="#444MIB1" title='MIB1' data-ref="444MIB1" data-ref-filename="444MIB1">MIB1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>);</td></tr>
<tr><th id="2340">2340</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="445MIB2" title='MIB2' data-type='llvm::MachineInstrBuilder' data-ref="445MIB2" data-ref-filename="445MIB2">MIB2</dfn> =</td></tr>
<tr><th id="2341">2341</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPICADD" title='llvm::ARM::tPICADD' data-ref="llvm::ARM::tPICADD" data-ref-filename="llvm..ARM..tPICADD">tPICADD</a>))</td></tr>
<tr><th id="2342">2342</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#442DstReg" title='DstReg' data-ref="442DstReg" data-ref-filename="442DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col3 ref" href="#443DstIsDead" title='DstIsDead' data-ref="443DstIsDead" data-ref-filename="443DstIsDead">DstIsDead</a>))</td></tr>
<tr><th id="2343">2343</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#442DstReg" title='DstReg' data-ref="442DstReg" data-ref-filename="442DstReg">DstReg</a>)</td></tr>
<tr><th id="2344">2344</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>));</td></tr>
<tr><th id="2345">2345</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#444MIB1" title='MIB1' data-ref="444MIB1" data-ref-filename="444MIB1">MIB1</a></span>, <span class='refarg'><a class="local col5 ref" href="#445MIB2" title='MIB2' data-ref="445MIB2" data-ref-filename="445MIB2">MIB2</a></span>);</td></tr>
<tr><th id="2346">2346</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2347">2347</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2348">2348</th><td>    }</td></tr>
<tr><th id="2349">2349</th><td></td></tr>
<tr><th id="2350">2350</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRLIT_ga_abs" title='llvm::ARM::LDRLIT_ga_abs' data-ref="llvm::ARM::LDRLIT_ga_abs" data-ref-filename="llvm..ARM..LDRLIT_ga_abs">LDRLIT_ga_abs</a>:</td></tr>
<tr><th id="2351">2351</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRLIT_ga_pcrel" title='llvm::ARM::LDRLIT_ga_pcrel' data-ref="llvm::ARM::LDRLIT_ga_pcrel" data-ref-filename="llvm..ARM..LDRLIT_ga_pcrel">LDRLIT_ga_pcrel</a>:</td></tr>
<tr><th id="2352">2352</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRLIT_ga_pcrel_ldr" title='llvm::ARM::LDRLIT_ga_pcrel_ldr' data-ref="llvm::ARM::LDRLIT_ga_pcrel_ldr" data-ref-filename="llvm..ARM..LDRLIT_ga_pcrel_ldr">LDRLIT_ga_pcrel_ldr</a>:</td></tr>
<tr><th id="2353">2353</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDRLIT_ga_abs" title='llvm::ARM::tLDRLIT_ga_abs' data-ref="llvm::ARM::tLDRLIT_ga_abs" data-ref-filename="llvm..ARM..tLDRLIT_ga_abs">tLDRLIT_ga_abs</a>:</td></tr>
<tr><th id="2354">2354</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDRLIT_ga_pcrel" title='llvm::ARM::tLDRLIT_ga_pcrel' data-ref="llvm::ARM::tLDRLIT_ga_pcrel" data-ref-filename="llvm..ARM..tLDRLIT_ga_pcrel">tLDRLIT_ga_pcrel</a>: {</td></tr>
<tr><th id="2355">2355</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="446DstReg" title='DstReg' data-type='llvm::Register' data-ref="446DstReg" data-ref-filename="446DstReg">DstReg</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2356">2356</th><td>      <em>bool</em> <dfn class="local col7 decl" id="447DstIsDead" title='DstIsDead' data-type='bool' data-ref="447DstIsDead" data-ref-filename="447DstIsDead">DstIsDead</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="2357">2357</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col8 decl" id="448MO1" title='MO1' data-type='const llvm::MachineOperand &amp;' data-ref="448MO1" data-ref-filename="448MO1">MO1</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2358">2358</th><td>      <em>auto</em> <dfn class="local col9 decl" id="449Flags" title='Flags' data-type='unsigned int' data-ref="449Flags" data-ref-filename="449Flags">Flags</dfn> = <a class="local col8 ref" href="#448MO1" title='MO1' data-ref="448MO1" data-ref-filename="448MO1">MO1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>();</td></tr>
<tr><th id="2359">2359</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col0 decl" id="450GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="450GV" data-ref-filename="450GV">GV</dfn> = <a class="local col8 ref" href="#448MO1" title='MO1' data-ref="448MO1" data-ref-filename="448MO1">MO1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="2360">2360</th><td>      <em>bool</em> <dfn class="local col1 decl" id="451IsARM" title='IsARM' data-type='bool' data-ref="451IsARM" data-ref-filename="451IsARM">IsARM</dfn> =</td></tr>
<tr><th id="2361">2361</th><td>          <a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDRLIT_ga_pcrel" title='llvm::ARM::tLDRLIT_ga_pcrel' data-ref="llvm::ARM::tLDRLIT_ga_pcrel" data-ref-filename="llvm..ARM..tLDRLIT_ga_pcrel">tLDRLIT_ga_pcrel</a> &amp;&amp; <a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDRLIT_ga_abs" title='llvm::ARM::tLDRLIT_ga_abs' data-ref="llvm::ARM::tLDRLIT_ga_abs" data-ref-filename="llvm..ARM..tLDRLIT_ga_abs">tLDRLIT_ga_abs</a>;</td></tr>
<tr><th id="2362">2362</th><td>      <em>bool</em> <dfn class="local col2 decl" id="452IsPIC" title='IsPIC' data-type='bool' data-ref="452IsPIC" data-ref-filename="452IsPIC">IsPIC</dfn> =</td></tr>
<tr><th id="2363">2363</th><td>          <a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRLIT_ga_abs" title='llvm::ARM::LDRLIT_ga_abs' data-ref="llvm::ARM::LDRLIT_ga_abs" data-ref-filename="llvm..ARM..LDRLIT_ga_abs">LDRLIT_ga_abs</a> &amp;&amp; <a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDRLIT_ga_abs" title='llvm::ARM::tLDRLIT_ga_abs' data-ref="llvm::ARM::tLDRLIT_ga_abs" data-ref-filename="llvm..ARM..tLDRLIT_ga_abs">tLDRLIT_ga_abs</a>;</td></tr>
<tr><th id="2364">2364</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="453LDRLITOpc" title='LDRLITOpc' data-type='unsigned int' data-ref="453LDRLITOpc" data-ref-filename="453LDRLITOpc">LDRLITOpc</dfn> = <a class="local col1 ref" href="#451IsARM" title='IsARM' data-ref="451IsARM" data-ref-filename="451IsARM">IsARM</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRi12" title='llvm::ARM::LDRi12' data-ref="llvm::ARM::LDRi12" data-ref-filename="llvm..ARM..LDRi12">LDRi12</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tLDRpci" title='llvm::ARM::tLDRpci' data-ref="llvm::ARM::tLDRpci" data-ref-filename="llvm..ARM..tLDRpci">tLDRpci</a>;</td></tr>
<tr><th id="2365">2365</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="454PICAddOpc" title='PICAddOpc' data-type='unsigned int' data-ref="454PICAddOpc" data-ref-filename="454PICAddOpc">PICAddOpc</dfn> =</td></tr>
<tr><th id="2366">2366</th><td>          <a class="local col1 ref" href="#451IsARM" title='IsARM' data-ref="451IsARM" data-ref-filename="451IsARM">IsARM</a></td></tr>
<tr><th id="2367">2367</th><td>              ? (<a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRLIT_ga_pcrel_ldr" title='llvm::ARM::LDRLIT_ga_pcrel_ldr' data-ref="llvm::ARM::LDRLIT_ga_pcrel_ldr" data-ref-filename="llvm..ARM..LDRLIT_ga_pcrel_ldr">LDRLIT_ga_pcrel_ldr</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::PICLDR" title='llvm::ARM::PICLDR' data-ref="llvm::ARM::PICLDR" data-ref-filename="llvm..ARM..PICLDR">PICLDR</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::PICADD" title='llvm::ARM::PICADD' data-ref="llvm::ARM::PICADD" data-ref-filename="llvm..ARM..PICADD">PICADD</a>)</td></tr>
<tr><th id="2368">2368</th><td>              : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPICADD" title='llvm::ARM::tPICADD' data-ref="llvm::ARM::tPICADD" data-ref-filename="llvm..ARM..tPICADD">tPICADD</a>;</td></tr>
<tr><th id="2369">2369</th><td></td></tr>
<tr><th id="2370">2370</th><td>      <i>// We need a new const-pool entry to load from.</i></td></tr>
<tr><th id="2371">2371</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPool" title='llvm::MachineConstantPool' data-ref="llvm::MachineConstantPool" data-ref-filename="llvm..MachineConstantPool">MachineConstantPool</a> *<dfn class="local col5 decl" id="455MCP" title='MCP' data-type='llvm::MachineConstantPool *' data-ref="455MCP" data-ref-filename="455MCP">MCP</dfn> = <a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock9getParentEv" title='llvm::MachineBasicBlock::getParent' data-ref="_ZN4llvm17MachineBasicBlock9getParentEv" data-ref-filename="_ZN4llvm17MachineBasicBlock9getParentEv">getParent</a>()-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction15getConstantPoolEv" title='llvm::MachineFunction::getConstantPool' data-ref="_ZN4llvm15MachineFunction15getConstantPoolEv" data-ref-filename="_ZN4llvm15MachineFunction15getConstantPoolEv">getConstantPool</a>();</td></tr>
<tr><th id="2372">2372</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="456ARMPCLabelIndex" title='ARMPCLabelIndex' data-type='unsigned int' data-ref="456ARMPCLabelIndex" data-ref-filename="456ARMPCLabelIndex">ARMPCLabelIndex</dfn> = <var>0</var>;</td></tr>
<tr><th id="2373">2373</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#llvm::MachineConstantPoolValue" title='llvm::MachineConstantPoolValue' data-ref="llvm::MachineConstantPoolValue" data-ref-filename="llvm..MachineConstantPoolValue">MachineConstantPoolValue</a> *<dfn class="local col7 decl" id="457CPV" title='CPV' data-type='llvm::MachineConstantPoolValue *' data-ref="457CPV" data-ref-filename="457CPV">CPV</dfn>;</td></tr>
<tr><th id="2374">2374</th><td></td></tr>
<tr><th id="2375">2375</th><td>      <b>if</b> (<a class="local col2 ref" href="#452IsPIC" title='IsPIC' data-ref="452IsPIC" data-ref-filename="452IsPIC">IsPIC</a>) {</td></tr>
<tr><th id="2376">2376</th><td>        <em>unsigned</em> <dfn class="local col8 decl" id="458PCAdj" title='PCAdj' data-type='unsigned int' data-ref="458PCAdj" data-ref-filename="458PCAdj">PCAdj</dfn> = <a class="local col1 ref" href="#451IsARM" title='IsARM' data-ref="451IsARM" data-ref-filename="451IsARM">IsARM</a> ? <var>8</var> : <var>4</var>;</td></tr>
<tr><th id="2377">2377</th><td>        <em>auto</em> <dfn class="local col9 decl" id="459Modifier" title='Modifier' data-type='llvm::ARMCP::ARMCPModifier' data-ref="459Modifier" data-ref-filename="459Modifier">Modifier</dfn> = (<a class="local col9 ref" href="#449Flags" title='Flags' data-ref="449Flags" data-ref-filename="449Flags">Flags</a> &amp; <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::MO_GOT" title='llvm::ARMII::MO_GOT' data-ref="llvm::ARMII::MO_GOT" data-ref-filename="llvm..ARMII..MO_GOT">MO_GOT</a>)</td></tr>
<tr><th id="2378">2378</th><td>                            ? <span class="namespace">ARMCP::</span><a class="enum" href="ARMConstantPoolValue.h.html#llvm::ARMCP::GOT_PREL" title='llvm::ARMCP::GOT_PREL' data-ref="llvm::ARMCP::GOT_PREL" data-ref-filename="llvm..ARMCP..GOT_PREL">GOT_PREL</a></td></tr>
<tr><th id="2379">2379</th><td>                            : <span class="namespace">ARMCP::</span><a class="enum" href="ARMConstantPoolValue.h.html#llvm::ARMCP::no_modifier" title='llvm::ARMCP::no_modifier' data-ref="llvm::ARMCP::no_modifier" data-ref-filename="llvm..ARMCP..no_modifier">no_modifier</a>;</td></tr>
<tr><th id="2380">2380</th><td>        <a class="local col6 ref" href="#456ARMPCLabelIndex" title='ARMPCLabelIndex' data-ref="456ARMPCLabelIndex" data-ref-filename="456ARMPCLabelIndex">ARMPCLabelIndex</a> = <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::AFI" title='(anonymous namespace)::ARMExpandPseudo::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::AFI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv" title='llvm::ARMFunctionInfo::createPICLabelUId' data-ref="_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv" data-ref-filename="_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv">createPICLabelUId</a>();</td></tr>
<tr><th id="2381">2381</th><td>        <a class="local col7 ref" href="#457CPV" title='CPV' data-ref="457CPV" data-ref-filename="457CPV">CPV</a> = <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolConstant" title='llvm::ARMConstantPoolConstant' data-ref="llvm::ARMConstantPoolConstant" data-ref-filename="llvm..ARMConstantPoolConstant">ARMConstantPoolConstant</a>::<a class="ref fn" href="ARMConstantPoolValue.h.html#_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEhNS4_13ARMCPModifierEb" title='llvm::ARMConstantPoolConstant::Create' data-ref="_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEhNS4_13ARMCPModifierEb" data-ref-filename="_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_8ConstantEjNS_5ARMCP9ARMCPKindEhNS4_13ARMCPModifierEb">Create</a>(</td></tr>
<tr><th id="2382">2382</th><td>            <a class="local col0 ref" href="#450GV" title='GV' data-ref="450GV" data-ref-filename="450GV">GV</a>, <a class="local col6 ref" href="#456ARMPCLabelIndex" title='ARMPCLabelIndex' data-ref="456ARMPCLabelIndex" data-ref-filename="456ARMPCLabelIndex">ARMPCLabelIndex</a>, <span class="namespace">ARMCP::</span><a class="enum" href="ARMConstantPoolValue.h.html#llvm::ARMCP::CPValue" title='llvm::ARMCP::CPValue' data-ref="llvm::ARMCP::CPValue" data-ref-filename="llvm..ARMCP..CPValue">CPValue</a>, <a class="local col8 ref" href="#458PCAdj" title='PCAdj' data-ref="458PCAdj" data-ref-filename="458PCAdj">PCAdj</a>, <a class="local col9 ref" href="#459Modifier" title='Modifier' data-ref="459Modifier" data-ref-filename="459Modifier">Modifier</a>,</td></tr>
<tr><th id="2383">2383</th><td>            <i>/*AddCurrentAddr*/</i> <a class="local col9 ref" href="#459Modifier" title='Modifier' data-ref="459Modifier" data-ref-filename="459Modifier">Modifier</a> == <span class="namespace">ARMCP::</span><a class="enum" href="ARMConstantPoolValue.h.html#llvm::ARMCP::GOT_PREL" title='llvm::ARMCP::GOT_PREL' data-ref="llvm::ARMCP::GOT_PREL" data-ref-filename="llvm..ARMCP..GOT_PREL">GOT_PREL</a>);</td></tr>
<tr><th id="2384">2384</th><td>      } <b>else</b></td></tr>
<tr><th id="2385">2385</th><td>        <a class="local col7 ref" href="#457CPV" title='CPV' data-ref="457CPV" data-ref-filename="457CPV">CPV</a> = <a class="type" href="ARMConstantPoolValue.h.html#llvm::ARMConstantPoolConstant" title='llvm::ARMConstantPoolConstant' data-ref="llvm::ARMConstantPoolConstant" data-ref-filename="llvm..ARMConstantPoolConstant">ARMConstantPoolConstant</a>::<a class="ref fn" href="ARMConstantPoolValue.h.html#_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_11GlobalValueENS_5ARMCP13ARMCPModifierE" title='llvm::ARMConstantPoolConstant::Create' data-ref="_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_11GlobalValueENS_5ARMCP13ARMCPModifierE" data-ref-filename="_ZN4llvm23ARMConstantPoolConstant6CreateEPKNS_11GlobalValueENS_5ARMCP13ARMCPModifierE">Create</a>(<a class="local col0 ref" href="#450GV" title='GV' data-ref="450GV" data-ref-filename="450GV">GV</a>, <span class="namespace">ARMCP::</span><a class="enum" href="ARMConstantPoolValue.h.html#llvm::ARMCP::no_modifier" title='llvm::ARMCP::no_modifier' data-ref="llvm::ARMCP::no_modifier" data-ref-filename="llvm..ARMCP..no_modifier">no_modifier</a>);</td></tr>
<tr><th id="2386">2386</th><td></td></tr>
<tr><th id="2387">2387</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col0 decl" id="460MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="460MIB" data-ref-filename="460MIB">MIB</dfn> =</td></tr>
<tr><th id="2388">2388</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#453LDRLITOpc" title='LDRLITOpc' data-ref="453LDRLITOpc" data-ref-filename="453LDRLITOpc">LDRLITOpc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#446DstReg" title='DstReg' data-ref="446DstReg" data-ref-filename="446DstReg">DstReg</a>)</td></tr>
<tr><th id="2389">2389</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" title='llvm::MachineInstrBuilder::addConstantPoolIndex' data-ref="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij" data-ref-filename="_ZNK4llvm19MachineInstrBuilder20addConstantPoolIndexEjij">addConstantPoolIndex</a>(<a class="local col5 ref" href="#455MCP" title='MCP' data-ref="455MCP" data-ref-filename="455MCP">MCP</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/MachineConstantPool.h.html#_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueENS_5AlignE" title='llvm::MachineConstantPool::getConstantPoolIndex' data-ref="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueENS_5AlignE" data-ref-filename="_ZN4llvm19MachineConstantPool20getConstantPoolIndexEPNS_24MachineConstantPoolValueENS_5AlignE">getConstantPoolIndex</a>(<a class="local col7 ref" href="#457CPV" title='CPV' data-ref="457CPV" data-ref-filename="457CPV">CPV</a>, <a class="type" href="../../../include/llvm/Support/Alignment.h.html#llvm::Align" title='llvm::Align' data-ref="llvm::Align" data-ref-filename="llvm..Align">Align</a><a class="ref fn" href="../../../include/llvm/Support/Alignment.h.html#_ZN4llvm5AlignC1Em" title='llvm::Align::Align' data-ref="_ZN4llvm5AlignC1Em" data-ref-filename="_ZN4llvm5AlignC1Em">(</a><var>4</var>)));</td></tr>
<tr><th id="2390">2390</th><td>      <b>if</b> (<a class="local col1 ref" href="#451IsARM" title='IsARM' data-ref="451IsARM" data-ref-filename="451IsARM">IsARM</a>)</td></tr>
<tr><th id="2391">2391</th><td>        <a class="local col0 ref" href="#460MIB" title='MIB' data-ref="460MIB" data-ref-filename="460MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<var>0</var>);</td></tr>
<tr><th id="2392">2392</th><td>      <a class="local col0 ref" href="#460MIB" title='MIB' data-ref="460MIB" data-ref-filename="460MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="2393">2393</th><td></td></tr>
<tr><th id="2394">2394</th><td>      <b>if</b> (<a class="local col2 ref" href="#452IsPIC" title='IsPIC' data-ref="452IsPIC" data-ref-filename="452IsPIC">IsPIC</a>) {</td></tr>
<tr><th id="2395">2395</th><td>        <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col1 decl" id="461MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="461MIB" data-ref-filename="461MIB">MIB</dfn> =</td></tr>
<tr><th id="2396">2396</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#454PICAddOpc" title='PICAddOpc' data-ref="454PICAddOpc" data-ref-filename="454PICAddOpc">PICAddOpc</a>))</td></tr>
<tr><th id="2397">2397</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#446DstReg" title='DstReg' data-ref="446DstReg" data-ref-filename="446DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col7 ref" href="#447DstIsDead" title='DstIsDead' data-ref="447DstIsDead" data-ref-filename="447DstIsDead">DstIsDead</a>))</td></tr>
<tr><th id="2398">2398</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col6 ref" href="#446DstReg" title='DstReg' data-ref="446DstReg" data-ref-filename="446DstReg">DstReg</a>)</td></tr>
<tr><th id="2399">2399</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col6 ref" href="#456ARMPCLabelIndex" title='ARMPCLabelIndex' data-ref="456ARMPCLabelIndex" data-ref-filename="456ARMPCLabelIndex">ARMPCLabelIndex</a>);</td></tr>
<tr><th id="2400">2400</th><td></td></tr>
<tr><th id="2401">2401</th><td>        <b>if</b> (<a class="local col1 ref" href="#451IsARM" title='IsARM' data-ref="451IsARM" data-ref-filename="451IsARM">IsARM</a>)</td></tr>
<tr><th id="2402">2402</th><td>          <a class="local col1 ref" href="#461MIB" title='MIB' data-ref="461MIB" data-ref-filename="461MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="2403">2403</th><td>      }</td></tr>
<tr><th id="2404">2404</th><td></td></tr>
<tr><th id="2405">2405</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2406">2406</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2407">2407</th><td>    }</td></tr>
<tr><th id="2408">2408</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOV_ga_pcrel" title='llvm::ARM::MOV_ga_pcrel' data-ref="llvm::ARM::MOV_ga_pcrel" data-ref-filename="llvm..ARM..MOV_ga_pcrel">MOV_ga_pcrel</a>:</td></tr>
<tr><th id="2409">2409</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOV_ga_pcrel_ldr" title='llvm::ARM::MOV_ga_pcrel_ldr' data-ref="llvm::ARM::MOV_ga_pcrel_ldr" data-ref-filename="llvm..ARM..MOV_ga_pcrel_ldr">MOV_ga_pcrel_ldr</a>:</td></tr>
<tr><th id="2410">2410</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOV_ga_pcrel" title='llvm::ARM::t2MOV_ga_pcrel' data-ref="llvm::ARM::t2MOV_ga_pcrel" data-ref-filename="llvm..ARM..t2MOV_ga_pcrel">t2MOV_ga_pcrel</a>: {</td></tr>
<tr><th id="2411">2411</th><td>      <i>// Expand into movw + movw. Also "add pc" / ldr [pc] in PIC mode.</i></td></tr>
<tr><th id="2412">2412</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="462LabelId" title='LabelId' data-type='unsigned int' data-ref="462LabelId" data-ref-filename="462LabelId">LabelId</dfn> = <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::AFI" title='(anonymous namespace)::ARMExpandPseudo::AFI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::AFI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..AFI">AFI</a>-&gt;<a class="ref fn" href="ARMMachineFunctionInfo.h.html#_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv" title='llvm::ARMFunctionInfo::createPICLabelUId' data-ref="_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv" data-ref-filename="_ZN4llvm15ARMFunctionInfo17createPICLabelUIdEv">createPICLabelUId</a>();</td></tr>
<tr><th id="2413">2413</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="463DstReg" title='DstReg' data-type='llvm::Register' data-ref="463DstReg" data-ref-filename="463DstReg">DstReg</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2414">2414</th><td>      <em>bool</em> <dfn class="local col4 decl" id="464DstIsDead" title='DstIsDead' data-type='bool' data-ref="464DstIsDead" data-ref-filename="464DstIsDead">DstIsDead</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="2415">2415</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> &amp;<dfn class="local col5 decl" id="465MO1" title='MO1' data-type='const llvm::MachineOperand &amp;' data-ref="465MO1" data-ref-filename="465MO1">MO1</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>);</td></tr>
<tr><th id="2416">2416</th><td>      <em>const</em> <a class="type" href="../../../include/llvm/IR/GlobalValue.h.html#llvm::GlobalValue" title='llvm::GlobalValue' data-ref="llvm::GlobalValue" data-ref-filename="llvm..GlobalValue">GlobalValue</a> *<dfn class="local col6 decl" id="466GV" title='GV' data-type='const llvm::GlobalValue *' data-ref="466GV" data-ref-filename="466GV">GV</dfn> = <a class="local col5 ref" href="#465MO1" title='MO1' data-ref="465MO1" data-ref-filename="465MO1">MO1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getGlobalEv" title='llvm::MachineOperand::getGlobal' data-ref="_ZNK4llvm14MachineOperand9getGlobalEv" data-ref-filename="_ZNK4llvm14MachineOperand9getGlobalEv">getGlobal</a>();</td></tr>
<tr><th id="2417">2417</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="467TF" title='TF' data-type='unsigned int' data-ref="467TF" data-ref-filename="467TF">TF</dfn> = <a class="local col5 ref" href="#465MO1" title='MO1' data-ref="465MO1" data-ref-filename="465MO1">MO1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand14getTargetFlagsEv" title='llvm::MachineOperand::getTargetFlags' data-ref="_ZNK4llvm14MachineOperand14getTargetFlagsEv" data-ref-filename="_ZNK4llvm14MachineOperand14getTargetFlagsEv">getTargetFlags</a>();</td></tr>
<tr><th id="2418">2418</th><td>      <em>bool</em> <dfn class="local col8 decl" id="468isARM" title='isARM' data-type='bool' data-ref="468isARM" data-ref-filename="468isARM">isARM</dfn> = <a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> != <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOV_ga_pcrel" title='llvm::ARM::t2MOV_ga_pcrel' data-ref="llvm::ARM::t2MOV_ga_pcrel" data-ref-filename="llvm..ARM..t2MOV_ga_pcrel">t2MOV_ga_pcrel</a>;</td></tr>
<tr><th id="2419">2419</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="469LO16Opc" title='LO16Opc' data-type='unsigned int' data-ref="469LO16Opc" data-ref-filename="469LO16Opc">LO16Opc</dfn> = <a class="local col8 ref" href="#468isARM" title='isARM' data-ref="468isARM" data-ref-filename="468isARM">isARM</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVi16_ga_pcrel" title='llvm::ARM::MOVi16_ga_pcrel' data-ref="llvm::ARM::MOVi16_ga_pcrel" data-ref-filename="llvm..ARM..MOVi16_ga_pcrel">MOVi16_ga_pcrel</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVi16_ga_pcrel" title='llvm::ARM::t2MOVi16_ga_pcrel' data-ref="llvm::ARM::t2MOVi16_ga_pcrel" data-ref-filename="llvm..ARM..t2MOVi16_ga_pcrel">t2MOVi16_ga_pcrel</a>;</td></tr>
<tr><th id="2420">2420</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="470HI16Opc" title='HI16Opc' data-type='unsigned int' data-ref="470HI16Opc" data-ref-filename="470HI16Opc">HI16Opc</dfn> = <a class="local col8 ref" href="#468isARM" title='isARM' data-ref="468isARM" data-ref-filename="468isARM">isARM</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVTi16_ga_pcrel" title='llvm::ARM::MOVTi16_ga_pcrel' data-ref="llvm::ARM::MOVTi16_ga_pcrel" data-ref-filename="llvm..ARM..MOVTi16_ga_pcrel">MOVTi16_ga_pcrel</a> :<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVTi16_ga_pcrel" title='llvm::ARM::t2MOVTi16_ga_pcrel' data-ref="llvm::ARM::t2MOVTi16_ga_pcrel" data-ref-filename="llvm..ARM..t2MOVTi16_ga_pcrel">t2MOVTi16_ga_pcrel</a>;</td></tr>
<tr><th id="2421">2421</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="471LO16TF" title='LO16TF' data-type='unsigned int' data-ref="471LO16TF" data-ref-filename="471LO16TF">LO16TF</dfn> = <a class="local col7 ref" href="#467TF" title='TF' data-ref="467TF" data-ref-filename="467TF">TF</a> | <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::MO_LO16" title='llvm::ARMII::MO_LO16' data-ref="llvm::ARMII::MO_LO16" data-ref-filename="llvm..ARMII..MO_LO16">MO_LO16</a>;</td></tr>
<tr><th id="2422">2422</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="472HI16TF" title='HI16TF' data-type='unsigned int' data-ref="472HI16TF" data-ref-filename="472HI16TF">HI16TF</dfn> = <a class="local col7 ref" href="#467TF" title='TF' data-ref="467TF" data-ref-filename="467TF">TF</a> | <span class="namespace">ARMII::</span><a class="enum" href="MCTargetDesc/ARMBaseInfo.h.html#llvm::ARMII::MO_HI16" title='llvm::ARMII::MO_HI16' data-ref="llvm::ARMII::MO_HI16" data-ref-filename="llvm..ARMII..MO_HI16">MO_HI16</a>;</td></tr>
<tr><th id="2423">2423</th><td>      <em>unsigned</em> <dfn class="local col3 decl" id="473PICAddOpc" title='PICAddOpc' data-type='unsigned int' data-ref="473PICAddOpc" data-ref-filename="473PICAddOpc">PICAddOpc</dfn> = <a class="local col8 ref" href="#468isARM" title='isARM' data-ref="468isARM" data-ref-filename="468isARM">isARM</a></td></tr>
<tr><th id="2424">2424</th><td>        ? (<a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOV_ga_pcrel_ldr" title='llvm::ARM::MOV_ga_pcrel_ldr' data-ref="llvm::ARM::MOV_ga_pcrel_ldr" data-ref-filename="llvm..ARM..MOV_ga_pcrel_ldr">MOV_ga_pcrel_ldr</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::PICLDR" title='llvm::ARM::PICLDR' data-ref="llvm::ARM::PICLDR" data-ref-filename="llvm..ARM..PICLDR">PICLDR</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::PICADD" title='llvm::ARM::PICADD' data-ref="llvm::ARM::PICADD" data-ref-filename="llvm..ARM..PICADD">PICADD</a>)</td></tr>
<tr><th id="2425">2425</th><td>        : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPICADD" title='llvm::ARM::tPICADD' data-ref="llvm::ARM::tPICADD" data-ref-filename="llvm..ARM..tPICADD">tPICADD</a>;</td></tr>
<tr><th id="2426">2426</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col4 decl" id="474MIB1" title='MIB1' data-type='llvm::MachineInstrBuilder' data-ref="474MIB1" data-ref-filename="474MIB1">MIB1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="2427">2427</th><td>                                         <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col9 ref" href="#469LO16Opc" title='LO16Opc' data-ref="469LO16Opc" data-ref-filename="469LO16Opc">LO16Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#463DstReg" title='DstReg' data-ref="463DstReg" data-ref-filename="463DstReg">DstReg</a>)</td></tr>
<tr><th id="2428">2428</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col6 ref" href="#466GV" title='GV' data-ref="466GV" data-ref-filename="466GV">GV</a>, <a class="local col5 ref" href="#465MO1" title='MO1' data-ref="465MO1" data-ref-filename="465MO1">MO1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(), <a class="local col7 ref" href="#467TF" title='TF' data-ref="467TF" data-ref-filename="467TF">TF</a> | <a class="local col1 ref" href="#471LO16TF" title='LO16TF' data-ref="471LO16TF" data-ref-filename="471LO16TF">LO16TF</a>)</td></tr>
<tr><th id="2429">2429</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#462LabelId" title='LabelId' data-ref="462LabelId" data-ref-filename="462LabelId">LabelId</a>);</td></tr>
<tr><th id="2430">2430</th><td></td></tr>
<tr><th id="2431">2431</th><td>      <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col0 ref" href="#470HI16Opc" title='HI16Opc' data-ref="470HI16Opc" data-ref-filename="470HI16Opc">HI16Opc</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#463DstReg" title='DstReg' data-ref="463DstReg" data-ref-filename="463DstReg">DstReg</a>)</td></tr>
<tr><th id="2432">2432</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#463DstReg" title='DstReg' data-ref="463DstReg" data-ref-filename="463DstReg">DstReg</a>)</td></tr>
<tr><th id="2433">2433</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" title='llvm::MachineInstrBuilder::addGlobalAddress' data-ref="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder16addGlobalAddressEPKNS_11GlobalValueElj">addGlobalAddress</a>(<a class="local col6 ref" href="#466GV" title='GV' data-ref="466GV" data-ref-filename="466GV">GV</a>, <a class="local col5 ref" href="#465MO1" title='MO1' data-ref="465MO1" data-ref-filename="465MO1">MO1</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand9getOffsetEv" title='llvm::MachineOperand::getOffset' data-ref="_ZNK4llvm14MachineOperand9getOffsetEv" data-ref-filename="_ZNK4llvm14MachineOperand9getOffsetEv">getOffset</a>(), <a class="local col7 ref" href="#467TF" title='TF' data-ref="467TF" data-ref-filename="467TF">TF</a> | <a class="local col2 ref" href="#472HI16TF" title='HI16TF' data-ref="472HI16TF" data-ref-filename="472HI16TF">HI16TF</a>)</td></tr>
<tr><th id="2434">2434</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#462LabelId" title='LabelId' data-ref="462LabelId" data-ref-filename="462LabelId">LabelId</a>);</td></tr>
<tr><th id="2435">2435</th><td></td></tr>
<tr><th id="2436">2436</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="475MIB3" title='MIB3' data-type='llvm::MachineInstrBuilder' data-ref="475MIB3" data-ref-filename="475MIB3">MIB3</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="2437">2437</th><td>                                         <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col3 ref" href="#473PICAddOpc" title='PICAddOpc' data-ref="473PICAddOpc" data-ref-filename="473PICAddOpc">PICAddOpc</a>))</td></tr>
<tr><th id="2438">2438</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#463DstReg" title='DstReg' data-ref="463DstReg" data-ref-filename="463DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col4 ref" href="#464DstIsDead" title='DstIsDead' data-ref="464DstIsDead" data-ref-filename="464DstIsDead">DstIsDead</a>))</td></tr>
<tr><th id="2439">2439</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#463DstReg" title='DstReg' data-ref="463DstReg" data-ref-filename="463DstReg">DstReg</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addImmEl" title='llvm::MachineInstrBuilder::addImm' data-ref="_ZNK4llvm19MachineInstrBuilder6addImmEl" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addImmEl">addImm</a>(<a class="local col2 ref" href="#462LabelId" title='LabelId' data-ref="462LabelId" data-ref-filename="462LabelId">LabelId</a>);</td></tr>
<tr><th id="2440">2440</th><td>      <b>if</b> (<a class="local col8 ref" href="#468isARM" title='isARM' data-ref="468isARM" data-ref-filename="468isARM">isARM</a>) {</td></tr>
<tr><th id="2441">2441</th><td>        <a class="local col5 ref" href="#475MIB3" title='MIB3' data-ref="475MIB3" data-ref-filename="475MIB3">MIB3</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="2442">2442</th><td>        <b>if</b> (<a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOV_ga_pcrel_ldr" title='llvm::ARM::MOV_ga_pcrel_ldr' data-ref="llvm::ARM::MOV_ga_pcrel_ldr" data-ref-filename="llvm..ARM..MOV_ga_pcrel_ldr">MOV_ga_pcrel_ldr</a>)</td></tr>
<tr><th id="2443">2443</th><td>          <a class="local col5 ref" href="#475MIB3" title='MIB3' data-ref="475MIB3" data-ref-filename="475MIB3">MIB3</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>);</td></tr>
<tr><th id="2444">2444</th><td>      }</td></tr>
<tr><th id="2445">2445</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a></span>, <span class='refarg'><a class="local col4 ref" href="#474MIB1" title='MIB1' data-ref="474MIB1" data-ref-filename="474MIB1">MIB1</a></span>, <span class='refarg'><a class="local col5 ref" href="#475MIB3" title='MIB3' data-ref="475MIB3" data-ref-filename="475MIB3">MIB3</a></span>);</td></tr>
<tr><th id="2446">2446</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2447">2447</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2448">2448</th><td>    }</td></tr>
<tr><th id="2449">2449</th><td></td></tr>
<tr><th id="2450">2450</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVi32imm" title='llvm::ARM::MOVi32imm' data-ref="llvm::ARM::MOVi32imm" data-ref-filename="llvm..ARM..MOVi32imm">MOVi32imm</a>:</td></tr>
<tr><th id="2451">2451</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::MOVCCi32imm" title='llvm::ARM::MOVCCi32imm' data-ref="llvm::ARM::MOVCCi32imm" data-ref-filename="llvm..ARM..MOVCCi32imm">MOVCCi32imm</a>:</td></tr>
<tr><th id="2452">2452</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVi32imm" title='llvm::ARM::t2MOVi32imm' data-ref="llvm::ARM::t2MOVi32imm" data-ref-filename="llvm..ARM..t2MOVi32imm">t2MOVi32imm</a>:</td></tr>
<tr><th id="2453">2453</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2MOVCCi32imm" title='llvm::ARM::t2MOVCCi32imm' data-ref="llvm::ARM::t2MOVCCi32imm" data-ref-filename="llvm..ARM..t2MOVCCi32imm">t2MOVCCi32imm</a>:</td></tr>
<tr><th id="2454">2454</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandMOV32BitImmERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandMOV32BitImm' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandMOV32BitImmERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandMOV32BitImmERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandMOV32BitImm</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <span class='refarg'><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a></span>);</td></tr>
<tr><th id="2455">2455</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2456">2456</th><td></td></tr>
<tr><th id="2457">2457</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBS_PC_LR" title='llvm::ARM::SUBS_PC_LR' data-ref="llvm::ARM::SUBS_PC_LR" data-ref-filename="llvm..ARM..SUBS_PC_LR">SUBS_PC_LR</a>: {</td></tr>
<tr><th id="2458">2458</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col6 decl" id="476MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="476MIB" data-ref-filename="476MIB">MIB</dfn> =</td></tr>
<tr><th id="2459">2459</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescENS_8RegisterE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::SUBri" title='llvm::ARM::SUBri' data-ref="llvm::ARM::SUBri" data-ref-filename="llvm..ARM..SUBri">SUBri</a>), <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::PC" title='llvm::ARM::PC' data-ref="llvm::ARM::PC" data-ref-filename="llvm..ARM..PC">PC</a>)</td></tr>
<tr><th id="2460">2460</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::LR" title='llvm::ARM::LR' data-ref="llvm::ARM::LR" data-ref-filename="llvm..ARM..LR">LR</a>)</td></tr>
<tr><th id="2461">2461</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>))</td></tr>
<tr><th id="2462">2462</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>))</td></tr>
<tr><th id="2463">2463</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>))</td></tr>
<tr><th id="2464">2464</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::CPSR" title='llvm::ARM::CPSR' data-ref="llvm::ARM::CPSR" data-ref-filename="llvm..ARM..CPSR">CPSR</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Undef" title='llvm::RegState::Undef' data-ref="llvm::RegState::Undef" data-ref-filename="llvm..RegState..Undef">Undef</a>);</td></tr>
<tr><th id="2465">2465</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a></span>, <span class='refarg'><a class="local col6 ref" href="#476MIB" title='MIB' data-ref="476MIB" data-ref-filename="476MIB">MIB</a></span>, <span class='refarg'><a class="local col6 ref" href="#476MIB" title='MIB' data-ref="476MIB" data-ref-filename="476MIB">MIB</a></span>);</td></tr>
<tr><th id="2466">2466</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2467">2467</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2468">2468</th><td>    }</td></tr>
<tr><th id="2469">2469</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMQIA" title='llvm::ARM::VLDMQIA' data-ref="llvm::ARM::VLDMQIA" data-ref-filename="llvm..ARM..VLDMQIA">VLDMQIA</a>: {</td></tr>
<tr><th id="2470">2470</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="477NewOpc" title='NewOpc' data-type='unsigned int' data-ref="477NewOpc" data-ref-filename="477NewOpc">NewOpc</dfn> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLDMDIA" title='llvm::ARM::VLDMDIA' data-ref="llvm::ARM::VLDMDIA" data-ref-filename="llvm..ARM..VLDMDIA">VLDMDIA</a>;</td></tr>
<tr><th id="2471">2471</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col8 decl" id="478MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="478MIB" data-ref-filename="478MIB">MIB</dfn> =</td></tr>
<tr><th id="2472">2472</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col7 ref" href="#477NewOpc" title='NewOpc' data-ref="477NewOpc" data-ref-filename="477NewOpc">NewOpc</a>));</td></tr>
<tr><th id="2473">2473</th><td>      <em>unsigned</em> <dfn class="local col9 decl" id="479OpIdx" title='OpIdx' data-type='unsigned int' data-ref="479OpIdx" data-ref-filename="479OpIdx">OpIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="2474">2474</th><td></td></tr>
<tr><th id="2475">2475</th><td>      <i>// Grab the Q register destination.</i></td></tr>
<tr><th id="2476">2476</th><td>      <em>bool</em> <dfn class="local col0 decl" id="480DstIsDead" title='DstIsDead' data-type='bool' data-ref="480DstIsDead" data-ref-filename="480DstIsDead">DstIsDead</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#479OpIdx" title='OpIdx' data-ref="479OpIdx" data-ref-filename="479OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isDeadEv" title='llvm::MachineOperand::isDead' data-ref="_ZNK4llvm14MachineOperand6isDeadEv" data-ref-filename="_ZNK4llvm14MachineOperand6isDeadEv">isDead</a>();</td></tr>
<tr><th id="2477">2477</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="481DstReg" title='DstReg' data-type='llvm::Register' data-ref="481DstReg" data-ref-filename="481DstReg">DstReg</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#479OpIdx" title='OpIdx' data-ref="479OpIdx" data-ref-filename="479OpIdx">OpIdx</a>++).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2478">2478</th><td></td></tr>
<tr><th id="2479">2479</th><td>      <i>// Copy the source register.</i></td></tr>
<tr><th id="2480">2480</th><td>      <a class="local col8 ref" href="#478MIB" title='MIB' data-ref="478MIB" data-ref-filename="478MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#479OpIdx" title='OpIdx' data-ref="479OpIdx" data-ref-filename="479OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="2481">2481</th><td></td></tr>
<tr><th id="2482">2482</th><td>      <i>// Copy the predicate operands.</i></td></tr>
<tr><th id="2483">2483</th><td>      <a class="local col8 ref" href="#478MIB" title='MIB' data-ref="478MIB" data-ref-filename="478MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#479OpIdx" title='OpIdx' data-ref="479OpIdx" data-ref-filename="479OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="2484">2484</th><td>      <a class="local col8 ref" href="#478MIB" title='MIB' data-ref="478MIB" data-ref-filename="478MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#479OpIdx" title='OpIdx' data-ref="479OpIdx" data-ref-filename="479OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="2485">2485</th><td></td></tr>
<tr><th id="2486">2486</th><td>      <i>// Add the destination operands (D subregs).</i></td></tr>
<tr><th id="2487">2487</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col2 decl" id="482D0" title='D0' data-type='llvm::Register' data-ref="482D0" data-ref-filename="482D0">D0</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#481DstReg" title='DstReg' data-ref="481DstReg" data-ref-filename="481DstReg">DstReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_0" title='llvm::ARM::dsub_0' data-ref="llvm::ARM::dsub_0" data-ref-filename="llvm..ARM..dsub_0">dsub_0</a>);</td></tr>
<tr><th id="2488">2488</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="483D1" title='D1' data-type='llvm::Register' data-ref="483D1" data-ref-filename="483D1">D1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col1 ref" href="#481DstReg" title='DstReg' data-ref="481DstReg" data-ref-filename="481DstReg">DstReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_1" title='llvm::ARM::dsub_1' data-ref="llvm::ARM::dsub_1" data-ref-filename="llvm..ARM..dsub_1">dsub_1</a>);</td></tr>
<tr><th id="2489">2489</th><td>      <a class="local col8 ref" href="#478MIB" title='MIB' data-ref="478MIB" data-ref-filename="478MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col2 ref" href="#482D0" title='D0' data-ref="482D0" data-ref-filename="482D0">D0</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col0 ref" href="#480DstIsDead" title='DstIsDead' data-ref="480DstIsDead" data-ref-filename="480DstIsDead">DstIsDead</a>))</td></tr>
<tr><th id="2490">2490</th><td>        .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#483D1" title='D1' data-ref="483D1" data-ref-filename="483D1">D1</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col0 ref" href="#480DstIsDead" title='DstIsDead' data-ref="480DstIsDead" data-ref-filename="480DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="2491">2491</th><td></td></tr>
<tr><th id="2492">2492</th><td>      <i>// Add an implicit def for the super-register.</i></td></tr>
<tr><th id="2493">2493</th><td>      <a class="local col8 ref" href="#478MIB" title='MIB' data-ref="478MIB" data-ref-filename="478MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#481DstReg" title='DstReg' data-ref="481DstReg" data-ref-filename="481DstReg">DstReg</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::ImplicitDefine" title='llvm::RegState::ImplicitDefine' data-ref="llvm::RegState::ImplicitDefine" data-ref-filename="llvm..RegState..ImplicitDefine">ImplicitDefine</a> | <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm15getDeadRegStateEb" title='llvm::getDeadRegState' data-ref="_ZN4llvm15getDeadRegStateEb" data-ref-filename="_ZN4llvm15getDeadRegStateEb">getDeadRegState</a>(<a class="local col0 ref" href="#480DstIsDead" title='DstIsDead' data-ref="480DstIsDead" data-ref-filename="480DstIsDead">DstIsDead</a>));</td></tr>
<tr><th id="2494">2494</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a></span>, <span class='refarg'><a class="local col8 ref" href="#478MIB" title='MIB' data-ref="478MIB" data-ref-filename="478MIB">MIB</a></span>, <span class='refarg'><a class="local col8 ref" href="#478MIB" title='MIB' data-ref="478MIB" data-ref-filename="478MIB">MIB</a></span>);</td></tr>
<tr><th id="2495">2495</th><td>      <a class="local col8 ref" href="#478MIB" title='MIB' data-ref="478MIB" data-ref-filename="478MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>);</td></tr>
<tr><th id="2496">2496</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2497">2497</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2498">2498</th><td>    }</td></tr>
<tr><th id="2499">2499</th><td></td></tr>
<tr><th id="2500">2500</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMQIA" title='llvm::ARM::VSTMQIA' data-ref="llvm::ARM::VSTMQIA" data-ref-filename="llvm..ARM..VSTMQIA">VSTMQIA</a>: {</td></tr>
<tr><th id="2501">2501</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="484NewOpc" title='NewOpc' data-type='unsigned int' data-ref="484NewOpc" data-ref-filename="484NewOpc">NewOpc</dfn> = <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VSTMDIA" title='llvm::ARM::VSTMDIA' data-ref="llvm::ARM::VSTMDIA" data-ref-filename="llvm..ARM..VSTMDIA">VSTMDIA</a>;</td></tr>
<tr><th id="2502">2502</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col5 decl" id="485MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="485MIB" data-ref-filename="485MIB">MIB</dfn> =</td></tr>
<tr><th id="2503">2503</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col4 ref" href="#484NewOpc" title='NewOpc' data-ref="484NewOpc" data-ref-filename="484NewOpc">NewOpc</a>));</td></tr>
<tr><th id="2504">2504</th><td>      <em>unsigned</em> <dfn class="local col6 decl" id="486OpIdx" title='OpIdx' data-type='unsigned int' data-ref="486OpIdx" data-ref-filename="486OpIdx">OpIdx</dfn> = <var>0</var>;</td></tr>
<tr><th id="2505">2505</th><td></td></tr>
<tr><th id="2506">2506</th><td>      <i>// Grab the Q register source.</i></td></tr>
<tr><th id="2507">2507</th><td>      <em>bool</em> <dfn class="local col7 decl" id="487SrcIsKill" title='SrcIsKill' data-type='bool' data-ref="487SrcIsKill" data-ref-filename="487SrcIsKill">SrcIsKill</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#486OpIdx" title='OpIdx' data-ref="486OpIdx" data-ref-filename="486OpIdx">OpIdx</a>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6isKillEv" title='llvm::MachineOperand::isKill' data-ref="_ZNK4llvm14MachineOperand6isKillEv" data-ref-filename="_ZNK4llvm14MachineOperand6isKillEv">isKill</a>();</td></tr>
<tr><th id="2508">2508</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col8 decl" id="488SrcReg" title='SrcReg' data-type='llvm::Register' data-ref="488SrcReg" data-ref-filename="488SrcReg">SrcReg</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#486OpIdx" title='OpIdx' data-ref="486OpIdx" data-ref-filename="486OpIdx">OpIdx</a>++).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2509">2509</th><td></td></tr>
<tr><th id="2510">2510</th><td>      <i>// Copy the destination register.</i></td></tr>
<tr><th id="2511">2511</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand" data-ref-filename="llvm..MachineOperand">MachineOperand</a> <dfn class="local col9 decl" id="489Dst" title='Dst' data-type='llvm::MachineOperand' data-ref="489Dst" data-ref-filename="489Dst">Dst</dfn><a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#49" title='llvm::MachineOperand::MachineOperand' data-ref="_ZN4llvm14MachineOperandC1ERKS0_" data-ref-filename="_ZN4llvm14MachineOperandC1ERKS0_">(</a><a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#486OpIdx" title='OpIdx' data-ref="486OpIdx" data-ref-filename="486OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="2512">2512</th><td>      <a class="local col5 ref" href="#485MIB" title='MIB' data-ref="485MIB" data-ref-filename="485MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col9 ref" href="#489Dst" title='Dst' data-ref="489Dst" data-ref-filename="489Dst">Dst</a>);</td></tr>
<tr><th id="2513">2513</th><td></td></tr>
<tr><th id="2514">2514</th><td>      <i>// Copy the predicate operands.</i></td></tr>
<tr><th id="2515">2515</th><td>      <a class="local col5 ref" href="#485MIB" title='MIB' data-ref="485MIB" data-ref-filename="485MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#486OpIdx" title='OpIdx' data-ref="486OpIdx" data-ref-filename="486OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="2516">2516</th><td>      <a class="local col5 ref" href="#485MIB" title='MIB' data-ref="485MIB" data-ref-filename="485MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#486OpIdx" title='OpIdx' data-ref="486OpIdx" data-ref-filename="486OpIdx">OpIdx</a>++));</td></tr>
<tr><th id="2517">2517</th><td></td></tr>
<tr><th id="2518">2518</th><td>      <i>// Add the source operands (D subregs).</i></td></tr>
<tr><th id="2519">2519</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col0 decl" id="490D0" title='D0' data-type='llvm::Register' data-ref="490D0" data-ref-filename="490D0">D0</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#488SrcReg" title='SrcReg' data-ref="488SrcReg" data-ref-filename="488SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_0" title='llvm::ARM::dsub_0' data-ref="llvm::ARM::dsub_0" data-ref-filename="llvm..ARM..dsub_0">dsub_0</a>);</td></tr>
<tr><th id="2520">2520</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col1 decl" id="491D1" title='D1' data-type='llvm::Register' data-ref="491D1" data-ref-filename="491D1">D1</dfn> = <a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col8 ref" href="#488SrcReg" title='SrcReg' data-ref="488SrcReg" data-ref-filename="488SrcReg">SrcReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::dsub_1" title='llvm::ARM::dsub_1' data-ref="llvm::ARM::dsub_1" data-ref-filename="llvm..ARM..dsub_1">dsub_1</a>);</td></tr>
<tr><th id="2521">2521</th><td>      <a class="local col5 ref" href="#485MIB" title='MIB' data-ref="485MIB" data-ref-filename="485MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col0 ref" href="#490D0" title='D0' data-ref="490D0" data-ref-filename="490D0">D0</a>, <a class="local col7 ref" href="#487SrcIsKill" title='SrcIsKill' data-ref="487SrcIsKill" data-ref-filename="487SrcIsKill">SrcIsKill</a> ? <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a> : <var>0</var>)</td></tr>
<tr><th id="2522">2522</th><td>         .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col1 ref" href="#491D1" title='D1' data-ref="491D1" data-ref-filename="491D1">D1</a>, <a class="local col7 ref" href="#487SrcIsKill" title='SrcIsKill' data-ref="487SrcIsKill" data-ref-filename="487SrcIsKill">SrcIsKill</a> ? <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Kill" title='llvm::RegState::Kill' data-ref="llvm::RegState::Kill" data-ref-filename="llvm..RegState..Kill">Kill</a> : <var>0</var>);</td></tr>
<tr><th id="2523">2523</th><td></td></tr>
<tr><th id="2524">2524</th><td>      <b>if</b> (<a class="local col7 ref" href="#487SrcIsKill" title='SrcIsKill' data-ref="487SrcIsKill" data-ref-filename="487SrcIsKill">SrcIsKill</a>)      <i>// Add an implicit kill for the Q register.</i></td></tr>
<tr><th id="2525">2525</th><td>        <a class="local col5 ref" href="#485MIB" title='MIB' data-ref="485MIB" data-ref-filename="485MIB">MIB</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilderptEv" title='llvm::MachineInstrBuilder::operator-&gt;' data-ref="_ZNK4llvm19MachineInstrBuilderptEv" data-ref-filename="_ZNK4llvm19MachineInstrBuilderptEv">-&gt;</a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" title='llvm::MachineInstr::addRegisterKilled' data-ref="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb" data-ref-filename="_ZN4llvm12MachineInstr17addRegisterKilledENS_8RegisterEPKNS_18TargetRegisterInfoEb">addRegisterKilled</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col8 ref" href="#488SrcReg" title='SrcReg' data-ref="488SrcReg" data-ref-filename="488SrcReg">SrcReg</a>, <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>, <b>true</b>);</td></tr>
<tr><th id="2526">2526</th><td></td></tr>
<tr><th id="2527">2527</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" title='(anonymous namespace)::ARMExpandPseudo::TransferImpOps' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14TransferImpOpsERN4llvm12MachineInstrERNS1_19MachineInstrBuilderES5_">TransferImpOps</a>(<span class='refarg'><a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a></span>, <span class='refarg'><a class="local col5 ref" href="#485MIB" title='MIB' data-ref="485MIB" data-ref-filename="485MIB">MIB</a></span>, <span class='refarg'><a class="local col5 ref" href="#485MIB" title='MIB' data-ref="485MIB" data-ref-filename="485MIB">MIB</a></span>);</td></tr>
<tr><th id="2528">2528</th><td>      <a class="local col5 ref" href="#485MIB" title='MIB' data-ref="485MIB" data-ref-filename="485MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>);</td></tr>
<tr><th id="2529">2529</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2530">2530</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2531">2531</th><td>    }</td></tr>
<tr><th id="2532">2532</th><td></td></tr>
<tr><th id="2533">2533</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q8Pseudo" title='llvm::ARM::VLD2q8Pseudo' data-ref="llvm::ARM::VLD2q8Pseudo" data-ref-filename="llvm..ARM..VLD2q8Pseudo">VLD2q8Pseudo</a>:</td></tr>
<tr><th id="2534">2534</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q16Pseudo" title='llvm::ARM::VLD2q16Pseudo' data-ref="llvm::ARM::VLD2q16Pseudo" data-ref-filename="llvm..ARM..VLD2q16Pseudo">VLD2q16Pseudo</a>:</td></tr>
<tr><th id="2535">2535</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q32Pseudo" title='llvm::ARM::VLD2q32Pseudo' data-ref="llvm::ARM::VLD2q32Pseudo" data-ref-filename="llvm..ARM..VLD2q32Pseudo">VLD2q32Pseudo</a>:</td></tr>
<tr><th id="2536">2536</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q8PseudoWB_fixed" title='llvm::ARM::VLD2q8PseudoWB_fixed' data-ref="llvm::ARM::VLD2q8PseudoWB_fixed" data-ref-filename="llvm..ARM..VLD2q8PseudoWB_fixed">VLD2q8PseudoWB_fixed</a>:</td></tr>
<tr><th id="2537">2537</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q16PseudoWB_fixed" title='llvm::ARM::VLD2q16PseudoWB_fixed' data-ref="llvm::ARM::VLD2q16PseudoWB_fixed" data-ref-filename="llvm..ARM..VLD2q16PseudoWB_fixed">VLD2q16PseudoWB_fixed</a>:</td></tr>
<tr><th id="2538">2538</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q32PseudoWB_fixed" title='llvm::ARM::VLD2q32PseudoWB_fixed' data-ref="llvm::ARM::VLD2q32PseudoWB_fixed" data-ref-filename="llvm..ARM..VLD2q32PseudoWB_fixed">VLD2q32PseudoWB_fixed</a>:</td></tr>
<tr><th id="2539">2539</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q8PseudoWB_register" title='llvm::ARM::VLD2q8PseudoWB_register' data-ref="llvm::ARM::VLD2q8PseudoWB_register" data-ref-filename="llvm..ARM..VLD2q8PseudoWB_register">VLD2q8PseudoWB_register</a>:</td></tr>
<tr><th id="2540">2540</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q16PseudoWB_register" title='llvm::ARM::VLD2q16PseudoWB_register' data-ref="llvm::ARM::VLD2q16PseudoWB_register" data-ref-filename="llvm..ARM..VLD2q16PseudoWB_register">VLD2q16PseudoWB_register</a>:</td></tr>
<tr><th id="2541">2541</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2q32PseudoWB_register" title='llvm::ARM::VLD2q32PseudoWB_register' data-ref="llvm::ARM::VLD2q32PseudoWB_register" data-ref-filename="llvm..ARM..VLD2q32PseudoWB_register">VLD2q32PseudoWB_register</a>:</td></tr>
<tr><th id="2542">2542</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d8Pseudo" title='llvm::ARM::VLD3d8Pseudo' data-ref="llvm::ARM::VLD3d8Pseudo" data-ref-filename="llvm..ARM..VLD3d8Pseudo">VLD3d8Pseudo</a>:</td></tr>
<tr><th id="2543">2543</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d16Pseudo" title='llvm::ARM::VLD3d16Pseudo' data-ref="llvm::ARM::VLD3d16Pseudo" data-ref-filename="llvm..ARM..VLD3d16Pseudo">VLD3d16Pseudo</a>:</td></tr>
<tr><th id="2544">2544</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d32Pseudo" title='llvm::ARM::VLD3d32Pseudo' data-ref="llvm::ARM::VLD3d32Pseudo" data-ref-filename="llvm..ARM..VLD3d32Pseudo">VLD3d32Pseudo</a>:</td></tr>
<tr><th id="2545">2545</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d8TPseudo" title='llvm::ARM::VLD1d8TPseudo' data-ref="llvm::ARM::VLD1d8TPseudo" data-ref-filename="llvm..ARM..VLD1d8TPseudo">VLD1d8TPseudo</a>:</td></tr>
<tr><th id="2546">2546</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d16TPseudo" title='llvm::ARM::VLD1d16TPseudo' data-ref="llvm::ARM::VLD1d16TPseudo" data-ref-filename="llvm..ARM..VLD1d16TPseudo">VLD1d16TPseudo</a>:</td></tr>
<tr><th id="2547">2547</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d32TPseudo" title='llvm::ARM::VLD1d32TPseudo' data-ref="llvm::ARM::VLD1d32TPseudo" data-ref-filename="llvm..ARM..VLD1d32TPseudo">VLD1d32TPseudo</a>:</td></tr>
<tr><th id="2548">2548</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64TPseudo" title='llvm::ARM::VLD1d64TPseudo' data-ref="llvm::ARM::VLD1d64TPseudo" data-ref-filename="llvm..ARM..VLD1d64TPseudo">VLD1d64TPseudo</a>:</td></tr>
<tr><th id="2549">2549</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64TPseudoWB_fixed" title='llvm::ARM::VLD1d64TPseudoWB_fixed' data-ref="llvm::ARM::VLD1d64TPseudoWB_fixed" data-ref-filename="llvm..ARM..VLD1d64TPseudoWB_fixed">VLD1d64TPseudoWB_fixed</a>:</td></tr>
<tr><th id="2550">2550</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64TPseudoWB_register" title='llvm::ARM::VLD1d64TPseudoWB_register' data-ref="llvm::ARM::VLD1d64TPseudoWB_register" data-ref-filename="llvm..ARM..VLD1d64TPseudoWB_register">VLD1d64TPseudoWB_register</a>:</td></tr>
<tr><th id="2551">2551</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d8Pseudo_UPD" title='llvm::ARM::VLD3d8Pseudo_UPD' data-ref="llvm::ARM::VLD3d8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3d8Pseudo_UPD">VLD3d8Pseudo_UPD</a>:</td></tr>
<tr><th id="2552">2552</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d16Pseudo_UPD" title='llvm::ARM::VLD3d16Pseudo_UPD' data-ref="llvm::ARM::VLD3d16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3d16Pseudo_UPD">VLD3d16Pseudo_UPD</a>:</td></tr>
<tr><th id="2553">2553</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3d32Pseudo_UPD" title='llvm::ARM::VLD3d32Pseudo_UPD' data-ref="llvm::ARM::VLD3d32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3d32Pseudo_UPD">VLD3d32Pseudo_UPD</a>:</td></tr>
<tr><th id="2554">2554</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q8Pseudo_UPD" title='llvm::ARM::VLD3q8Pseudo_UPD' data-ref="llvm::ARM::VLD3q8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3q8Pseudo_UPD">VLD3q8Pseudo_UPD</a>:</td></tr>
<tr><th id="2555">2555</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q16Pseudo_UPD" title='llvm::ARM::VLD3q16Pseudo_UPD' data-ref="llvm::ARM::VLD3q16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3q16Pseudo_UPD">VLD3q16Pseudo_UPD</a>:</td></tr>
<tr><th id="2556">2556</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q32Pseudo_UPD" title='llvm::ARM::VLD3q32Pseudo_UPD' data-ref="llvm::ARM::VLD3q32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3q32Pseudo_UPD">VLD3q32Pseudo_UPD</a>:</td></tr>
<tr><th id="2557">2557</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q8oddPseudo" title='llvm::ARM::VLD3q8oddPseudo' data-ref="llvm::ARM::VLD3q8oddPseudo" data-ref-filename="llvm..ARM..VLD3q8oddPseudo">VLD3q8oddPseudo</a>:</td></tr>
<tr><th id="2558">2558</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q16oddPseudo" title='llvm::ARM::VLD3q16oddPseudo' data-ref="llvm::ARM::VLD3q16oddPseudo" data-ref-filename="llvm..ARM..VLD3q16oddPseudo">VLD3q16oddPseudo</a>:</td></tr>
<tr><th id="2559">2559</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q32oddPseudo" title='llvm::ARM::VLD3q32oddPseudo' data-ref="llvm::ARM::VLD3q32oddPseudo" data-ref-filename="llvm..ARM..VLD3q32oddPseudo">VLD3q32oddPseudo</a>:</td></tr>
<tr><th id="2560">2560</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q8oddPseudo_UPD" title='llvm::ARM::VLD3q8oddPseudo_UPD' data-ref="llvm::ARM::VLD3q8oddPseudo_UPD" data-ref-filename="llvm..ARM..VLD3q8oddPseudo_UPD">VLD3q8oddPseudo_UPD</a>:</td></tr>
<tr><th id="2561">2561</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q16oddPseudo_UPD" title='llvm::ARM::VLD3q16oddPseudo_UPD' data-ref="llvm::ARM::VLD3q16oddPseudo_UPD" data-ref-filename="llvm..ARM..VLD3q16oddPseudo_UPD">VLD3q16oddPseudo_UPD</a>:</td></tr>
<tr><th id="2562">2562</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3q32oddPseudo_UPD" title='llvm::ARM::VLD3q32oddPseudo_UPD' data-ref="llvm::ARM::VLD3q32oddPseudo_UPD" data-ref-filename="llvm..ARM..VLD3q32oddPseudo_UPD">VLD3q32oddPseudo_UPD</a>:</td></tr>
<tr><th id="2563">2563</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d8Pseudo" title='llvm::ARM::VLD4d8Pseudo' data-ref="llvm::ARM::VLD4d8Pseudo" data-ref-filename="llvm..ARM..VLD4d8Pseudo">VLD4d8Pseudo</a>:</td></tr>
<tr><th id="2564">2564</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d16Pseudo" title='llvm::ARM::VLD4d16Pseudo' data-ref="llvm::ARM::VLD4d16Pseudo" data-ref-filename="llvm..ARM..VLD4d16Pseudo">VLD4d16Pseudo</a>:</td></tr>
<tr><th id="2565">2565</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d32Pseudo" title='llvm::ARM::VLD4d32Pseudo' data-ref="llvm::ARM::VLD4d32Pseudo" data-ref-filename="llvm..ARM..VLD4d32Pseudo">VLD4d32Pseudo</a>:</td></tr>
<tr><th id="2566">2566</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d8QPseudo" title='llvm::ARM::VLD1d8QPseudo' data-ref="llvm::ARM::VLD1d8QPseudo" data-ref-filename="llvm..ARM..VLD1d8QPseudo">VLD1d8QPseudo</a>:</td></tr>
<tr><th id="2567">2567</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d16QPseudo" title='llvm::ARM::VLD1d16QPseudo' data-ref="llvm::ARM::VLD1d16QPseudo" data-ref-filename="llvm..ARM..VLD1d16QPseudo">VLD1d16QPseudo</a>:</td></tr>
<tr><th id="2568">2568</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d32QPseudo" title='llvm::ARM::VLD1d32QPseudo' data-ref="llvm::ARM::VLD1d32QPseudo" data-ref-filename="llvm..ARM..VLD1d32QPseudo">VLD1d32QPseudo</a>:</td></tr>
<tr><th id="2569">2569</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64QPseudo" title='llvm::ARM::VLD1d64QPseudo' data-ref="llvm::ARM::VLD1d64QPseudo" data-ref-filename="llvm..ARM..VLD1d64QPseudo">VLD1d64QPseudo</a>:</td></tr>
<tr><th id="2570">2570</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64QPseudoWB_fixed" title='llvm::ARM::VLD1d64QPseudoWB_fixed' data-ref="llvm::ARM::VLD1d64QPseudoWB_fixed" data-ref-filename="llvm..ARM..VLD1d64QPseudoWB_fixed">VLD1d64QPseudoWB_fixed</a>:</td></tr>
<tr><th id="2571">2571</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1d64QPseudoWB_register" title='llvm::ARM::VLD1d64QPseudoWB_register' data-ref="llvm::ARM::VLD1d64QPseudoWB_register" data-ref-filename="llvm..ARM..VLD1d64QPseudoWB_register">VLD1d64QPseudoWB_register</a>:</td></tr>
<tr><th id="2572">2572</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q8HighQPseudo" title='llvm::ARM::VLD1q8HighQPseudo' data-ref="llvm::ARM::VLD1q8HighQPseudo" data-ref-filename="llvm..ARM..VLD1q8HighQPseudo">VLD1q8HighQPseudo</a>:</td></tr>
<tr><th id="2573">2573</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q8LowQPseudo_UPD" title='llvm::ARM::VLD1q8LowQPseudo_UPD' data-ref="llvm::ARM::VLD1q8LowQPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q8LowQPseudo_UPD">VLD1q8LowQPseudo_UPD</a>:</td></tr>
<tr><th id="2574">2574</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q8HighTPseudo" title='llvm::ARM::VLD1q8HighTPseudo' data-ref="llvm::ARM::VLD1q8HighTPseudo" data-ref-filename="llvm..ARM..VLD1q8HighTPseudo">VLD1q8HighTPseudo</a>:</td></tr>
<tr><th id="2575">2575</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q8LowTPseudo_UPD" title='llvm::ARM::VLD1q8LowTPseudo_UPD' data-ref="llvm::ARM::VLD1q8LowTPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q8LowTPseudo_UPD">VLD1q8LowTPseudo_UPD</a>:</td></tr>
<tr><th id="2576">2576</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q16HighQPseudo" title='llvm::ARM::VLD1q16HighQPseudo' data-ref="llvm::ARM::VLD1q16HighQPseudo" data-ref-filename="llvm..ARM..VLD1q16HighQPseudo">VLD1q16HighQPseudo</a>:</td></tr>
<tr><th id="2577">2577</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q16LowQPseudo_UPD" title='llvm::ARM::VLD1q16LowQPseudo_UPD' data-ref="llvm::ARM::VLD1q16LowQPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q16LowQPseudo_UPD">VLD1q16LowQPseudo_UPD</a>:</td></tr>
<tr><th id="2578">2578</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q16HighTPseudo" title='llvm::ARM::VLD1q16HighTPseudo' data-ref="llvm::ARM::VLD1q16HighTPseudo" data-ref-filename="llvm..ARM..VLD1q16HighTPseudo">VLD1q16HighTPseudo</a>:</td></tr>
<tr><th id="2579">2579</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q16LowTPseudo_UPD" title='llvm::ARM::VLD1q16LowTPseudo_UPD' data-ref="llvm::ARM::VLD1q16LowTPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q16LowTPseudo_UPD">VLD1q16LowTPseudo_UPD</a>:</td></tr>
<tr><th id="2580">2580</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q32HighQPseudo" title='llvm::ARM::VLD1q32HighQPseudo' data-ref="llvm::ARM::VLD1q32HighQPseudo" data-ref-filename="llvm..ARM..VLD1q32HighQPseudo">VLD1q32HighQPseudo</a>:</td></tr>
<tr><th id="2581">2581</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q32LowQPseudo_UPD" title='llvm::ARM::VLD1q32LowQPseudo_UPD' data-ref="llvm::ARM::VLD1q32LowQPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q32LowQPseudo_UPD">VLD1q32LowQPseudo_UPD</a>:</td></tr>
<tr><th id="2582">2582</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q32HighTPseudo" title='llvm::ARM::VLD1q32HighTPseudo' data-ref="llvm::ARM::VLD1q32HighTPseudo" data-ref-filename="llvm..ARM..VLD1q32HighTPseudo">VLD1q32HighTPseudo</a>:</td></tr>
<tr><th id="2583">2583</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q32LowTPseudo_UPD" title='llvm::ARM::VLD1q32LowTPseudo_UPD' data-ref="llvm::ARM::VLD1q32LowTPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q32LowTPseudo_UPD">VLD1q32LowTPseudo_UPD</a>:</td></tr>
<tr><th id="2584">2584</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64HighQPseudo" title='llvm::ARM::VLD1q64HighQPseudo' data-ref="llvm::ARM::VLD1q64HighQPseudo" data-ref-filename="llvm..ARM..VLD1q64HighQPseudo">VLD1q64HighQPseudo</a>:</td></tr>
<tr><th id="2585">2585</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64LowQPseudo_UPD" title='llvm::ARM::VLD1q64LowQPseudo_UPD' data-ref="llvm::ARM::VLD1q64LowQPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q64LowQPseudo_UPD">VLD1q64LowQPseudo_UPD</a>:</td></tr>
<tr><th id="2586">2586</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64HighTPseudo" title='llvm::ARM::VLD1q64HighTPseudo' data-ref="llvm::ARM::VLD1q64HighTPseudo" data-ref-filename="llvm..ARM..VLD1q64HighTPseudo">VLD1q64HighTPseudo</a>:</td></tr>
<tr><th id="2587">2587</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1q64LowTPseudo_UPD" title='llvm::ARM::VLD1q64LowTPseudo_UPD' data-ref="llvm::ARM::VLD1q64LowTPseudo_UPD" data-ref-filename="llvm..ARM..VLD1q64LowTPseudo_UPD">VLD1q64LowTPseudo_UPD</a>:</td></tr>
<tr><th id="2588">2588</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d8Pseudo_UPD" title='llvm::ARM::VLD4d8Pseudo_UPD' data-ref="llvm::ARM::VLD4d8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4d8Pseudo_UPD">VLD4d8Pseudo_UPD</a>:</td></tr>
<tr><th id="2589">2589</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d16Pseudo_UPD" title='llvm::ARM::VLD4d16Pseudo_UPD' data-ref="llvm::ARM::VLD4d16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4d16Pseudo_UPD">VLD4d16Pseudo_UPD</a>:</td></tr>
<tr><th id="2590">2590</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4d32Pseudo_UPD" title='llvm::ARM::VLD4d32Pseudo_UPD' data-ref="llvm::ARM::VLD4d32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4d32Pseudo_UPD">VLD4d32Pseudo_UPD</a>:</td></tr>
<tr><th id="2591">2591</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q8Pseudo_UPD" title='llvm::ARM::VLD4q8Pseudo_UPD' data-ref="llvm::ARM::VLD4q8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4q8Pseudo_UPD">VLD4q8Pseudo_UPD</a>:</td></tr>
<tr><th id="2592">2592</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q16Pseudo_UPD" title='llvm::ARM::VLD4q16Pseudo_UPD' data-ref="llvm::ARM::VLD4q16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4q16Pseudo_UPD">VLD4q16Pseudo_UPD</a>:</td></tr>
<tr><th id="2593">2593</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q32Pseudo_UPD" title='llvm::ARM::VLD4q32Pseudo_UPD' data-ref="llvm::ARM::VLD4q32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4q32Pseudo_UPD">VLD4q32Pseudo_UPD</a>:</td></tr>
<tr><th id="2594">2594</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q8oddPseudo" title='llvm::ARM::VLD4q8oddPseudo' data-ref="llvm::ARM::VLD4q8oddPseudo" data-ref-filename="llvm..ARM..VLD4q8oddPseudo">VLD4q8oddPseudo</a>:</td></tr>
<tr><th id="2595">2595</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q16oddPseudo" title='llvm::ARM::VLD4q16oddPseudo' data-ref="llvm::ARM::VLD4q16oddPseudo" data-ref-filename="llvm..ARM..VLD4q16oddPseudo">VLD4q16oddPseudo</a>:</td></tr>
<tr><th id="2596">2596</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q32oddPseudo" title='llvm::ARM::VLD4q32oddPseudo' data-ref="llvm::ARM::VLD4q32oddPseudo" data-ref-filename="llvm..ARM..VLD4q32oddPseudo">VLD4q32oddPseudo</a>:</td></tr>
<tr><th id="2597">2597</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q8oddPseudo_UPD" title='llvm::ARM::VLD4q8oddPseudo_UPD' data-ref="llvm::ARM::VLD4q8oddPseudo_UPD" data-ref-filename="llvm..ARM..VLD4q8oddPseudo_UPD">VLD4q8oddPseudo_UPD</a>:</td></tr>
<tr><th id="2598">2598</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q16oddPseudo_UPD" title='llvm::ARM::VLD4q16oddPseudo_UPD' data-ref="llvm::ARM::VLD4q16oddPseudo_UPD" data-ref-filename="llvm..ARM..VLD4q16oddPseudo_UPD">VLD4q16oddPseudo_UPD</a>:</td></tr>
<tr><th id="2599">2599</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4q32oddPseudo_UPD" title='llvm::ARM::VLD4q32oddPseudo_UPD' data-ref="llvm::ARM::VLD4q32oddPseudo_UPD" data-ref-filename="llvm..ARM..VLD4q32oddPseudo_UPD">VLD4q32oddPseudo_UPD</a>:</td></tr>
<tr><th id="2600">2600</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPd8Pseudo" title='llvm::ARM::VLD3DUPd8Pseudo' data-ref="llvm::ARM::VLD3DUPd8Pseudo" data-ref-filename="llvm..ARM..VLD3DUPd8Pseudo">VLD3DUPd8Pseudo</a>:</td></tr>
<tr><th id="2601">2601</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPd16Pseudo" title='llvm::ARM::VLD3DUPd16Pseudo' data-ref="llvm::ARM::VLD3DUPd16Pseudo" data-ref-filename="llvm..ARM..VLD3DUPd16Pseudo">VLD3DUPd16Pseudo</a>:</td></tr>
<tr><th id="2602">2602</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPd32Pseudo" title='llvm::ARM::VLD3DUPd32Pseudo' data-ref="llvm::ARM::VLD3DUPd32Pseudo" data-ref-filename="llvm..ARM..VLD3DUPd32Pseudo">VLD3DUPd32Pseudo</a>:</td></tr>
<tr><th id="2603">2603</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPd8Pseudo_UPD" title='llvm::ARM::VLD3DUPd8Pseudo_UPD' data-ref="llvm::ARM::VLD3DUPd8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3DUPd8Pseudo_UPD">VLD3DUPd8Pseudo_UPD</a>:</td></tr>
<tr><th id="2604">2604</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPd16Pseudo_UPD" title='llvm::ARM::VLD3DUPd16Pseudo_UPD' data-ref="llvm::ARM::VLD3DUPd16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3DUPd16Pseudo_UPD">VLD3DUPd16Pseudo_UPD</a>:</td></tr>
<tr><th id="2605">2605</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPd32Pseudo_UPD" title='llvm::ARM::VLD3DUPd32Pseudo_UPD' data-ref="llvm::ARM::VLD3DUPd32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3DUPd32Pseudo_UPD">VLD3DUPd32Pseudo_UPD</a>:</td></tr>
<tr><th id="2606">2606</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd8Pseudo" title='llvm::ARM::VLD4DUPd8Pseudo' data-ref="llvm::ARM::VLD4DUPd8Pseudo" data-ref-filename="llvm..ARM..VLD4DUPd8Pseudo">VLD4DUPd8Pseudo</a>:</td></tr>
<tr><th id="2607">2607</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd16Pseudo" title='llvm::ARM::VLD4DUPd16Pseudo' data-ref="llvm::ARM::VLD4DUPd16Pseudo" data-ref-filename="llvm..ARM..VLD4DUPd16Pseudo">VLD4DUPd16Pseudo</a>:</td></tr>
<tr><th id="2608">2608</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd32Pseudo" title='llvm::ARM::VLD4DUPd32Pseudo' data-ref="llvm::ARM::VLD4DUPd32Pseudo" data-ref-filename="llvm..ARM..VLD4DUPd32Pseudo">VLD4DUPd32Pseudo</a>:</td></tr>
<tr><th id="2609">2609</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd8Pseudo_UPD" title='llvm::ARM::VLD4DUPd8Pseudo_UPD' data-ref="llvm::ARM::VLD4DUPd8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4DUPd8Pseudo_UPD">VLD4DUPd8Pseudo_UPD</a>:</td></tr>
<tr><th id="2610">2610</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd16Pseudo_UPD" title='llvm::ARM::VLD4DUPd16Pseudo_UPD' data-ref="llvm::ARM::VLD4DUPd16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4DUPd16Pseudo_UPD">VLD4DUPd16Pseudo_UPD</a>:</td></tr>
<tr><th id="2611">2611</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPd32Pseudo_UPD" title='llvm::ARM::VLD4DUPd32Pseudo_UPD' data-ref="llvm::ARM::VLD4DUPd32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4DUPd32Pseudo_UPD">VLD4DUPd32Pseudo_UPD</a>:</td></tr>
<tr><th id="2612">2612</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPq8EvenPseudo" title='llvm::ARM::VLD2DUPq8EvenPseudo' data-ref="llvm::ARM::VLD2DUPq8EvenPseudo" data-ref-filename="llvm..ARM..VLD2DUPq8EvenPseudo">VLD2DUPq8EvenPseudo</a>:</td></tr>
<tr><th id="2613">2613</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPq8OddPseudo" title='llvm::ARM::VLD2DUPq8OddPseudo' data-ref="llvm::ARM::VLD2DUPq8OddPseudo" data-ref-filename="llvm..ARM..VLD2DUPq8OddPseudo">VLD2DUPq8OddPseudo</a>:</td></tr>
<tr><th id="2614">2614</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPq16EvenPseudo" title='llvm::ARM::VLD2DUPq16EvenPseudo' data-ref="llvm::ARM::VLD2DUPq16EvenPseudo" data-ref-filename="llvm..ARM..VLD2DUPq16EvenPseudo">VLD2DUPq16EvenPseudo</a>:</td></tr>
<tr><th id="2615">2615</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPq16OddPseudo" title='llvm::ARM::VLD2DUPq16OddPseudo' data-ref="llvm::ARM::VLD2DUPq16OddPseudo" data-ref-filename="llvm..ARM..VLD2DUPq16OddPseudo">VLD2DUPq16OddPseudo</a>:</td></tr>
<tr><th id="2616">2616</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPq32EvenPseudo" title='llvm::ARM::VLD2DUPq32EvenPseudo' data-ref="llvm::ARM::VLD2DUPq32EvenPseudo" data-ref-filename="llvm..ARM..VLD2DUPq32EvenPseudo">VLD2DUPq32EvenPseudo</a>:</td></tr>
<tr><th id="2617">2617</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2DUPq32OddPseudo" title='llvm::ARM::VLD2DUPq32OddPseudo' data-ref="llvm::ARM::VLD2DUPq32OddPseudo" data-ref-filename="llvm..ARM..VLD2DUPq32OddPseudo">VLD2DUPq32OddPseudo</a>:</td></tr>
<tr><th id="2618">2618</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq8EvenPseudo" title='llvm::ARM::VLD3DUPq8EvenPseudo' data-ref="llvm::ARM::VLD3DUPq8EvenPseudo" data-ref-filename="llvm..ARM..VLD3DUPq8EvenPseudo">VLD3DUPq8EvenPseudo</a>:</td></tr>
<tr><th id="2619">2619</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq8OddPseudo" title='llvm::ARM::VLD3DUPq8OddPseudo' data-ref="llvm::ARM::VLD3DUPq8OddPseudo" data-ref-filename="llvm..ARM..VLD3DUPq8OddPseudo">VLD3DUPq8OddPseudo</a>:</td></tr>
<tr><th id="2620">2620</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq16EvenPseudo" title='llvm::ARM::VLD3DUPq16EvenPseudo' data-ref="llvm::ARM::VLD3DUPq16EvenPseudo" data-ref-filename="llvm..ARM..VLD3DUPq16EvenPseudo">VLD3DUPq16EvenPseudo</a>:</td></tr>
<tr><th id="2621">2621</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq16OddPseudo" title='llvm::ARM::VLD3DUPq16OddPseudo' data-ref="llvm::ARM::VLD3DUPq16OddPseudo" data-ref-filename="llvm..ARM..VLD3DUPq16OddPseudo">VLD3DUPq16OddPseudo</a>:</td></tr>
<tr><th id="2622">2622</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq32EvenPseudo" title='llvm::ARM::VLD3DUPq32EvenPseudo' data-ref="llvm::ARM::VLD3DUPq32EvenPseudo" data-ref-filename="llvm..ARM..VLD3DUPq32EvenPseudo">VLD3DUPq32EvenPseudo</a>:</td></tr>
<tr><th id="2623">2623</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3DUPq32OddPseudo" title='llvm::ARM::VLD3DUPq32OddPseudo' data-ref="llvm::ARM::VLD3DUPq32OddPseudo" data-ref-filename="llvm..ARM..VLD3DUPq32OddPseudo">VLD3DUPq32OddPseudo</a>:</td></tr>
<tr><th id="2624">2624</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq8EvenPseudo" title='llvm::ARM::VLD4DUPq8EvenPseudo' data-ref="llvm::ARM::VLD4DUPq8EvenPseudo" data-ref-filename="llvm..ARM..VLD4DUPq8EvenPseudo">VLD4DUPq8EvenPseudo</a>:</td></tr>
<tr><th id="2625">2625</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq8OddPseudo" title='llvm::ARM::VLD4DUPq8OddPseudo' data-ref="llvm::ARM::VLD4DUPq8OddPseudo" data-ref-filename="llvm..ARM..VLD4DUPq8OddPseudo">VLD4DUPq8OddPseudo</a>:</td></tr>
<tr><th id="2626">2626</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq16EvenPseudo" title='llvm::ARM::VLD4DUPq16EvenPseudo' data-ref="llvm::ARM::VLD4DUPq16EvenPseudo" data-ref-filename="llvm..ARM..VLD4DUPq16EvenPseudo">VLD4DUPq16EvenPseudo</a>:</td></tr>
<tr><th id="2627">2627</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq16OddPseudo" title='llvm::ARM::VLD4DUPq16OddPseudo' data-ref="llvm::ARM::VLD4DUPq16OddPseudo" data-ref-filename="llvm..ARM..VLD4DUPq16OddPseudo">VLD4DUPq16OddPseudo</a>:</td></tr>
<tr><th id="2628">2628</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq32EvenPseudo" title='llvm::ARM::VLD4DUPq32EvenPseudo' data-ref="llvm::ARM::VLD4DUPq32EvenPseudo" data-ref-filename="llvm..ARM..VLD4DUPq32EvenPseudo">VLD4DUPq32EvenPseudo</a>:</td></tr>
<tr><th id="2629">2629</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4DUPq32OddPseudo" title='llvm::ARM::VLD4DUPq32OddPseudo' data-ref="llvm::ARM::VLD4DUPq32OddPseudo" data-ref-filename="llvm..ARM..VLD4DUPq32OddPseudo">VLD4DUPq32OddPseudo</a>:</td></tr>
<tr><th id="2630">2630</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandVLD' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVLDERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandVLD</a>(<span class='refarg'><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a></span>);</td></tr>
<tr><th id="2631">2631</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2632">2632</th><td></td></tr>
<tr><th id="2633">2633</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q8Pseudo" title='llvm::ARM::VST2q8Pseudo' data-ref="llvm::ARM::VST2q8Pseudo" data-ref-filename="llvm..ARM..VST2q8Pseudo">VST2q8Pseudo</a>:</td></tr>
<tr><th id="2634">2634</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q16Pseudo" title='llvm::ARM::VST2q16Pseudo' data-ref="llvm::ARM::VST2q16Pseudo" data-ref-filename="llvm..ARM..VST2q16Pseudo">VST2q16Pseudo</a>:</td></tr>
<tr><th id="2635">2635</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q32Pseudo" title='llvm::ARM::VST2q32Pseudo' data-ref="llvm::ARM::VST2q32Pseudo" data-ref-filename="llvm..ARM..VST2q32Pseudo">VST2q32Pseudo</a>:</td></tr>
<tr><th id="2636">2636</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q8PseudoWB_fixed" title='llvm::ARM::VST2q8PseudoWB_fixed' data-ref="llvm::ARM::VST2q8PseudoWB_fixed" data-ref-filename="llvm..ARM..VST2q8PseudoWB_fixed">VST2q8PseudoWB_fixed</a>:</td></tr>
<tr><th id="2637">2637</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q16PseudoWB_fixed" title='llvm::ARM::VST2q16PseudoWB_fixed' data-ref="llvm::ARM::VST2q16PseudoWB_fixed" data-ref-filename="llvm..ARM..VST2q16PseudoWB_fixed">VST2q16PseudoWB_fixed</a>:</td></tr>
<tr><th id="2638">2638</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q32PseudoWB_fixed" title='llvm::ARM::VST2q32PseudoWB_fixed' data-ref="llvm::ARM::VST2q32PseudoWB_fixed" data-ref-filename="llvm..ARM..VST2q32PseudoWB_fixed">VST2q32PseudoWB_fixed</a>:</td></tr>
<tr><th id="2639">2639</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q8PseudoWB_register" title='llvm::ARM::VST2q8PseudoWB_register' data-ref="llvm::ARM::VST2q8PseudoWB_register" data-ref-filename="llvm..ARM..VST2q8PseudoWB_register">VST2q8PseudoWB_register</a>:</td></tr>
<tr><th id="2640">2640</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q16PseudoWB_register" title='llvm::ARM::VST2q16PseudoWB_register' data-ref="llvm::ARM::VST2q16PseudoWB_register" data-ref-filename="llvm..ARM..VST2q16PseudoWB_register">VST2q16PseudoWB_register</a>:</td></tr>
<tr><th id="2641">2641</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2q32PseudoWB_register" title='llvm::ARM::VST2q32PseudoWB_register' data-ref="llvm::ARM::VST2q32PseudoWB_register" data-ref-filename="llvm..ARM..VST2q32PseudoWB_register">VST2q32PseudoWB_register</a>:</td></tr>
<tr><th id="2642">2642</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3d8Pseudo" title='llvm::ARM::VST3d8Pseudo' data-ref="llvm::ARM::VST3d8Pseudo" data-ref-filename="llvm..ARM..VST3d8Pseudo">VST3d8Pseudo</a>:</td></tr>
<tr><th id="2643">2643</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3d16Pseudo" title='llvm::ARM::VST3d16Pseudo' data-ref="llvm::ARM::VST3d16Pseudo" data-ref-filename="llvm..ARM..VST3d16Pseudo">VST3d16Pseudo</a>:</td></tr>
<tr><th id="2644">2644</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3d32Pseudo" title='llvm::ARM::VST3d32Pseudo' data-ref="llvm::ARM::VST3d32Pseudo" data-ref-filename="llvm..ARM..VST3d32Pseudo">VST3d32Pseudo</a>:</td></tr>
<tr><th id="2645">2645</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d8TPseudo" title='llvm::ARM::VST1d8TPseudo' data-ref="llvm::ARM::VST1d8TPseudo" data-ref-filename="llvm..ARM..VST1d8TPseudo">VST1d8TPseudo</a>:</td></tr>
<tr><th id="2646">2646</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d16TPseudo" title='llvm::ARM::VST1d16TPseudo' data-ref="llvm::ARM::VST1d16TPseudo" data-ref-filename="llvm..ARM..VST1d16TPseudo">VST1d16TPseudo</a>:</td></tr>
<tr><th id="2647">2647</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d32TPseudo" title='llvm::ARM::VST1d32TPseudo' data-ref="llvm::ARM::VST1d32TPseudo" data-ref-filename="llvm..ARM..VST1d32TPseudo">VST1d32TPseudo</a>:</td></tr>
<tr><th id="2648">2648</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64TPseudo" title='llvm::ARM::VST1d64TPseudo' data-ref="llvm::ARM::VST1d64TPseudo" data-ref-filename="llvm..ARM..VST1d64TPseudo">VST1d64TPseudo</a>:</td></tr>
<tr><th id="2649">2649</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3d8Pseudo_UPD" title='llvm::ARM::VST3d8Pseudo_UPD' data-ref="llvm::ARM::VST3d8Pseudo_UPD" data-ref-filename="llvm..ARM..VST3d8Pseudo_UPD">VST3d8Pseudo_UPD</a>:</td></tr>
<tr><th id="2650">2650</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3d16Pseudo_UPD" title='llvm::ARM::VST3d16Pseudo_UPD' data-ref="llvm::ARM::VST3d16Pseudo_UPD" data-ref-filename="llvm..ARM..VST3d16Pseudo_UPD">VST3d16Pseudo_UPD</a>:</td></tr>
<tr><th id="2651">2651</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3d32Pseudo_UPD" title='llvm::ARM::VST3d32Pseudo_UPD' data-ref="llvm::ARM::VST3d32Pseudo_UPD" data-ref-filename="llvm..ARM..VST3d32Pseudo_UPD">VST3d32Pseudo_UPD</a>:</td></tr>
<tr><th id="2652">2652</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64TPseudoWB_fixed" title='llvm::ARM::VST1d64TPseudoWB_fixed' data-ref="llvm::ARM::VST1d64TPseudoWB_fixed" data-ref-filename="llvm..ARM..VST1d64TPseudoWB_fixed">VST1d64TPseudoWB_fixed</a>:</td></tr>
<tr><th id="2653">2653</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64TPseudoWB_register" title='llvm::ARM::VST1d64TPseudoWB_register' data-ref="llvm::ARM::VST1d64TPseudoWB_register" data-ref-filename="llvm..ARM..VST1d64TPseudoWB_register">VST1d64TPseudoWB_register</a>:</td></tr>
<tr><th id="2654">2654</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q8Pseudo_UPD" title='llvm::ARM::VST3q8Pseudo_UPD' data-ref="llvm::ARM::VST3q8Pseudo_UPD" data-ref-filename="llvm..ARM..VST3q8Pseudo_UPD">VST3q8Pseudo_UPD</a>:</td></tr>
<tr><th id="2655">2655</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q16Pseudo_UPD" title='llvm::ARM::VST3q16Pseudo_UPD' data-ref="llvm::ARM::VST3q16Pseudo_UPD" data-ref-filename="llvm..ARM..VST3q16Pseudo_UPD">VST3q16Pseudo_UPD</a>:</td></tr>
<tr><th id="2656">2656</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q32Pseudo_UPD" title='llvm::ARM::VST3q32Pseudo_UPD' data-ref="llvm::ARM::VST3q32Pseudo_UPD" data-ref-filename="llvm..ARM..VST3q32Pseudo_UPD">VST3q32Pseudo_UPD</a>:</td></tr>
<tr><th id="2657">2657</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q8oddPseudo" title='llvm::ARM::VST3q8oddPseudo' data-ref="llvm::ARM::VST3q8oddPseudo" data-ref-filename="llvm..ARM..VST3q8oddPseudo">VST3q8oddPseudo</a>:</td></tr>
<tr><th id="2658">2658</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q16oddPseudo" title='llvm::ARM::VST3q16oddPseudo' data-ref="llvm::ARM::VST3q16oddPseudo" data-ref-filename="llvm..ARM..VST3q16oddPseudo">VST3q16oddPseudo</a>:</td></tr>
<tr><th id="2659">2659</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q32oddPseudo" title='llvm::ARM::VST3q32oddPseudo' data-ref="llvm::ARM::VST3q32oddPseudo" data-ref-filename="llvm..ARM..VST3q32oddPseudo">VST3q32oddPseudo</a>:</td></tr>
<tr><th id="2660">2660</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q8oddPseudo_UPD" title='llvm::ARM::VST3q8oddPseudo_UPD' data-ref="llvm::ARM::VST3q8oddPseudo_UPD" data-ref-filename="llvm..ARM..VST3q8oddPseudo_UPD">VST3q8oddPseudo_UPD</a>:</td></tr>
<tr><th id="2661">2661</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q16oddPseudo_UPD" title='llvm::ARM::VST3q16oddPseudo_UPD' data-ref="llvm::ARM::VST3q16oddPseudo_UPD" data-ref-filename="llvm..ARM..VST3q16oddPseudo_UPD">VST3q16oddPseudo_UPD</a>:</td></tr>
<tr><th id="2662">2662</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3q32oddPseudo_UPD" title='llvm::ARM::VST3q32oddPseudo_UPD' data-ref="llvm::ARM::VST3q32oddPseudo_UPD" data-ref-filename="llvm..ARM..VST3q32oddPseudo_UPD">VST3q32oddPseudo_UPD</a>:</td></tr>
<tr><th id="2663">2663</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4d8Pseudo" title='llvm::ARM::VST4d8Pseudo' data-ref="llvm::ARM::VST4d8Pseudo" data-ref-filename="llvm..ARM..VST4d8Pseudo">VST4d8Pseudo</a>:</td></tr>
<tr><th id="2664">2664</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4d16Pseudo" title='llvm::ARM::VST4d16Pseudo' data-ref="llvm::ARM::VST4d16Pseudo" data-ref-filename="llvm..ARM..VST4d16Pseudo">VST4d16Pseudo</a>:</td></tr>
<tr><th id="2665">2665</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4d32Pseudo" title='llvm::ARM::VST4d32Pseudo' data-ref="llvm::ARM::VST4d32Pseudo" data-ref-filename="llvm..ARM..VST4d32Pseudo">VST4d32Pseudo</a>:</td></tr>
<tr><th id="2666">2666</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d8QPseudo" title='llvm::ARM::VST1d8QPseudo' data-ref="llvm::ARM::VST1d8QPseudo" data-ref-filename="llvm..ARM..VST1d8QPseudo">VST1d8QPseudo</a>:</td></tr>
<tr><th id="2667">2667</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d16QPseudo" title='llvm::ARM::VST1d16QPseudo' data-ref="llvm::ARM::VST1d16QPseudo" data-ref-filename="llvm..ARM..VST1d16QPseudo">VST1d16QPseudo</a>:</td></tr>
<tr><th id="2668">2668</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d32QPseudo" title='llvm::ARM::VST1d32QPseudo' data-ref="llvm::ARM::VST1d32QPseudo" data-ref-filename="llvm..ARM..VST1d32QPseudo">VST1d32QPseudo</a>:</td></tr>
<tr><th id="2669">2669</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64QPseudo" title='llvm::ARM::VST1d64QPseudo' data-ref="llvm::ARM::VST1d64QPseudo" data-ref-filename="llvm..ARM..VST1d64QPseudo">VST1d64QPseudo</a>:</td></tr>
<tr><th id="2670">2670</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4d8Pseudo_UPD" title='llvm::ARM::VST4d8Pseudo_UPD' data-ref="llvm::ARM::VST4d8Pseudo_UPD" data-ref-filename="llvm..ARM..VST4d8Pseudo_UPD">VST4d8Pseudo_UPD</a>:</td></tr>
<tr><th id="2671">2671</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4d16Pseudo_UPD" title='llvm::ARM::VST4d16Pseudo_UPD' data-ref="llvm::ARM::VST4d16Pseudo_UPD" data-ref-filename="llvm..ARM..VST4d16Pseudo_UPD">VST4d16Pseudo_UPD</a>:</td></tr>
<tr><th id="2672">2672</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4d32Pseudo_UPD" title='llvm::ARM::VST4d32Pseudo_UPD' data-ref="llvm::ARM::VST4d32Pseudo_UPD" data-ref-filename="llvm..ARM..VST4d32Pseudo_UPD">VST4d32Pseudo_UPD</a>:</td></tr>
<tr><th id="2673">2673</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64QPseudoWB_fixed" title='llvm::ARM::VST1d64QPseudoWB_fixed' data-ref="llvm::ARM::VST1d64QPseudoWB_fixed" data-ref-filename="llvm..ARM..VST1d64QPseudoWB_fixed">VST1d64QPseudoWB_fixed</a>:</td></tr>
<tr><th id="2674">2674</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1d64QPseudoWB_register" title='llvm::ARM::VST1d64QPseudoWB_register' data-ref="llvm::ARM::VST1d64QPseudoWB_register" data-ref-filename="llvm..ARM..VST1d64QPseudoWB_register">VST1d64QPseudoWB_register</a>:</td></tr>
<tr><th id="2675">2675</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q8HighQPseudo" title='llvm::ARM::VST1q8HighQPseudo' data-ref="llvm::ARM::VST1q8HighQPseudo" data-ref-filename="llvm..ARM..VST1q8HighQPseudo">VST1q8HighQPseudo</a>:</td></tr>
<tr><th id="2676">2676</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q8LowQPseudo_UPD" title='llvm::ARM::VST1q8LowQPseudo_UPD' data-ref="llvm::ARM::VST1q8LowQPseudo_UPD" data-ref-filename="llvm..ARM..VST1q8LowQPseudo_UPD">VST1q8LowQPseudo_UPD</a>:</td></tr>
<tr><th id="2677">2677</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q8HighTPseudo" title='llvm::ARM::VST1q8HighTPseudo' data-ref="llvm::ARM::VST1q8HighTPseudo" data-ref-filename="llvm..ARM..VST1q8HighTPseudo">VST1q8HighTPseudo</a>:</td></tr>
<tr><th id="2678">2678</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q8LowTPseudo_UPD" title='llvm::ARM::VST1q8LowTPseudo_UPD' data-ref="llvm::ARM::VST1q8LowTPseudo_UPD" data-ref-filename="llvm..ARM..VST1q8LowTPseudo_UPD">VST1q8LowTPseudo_UPD</a>:</td></tr>
<tr><th id="2679">2679</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q16HighQPseudo" title='llvm::ARM::VST1q16HighQPseudo' data-ref="llvm::ARM::VST1q16HighQPseudo" data-ref-filename="llvm..ARM..VST1q16HighQPseudo">VST1q16HighQPseudo</a>:</td></tr>
<tr><th id="2680">2680</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q16LowQPseudo_UPD" title='llvm::ARM::VST1q16LowQPseudo_UPD' data-ref="llvm::ARM::VST1q16LowQPseudo_UPD" data-ref-filename="llvm..ARM..VST1q16LowQPseudo_UPD">VST1q16LowQPseudo_UPD</a>:</td></tr>
<tr><th id="2681">2681</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q16HighTPseudo" title='llvm::ARM::VST1q16HighTPseudo' data-ref="llvm::ARM::VST1q16HighTPseudo" data-ref-filename="llvm..ARM..VST1q16HighTPseudo">VST1q16HighTPseudo</a>:</td></tr>
<tr><th id="2682">2682</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q16LowTPseudo_UPD" title='llvm::ARM::VST1q16LowTPseudo_UPD' data-ref="llvm::ARM::VST1q16LowTPseudo_UPD" data-ref-filename="llvm..ARM..VST1q16LowTPseudo_UPD">VST1q16LowTPseudo_UPD</a>:</td></tr>
<tr><th id="2683">2683</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q32HighQPseudo" title='llvm::ARM::VST1q32HighQPseudo' data-ref="llvm::ARM::VST1q32HighQPseudo" data-ref-filename="llvm..ARM..VST1q32HighQPseudo">VST1q32HighQPseudo</a>:</td></tr>
<tr><th id="2684">2684</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q32LowQPseudo_UPD" title='llvm::ARM::VST1q32LowQPseudo_UPD' data-ref="llvm::ARM::VST1q32LowQPseudo_UPD" data-ref-filename="llvm..ARM..VST1q32LowQPseudo_UPD">VST1q32LowQPseudo_UPD</a>:</td></tr>
<tr><th id="2685">2685</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q32HighTPseudo" title='llvm::ARM::VST1q32HighTPseudo' data-ref="llvm::ARM::VST1q32HighTPseudo" data-ref-filename="llvm..ARM..VST1q32HighTPseudo">VST1q32HighTPseudo</a>:</td></tr>
<tr><th id="2686">2686</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q32LowTPseudo_UPD" title='llvm::ARM::VST1q32LowTPseudo_UPD' data-ref="llvm::ARM::VST1q32LowTPseudo_UPD" data-ref-filename="llvm..ARM..VST1q32LowTPseudo_UPD">VST1q32LowTPseudo_UPD</a>:</td></tr>
<tr><th id="2687">2687</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q64HighQPseudo" title='llvm::ARM::VST1q64HighQPseudo' data-ref="llvm::ARM::VST1q64HighQPseudo" data-ref-filename="llvm..ARM..VST1q64HighQPseudo">VST1q64HighQPseudo</a>:</td></tr>
<tr><th id="2688">2688</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q64LowQPseudo_UPD" title='llvm::ARM::VST1q64LowQPseudo_UPD' data-ref="llvm::ARM::VST1q64LowQPseudo_UPD" data-ref-filename="llvm..ARM..VST1q64LowQPseudo_UPD">VST1q64LowQPseudo_UPD</a>:</td></tr>
<tr><th id="2689">2689</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q64HighTPseudo" title='llvm::ARM::VST1q64HighTPseudo' data-ref="llvm::ARM::VST1q64HighTPseudo" data-ref-filename="llvm..ARM..VST1q64HighTPseudo">VST1q64HighTPseudo</a>:</td></tr>
<tr><th id="2690">2690</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1q64LowTPseudo_UPD" title='llvm::ARM::VST1q64LowTPseudo_UPD' data-ref="llvm::ARM::VST1q64LowTPseudo_UPD" data-ref-filename="llvm..ARM..VST1q64LowTPseudo_UPD">VST1q64LowTPseudo_UPD</a>:</td></tr>
<tr><th id="2691">2691</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q8Pseudo_UPD" title='llvm::ARM::VST4q8Pseudo_UPD' data-ref="llvm::ARM::VST4q8Pseudo_UPD" data-ref-filename="llvm..ARM..VST4q8Pseudo_UPD">VST4q8Pseudo_UPD</a>:</td></tr>
<tr><th id="2692">2692</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q16Pseudo_UPD" title='llvm::ARM::VST4q16Pseudo_UPD' data-ref="llvm::ARM::VST4q16Pseudo_UPD" data-ref-filename="llvm..ARM..VST4q16Pseudo_UPD">VST4q16Pseudo_UPD</a>:</td></tr>
<tr><th id="2693">2693</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q32Pseudo_UPD" title='llvm::ARM::VST4q32Pseudo_UPD' data-ref="llvm::ARM::VST4q32Pseudo_UPD" data-ref-filename="llvm..ARM..VST4q32Pseudo_UPD">VST4q32Pseudo_UPD</a>:</td></tr>
<tr><th id="2694">2694</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q8oddPseudo" title='llvm::ARM::VST4q8oddPseudo' data-ref="llvm::ARM::VST4q8oddPseudo" data-ref-filename="llvm..ARM..VST4q8oddPseudo">VST4q8oddPseudo</a>:</td></tr>
<tr><th id="2695">2695</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q16oddPseudo" title='llvm::ARM::VST4q16oddPseudo' data-ref="llvm::ARM::VST4q16oddPseudo" data-ref-filename="llvm..ARM..VST4q16oddPseudo">VST4q16oddPseudo</a>:</td></tr>
<tr><th id="2696">2696</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q32oddPseudo" title='llvm::ARM::VST4q32oddPseudo' data-ref="llvm::ARM::VST4q32oddPseudo" data-ref-filename="llvm..ARM..VST4q32oddPseudo">VST4q32oddPseudo</a>:</td></tr>
<tr><th id="2697">2697</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q8oddPseudo_UPD" title='llvm::ARM::VST4q8oddPseudo_UPD' data-ref="llvm::ARM::VST4q8oddPseudo_UPD" data-ref-filename="llvm..ARM..VST4q8oddPseudo_UPD">VST4q8oddPseudo_UPD</a>:</td></tr>
<tr><th id="2698">2698</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q16oddPseudo_UPD" title='llvm::ARM::VST4q16oddPseudo_UPD' data-ref="llvm::ARM::VST4q16oddPseudo_UPD" data-ref-filename="llvm..ARM..VST4q16oddPseudo_UPD">VST4q16oddPseudo_UPD</a>:</td></tr>
<tr><th id="2699">2699</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4q32oddPseudo_UPD" title='llvm::ARM::VST4q32oddPseudo_UPD' data-ref="llvm::ARM::VST4q32oddPseudo_UPD" data-ref-filename="llvm..ARM..VST4q32oddPseudo_UPD">VST4q32oddPseudo_UPD</a>:</td></tr>
<tr><th id="2700">2700</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVSTERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandVST' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVSTERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandVSTERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandVST</a>(<span class='refarg'><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a></span>);</td></tr>
<tr><th id="2701">2701</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2702">2702</th><td></td></tr>
<tr><th id="2703">2703</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNq8Pseudo" title='llvm::ARM::VLD1LNq8Pseudo' data-ref="llvm::ARM::VLD1LNq8Pseudo" data-ref-filename="llvm..ARM..VLD1LNq8Pseudo">VLD1LNq8Pseudo</a>:</td></tr>
<tr><th id="2704">2704</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNq16Pseudo" title='llvm::ARM::VLD1LNq16Pseudo' data-ref="llvm::ARM::VLD1LNq16Pseudo" data-ref-filename="llvm..ARM..VLD1LNq16Pseudo">VLD1LNq16Pseudo</a>:</td></tr>
<tr><th id="2705">2705</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNq32Pseudo" title='llvm::ARM::VLD1LNq32Pseudo' data-ref="llvm::ARM::VLD1LNq32Pseudo" data-ref-filename="llvm..ARM..VLD1LNq32Pseudo">VLD1LNq32Pseudo</a>:</td></tr>
<tr><th id="2706">2706</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNq8Pseudo_UPD" title='llvm::ARM::VLD1LNq8Pseudo_UPD' data-ref="llvm::ARM::VLD1LNq8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD1LNq8Pseudo_UPD">VLD1LNq8Pseudo_UPD</a>:</td></tr>
<tr><th id="2707">2707</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNq16Pseudo_UPD" title='llvm::ARM::VLD1LNq16Pseudo_UPD' data-ref="llvm::ARM::VLD1LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD1LNq16Pseudo_UPD">VLD1LNq16Pseudo_UPD</a>:</td></tr>
<tr><th id="2708">2708</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD1LNq32Pseudo_UPD" title='llvm::ARM::VLD1LNq32Pseudo_UPD' data-ref="llvm::ARM::VLD1LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD1LNq32Pseudo_UPD">VLD1LNq32Pseudo_UPD</a>:</td></tr>
<tr><th id="2709">2709</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd8Pseudo" title='llvm::ARM::VLD2LNd8Pseudo' data-ref="llvm::ARM::VLD2LNd8Pseudo" data-ref-filename="llvm..ARM..VLD2LNd8Pseudo">VLD2LNd8Pseudo</a>:</td></tr>
<tr><th id="2710">2710</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd16Pseudo" title='llvm::ARM::VLD2LNd16Pseudo' data-ref="llvm::ARM::VLD2LNd16Pseudo" data-ref-filename="llvm..ARM..VLD2LNd16Pseudo">VLD2LNd16Pseudo</a>:</td></tr>
<tr><th id="2711">2711</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd32Pseudo" title='llvm::ARM::VLD2LNd32Pseudo' data-ref="llvm::ARM::VLD2LNd32Pseudo" data-ref-filename="llvm..ARM..VLD2LNd32Pseudo">VLD2LNd32Pseudo</a>:</td></tr>
<tr><th id="2712">2712</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq16Pseudo" title='llvm::ARM::VLD2LNq16Pseudo' data-ref="llvm::ARM::VLD2LNq16Pseudo" data-ref-filename="llvm..ARM..VLD2LNq16Pseudo">VLD2LNq16Pseudo</a>:</td></tr>
<tr><th id="2713">2713</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq32Pseudo" title='llvm::ARM::VLD2LNq32Pseudo' data-ref="llvm::ARM::VLD2LNq32Pseudo" data-ref-filename="llvm..ARM..VLD2LNq32Pseudo">VLD2LNq32Pseudo</a>:</td></tr>
<tr><th id="2714">2714</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd8Pseudo_UPD" title='llvm::ARM::VLD2LNd8Pseudo_UPD' data-ref="llvm::ARM::VLD2LNd8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD2LNd8Pseudo_UPD">VLD2LNd8Pseudo_UPD</a>:</td></tr>
<tr><th id="2715">2715</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd16Pseudo_UPD" title='llvm::ARM::VLD2LNd16Pseudo_UPD' data-ref="llvm::ARM::VLD2LNd16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD2LNd16Pseudo_UPD">VLD2LNd16Pseudo_UPD</a>:</td></tr>
<tr><th id="2716">2716</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNd32Pseudo_UPD" title='llvm::ARM::VLD2LNd32Pseudo_UPD' data-ref="llvm::ARM::VLD2LNd32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD2LNd32Pseudo_UPD">VLD2LNd32Pseudo_UPD</a>:</td></tr>
<tr><th id="2717">2717</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq16Pseudo_UPD" title='llvm::ARM::VLD2LNq16Pseudo_UPD' data-ref="llvm::ARM::VLD2LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD2LNq16Pseudo_UPD">VLD2LNq16Pseudo_UPD</a>:</td></tr>
<tr><th id="2718">2718</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD2LNq32Pseudo_UPD" title='llvm::ARM::VLD2LNq32Pseudo_UPD' data-ref="llvm::ARM::VLD2LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD2LNq32Pseudo_UPD">VLD2LNq32Pseudo_UPD</a>:</td></tr>
<tr><th id="2719">2719</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNd8Pseudo" title='llvm::ARM::VLD3LNd8Pseudo' data-ref="llvm::ARM::VLD3LNd8Pseudo" data-ref-filename="llvm..ARM..VLD3LNd8Pseudo">VLD3LNd8Pseudo</a>:</td></tr>
<tr><th id="2720">2720</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNd16Pseudo" title='llvm::ARM::VLD3LNd16Pseudo' data-ref="llvm::ARM::VLD3LNd16Pseudo" data-ref-filename="llvm..ARM..VLD3LNd16Pseudo">VLD3LNd16Pseudo</a>:</td></tr>
<tr><th id="2721">2721</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNd32Pseudo" title='llvm::ARM::VLD3LNd32Pseudo' data-ref="llvm::ARM::VLD3LNd32Pseudo" data-ref-filename="llvm..ARM..VLD3LNd32Pseudo">VLD3LNd32Pseudo</a>:</td></tr>
<tr><th id="2722">2722</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNq16Pseudo" title='llvm::ARM::VLD3LNq16Pseudo' data-ref="llvm::ARM::VLD3LNq16Pseudo" data-ref-filename="llvm..ARM..VLD3LNq16Pseudo">VLD3LNq16Pseudo</a>:</td></tr>
<tr><th id="2723">2723</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNq32Pseudo" title='llvm::ARM::VLD3LNq32Pseudo' data-ref="llvm::ARM::VLD3LNq32Pseudo" data-ref-filename="llvm..ARM..VLD3LNq32Pseudo">VLD3LNq32Pseudo</a>:</td></tr>
<tr><th id="2724">2724</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNd8Pseudo_UPD" title='llvm::ARM::VLD3LNd8Pseudo_UPD' data-ref="llvm::ARM::VLD3LNd8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3LNd8Pseudo_UPD">VLD3LNd8Pseudo_UPD</a>:</td></tr>
<tr><th id="2725">2725</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNd16Pseudo_UPD" title='llvm::ARM::VLD3LNd16Pseudo_UPD' data-ref="llvm::ARM::VLD3LNd16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3LNd16Pseudo_UPD">VLD3LNd16Pseudo_UPD</a>:</td></tr>
<tr><th id="2726">2726</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNd32Pseudo_UPD" title='llvm::ARM::VLD3LNd32Pseudo_UPD' data-ref="llvm::ARM::VLD3LNd32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3LNd32Pseudo_UPD">VLD3LNd32Pseudo_UPD</a>:</td></tr>
<tr><th id="2727">2727</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNq16Pseudo_UPD" title='llvm::ARM::VLD3LNq16Pseudo_UPD' data-ref="llvm::ARM::VLD3LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3LNq16Pseudo_UPD">VLD3LNq16Pseudo_UPD</a>:</td></tr>
<tr><th id="2728">2728</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD3LNq32Pseudo_UPD" title='llvm::ARM::VLD3LNq32Pseudo_UPD' data-ref="llvm::ARM::VLD3LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD3LNq32Pseudo_UPD">VLD3LNq32Pseudo_UPD</a>:</td></tr>
<tr><th id="2729">2729</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd8Pseudo" title='llvm::ARM::VLD4LNd8Pseudo' data-ref="llvm::ARM::VLD4LNd8Pseudo" data-ref-filename="llvm..ARM..VLD4LNd8Pseudo">VLD4LNd8Pseudo</a>:</td></tr>
<tr><th id="2730">2730</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd16Pseudo" title='llvm::ARM::VLD4LNd16Pseudo' data-ref="llvm::ARM::VLD4LNd16Pseudo" data-ref-filename="llvm..ARM..VLD4LNd16Pseudo">VLD4LNd16Pseudo</a>:</td></tr>
<tr><th id="2731">2731</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd32Pseudo" title='llvm::ARM::VLD4LNd32Pseudo' data-ref="llvm::ARM::VLD4LNd32Pseudo" data-ref-filename="llvm..ARM..VLD4LNd32Pseudo">VLD4LNd32Pseudo</a>:</td></tr>
<tr><th id="2732">2732</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq16Pseudo" title='llvm::ARM::VLD4LNq16Pseudo' data-ref="llvm::ARM::VLD4LNq16Pseudo" data-ref-filename="llvm..ARM..VLD4LNq16Pseudo">VLD4LNq16Pseudo</a>:</td></tr>
<tr><th id="2733">2733</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq32Pseudo" title='llvm::ARM::VLD4LNq32Pseudo' data-ref="llvm::ARM::VLD4LNq32Pseudo" data-ref-filename="llvm..ARM..VLD4LNq32Pseudo">VLD4LNq32Pseudo</a>:</td></tr>
<tr><th id="2734">2734</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd8Pseudo_UPD" title='llvm::ARM::VLD4LNd8Pseudo_UPD' data-ref="llvm::ARM::VLD4LNd8Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4LNd8Pseudo_UPD">VLD4LNd8Pseudo_UPD</a>:</td></tr>
<tr><th id="2735">2735</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd16Pseudo_UPD" title='llvm::ARM::VLD4LNd16Pseudo_UPD' data-ref="llvm::ARM::VLD4LNd16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4LNd16Pseudo_UPD">VLD4LNd16Pseudo_UPD</a>:</td></tr>
<tr><th id="2736">2736</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNd32Pseudo_UPD" title='llvm::ARM::VLD4LNd32Pseudo_UPD' data-ref="llvm::ARM::VLD4LNd32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4LNd32Pseudo_UPD">VLD4LNd32Pseudo_UPD</a>:</td></tr>
<tr><th id="2737">2737</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq16Pseudo_UPD" title='llvm::ARM::VLD4LNq16Pseudo_UPD' data-ref="llvm::ARM::VLD4LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4LNq16Pseudo_UPD">VLD4LNq16Pseudo_UPD</a>:</td></tr>
<tr><th id="2738">2738</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VLD4LNq32Pseudo_UPD" title='llvm::ARM::VLD4LNq32Pseudo_UPD' data-ref="llvm::ARM::VLD4LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VLD4LNq32Pseudo_UPD">VLD4LNq32Pseudo_UPD</a>:</td></tr>
<tr><th id="2739">2739</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1LNq8Pseudo" title='llvm::ARM::VST1LNq8Pseudo' data-ref="llvm::ARM::VST1LNq8Pseudo" data-ref-filename="llvm..ARM..VST1LNq8Pseudo">VST1LNq8Pseudo</a>:</td></tr>
<tr><th id="2740">2740</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1LNq16Pseudo" title='llvm::ARM::VST1LNq16Pseudo' data-ref="llvm::ARM::VST1LNq16Pseudo" data-ref-filename="llvm..ARM..VST1LNq16Pseudo">VST1LNq16Pseudo</a>:</td></tr>
<tr><th id="2741">2741</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1LNq32Pseudo" title='llvm::ARM::VST1LNq32Pseudo' data-ref="llvm::ARM::VST1LNq32Pseudo" data-ref-filename="llvm..ARM..VST1LNq32Pseudo">VST1LNq32Pseudo</a>:</td></tr>
<tr><th id="2742">2742</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1LNq8Pseudo_UPD" title='llvm::ARM::VST1LNq8Pseudo_UPD' data-ref="llvm::ARM::VST1LNq8Pseudo_UPD" data-ref-filename="llvm..ARM..VST1LNq8Pseudo_UPD">VST1LNq8Pseudo_UPD</a>:</td></tr>
<tr><th id="2743">2743</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1LNq16Pseudo_UPD" title='llvm::ARM::VST1LNq16Pseudo_UPD' data-ref="llvm::ARM::VST1LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VST1LNq16Pseudo_UPD">VST1LNq16Pseudo_UPD</a>:</td></tr>
<tr><th id="2744">2744</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST1LNq32Pseudo_UPD" title='llvm::ARM::VST1LNq32Pseudo_UPD' data-ref="llvm::ARM::VST1LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VST1LNq32Pseudo_UPD">VST1LNq32Pseudo_UPD</a>:</td></tr>
<tr><th id="2745">2745</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNd8Pseudo" title='llvm::ARM::VST2LNd8Pseudo' data-ref="llvm::ARM::VST2LNd8Pseudo" data-ref-filename="llvm..ARM..VST2LNd8Pseudo">VST2LNd8Pseudo</a>:</td></tr>
<tr><th id="2746">2746</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNd16Pseudo" title='llvm::ARM::VST2LNd16Pseudo' data-ref="llvm::ARM::VST2LNd16Pseudo" data-ref-filename="llvm..ARM..VST2LNd16Pseudo">VST2LNd16Pseudo</a>:</td></tr>
<tr><th id="2747">2747</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNd32Pseudo" title='llvm::ARM::VST2LNd32Pseudo' data-ref="llvm::ARM::VST2LNd32Pseudo" data-ref-filename="llvm..ARM..VST2LNd32Pseudo">VST2LNd32Pseudo</a>:</td></tr>
<tr><th id="2748">2748</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNq16Pseudo" title='llvm::ARM::VST2LNq16Pseudo' data-ref="llvm::ARM::VST2LNq16Pseudo" data-ref-filename="llvm..ARM..VST2LNq16Pseudo">VST2LNq16Pseudo</a>:</td></tr>
<tr><th id="2749">2749</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNq32Pseudo" title='llvm::ARM::VST2LNq32Pseudo' data-ref="llvm::ARM::VST2LNq32Pseudo" data-ref-filename="llvm..ARM..VST2LNq32Pseudo">VST2LNq32Pseudo</a>:</td></tr>
<tr><th id="2750">2750</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNd8Pseudo_UPD" title='llvm::ARM::VST2LNd8Pseudo_UPD' data-ref="llvm::ARM::VST2LNd8Pseudo_UPD" data-ref-filename="llvm..ARM..VST2LNd8Pseudo_UPD">VST2LNd8Pseudo_UPD</a>:</td></tr>
<tr><th id="2751">2751</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNd16Pseudo_UPD" title='llvm::ARM::VST2LNd16Pseudo_UPD' data-ref="llvm::ARM::VST2LNd16Pseudo_UPD" data-ref-filename="llvm..ARM..VST2LNd16Pseudo_UPD">VST2LNd16Pseudo_UPD</a>:</td></tr>
<tr><th id="2752">2752</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNd32Pseudo_UPD" title='llvm::ARM::VST2LNd32Pseudo_UPD' data-ref="llvm::ARM::VST2LNd32Pseudo_UPD" data-ref-filename="llvm..ARM..VST2LNd32Pseudo_UPD">VST2LNd32Pseudo_UPD</a>:</td></tr>
<tr><th id="2753">2753</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNq16Pseudo_UPD" title='llvm::ARM::VST2LNq16Pseudo_UPD' data-ref="llvm::ARM::VST2LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VST2LNq16Pseudo_UPD">VST2LNq16Pseudo_UPD</a>:</td></tr>
<tr><th id="2754">2754</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST2LNq32Pseudo_UPD" title='llvm::ARM::VST2LNq32Pseudo_UPD' data-ref="llvm::ARM::VST2LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VST2LNq32Pseudo_UPD">VST2LNq32Pseudo_UPD</a>:</td></tr>
<tr><th id="2755">2755</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNd8Pseudo" title='llvm::ARM::VST3LNd8Pseudo' data-ref="llvm::ARM::VST3LNd8Pseudo" data-ref-filename="llvm..ARM..VST3LNd8Pseudo">VST3LNd8Pseudo</a>:</td></tr>
<tr><th id="2756">2756</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNd16Pseudo" title='llvm::ARM::VST3LNd16Pseudo' data-ref="llvm::ARM::VST3LNd16Pseudo" data-ref-filename="llvm..ARM..VST3LNd16Pseudo">VST3LNd16Pseudo</a>:</td></tr>
<tr><th id="2757">2757</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNd32Pseudo" title='llvm::ARM::VST3LNd32Pseudo' data-ref="llvm::ARM::VST3LNd32Pseudo" data-ref-filename="llvm..ARM..VST3LNd32Pseudo">VST3LNd32Pseudo</a>:</td></tr>
<tr><th id="2758">2758</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNq16Pseudo" title='llvm::ARM::VST3LNq16Pseudo' data-ref="llvm::ARM::VST3LNq16Pseudo" data-ref-filename="llvm..ARM..VST3LNq16Pseudo">VST3LNq16Pseudo</a>:</td></tr>
<tr><th id="2759">2759</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNq32Pseudo" title='llvm::ARM::VST3LNq32Pseudo' data-ref="llvm::ARM::VST3LNq32Pseudo" data-ref-filename="llvm..ARM..VST3LNq32Pseudo">VST3LNq32Pseudo</a>:</td></tr>
<tr><th id="2760">2760</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNd8Pseudo_UPD" title='llvm::ARM::VST3LNd8Pseudo_UPD' data-ref="llvm::ARM::VST3LNd8Pseudo_UPD" data-ref-filename="llvm..ARM..VST3LNd8Pseudo_UPD">VST3LNd8Pseudo_UPD</a>:</td></tr>
<tr><th id="2761">2761</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNd16Pseudo_UPD" title='llvm::ARM::VST3LNd16Pseudo_UPD' data-ref="llvm::ARM::VST3LNd16Pseudo_UPD" data-ref-filename="llvm..ARM..VST3LNd16Pseudo_UPD">VST3LNd16Pseudo_UPD</a>:</td></tr>
<tr><th id="2762">2762</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNd32Pseudo_UPD" title='llvm::ARM::VST3LNd32Pseudo_UPD' data-ref="llvm::ARM::VST3LNd32Pseudo_UPD" data-ref-filename="llvm..ARM..VST3LNd32Pseudo_UPD">VST3LNd32Pseudo_UPD</a>:</td></tr>
<tr><th id="2763">2763</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNq16Pseudo_UPD" title='llvm::ARM::VST3LNq16Pseudo_UPD' data-ref="llvm::ARM::VST3LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VST3LNq16Pseudo_UPD">VST3LNq16Pseudo_UPD</a>:</td></tr>
<tr><th id="2764">2764</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST3LNq32Pseudo_UPD" title='llvm::ARM::VST3LNq32Pseudo_UPD' data-ref="llvm::ARM::VST3LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VST3LNq32Pseudo_UPD">VST3LNq32Pseudo_UPD</a>:</td></tr>
<tr><th id="2765">2765</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNd8Pseudo" title='llvm::ARM::VST4LNd8Pseudo' data-ref="llvm::ARM::VST4LNd8Pseudo" data-ref-filename="llvm..ARM..VST4LNd8Pseudo">VST4LNd8Pseudo</a>:</td></tr>
<tr><th id="2766">2766</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNd16Pseudo" title='llvm::ARM::VST4LNd16Pseudo' data-ref="llvm::ARM::VST4LNd16Pseudo" data-ref-filename="llvm..ARM..VST4LNd16Pseudo">VST4LNd16Pseudo</a>:</td></tr>
<tr><th id="2767">2767</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNd32Pseudo" title='llvm::ARM::VST4LNd32Pseudo' data-ref="llvm::ARM::VST4LNd32Pseudo" data-ref-filename="llvm..ARM..VST4LNd32Pseudo">VST4LNd32Pseudo</a>:</td></tr>
<tr><th id="2768">2768</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNq16Pseudo" title='llvm::ARM::VST4LNq16Pseudo' data-ref="llvm::ARM::VST4LNq16Pseudo" data-ref-filename="llvm..ARM..VST4LNq16Pseudo">VST4LNq16Pseudo</a>:</td></tr>
<tr><th id="2769">2769</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNq32Pseudo" title='llvm::ARM::VST4LNq32Pseudo' data-ref="llvm::ARM::VST4LNq32Pseudo" data-ref-filename="llvm..ARM..VST4LNq32Pseudo">VST4LNq32Pseudo</a>:</td></tr>
<tr><th id="2770">2770</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNd8Pseudo_UPD" title='llvm::ARM::VST4LNd8Pseudo_UPD' data-ref="llvm::ARM::VST4LNd8Pseudo_UPD" data-ref-filename="llvm..ARM..VST4LNd8Pseudo_UPD">VST4LNd8Pseudo_UPD</a>:</td></tr>
<tr><th id="2771">2771</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNd16Pseudo_UPD" title='llvm::ARM::VST4LNd16Pseudo_UPD' data-ref="llvm::ARM::VST4LNd16Pseudo_UPD" data-ref-filename="llvm..ARM..VST4LNd16Pseudo_UPD">VST4LNd16Pseudo_UPD</a>:</td></tr>
<tr><th id="2772">2772</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNd32Pseudo_UPD" title='llvm::ARM::VST4LNd32Pseudo_UPD' data-ref="llvm::ARM::VST4LNd32Pseudo_UPD" data-ref-filename="llvm..ARM..VST4LNd32Pseudo_UPD">VST4LNd32Pseudo_UPD</a>:</td></tr>
<tr><th id="2773">2773</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNq16Pseudo_UPD" title='llvm::ARM::VST4LNq16Pseudo_UPD' data-ref="llvm::ARM::VST4LNq16Pseudo_UPD" data-ref-filename="llvm..ARM..VST4LNq16Pseudo_UPD">VST4LNq16Pseudo_UPD</a>:</td></tr>
<tr><th id="2774">2774</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VST4LNq32Pseudo_UPD" title='llvm::ARM::VST4LNq32Pseudo_UPD' data-ref="llvm::ARM::VST4LNq32Pseudo_UPD" data-ref-filename="llvm..ARM..VST4LNq32Pseudo_UPD">VST4LNq32Pseudo_UPD</a>:</td></tr>
<tr><th id="2775">2775</th><td>      <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo12ExpandLaneOpERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" title='(anonymous namespace)::ARMExpandPseudo::ExpandLaneOp' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo12ExpandLaneOpERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo12ExpandLaneOpERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE">ExpandLaneOp</a>(<span class='refarg'><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a></span>);</td></tr>
<tr><th id="2776">2776</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2777">2777</th><td></td></tr>
<tr><th id="2778">2778</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VTBL3Pseudo" title='llvm::ARM::VTBL3Pseudo' data-ref="llvm::ARM::VTBL3Pseudo" data-ref-filename="llvm..ARM..VTBL3Pseudo">VTBL3Pseudo</a>: <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" title='(anonymous namespace)::ARMExpandPseudo::ExpandVTBL' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">ExpandVTBL</a>(<span class='refarg'><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a></span>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VTBL3" title='llvm::ARM::VTBL3' data-ref="llvm::ARM::VTBL3" data-ref-filename="llvm..ARM..VTBL3">VTBL3</a>, <b>false</b>); <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2779">2779</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VTBL4Pseudo" title='llvm::ARM::VTBL4Pseudo' data-ref="llvm::ARM::VTBL4Pseudo" data-ref-filename="llvm..ARM..VTBL4Pseudo">VTBL4Pseudo</a>: <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" title='(anonymous namespace)::ARMExpandPseudo::ExpandVTBL' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">ExpandVTBL</a>(<span class='refarg'><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a></span>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VTBL4" title='llvm::ARM::VTBL4' data-ref="llvm::ARM::VTBL4" data-ref-filename="llvm..ARM..VTBL4">VTBL4</a>, <b>false</b>); <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2780">2780</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VTBX3Pseudo" title='llvm::ARM::VTBX3Pseudo' data-ref="llvm::ARM::VTBX3Pseudo" data-ref-filename="llvm..ARM..VTBX3Pseudo">VTBX3Pseudo</a>: <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" title='(anonymous namespace)::ARMExpandPseudo::ExpandVTBL' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">ExpandVTBL</a>(<span class='refarg'><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a></span>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VTBX3" title='llvm::ARM::VTBX3' data-ref="llvm::ARM::VTBX3" data-ref-filename="llvm..ARM..VTBX3">VTBX3</a>, <b>true</b>); <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2781">2781</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VTBX4Pseudo" title='llvm::ARM::VTBX4Pseudo' data-ref="llvm::ARM::VTBX4Pseudo" data-ref-filename="llvm..ARM..VTBX4Pseudo">VTBX4Pseudo</a>: <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" title='(anonymous namespace)::ARMExpandPseudo::ExpandVTBL' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo10ExpandVTBLERN4llvm26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjb">ExpandVTBL</a>(<span class='refarg'><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a></span>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::VTBX4" title='llvm::ARM::VTBX4' data-ref="llvm::ARM::VTBX4" data-ref-filename="llvm..ARM..VTBX4">VTBX4</a>, <b>true</b>); <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2782">2782</th><td></td></tr>
<tr><th id="2783">2783</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CMP_SWAP_8" title='llvm::ARM::CMP_SWAP_8' data-ref="llvm::ARM::CMP_SWAP_8" data-ref-filename="llvm..ARM..CMP_SWAP_8">CMP_SWAP_8</a>:</td></tr>
<tr><th id="2784">2784</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>())</td></tr>
<tr><th id="2785">2785</th><td>        <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_">ExpandCMP_SWAP</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDREXB" title='llvm::ARM::t2LDREXB' data-ref="llvm::ARM::t2LDREXB" data-ref-filename="llvm..ARM..t2LDREXB">t2LDREXB</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STREXB" title='llvm::ARM::t2STREXB' data-ref="llvm::ARM::t2STREXB" data-ref-filename="llvm..ARM..t2STREXB">t2STREXB</a>,</td></tr>
<tr><th id="2786">2786</th><td>                              <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tUXTB" title='llvm::ARM::tUXTB' data-ref="llvm::ARM::tUXTB" data-ref-filename="llvm..ARM..tUXTB">tUXTB</a>, <span class='refarg'><a class="local col6 ref" href="#386NextMBBI" title='NextMBBI' data-ref="386NextMBBI" data-ref-filename="386NextMBBI">NextMBBI</a></span>);</td></tr>
<tr><th id="2787">2787</th><td>      <b>else</b></td></tr>
<tr><th id="2788">2788</th><td>        <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_">ExpandCMP_SWAP</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDREXB" title='llvm::ARM::LDREXB' data-ref="llvm::ARM::LDREXB" data-ref-filename="llvm..ARM..LDREXB">LDREXB</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STREXB" title='llvm::ARM::STREXB' data-ref="llvm::ARM::STREXB" data-ref-filename="llvm..ARM..STREXB">STREXB</a>,</td></tr>
<tr><th id="2789">2789</th><td>                              <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::UXTB" title='llvm::ARM::UXTB' data-ref="llvm::ARM::UXTB" data-ref-filename="llvm..ARM..UXTB">UXTB</a>, <span class='refarg'><a class="local col6 ref" href="#386NextMBBI" title='NextMBBI' data-ref="386NextMBBI" data-ref-filename="386NextMBBI">NextMBBI</a></span>);</td></tr>
<tr><th id="2790">2790</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CMP_SWAP_16" title='llvm::ARM::CMP_SWAP_16' data-ref="llvm::ARM::CMP_SWAP_16" data-ref-filename="llvm..ARM..CMP_SWAP_16">CMP_SWAP_16</a>:</td></tr>
<tr><th id="2791">2791</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>())</td></tr>
<tr><th id="2792">2792</th><td>        <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_">ExpandCMP_SWAP</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDREXH" title='llvm::ARM::t2LDREXH' data-ref="llvm::ARM::t2LDREXH" data-ref-filename="llvm..ARM..t2LDREXH">t2LDREXH</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STREXH" title='llvm::ARM::t2STREXH' data-ref="llvm::ARM::t2STREXH" data-ref-filename="llvm..ARM..t2STREXH">t2STREXH</a>,</td></tr>
<tr><th id="2793">2793</th><td>                              <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tUXTH" title='llvm::ARM::tUXTH' data-ref="llvm::ARM::tUXTH" data-ref-filename="llvm..ARM..tUXTH">tUXTH</a>, <span class='refarg'><a class="local col6 ref" href="#386NextMBBI" title='NextMBBI' data-ref="386NextMBBI" data-ref-filename="386NextMBBI">NextMBBI</a></span>);</td></tr>
<tr><th id="2794">2794</th><td>      <b>else</b></td></tr>
<tr><th id="2795">2795</th><td>        <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_">ExpandCMP_SWAP</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDREXH" title='llvm::ARM::LDREXH' data-ref="llvm::ARM::LDREXH" data-ref-filename="llvm..ARM..LDREXH">LDREXH</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STREXH" title='llvm::ARM::STREXH' data-ref="llvm::ARM::STREXH" data-ref-filename="llvm..ARM..STREXH">STREXH</a>,</td></tr>
<tr><th id="2796">2796</th><td>                              <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::UXTH" title='llvm::ARM::UXTH' data-ref="llvm::ARM::UXTH" data-ref-filename="llvm..ARM..UXTH">UXTH</a>, <span class='refarg'><a class="local col6 ref" href="#386NextMBBI" title='NextMBBI' data-ref="386NextMBBI" data-ref-filename="386NextMBBI">NextMBBI</a></span>);</td></tr>
<tr><th id="2797">2797</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CMP_SWAP_32" title='llvm::ARM::CMP_SWAP_32' data-ref="llvm::ARM::CMP_SWAP_32" data-ref-filename="llvm..ARM..CMP_SWAP_32">CMP_SWAP_32</a>:</td></tr>
<tr><th id="2798">2798</th><td>      <b>if</b> (<a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget7isThumbEv" title='llvm::ARMSubtarget::isThumb' data-ref="_ZNK4llvm12ARMSubtarget7isThumbEv" data-ref-filename="_ZNK4llvm12ARMSubtarget7isThumbEv">isThumb</a>())</td></tr>
<tr><th id="2799">2799</th><td>        <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_">ExpandCMP_SWAP</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2LDREX" title='llvm::ARM::t2LDREX' data-ref="llvm::ARM::t2LDREX" data-ref-filename="llvm..ARM..t2LDREX">t2LDREX</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::t2STREX" title='llvm::ARM::t2STREX' data-ref="llvm::ARM::t2STREX" data-ref-filename="llvm..ARM..t2STREX">t2STREX</a>, <var>0</var>,</td></tr>
<tr><th id="2800">2800</th><td>                              <span class='refarg'><a class="local col6 ref" href="#386NextMBBI" title='NextMBBI' data-ref="386NextMBBI" data-ref-filename="386NextMBBI">NextMBBI</a></span>);</td></tr>
<tr><th id="2801">2801</th><td>      <b>else</b></td></tr>
<tr><th id="2802">2802</th><td>        <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo14ExpandCMP_SWAPERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEEjjjRS6_">ExpandCMP_SWAP</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDREX" title='llvm::ARM::LDREX' data-ref="llvm::ARM::LDREX" data-ref-filename="llvm..ARM..LDREX">LDREX</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STREX" title='llvm::ARM::STREX' data-ref="llvm::ARM::STREX" data-ref-filename="llvm..ARM..STREX">STREX</a>, <var>0</var>, <span class='refarg'><a class="local col6 ref" href="#386NextMBBI" title='NextMBBI' data-ref="386NextMBBI" data-ref-filename="386NextMBBI">NextMBBI</a></span>);</td></tr>
<tr><th id="2803">2803</th><td></td></tr>
<tr><th id="2804">2804</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::CMP_SWAP_64" title='llvm::ARM::CMP_SWAP_64' data-ref="llvm::ARM::CMP_SWAP_64" data-ref-filename="llvm..ARM..CMP_SWAP_64">CMP_SWAP_64</a>:</td></tr>
<tr><th id="2805">2805</th><td>      <b>return</b> <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandCMP_SWAP_64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandCMP_SWAP_64' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandCMP_SWAP_64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandCMP_SWAP_64ERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">ExpandCMP_SWAP_64</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <span class='refarg'><a class="local col6 ref" href="#386NextMBBI" title='NextMBBI' data-ref="386NextMBBI" data-ref-filename="386NextMBBI">NextMBBI</a></span>);</td></tr>
<tr><th id="2806">2806</th><td></td></tr>
<tr><th id="2807">2807</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBL_PUSHLR" title='llvm::ARM::tBL_PUSHLR' data-ref="llvm::ARM::tBL_PUSHLR" data-ref-filename="llvm..ARM..tBL_PUSHLR">tBL_PUSHLR</a>:</td></tr>
<tr><th id="2808">2808</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BL_PUSHLR" title='llvm::ARM::BL_PUSHLR' data-ref="llvm::ARM::BL_PUSHLR" data-ref-filename="llvm..ARM..BL_PUSHLR">BL_PUSHLR</a>: {</td></tr>
<tr><th id="2809">2809</th><td>      <em>const</em> <em>bool</em> <dfn class="local col2 decl" id="492Thumb" title='Thumb' data-type='const bool' data-ref="492Thumb" data-ref-filename="492Thumb">Thumb</dfn> = <a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBL_PUSHLR" title='llvm::ARM::tBL_PUSHLR' data-ref="llvm::ARM::tBL_PUSHLR" data-ref-filename="llvm..ARM..tBL_PUSHLR">tBL_PUSHLR</a>;</td></tr>
<tr><th id="2810">2810</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col3 decl" id="493Reg" title='Reg' data-type='llvm::Register' data-ref="493Reg" data-ref-filename="493Reg">Reg</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2811">2811</th><td>      <a class="macro" href="../../../../../include/assert.h.html#50" title="(static_cast&lt;void&gt; (0))" data-ref="_M/assert">assert</a>(Reg == ARM::LR &amp;&amp; <q>"expect LR register!"</q>);</td></tr>
<tr><th id="2812">2812</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm19MachineInstrBuilderC1Ev" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1Ev" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1Ev"></a><dfn class="local col4 decl" id="494MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="494MIB" data-ref-filename="494MIB">MIB</dfn>;</td></tr>
<tr><th id="2813">2813</th><td>      <b>if</b> (<a class="local col2 ref" href="#492Thumb" title='Thumb' data-ref="492Thumb" data-ref-filename="492Thumb">Thumb</a>) {</td></tr>
<tr><th id="2814">2814</th><td>        <i>// push {lr}</i></td></tr>
<tr><th id="2815">2815</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tPUSH" title='llvm::ARM::tPUSH' data-ref="llvm::ARM::tPUSH" data-ref-filename="llvm..ARM..tPUSH">tPUSH</a>))</td></tr>
<tr><th id="2816">2816</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="2817">2817</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#493Reg" title='Reg' data-ref="493Reg" data-ref-filename="493Reg">Reg</a>);</td></tr>
<tr><th id="2818">2818</th><td></td></tr>
<tr><th id="2819">2819</th><td>        <i>// bl __gnu_mcount_nc</i></td></tr>
<tr><th id="2820">2820</th><td>        <a class="local col4 ref" href="#494MIB" title='MIB' data-ref="494MIB" data-ref-filename="494MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::tBL" title='llvm::ARM::tBL' data-ref="llvm::ARM::tBL" data-ref-filename="llvm..ARM..tBL">tBL</a>));</td></tr>
<tr><th id="2821">2821</th><td>      } <b>else</b> {</td></tr>
<tr><th id="2822">2822</th><td>        <i>// stmdb   sp!, {lr}</i></td></tr>
<tr><th id="2823">2823</th><td>        <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STMDB_UPD" title='llvm::ARM::STMDB_UPD' data-ref="llvm::ARM::STMDB_UPD" data-ref-filename="llvm..ARM..STMDB_UPD">STMDB_UPD</a>))</td></tr>
<tr><th id="2824">2824</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>, <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a>)</td></tr>
<tr><th id="2825">2825</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1Ej" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1Ej" data-ref-filename="_ZN4llvm8RegisterC1Ej"></a><span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::SP" title='llvm::ARM::SP' data-ref="llvm::ARM::SP" data-ref-filename="llvm..ARM..SP">SP</a>)</td></tr>
<tr><th id="2826">2826</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>))</td></tr>
<tr><th id="2827">2827</th><td>            .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#19" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ERKS0_" data-ref-filename="_ZN4llvm8RegisterC1ERKS0_"></a><a class="local col3 ref" href="#493Reg" title='Reg' data-ref="493Reg" data-ref-filename="493Reg">Reg</a>);</td></tr>
<tr><th id="2828">2828</th><td></td></tr>
<tr><th id="2829">2829</th><td>        <i>// bl __gnu_mcount_nc</i></td></tr>
<tr><th id="2830">2830</th><td>        <a class="local col4 ref" href="#494MIB" title='MIB' data-ref="494MIB" data-ref-filename="494MIB">MIB</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::operator=' data-ref="_ZN4llvm19MachineInstrBuilderaSEOS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderaSEOS0_">=</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(), <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::BL" title='llvm::ARM::BL' data-ref="llvm::ARM::BL" data-ref-filename="llvm..ARM..BL">BL</a>));</td></tr>
<tr><th id="2831">2831</th><td>      }</td></tr>
<tr><th id="2832">2832</th><td>      <a class="local col4 ref" href="#494MIB" title='MIB' data-ref="494MIB" data-ref-filename="494MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>);</td></tr>
<tr><th id="2833">2833</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col5 decl" id="495i" title='i' data-type='unsigned int' data-ref="495i" data-ref-filename="495i">i</dfn> = <var>1</var>; <a class="local col5 ref" href="#495i" title='i' data-ref="495i" data-ref-filename="495i">i</a> &lt; <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); ++<a class="local col5 ref" href="#495i" title='i' data-ref="495i" data-ref-filename="495i">i</a>) <a class="local col4 ref" href="#494MIB" title='MIB' data-ref="494MIB" data-ref-filename="494MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#495i" title='i' data-ref="495i" data-ref-filename="495i">i</a>));</td></tr>
<tr><th id="2834">2834</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2835">2835</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2836">2836</th><td>    }</td></tr>
<tr><th id="2837">2837</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LOADDUAL" title='llvm::ARM::LOADDUAL' data-ref="llvm::ARM::LOADDUAL" data-ref-filename="llvm..ARM..LOADDUAL">LOADDUAL</a>:</td></tr>
<tr><th id="2838">2838</th><td>    <b>case</b> <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STOREDUAL" title='llvm::ARM::STOREDUAL' data-ref="llvm::ARM::STOREDUAL" data-ref-filename="llvm..ARM..STOREDUAL">STOREDUAL</a>: {</td></tr>
<tr><th id="2839">2839</th><td>      <a class="type" href="../../../include/llvm/CodeGen/Register.h.html#llvm::Register" title='llvm::Register' data-ref="llvm::Register" data-ref-filename="llvm..Register">Register</a> <dfn class="local col6 decl" id="496PairReg" title='PairReg' data-type='llvm::Register' data-ref="496PairReg" data-ref-filename="496PairReg">PairReg</dfn> = <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref fn" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getRegEv" title='llvm::MachineOperand::getReg' data-ref="_ZNK4llvm14MachineOperand6getRegEv" data-ref-filename="_ZNK4llvm14MachineOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="2840">2840</th><td></td></tr>
<tr><th id="2841">2841</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" data-ref-filename="llvm..MachineInstrBuilder">MachineInstrBuilder</a> <dfn class="local col7 decl" id="497MIB" title='MIB' data-type='llvm::MachineInstrBuilder' data-ref="497MIB" data-ref-filename="497MIB">MIB</dfn> =</td></tr>
<tr><th id="2842">2842</th><td>          <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#70" title='llvm::MachineInstrBuilder::MachineInstrBuilder' data-ref="_ZN4llvm19MachineInstrBuilderC1ERKS0_" data-ref-filename="_ZN4llvm19MachineInstrBuilderC1ERKS0_"></a><a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" title='llvm::BuildMI' data-ref="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE" data-ref-filename="_ZN4llvm7BuildMIERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocERKNS_11MCInstrDescE">BuildMI</a>(<span class='refarg'><a class="local col4 ref" href="#384MBB" title='MBB' data-ref="384MBB" data-ref-filename="384MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col5 ref" href="#385MBBI" title='MBBI' data-ref="385MBBI" data-ref-filename="385MBBI">MBBI</a>, <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr11getDebugLocEv" title='llvm::MachineInstr::getDebugLoc' data-ref="_ZNK4llvm12MachineInstr11getDebugLocEv" data-ref-filename="_ZNK4llvm12MachineInstr11getDebugLocEv">getDebugLoc</a>(),</td></tr>
<tr><th id="2843">2843</th><td>                  <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a>-&gt;<a class="ref fn" href="../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj" data-ref-filename="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LOADDUAL" title='llvm::ARM::LOADDUAL' data-ref="llvm::ARM::LOADDUAL" data-ref-filename="llvm..ARM..LOADDUAL">LOADDUAL</a> ? <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LDRD" title='llvm::ARM::LDRD' data-ref="llvm::ARM::LDRD" data-ref-filename="llvm..ARM..LDRD">LDRD</a> : <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::STRD" title='llvm::ARM::STRD' data-ref="llvm::ARM::STRD" data-ref-filename="llvm..ARM..STRD">STRD</a>))</td></tr>
<tr><th id="2844">2844</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#496PairReg" title='PairReg' data-ref="496PairReg" data-ref-filename="496PairReg">PairReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_0" title='llvm::ARM::gsub_0' data-ref="llvm::ARM::gsub_0" data-ref-filename="llvm..ARM..gsub_0">gsub_0</a>),</td></tr>
<tr><th id="2845">2845</th><td>                      <a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LOADDUAL" title='llvm::ARM::LOADDUAL' data-ref="llvm::ARM::LOADDUAL" data-ref-filename="llvm..ARM..LOADDUAL">LOADDUAL</a> ? <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> : <var>0</var>)</td></tr>
<tr><th id="2846">2846</th><td>              .<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" title='llvm::MachineInstrBuilder::addReg' data-ref="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj" data-ref-filename="_ZNK4llvm19MachineInstrBuilder6addRegENS_8RegisterEjj">addReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZN4llvm8RegisterC1ENS_10MCRegisterE" title='llvm::Register::Register' data-ref="_ZN4llvm8RegisterC1ENS_10MCRegisterE" data-ref-filename="_ZN4llvm8RegisterC1ENS_10MCRegisterE"></a><a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a>-&gt;<a class="ref fn" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" title='llvm::TargetRegisterInfo::getSubReg' data-ref="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj" data-ref-filename="_ZNK4llvm18TargetRegisterInfo9getSubRegENS_10MCRegisterEj">getSubReg</a>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/Register.h.html#_ZNK4llvm8RegistercvNS_10MCRegisterEEv" title='llvm::Register::operator MCRegister' data-ref="_ZNK4llvm8RegistercvNS_10MCRegisterEEv" data-ref-filename="_ZNK4llvm8RegistercvNS_10MCRegisterEEv"></a><a class="local col6 ref" href="#496PairReg" title='PairReg' data-ref="496PairReg" data-ref-filename="496PairReg">PairReg</a>, <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenRegisterInfo.inc.html#llvm::ARM::gsub_1" title='llvm::ARM::gsub_1' data-ref="llvm::ARM::gsub_1" data-ref-filename="llvm..ARM..gsub_1">gsub_1</a>),</td></tr>
<tr><th id="2847">2847</th><td>                      <a class="local col8 ref" href="#388Opcode" title='Opcode' data-ref="388Opcode" data-ref-filename="388Opcode">Opcode</a> == <span class="namespace">ARM::</span><a class="enum" href="../../../../build/lib/Target/ARM/ARMGenInstrInfo.inc.html#llvm::ARM::LOADDUAL" title='llvm::ARM::LOADDUAL' data-ref="llvm::ARM::LOADDUAL" data-ref-filename="llvm..ARM..LOADDUAL">LOADDUAL</a> ? <span class="namespace">RegState::</span><a class="enum" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#llvm::RegState::Define" title='llvm::RegState::Define' data-ref="llvm::RegState::Define" data-ref-filename="llvm..RegState..Define">Define</a> : <var>0</var>);</td></tr>
<tr><th id="2848">2848</th><td>      <b>for</b> (<em>unsigned</em> <dfn class="local col8 decl" id="498i" title='i' data-type='unsigned int' data-ref="498i" data-ref-filename="498i">i</dfn> = <var>1</var>; <a class="local col8 ref" href="#498i" title='i' data-ref="498i" data-ref-filename="498i">i</a> &lt; <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv" data-ref-filename="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>(); <a class="local col8 ref" href="#498i" title='i' data-ref="498i" data-ref-filename="498i">i</a>++)</td></tr>
<tr><th id="2849">2849</th><td>        <a class="local col7 ref" href="#497MIB" title='MIB' data-ref="497MIB" data-ref-filename="497MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addERKNS_14MachineOperandE">add</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj" data-ref-filename="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#498i" title='i' data-ref="498i" data-ref-filename="498i">i</a>));</td></tr>
<tr><th id="2850">2850</th><td>      <a class="local col7 ref" href="#497MIB" title='MIB' data-ref="497MIB" data-ref-filename="497MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" title='llvm::MachineInstrBuilder::add' data-ref="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder3addENS_8ArrayRefINS_14MachineOperandEEE">add</a>(<a class="ref fn fake" href="../../../include/llvm/ADT/ArrayRef.h.html#_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" title='llvm::ArrayRef::ArrayRef&lt;T&gt;' data-ref="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE" data-ref-filename="_ZN4llvm8ArrayRefC1ERKSt5arrayIT_XTL0__EE"></a><a class="ref fn" href="ARMBaseInstrInfo.h.html#_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" title='llvm::predOps' data-ref="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj" data-ref-filename="_ZN4llvmL7predOpsENS_5ARMCC9CondCodesEj">predOps</a>(<span class="namespace">ARMCC::</span><a class="enum" href="Utils/ARMBaseInfo.h.html#llvm::ARMCC::AL" title='llvm::ARMCC::AL' data-ref="llvm::ARMCC::AL" data-ref-filename="llvm..ARMCC..AL">AL</a>));</td></tr>
<tr><th id="2851">2851</th><td>      <a class="local col7 ref" href="#497MIB" title='MIB' data-ref="497MIB" data-ref-filename="497MIB">MIB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBuilder.h.html#_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" title='llvm::MachineInstrBuilder::cloneMemRefs' data-ref="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE" data-ref-filename="_ZNK4llvm19MachineInstrBuilder12cloneMemRefsERKNS_12MachineInstrE">cloneMemRefs</a>(<a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>);</td></tr>
<tr><th id="2852">2852</th><td>      <a class="local col7 ref" href="#387MI" title='MI' data-ref="387MI" data-ref-filename="387MI">MI</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr15eraseFromParentEv" title='llvm::MachineInstr::eraseFromParent' data-ref="_ZN4llvm12MachineInstr15eraseFromParentEv" data-ref-filename="_ZN4llvm12MachineInstr15eraseFromParentEv">eraseFromParent</a>();</td></tr>
<tr><th id="2853">2853</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="2854">2854</th><td>    }</td></tr>
<tr><th id="2855">2855</th><td>  }</td></tr>
<tr><th id="2856">2856</th><td>}</td></tr>
<tr><th id="2857">2857</th><td></td></tr>
<tr><th id="2858">2858</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandMBBERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::ARMExpandPseudo::ExpandMBB' data-type='bool (anonymous namespace)::ARMExpandPseudo::ExpandMBB(llvm::MachineBasicBlock &amp; MBB)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandMBBERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandMBBERN4llvm17MachineBasicBlockE">ExpandMBB</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="499MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="499MBB" data-ref-filename="499MBB">MBB</dfn>) {</td></tr>
<tr><th id="2859">2859</th><td>  <em>bool</em> <dfn class="local col0 decl" id="500Modified" title='Modified' data-type='bool' data-ref="500Modified" data-ref-filename="500Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="2860">2860</th><td></td></tr>
<tr><th id="2861">2861</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col1 decl" id="501MBBI" title='MBBI' data-type='MachineBasicBlock::iterator' data-ref="501MBBI" data-ref-filename="501MBBI">MBBI</dfn> = <a class="local col9 ref" href="#499MBB" title='MBB' data-ref="499MBB" data-ref-filename="499MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock5beginEv" title='llvm::MachineBasicBlock::begin' data-ref="_ZN4llvm17MachineBasicBlock5beginEv" data-ref-filename="_ZN4llvm17MachineBasicBlock5beginEv">begin</a>(), <dfn class="local col2 decl" id="502E" title='E' data-type='MachineBasicBlock::iterator' data-ref="502E" data-ref-filename="502E">E</dfn> = <a class="local col9 ref" href="#499MBB" title='MBB' data-ref="499MBB" data-ref-filename="499MBB">MBB</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#_ZN4llvm17MachineBasicBlock3endEv" title='llvm::MachineBasicBlock::end' data-ref="_ZN4llvm17MachineBasicBlock3endEv" data-ref-filename="_ZN4llvm17MachineBasicBlock3endEv">end</a>();</td></tr>
<tr><th id="2862">2862</th><td>  <b>while</b> (<a class="local col1 ref" href="#501MBBI" title='MBBI' data-ref="501MBBI" data-ref-filename="501MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" title='llvm::operator!=' data-ref="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_" data-ref-filename="_ZN4llvmneERKNS_26MachineInstrBundleIteratorIT_XT0_EEES5_">!=</a> <a class="local col2 ref" href="#502E" title='E' data-ref="502E" data-ref-filename="502E">E</a>) {</td></tr>
<tr><th id="2863">2863</th><td>    <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator" data-ref-filename="llvm..MachineBasicBlock..iterator">iterator</a> <dfn class="local col3 decl" id="503NMBBI" title='NMBBI' data-type='MachineBasicBlock::iterator' data-ref="503NMBBI" data-ref-filename="503NMBBI">NMBBI</dfn> = <span class="namespace">std::</span><span class='ref fn' title='std::next' data-ref="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE" data-ref-filename="_ZSt4nextT_NSt15iterator_traitsIS_E15difference_typeE">next</span>(<a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#501MBBI" title='MBBI' data-ref="501MBBI" data-ref-filename="501MBBI">MBBI</a>);</td></tr>
<tr><th id="2864">2864</th><td>    <a class="local col0 ref" href="#500Modified" title='Modified' data-ref="500Modified" data-ref-filename="500Modified">Modified</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" title='(anonymous namespace)::ARMExpandPseudo::ExpandMI' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo8ExpandMIERN4llvm17MachineBasicBlockENS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEERS6_">ExpandMI</a>(<span class='refarg'><a class="local col9 ref" href="#499MBB" title='MBB' data-ref="499MBB" data-ref-filename="499MBB">MBB</a></span>, <a class="ref fn fake" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::MachineInstrBundleIterator' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEC1ERKS2_"></a><a class="local col1 ref" href="#501MBBI" title='MBBI' data-ref="501MBBI" data-ref-filename="501MBBI">MBBI</a>, <span class='refarg'><a class="local col3 ref" href="#503NMBBI" title='NMBBI' data-ref="503NMBBI" data-ref-filename="503NMBBI">NMBBI</a></span>);</td></tr>
<tr><th id="2865">2865</th><td>    <a class="local col1 ref" href="#501MBBI" title='MBBI' data-ref="501MBBI" data-ref-filename="501MBBI">MBBI</a> <a class="ref fn" href="../../../include/llvm/CodeGen/MachineInstrBundleIterator.h.html#108" title='llvm::MachineInstrBundleIterator&lt;llvm::MachineInstr, false&gt;::operator=' data-ref="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_" data-ref-filename="_ZN4llvm26MachineInstrBundleIteratorINS_12MachineInstrELb0EEaSERKS2_">=</a> <a class="local col3 ref" href="#503NMBBI" title='NMBBI' data-ref="503NMBBI" data-ref-filename="503NMBBI">NMBBI</a>;</td></tr>
<tr><th id="2866">2866</th><td>  }</td></tr>
<tr><th id="2867">2867</th><td></td></tr>
<tr><th id="2868">2868</th><td>  <b>return</b> <a class="local col0 ref" href="#500Modified" title='Modified' data-ref="500Modified" data-ref-filename="500Modified">Modified</a>;</td></tr>
<tr><th id="2869">2869</th><td>}</td></tr>
<tr><th id="2870">2870</th><td></td></tr>
<tr><th id="2871">2871</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a>::<dfn class="virtual tu decl def fn" id="_ZN12_GLOBAL__N_115ARMExpandPseudo20runOnMachineFunctionERN4llvm15MachineFunctionE" title='(anonymous namespace)::ARMExpandPseudo::runOnMachineFunction' data-type='bool (anonymous namespace)::ARMExpandPseudo::runOnMachineFunction(llvm::MachineFunction &amp; MF)' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo20runOnMachineFunctionERN4llvm15MachineFunctionE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo20runOnMachineFunctionERN4llvm15MachineFunctionE">runOnMachineFunction</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction" data-ref-filename="llvm..MachineFunction">MachineFunction</a> &amp;<dfn class="local col4 decl" id="504MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="504MF" data-ref-filename="504MF">MF</dfn>) {</td></tr>
<tr><th id="2872">2872</th><td>  <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='w' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a> = &amp;<b>static_cast</b>&lt;<em>const</em> <a class="type" href="ARMSubtarget.h.html#llvm::ARMSubtarget" title='llvm::ARMSubtarget' data-ref="llvm::ARMSubtarget" data-ref-filename="llvm..ARMSubtarget">ARMSubtarget</a> &amp;&gt;(<a class="local col4 ref" href="#504MF" title='MF' data-ref="504MF" data-ref-filename="504MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction12getSubtargetEv" title='llvm::MachineFunction::getSubtarget' data-ref="_ZNK4llvm15MachineFunction12getSubtargetEv" data-ref-filename="_ZNK4llvm15MachineFunction12getSubtargetEv">getSubtarget</a>());</td></tr>
<tr><th id="2873">2873</th><td>  <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TII" title='(anonymous namespace)::ARMExpandPseudo::TII' data-use='w' data-ref="(anonymousnamespace)::ARMExpandPseudo::TII" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TII">TII</a> = <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="virtual ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget12getInstrInfoEv" title='llvm::ARMSubtarget::getInstrInfo' data-ref="_ZNK4llvm12ARMSubtarget12getInstrInfoEv" data-ref-filename="_ZNK4llvm12ARMSubtarget12getInstrInfoEv">getInstrInfo</a>();</td></tr>
<tr><th id="2874">2874</th><td>  <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::TRI" title='(anonymous namespace)::ARMExpandPseudo::TRI' data-use='w' data-ref="(anonymousnamespace)::ARMExpandPseudo::TRI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..TRI">TRI</a> = <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::STI" title='(anonymous namespace)::ARMExpandPseudo::STI' data-use='r' data-ref="(anonymousnamespace)::ARMExpandPseudo::STI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..STI">STI</a>-&gt;<a class="virtual ref fn" href="ARMSubtarget.h.html#_ZNK4llvm12ARMSubtarget15getRegisterInfoEv" title='llvm::ARMSubtarget::getRegisterInfo' data-ref="_ZNK4llvm12ARMSubtarget15getRegisterInfoEv" data-ref-filename="_ZNK4llvm12ARMSubtarget15getRegisterInfoEv">getRegisterInfo</a>();</td></tr>
<tr><th id="2875">2875</th><td>  <a class="tu member field" href="#(anonymousnamespace)::ARMExpandPseudo::AFI" title='(anonymous namespace)::ARMExpandPseudo::AFI' data-use='w' data-ref="(anonymousnamespace)::ARMExpandPseudo::AFI" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo..AFI">AFI</a> = <a class="local col4 ref" href="#504MF" title='MF' data-ref="504MF" data-ref-filename="504MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZN4llvm15MachineFunction7getInfoEv" title='llvm::MachineFunction::getInfo' data-ref="_ZN4llvm15MachineFunction7getInfoEv" data-ref-filename="_ZN4llvm15MachineFunction7getInfoEv">getInfo</a>&lt;<a class="type" href="ARMMachineFunctionInfo.h.html#llvm::ARMFunctionInfo" title='llvm::ARMFunctionInfo' data-ref="llvm::ARMFunctionInfo" data-ref-filename="llvm..ARMFunctionInfo">ARMFunctionInfo</a>&gt;();</td></tr>
<tr><th id="2876">2876</th><td></td></tr>
<tr><th id="2877">2877</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"********** ARM EXPAND PSEUDO INSTRUCTIONS **********\n"</q></td></tr>
<tr><th id="2878">2878</th><td>                    &lt;&lt; <q>"********** Function: "</q> &lt;&lt; MF.getName() &lt;&lt; <kbd>'\n'</kbd>);</td></tr>
<tr><th id="2879">2879</th><td></td></tr>
<tr><th id="2880">2880</th><td>  <em>bool</em> <dfn class="local col5 decl" id="505Modified" title='Modified' data-type='bool' data-ref="505Modified" data-ref-filename="505Modified">Modified</dfn> = <b>false</b>;</td></tr>
<tr><th id="2881">2881</th><td>  <b>for</b> (<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock" data-ref-filename="llvm..MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="506MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="506MBB" data-ref-filename="506MBB">MBB</dfn> : <a class="local col4 ref" href="#504MF" title='MF' data-ref="504MF" data-ref-filename="504MF">MF</a>)</td></tr>
<tr><th id="2882">2882</th><td>    <a class="local col5 ref" href="#505Modified" title='Modified' data-ref="505Modified" data-ref-filename="505Modified">Modified</a> |= <a class="tu member fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandMBBERN4llvm17MachineBasicBlockE" title='(anonymous namespace)::ARMExpandPseudo::ExpandMBB' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandMBBERN4llvm17MachineBasicBlockE" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudo9ExpandMBBERN4llvm17MachineBasicBlockE">ExpandMBB</a>(<span class='refarg'><a class="local col6 ref" href="#506MBB" title='MBB' data-ref="506MBB" data-ref-filename="506MBB">MBB</a></span>);</td></tr>
<tr><th id="2883">2883</th><td>  <b>if</b> (<a class="ref fn fake" href="../../../include/llvm/Support/CommandLine.h.html#_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" title='llvm::cl::opt_storage&lt;type-parameter-0-0, false, false&gt;::operator type-parameter-0-0' data-ref="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev" data-ref-filename="_ZNK4llvm2cl11opt_storageIT_Lb0ELb0EEcvS2_Ev"></a><a class="tu ref" href="#VerifyARMPseudo" title='VerifyARMPseudo' data-use='m' data-ref="VerifyARMPseudo" data-ref-filename="VerifyARMPseudo">VerifyARMPseudo</a>)</td></tr>
<tr><th id="2884">2884</th><td>    <a class="local col4 ref" href="#504MF" title='MF' data-ref="504MF" data-ref-filename="504MF">MF</a>.<a class="ref fn" href="../../../include/llvm/CodeGen/MachineFunction.h.html#_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" title='llvm::MachineFunction::verify' data-ref="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb" data-ref-filename="_ZNK4llvm15MachineFunction6verifyEPNS_4PassEPKcb">verify</a>(<b>this</b>, <q>"After expanding ARM pseudo instructions."</q>);</td></tr>
<tr><th id="2885">2885</th><td></td></tr>
<tr><th id="2886">2886</th><td>  <a class="macro" href="../../../include/llvm/Support/Debug.h.html#122" title="do { } while (false)" data-ref="_M/LLVM_DEBUG">LLVM_DEBUG</a>(dbgs() &lt;&lt; <q>"***************************************************\n"</q>);</td></tr>
<tr><th id="2887">2887</th><td>  <b>return</b> <a class="local col5 ref" href="#505Modified" title='Modified' data-ref="505Modified" data-ref-filename="505Modified">Modified</a>;</td></tr>
<tr><th id="2888">2888</th><td>}</td></tr>
<tr><th id="2889">2889</th><td></td></tr>
<tr><th id="2890">2890</th><td><i class="doc">/// createARMExpandPseudoPass - returns an instance of the pseudo instruction</i></td></tr>
<tr><th id="2891">2891</th><td><i class="doc">/// expansion pass.</i></td></tr>
<tr><th id="2892">2892</th><td><a class="type" href="../../../include/llvm/Pass.h.html#llvm::FunctionPass" title='llvm::FunctionPass' data-ref="llvm::FunctionPass" data-ref-filename="llvm..FunctionPass">FunctionPass</a> *<span class="namespace">llvm::</span><dfn class="decl def fn" id="_ZN4llvm25createARMExpandPseudoPassEv" title='llvm::createARMExpandPseudoPass' data-ref="_ZN4llvm25createARMExpandPseudoPassEv" data-ref-filename="_ZN4llvm25createARMExpandPseudoPassEv">createARMExpandPseudoPass</dfn>() {</td></tr>
<tr><th id="2893">2893</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::ARMExpandPseudo" title='(anonymous namespace)::ARMExpandPseudo' data-ref="(anonymousnamespace)::ARMExpandPseudo" data-ref-filename="(anonymousnamespace)..ARMExpandPseudo">ARMExpandPseudo</a><a class="tu ref fn" href="#_ZN12_GLOBAL__N_115ARMExpandPseudoC1Ev" title='(anonymous namespace)::ARMExpandPseudo::ARMExpandPseudo' data-use='c' data-ref="_ZN12_GLOBAL__N_115ARMExpandPseudoC1Ev" data-ref-filename="_ZN12_GLOBAL__N_115ARMExpandPseudoC1Ev">(</a>);</td></tr>
<tr><th id="2894">2894</th><td>}</td></tr>
<tr><th id="2895">2895</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2021-Jul-01</em> from project llvm revision <em>12</em>