<h1 align="center">Hi there ğŸ‘‹, I'm Gaurav Dhak</h1>

<p align="center">
  <i>ğŸ“ Electronics System Engineering Graduate | VLSI & FPGA Enthusiast | Class of 2025</i><br>
  <i>ğŸ“ NIELIT Aurangabad</i>
</p>

---

### ğŸ’¡ About Me

I'm Gaurav, a passionate Electronics Engineering graduate specializing in **VLSI Design, FPGA Prototyping**, and **Embedded Hardware Systems**. I enjoy building high-impact digital designs and bringing them to life through RTL coding, verification, and real-time FPGA testing. My projects reflect a deep interest in digital logic, hardware security, and embedded intelligence.

Here on my GitHub, youâ€™ll find hardware design and system-level projects like:

- ğŸ” **AES-128 Hardware Encryption**  
- ğŸ” **SPI Protocol using Verilog**  
- ğŸ“¶ **Dual-Frequency Sine Wave Generator (PL+PS in Vivado)**  
- ğŸ§  **Branch Prediction using 2-bit Saturating Counter**  
- ğŸ’¾ **Memory Bank System**  
- ğŸ“¡ **Beamforming on FPGA using Array Processing**

---

### ğŸ“„ [View My Resume](https://drive.google.com/file/d/1SF8q0XLzpIaJuIBTAPbVhXV1pUm0mjsZ/view?usp=sharing)

---

### ğŸŒ± What I'm Currently Focusing On

- ğŸ”§ RTL & Verification using SystemVerilog + UVM  
- ğŸ’¡ ASIC Frontend Design Flow  
- ğŸ§¬ Secure Hardware Architectures  
- ğŸ› ï¸ FPGA-Based Prototyping  
- ğŸ“Š Static Timing Analysis, STA/DRC Sign-off  
- ğŸ§  Embedded AI + Edge Design Flow  
- ğŸ—ï¸ Digital SoC Architecture Design

---

### ğŸ’¼ Skills & Tech Stack

#### ğŸ‘¨â€ğŸ’» **Programming Languages**
`C` `C++` `Python` `Verilog` `SystemVerilog` `TCL` `Perl`

#### âš™ï¸ **Tools & Platforms**
`Vivado` `ISE Design Suite` `Icarus Verilog` `GTKWave`  
`Yosys` `Sky130 PDK` `GHDL` `Bamboo EDA` `Esim`  
`Fusion Compiler` `ICVWB` `Linux (Ubuntu)` `Git`  

#### ğŸ’» **Domains**
- RTL Design and Functional Verification  
- FPGA Prototyping (Zynq ZCU104, Basys3)  
- ASIC Digital Frontend (Synthesis, Floorplan, STA)  
- UVM-Based Verification Methodology  
- Power Grid Design and Clock Domain Crossing  
- Hardware Security Design (AES, Custom ISA, etc.)

---

### ğŸ“« Get in Touch

- ğŸ“§ **Email:** [gauravdhak2003@gmail.com](mailto:gauravdhak2003@gmail.com)  
- ğŸ’¼ [LinkedIn](https://www.linkedin.com/in/gauravdhak/)  
- ğŸ“ [Hashnode Blog](https://gaurav789.hashnode.dev)  
- ğŸ¦ [Twitter / X](https://twitter.com/GauravDhak)

---

### ğŸ“Š Visitor Counter

<p align="center">
  <img src="https://komarev.com/ghpvc/?username=gauravdhak&style=flat-square&color=0e75b6" alt="visitor counter"/>
</p>

---

### ğŸ¤ Letâ€™s Collaborate

If you're exploring domains like **semiconductor design**, **hardware security**, or **AI hardware acceleration**, Iâ€™d love to connect or collaborate on meaningful projects. Always open to contributing and learning!

---

> *â€œLogic is not just design â€” it's how you bring life into silicon.â€*

