static void __init at91sam9g45_register_clocks(void)\r\n{\r\nint i;\r\nfor (i = 0; i < ARRAY_SIZE(periph_clocks); i++)\r\nclk_register(periph_clocks[i]);\r\nclkdev_add_table(periph_clocks_lookups,\r\nARRAY_SIZE(periph_clocks_lookups));\r\nclkdev_add_table(usart_clocks_lookups,\r\nARRAY_SIZE(usart_clocks_lookups));\r\nif (cpu_is_at91sam9m10() || cpu_is_at91sam9m11())\r\nclk_register(&vdec_clk);\r\nclk_register(&pck0);\r\nclk_register(&pck1);\r\n}\r\nstatic void __init at91sam9g45_map_io(void)\r\n{\r\nat91_init_sram(0, AT91SAM9G45_SRAM_BASE, AT91SAM9G45_SRAM_SIZE);\r\n}\r\nstatic void __init at91sam9g45_ioremap_registers(void)\r\n{\r\nat91_ioremap_shdwc(AT91SAM9G45_BASE_SHDWC);\r\nat91_ioremap_rstc(AT91SAM9G45_BASE_RSTC);\r\nat91_ioremap_ramc(0, AT91SAM9G45_BASE_DDRSDRC1, 512);\r\nat91_ioremap_ramc(1, AT91SAM9G45_BASE_DDRSDRC0, 512);\r\nat91sam926x_ioremap_pit(AT91SAM9G45_BASE_PIT);\r\nat91sam9_ioremap_smc(0, AT91SAM9G45_BASE_SMC);\r\nat91_ioremap_matrix(AT91SAM9G45_BASE_MATRIX);\r\n}\r\nstatic void __init at91sam9g45_initialize(void)\r\n{\r\narm_pm_idle = at91sam9_idle;\r\narm_pm_restart = at91sam9g45_restart;\r\nat91_extern_irq = (1 << AT91SAM9G45_ID_IRQ0);\r\nat91_gpio_init(at91sam9g45_gpio, 5);\r\n}
