$version Generated by VerilatedVcd $end
$date Tue Mar  1 23:44:48 2022 $end
$timescale 1s $end

 $scope module TOP $end
  $var wire  2 ( f [1:0] $end
  $var wire  2 # x0 [1:0] $end
  $var wire  2 $ x1 [1:0] $end
  $var wire  2 % x2 [1:0] $end
  $var wire  2 & x3 [1:0] $end
  $var wire  2 ' y [1:0] $end
  $scope module mux41v2 $end
   $var wire  2 ( f [1:0] $end
   $var wire  2 # x0 [1:0] $end
   $var wire  2 $ x1 [1:0] $end
   $var wire  2 % x2 [1:0] $end
   $var wire  2 & x3 [1:0] $end
   $var wire  2 ' y [1:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#1
b00 #
b00 $
b00 %
b00 &
b00 '
b00 (
#2
b11 #
b11 (
#3
b01 $
b01 '
b01 (
#4
b10 %
b10 '
b10 (
#5
b11 &
b11 '
b11 (
#6
