
Task1_source_code.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000000c4  00000000  00000000  000000b4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000000  00800060  00000cc0  00000d74  2**0
                  ALLOC, LOAD, DATA
  2 .comment      0000002f  00000000  00000000  00000d74  2**0
                  CONTENTS, READONLY
  3 .stack.descriptors.hdr 00000134  00000000  00000000  00000da3  2**0
                  CONTENTS, READONLY
  4 .debug_aranges 00000260  00000000  00000000  00000ed8  2**3
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000039d7  00000000  00000000  00001138  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000cdc  00000000  00000000  00004b0f  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000173d  00000000  00000000  000057eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000043c  00000000  00000000  00006f28  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000037f  00000000  00000000  00007364  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00001581  00000000  00000000  000076e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000180  00000000  00000000  00008c64  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .text         00000004  00000cb0  00000cb0  00000d64  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 13 .note.gnu.avr.deviceinfo 0000003c  00000000  00000000  00008de4  2**2
                  CONTENTS, READONLY, DEBUGGING
 14 .text.Initialize_E2PROM_State 00000016  00000bce  00000bce  00000c82  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 15 .text.Read_E2PROM_State 0000000c  00000c54  00000c54  00000d08  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 16 .text.check_State 00000076  000006e4  000006e4  00000798  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 17 .text.handle_State 000000c6  0000047c  0000047c  00000530  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 18 .text.handle_event 00000034  00000a30  00000a30  00000ae4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 19 .text.UART_Transmit_State 00000028  00000af0  00000af0  00000ba4  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 20 .text.UART_Receive_Speed 0000002e  00000a94  00000a94  00000b48  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 21 .data.EEPROM_State_Add 00000001  00800060  00000cbe  00000d72  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 22 .text.Initialize_TEMP_SENSOR 0000000c  00000c60  00000c60  00000d14  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 23 .text.Read_TEMP_SENSOR 00000030  00000a64  00000a64  00000b18  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 24 .text.DC_Initialize 00000050  00000884  00000884  00000938  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 25 .text.DC_Start 00000090  000005da  000005da  0000068e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 26 .text.DC_Stop 0000004a  000008d4  000008d4  00000988  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 27 .text.DC_Change_Speed 00000024  00000b18  00000b18  00000bcc  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 28 .text.main    00000098  00000542  00000542  000005f6  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 29 .text.__vector_1 00000042  000009ee  000009ee  00000aa2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 30 .data.Speed_Scale 00000001  00800061  00000cbf  00000d73  2**0
                  CONTENTS, ALLOC, LOAD, DATA
 31 .bss.V        00000001  00800062  00800062  00000d74  2**0
                  ALLOC
 32 .bss.y        00000001  00800063  00800063  00000d74  2**0
                  ALLOC
 33 .bss.buttonPressed 00000001  00800064  00800064  00000d74  2**0
                  ALLOC
 34 .bss.currentState 00000001  00800065  00800065  00000d74  2**0
                  ALLOC
 35 .text.ADC_Initialize 0000000e  00000c1c  00000c1c  00000cd0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 36 .text.ADC_Read 00000074  0000075a  0000075a  0000080e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 37 .text.DIO_SetPinDirection 000000e2  000001e4  000001e4  00000298  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 38 .text.DIO_SetPinValue 000000e2  000002c6  000002c6  0000037a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 39 .text.External_Interrupt0_Initalize 00000058  0000082c  0000082c  000008e0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 40 .text.UART_Initialize_WithoutInterrupt 00000120  000000c4  000000c4  00000178  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 41 .text.UART_Transmit_Character 0000000a  00000c84  00000c84  00000d38  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 42 .text.UART_Receive_Character 00000018  00000bb6  00000bb6  00000c6a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 43 .text.UART_Transmit_Word 0000001c  00000b80  00000b80  00000c34  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 44 .text         0000000a  00000c8e  00000c8e  00000d42  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 45 .text         0000005e  000007ce  000007ce  00000882  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 46 .text         0000007a  0000066a  0000066a  0000071e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 47 .text         00000048  0000091e  0000091e  000009d2  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 48 .text         00000044  00000966  00000966  00000a1a  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 49 .text         0000000e  00000c2a  00000c2a  00000cde  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 50 .text         0000000a  00000c98  00000c98  00000d4c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 51 .text         00000008  00000ca2  00000ca2  00000d56  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 52 .text         000000d4  000003a8  000003a8  0000045c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 53 .text         0000000c  00000c6c  00000c6c  00000d20  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 54 .text         00000006  00000caa  00000caa  00000d5e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 55 .text         0000000e  00000c38  00000c38  00000cec  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 56 .text         0000000e  00000c46  00000c46  00000cfa  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 57 .text         00000022  00000b3c  00000b3c  00000bf0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 58 .text.libgcc.div 00000044  000009aa  000009aa  00000a5e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 59 .text.libgcc.div 0000002e  00000ac2  00000ac2  00000b76  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 60 .text.libgcc.div 00000010  00000c0c  00000c0c  00000cc0  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 61 .text.libgcc  0000000c  00000c78  00000c78  00000d2c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 62 .text.__dummy_fini 00000002  00000cb8  00000cb8  00000d6c  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 63 .text.__dummy_funcs_on_exit 00000002  00000cba  00000cba  00000d6e  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 64 .text.__dummy_simulator_exit 00000002  00000cbc  00000cbc  00000d70  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 65 .text.exit    00000016  00000be4  00000be4  00000c98  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 66 .text._Exit   00000004  00000cb4  00000cb4  00000d68  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 67 .text.avrlibc 00000012  00000bfa  00000bfa  00000cae  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 68 .text.avrlibc 00000022  00000b5e  00000b5e  00000c12  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
 69 .text.avrlibc 0000001a  00000b9c  00000b9c  00000c50  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 38 00 	jmp	0x70	; 0x70 <__ctors_end>
   4:	0c 94 f7 04 	jmp	0x9ee	; 0x9ee <__vector_1>
   8:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
   c:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
  10:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
  14:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
  18:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
  1c:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
  20:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
  24:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
  28:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
  2c:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
  30:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
  34:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
  38:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
  3c:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
  40:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
  44:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
  48:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
  4c:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
  50:	0c 94 58 06 	jmp	0xcb0	; 0xcb0 <__bad_interrupt>
  54:	ba 03       	fmulsu	r19, r18
  56:	be 03       	fmulsu	r19, r22
  58:	c3 03       	fmuls	r20, r19
  5a:	c8 03       	fmulsu	r20, r16
  5c:	cd 03       	fmulsu	r20, r21
  5e:	d2 03       	fmuls	r21, r18
  60:	d7 03       	fmuls	r21, r23
  62:	dc 03       	fmulsu	r21, r20

00000064 <.dinit>:
  64:	00 60       	ori	r16, 0x00	; 0
  66:	00 62       	ori	r16, 0x20	; 32
  68:	00 0c       	add	r0, r0
  6a:	be 00       	.word	0x00be	; ????
  6c:	62 00       	.word	0x0062	; ????
  6e:	66 80       	ldd	r6, Z+6	; 0x06

00000070 <__ctors_end>:
  70:	11 24       	eor	r1, r1
  72:	1f be       	out	0x3f, r1	; 63
  74:	cf e5       	ldi	r28, 0x5F	; 95
  76:	d8 e0       	ldi	r29, 0x08	; 8
  78:	de bf       	out	0x3e, r29	; 62
  7a:	cd bf       	out	0x3d, r28	; 61

0000007c <__do_copy_data>:
  7c:	e4 e6       	ldi	r30, 0x64	; 100
  7e:	f0 e0       	ldi	r31, 0x00	; 0
  80:	40 e0       	ldi	r20, 0x00	; 0
  82:	17 c0       	rjmp	.+46     	; 0xb2 <__do_clear_bss+0x8>
  84:	b5 91       	lpm	r27, Z+
  86:	a5 91       	lpm	r26, Z+
  88:	35 91       	lpm	r19, Z+
  8a:	25 91       	lpm	r18, Z+
  8c:	05 91       	lpm	r16, Z+
  8e:	07 fd       	sbrc	r16, 7
  90:	0c c0       	rjmp	.+24     	; 0xaa <__do_clear_bss>
  92:	95 91       	lpm	r25, Z+
  94:	85 91       	lpm	r24, Z+
  96:	ef 01       	movw	r28, r30
  98:	f9 2f       	mov	r31, r25
  9a:	e8 2f       	mov	r30, r24
  9c:	05 90       	lpm	r0, Z+
  9e:	0d 92       	st	X+, r0
  a0:	a2 17       	cp	r26, r18
  a2:	b3 07       	cpc	r27, r19
  a4:	d9 f7       	brne	.-10     	; 0x9c <__do_copy_data+0x20>
  a6:	fe 01       	movw	r30, r28
  a8:	04 c0       	rjmp	.+8      	; 0xb2 <__do_clear_bss+0x8>

000000aa <__do_clear_bss>:
  aa:	1d 92       	st	X+, r1
  ac:	a2 17       	cp	r26, r18
  ae:	b3 07       	cpc	r27, r19
  b0:	e1 f7       	brne	.-8      	; 0xaa <__do_clear_bss>
  b2:	e0 37       	cpi	r30, 0x70	; 112
  b4:	f4 07       	cpc	r31, r20
  b6:	31 f7       	brne	.-52     	; 0x84 <__do_copy_data+0x8>
  b8:	0e 94 a1 02 	call	0x542	; 0x542 <main>
  bc:	0c 94 f2 05 	jmp	0xbe4	; 0xbe4 <exit>

000000c0 <_exit>:
  c0:	f8 94       	cli

000000c2 <__stop_program>:
  c2:	ff cf       	rjmp	.-2      	; 0xc2 <__stop_program>

Disassembly of section .text:

00000cb0 <__bad_interrupt>:
 cb0:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

Disassembly of section .text.Initialize_E2PROM_State:

00000bce <Initialize_E2PROM_State>:
uint8_t EEPROM_State_Add=0b01000000;	//any place

void Initialize_E2PROM_State(void){
	
	/* It should have a normal state first	*/
	eeprom_update_byte (&EEPROM_State_Add, (uint8_t)Normal_state);	
 bce:	60 e0       	ldi	r22, 0x00	; 0
 bd0:	80 e6       	ldi	r24, 0x60	; 96
 bd2:	90 e0       	ldi	r25, 0x00	; 0
 bd4:	0e 94 af 05 	call	0xb5e	; 0xb5e <eeprom_update_byte>
	eeprom_update_byte (&EEPROM_State_Add, (uint8_t)Normal_state);	
 bd8:	60 e0       	ldi	r22, 0x00	; 0
 bda:	80 e6       	ldi	r24, 0x60	; 96
 bdc:	90 e0       	ldi	r25, 0x00	; 0
 bde:	0e 94 af 05 	call	0xb5e	; 0xb5e <eeprom_update_byte>
 be2:	08 95       	ret

Disassembly of section .text.Read_E2PROM_State:

00000c54 <Read_E2PROM_State>:
}

uint8_t Read_E2PROM_State (void){
	
	/*	read the state	*/
	uint8_t x= eeprom_read_byte (&EEPROM_State_Add); 		
 c54:	60 e6       	ldi	r22, 0x60	; 96
 c56:	70 e0       	ldi	r23, 0x00	; 0
 c58:	80 e8       	ldi	r24, 0x80	; 128
 c5a:	0e 94 fd 05 	call	0xbfa	; 0xbfa <eeprom_read_byte>
	return x;
}
 c5e:	08 95       	ret

Disassembly of section .text.check_State:

000006e4 <check_State>:
	/*	check the state	*/
	check_State(T,S);
	handle_State(T,DC_fan,Speed,S);
}

void check_State(temp T,E2PROM_State* S){
 6e4:	cf 92       	push	r12
 6e6:	df 92       	push	r13
 6e8:	ef 92       	push	r14
 6ea:	ff 92       	push	r15
 6ec:	cf 93       	push	r28
 6ee:	df 93       	push	r29
 6f0:	eb 01       	movw	r28, r22
	
	/*	check if the state is changed	*/
	if(T<50.0 && *S!=Normal_state){
 6f2:	bc 01       	movw	r22, r24
 6f4:	80 e0       	ldi	r24, 0x00	; 0
 6f6:	90 e0       	ldi	r25, 0x00	; 0
 6f8:	0e 94 35 03 	call	0x66a	; 0x66a <__floatunsisf>
 6fc:	6b 01       	movw	r12, r22
 6fe:	7c 01       	movw	r14, r24
 700:	20 e0       	ldi	r18, 0x00	; 0
 702:	30 e0       	ldi	r19, 0x00	; 0
 704:	48 e4       	ldi	r20, 0x48	; 72
 706:	52 e4       	ldi	r21, 0x42	; 66
 708:	0e 94 47 06 	call	0xc8e	; 0xc8e <__cmpsf2>
 70c:	88 23       	and	r24, r24
 70e:	54 f4       	brge	.+20     	; 0x724 <check_State+0x40>
 710:	88 81       	ld	r24, Y
 712:	88 23       	and	r24, r24
 714:	39 f0       	breq	.+14     	; 0x724 <check_State+0x40>
		*S=Normal_state;
 716:	18 82       	st	Y, r1
		eeprom_write_byte (&EEPROM_State_Add, *S);
 718:	60 e0       	ldi	r22, 0x00	; 0
 71a:	80 e6       	ldi	r24, 0x60	; 96
 71c:	90 e0       	ldi	r25, 0x00	; 0
 71e:	0e 94 ce 05 	call	0xb9c	; 0xb9c <eeprom_write_byte>
 722:	14 c0       	rjmp	.+40     	; 0x74c <check_State+0x68>
		//stop timer
	}
	else if(T>=50.0 && *S!=Emergency_state){
 724:	20 e0       	ldi	r18, 0x00	; 0
 726:	30 e0       	ldi	r19, 0x00	; 0
 728:	48 e4       	ldi	r20, 0x48	; 72
 72a:	52 e4       	ldi	r21, 0x42	; 66
 72c:	c7 01       	movw	r24, r14
 72e:	b6 01       	movw	r22, r12
 730:	0e 94 4c 06 	call	0xc98	; 0xc98 <__gesf2>
 734:	88 23       	and	r24, r24
 736:	54 f0       	brlt	.+20     	; 0x74c <check_State+0x68>
 738:	88 81       	ld	r24, Y
 73a:	81 30       	cpi	r24, 0x01	; 1
 73c:	39 f0       	breq	.+14     	; 0x74c <check_State+0x68>
		*S=Emergency_state;
 73e:	81 e0       	ldi	r24, 0x01	; 1
 740:	88 83       	st	Y, r24
		eeprom_write_byte (&EEPROM_State_Add, *S);
 742:	61 e0       	ldi	r22, 0x01	; 1
 744:	80 e6       	ldi	r24, 0x60	; 96
 746:	90 e0       	ldi	r25, 0x00	; 0
 748:	0e 94 ce 05 	call	0xb9c	; 0xb9c <eeprom_write_byte>
		//start timer
	}
	
}
 74c:	df 91       	pop	r29
 74e:	cf 91       	pop	r28
 750:	ff 90       	pop	r15
 752:	ef 90       	pop	r14
 754:	df 90       	pop	r13
 756:	cf 90       	pop	r12
 758:	08 95       	ret

Disassembly of section .text.handle_State:

0000047c <handle_State>:
}

void Write_E2PROM_State( E2PROM_State state){
	
	/*	write the state	*/
	eeprom_write_byte (&EEPROM_State_Add, (uint8_t)state); 
 47c:	cf 92       	push	r12
 47e:	df 92       	push	r13
 480:	ef 92       	push	r14
 482:	ff 92       	push	r15
 484:	0f 93       	push	r16
 486:	1f 93       	push	r17
 488:	cf 93       	push	r28
 48a:	df 93       	push	r29
 48c:	ec 01       	movw	r28, r24
 48e:	f9 01       	movw	r30, r18
 490:	90 81       	ld	r25, Z
 492:	91 11       	cpse	r25, r1
 494:	4d c0       	rjmp	.+154    	; 0x530 <handle_State+0xb4>
 496:	14 2f       	mov	r17, r20
 498:	06 2f       	mov	r16, r22
 49a:	be 01       	movw	r22, r28
 49c:	80 e0       	ldi	r24, 0x00	; 0
 49e:	90 e0       	ldi	r25, 0x00	; 0
 4a0:	0e 94 35 03 	call	0x66a	; 0x66a <__floatunsisf>
 4a4:	6b 01       	movw	r12, r22
 4a6:	7c 01       	movw	r14, r24
 4a8:	20 e0       	ldi	r18, 0x00	; 0
 4aa:	30 e0       	ldi	r19, 0x00	; 0
 4ac:	40 ea       	ldi	r20, 0xA0	; 160
 4ae:	51 e4       	ldi	r21, 0x41	; 65
 4b0:	0e 94 47 06 	call	0xc8e	; 0xc8e <__cmpsf2>
 4b4:	18 16       	cp	r1, r24
 4b6:	24 f0       	brlt	.+8      	; 0x4c0 <handle_State+0x44>
 4b8:	80 2f       	mov	r24, r16
 4ba:	0e 94 6a 04 	call	0x8d4	; 0x8d4 <DC_Stop>
 4be:	38 c0       	rjmp	.+112    	; 0x530 <handle_State+0xb4>
 4c0:	20 e0       	ldi	r18, 0x00	; 0
 4c2:	30 e0       	ldi	r19, 0x00	; 0
 4c4:	40 ea       	ldi	r20, 0xA0	; 160
 4c6:	51 e4       	ldi	r21, 0x41	; 65
 4c8:	c7 01       	movw	r24, r14
 4ca:	b6 01       	movw	r22, r12
 4cc:	0e 94 4c 06 	call	0xc98	; 0xc98 <__gesf2>
 4d0:	18 16       	cp	r1, r24
 4d2:	14 f5       	brge	.+68     	; 0x518 <handle_State+0x9c>
 4d4:	20 e0       	ldi	r18, 0x00	; 0
 4d6:	30 e0       	ldi	r19, 0x00	; 0
 4d8:	40 e2       	ldi	r20, 0x20	; 32
 4da:	52 e4       	ldi	r21, 0x42	; 66
 4dc:	c7 01       	movw	r24, r14
 4de:	b6 01       	movw	r22, r12
 4e0:	0e 94 47 06 	call	0xc8e	; 0xc8e <__cmpsf2>
 4e4:	18 16       	cp	r1, r24
 4e6:	c4 f0       	brlt	.+48     	; 0x518 <handle_State+0x9c>
 4e8:	60 e0       	ldi	r22, 0x00	; 0
 4ea:	80 2f       	mov	r24, r16
 4ec:	0e 94 ed 02 	call	0x5da	; 0x5da <DC_Start>
 4f0:	81 e0       	ldi	r24, 0x01	; 1
 4f2:	1a 3f       	cpi	r17, 0xFA	; 250
 4f4:	08 f4       	brcc	.+2      	; 0x4f8 <handle_State+0x7c>
 4f6:	80 e0       	ldi	r24, 0x00	; 0
 4f8:	90 e0       	ldi	r25, 0x00	; 0
 4fa:	8c 9f       	mul	r24, r28
 4fc:	b0 01       	movw	r22, r0
 4fe:	8d 9f       	mul	r24, r29
 500:	70 0d       	add	r23, r0
 502:	9c 9f       	mul	r25, r28
 504:	70 0d       	add	r23, r0
 506:	11 24       	eor	r1, r1
 508:	66 0f       	add	r22, r22
 50a:	77 1f       	adc	r23, r23
 50c:	66 0f       	add	r22, r22
 50e:	77 1f       	adc	r23, r23
 510:	80 2f       	mov	r24, r16
 512:	0e 94 8c 05 	call	0xb18	; 0xb18 <DC_Change_Speed>
 516:	0c c0       	rjmp	.+24     	; 0x530 <handle_State+0xb4>
 518:	a9 97       	sbiw	r28, 0x29	; 41
 51a:	2a 97       	sbiw	r28, 0x0a	; 10
 51c:	48 f4       	brcc	.+18     	; 0x530 <handle_State+0xb4>
 51e:	60 e0       	ldi	r22, 0x00	; 0
 520:	80 2f       	mov	r24, r16
 522:	0e 94 ed 02 	call	0x5da	; 0x5da <DC_Start>
 526:	60 ea       	ldi	r22, 0xA0	; 160
 528:	70 e0       	ldi	r23, 0x00	; 0
 52a:	80 2f       	mov	r24, r16
 52c:	0e 94 8c 05 	call	0xb18	; 0xb18 <DC_Change_Speed>
 530:	df 91       	pop	r29
 532:	cf 91       	pop	r28
 534:	1f 91       	pop	r17
 536:	0f 91       	pop	r16
 538:	ff 90       	pop	r15
 53a:	ef 90       	pop	r14
 53c:	df 90       	pop	r13
 53e:	cf 90       	pop	r12
 540:	08 95       	ret

Disassembly of section .text.handle_event:

00000a30 <handle_event>:
}


void handle_event(temp T,dc_motor DC_fan,uint8_t Speed, E2PROM_State* S){
 a30:	ef 92       	push	r14
 a32:	ff 92       	push	r15
 a34:	0f 93       	push	r16
 a36:	1f 93       	push	r17
 a38:	cf 93       	push	r28
 a3a:	df 93       	push	r29
 a3c:	ec 01       	movw	r28, r24
 a3e:	f6 2e       	mov	r15, r22
 a40:	e4 2e       	mov	r14, r20
 a42:	89 01       	movw	r16, r18
	
	/*	check the state	*/
	check_State(T,S);
 a44:	b9 01       	movw	r22, r18
 a46:	0e 94 72 03 	call	0x6e4	; 0x6e4 <check_State>
	handle_State(T,DC_fan,Speed,S);
 a4a:	98 01       	movw	r18, r16
 a4c:	4e 2d       	mov	r20, r14
 a4e:	6f 2d       	mov	r22, r15
 a50:	ce 01       	movw	r24, r28
 a52:	0e 94 3e 02 	call	0x47c	; 0x47c <handle_State>
}
 a56:	df 91       	pop	r29
 a58:	cf 91       	pop	r28
 a5a:	1f 91       	pop	r17
 a5c:	0f 91       	pop	r16
 a5e:	ff 90       	pop	r15
 a60:	ef 90       	pop	r14
 a62:	08 95       	ret

Disassembly of section .text.UART_Transmit_State:

00000af0 <UART_Transmit_State>:
	}
	//stop fan	
}

void UART_Transmit_State(const temp T,uint8_t *bot1f){
	if (T>40 && T<=50 && *bot1f==1)
 af0:	9c 01       	movw	r18, r24
 af2:	29 52       	subi	r18, 0x29	; 41
 af4:	31 09       	sbc	r19, r1
 af6:	2a 30       	cpi	r18, 0x0A	; 10
 af8:	31 05       	cpc	r19, r1
 afa:	48 f4       	brcc	.+18     	; 0xb0e <UART_Transmit_State+0x1e>
 afc:	fb 01       	movw	r30, r22
 afe:	20 81       	ld	r18, Z
 b00:	21 30       	cpi	r18, 0x01	; 1
 b02:	29 f4       	brne	.+10     	; 0xb0e <UART_Transmit_State+0x1e>
	{	
		//send the off signal
		uart_status x=UART_Transmit_Word(Off_Mes);
 b04:	8f ef       	ldi	r24, 0xFF	; 255
 b06:	90 e0       	ldi	r25, 0x00	; 0
 b08:	0e 94 c0 05 	call	0xb80	; 0xb80 <UART_Transmit_Word>
	//stop fan	
}

void UART_Transmit_State(const temp T,uint8_t *bot1f){
	if (T>40 && T<=50 && *bot1f==1)
	{	
 b0c:	08 95       	ret
		//send the off signal
		uart_status x=UART_Transmit_Word(Off_Mes);
	}
	else{
		/* Reset the flag	*/
		*bot1f=0;
 b0e:	fb 01       	movw	r30, r22
 b10:	10 82       	st	Z, r1
		uart_status x=UART_Transmit_Word(T);
 b12:	0e 94 c0 05 	call	0xb80	; 0xb80 <UART_Transmit_Word>
 b16:	08 95       	ret

Disassembly of section .text.UART_Receive_Speed:

00000a94 <UART_Receive_Speed>:
	}
}

void UART_Receive_Speed(uint8_t* Speed){
 a94:	0f 93       	push	r16
 a96:	1f 93       	push	r17
 a98:	cf 93       	push	r28
 a9a:	df 93       	push	r29
 a9c:	0f 92       	push	r0
 a9e:	cd b7       	in	r28, 0x3d	; 61
 aa0:	de b7       	in	r29, 0x3e	; 62
 aa2:	8c 01       	movw	r16, r24
	uint8_t temp_Speed;
	uart_status s	=	UART_Receive_Character(&temp_Speed); 
 aa4:	ce 01       	movw	r24, r28
 aa6:	01 96       	adiw	r24, 0x01	; 1
 aa8:	0e 94 db 05 	call	0xbb6	; 0xbb6 <UART_Receive_Character>
	if (s==UART_OK)
 aac:	81 30       	cpi	r24, 0x01	; 1
 aae:	19 f4       	brne	.+6      	; 0xab6 <UART_Receive_Speed+0x22>
	{
		*Speed=temp_Speed;
 ab0:	89 81       	ldd	r24, Y+1	; 0x01
 ab2:	f8 01       	movw	r30, r16
 ab4:	80 83       	st	Z, r24
	}
 ab6:	0f 90       	pop	r0
 ab8:	df 91       	pop	r29
 aba:	cf 91       	pop	r28
 abc:	1f 91       	pop	r17
 abe:	0f 91       	pop	r16
 ac0:	08 95       	ret

Disassembly of section .text.Initialize_TEMP_SENSOR:

00000c60 <Initialize_TEMP_SENSOR>:

#include "LM35_TMP_Sensor_Private.h"

void Initialize_TEMP_SENSOR(void)
{
	DIO_SetPinDirection(TEMP_SEN_PORT, TEMP_SEN_PIN, DIO_OUTPUT);
 c60:	41 e0       	ldi	r20, 0x01	; 1
 c62:	60 e0       	ldi	r22, 0x00	; 0
 c64:	80 e0       	ldi	r24, 0x00	; 0
 c66:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <DIO_SetPinDirection>
 c6a:	08 95       	ret

Disassembly of section .text.Read_TEMP_SENSOR:

00000a64 <Read_TEMP_SENSOR>:
}

temp Read_TEMP_SENSOR(void){
	uint16_t temp_volt=ADC_Read(TEMP_SEN_PIN);
 a64:	80 e0       	ldi	r24, 0x00	; 0
 a66:	0e 94 ad 03 	call	0x75a	; 0x75a <ADC_Read>
	temp temp_read = temp_volt*500.0/1024.0 ;
 a6a:	bc 01       	movw	r22, r24
 a6c:	80 e0       	ldi	r24, 0x00	; 0
 a6e:	90 e0       	ldi	r25, 0x00	; 0
 a70:	0e 94 35 03 	call	0x66a	; 0x66a <__floatunsisf>
 a74:	20 e0       	ldi	r18, 0x00	; 0
 a76:	30 e0       	ldi	r19, 0x00	; 0
 a78:	4a ef       	ldi	r20, 0xFA	; 250
 a7a:	53 e4       	ldi	r21, 0x43	; 67
 a7c:	0e 94 51 06 	call	0xca2	; 0xca2 <__mulsf3>
 a80:	20 e0       	ldi	r18, 0x00	; 0
 a82:	30 e0       	ldi	r19, 0x00	; 0
 a84:	40 e8       	ldi	r20, 0x80	; 128
 a86:	5a e3       	ldi	r21, 0x3A	; 58
 a88:	0e 94 51 06 	call	0xca2	; 0xca2 <__mulsf3>
 a8c:	0e 94 e7 03 	call	0x7ce	; 0x7ce <__fixunssfsi>
	return temp_read;
 a90:	cb 01       	movw	r24, r22
 a92:	08 95       	ret

Disassembly of section .text.DC_Initialize:

00000884 <DC_Initialize>:

#include "DC_Private.h"

void DC_Initialize(dc_motor motor)
{	
	switch(motor)
 884:	88 23       	and	r24, r24
 886:	19 f0       	breq	.+6      	; 0x88e <DC_Initialize+0xa>
 888:	81 30       	cpi	r24, 0x01	; 1
 88a:	a1 f0       	breq	.+40     	; 0x8b4 <DC_Initialize+0x30>
 88c:	08 95       	ret
	{
		case DC_Motor1:
		DIO_SetPinDirection(DC_Enable_Port, DC_Enable1_Pin, DC_OUTPUT);
 88e:	41 e0       	ldi	r20, 0x01	; 1
 890:	63 e0       	ldi	r22, 0x03	; 3
 892:	81 e0       	ldi	r24, 0x01	; 1
 894:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <DIO_SetPinDirection>
		DIO_SetPinDirection(DC_Motor_Port, DC_Motor1_A1, DC_OUTPUT);
 898:	41 e0       	ldi	r20, 0x01	; 1
 89a:	61 e0       	ldi	r22, 0x01	; 1
 89c:	82 e0       	ldi	r24, 0x02	; 2
 89e:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <DIO_SetPinDirection>
		DIO_SetPinDirection(DC_Motor_Port, DC_Motor1_A2, DC_OUTPUT);
 8a2:	41 e0       	ldi	r20, 0x01	; 1
 8a4:	62 e0       	ldi	r22, 0x02	; 2
 8a6:	82 e0       	ldi	r24, 0x02	; 2
 8a8:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <DIO_SetPinDirection>
		TCNT0 = 0;			/* Set timer0 count zero */
 8ac:	12 be       	out	0x32, r1	; 50
		TCCR0 = (1<<WGM00)|(1<<WGM01)|(1<<COM01)|(1<<CS00)|(1<<CS01);/* Set Fast PWM with Fosc/64 Timer0 clock */
 8ae:	8b e6       	ldi	r24, 0x6B	; 107
 8b0:	83 bf       	out	0x33, r24	; 51
		break;
 8b2:	08 95       	ret
		case DC_Motor2:
		DIO_SetPinDirection(DC_Enable_Port, DC_Enable2_Pin, DC_OUTPUT);
 8b4:	41 e0       	ldi	r20, 0x01	; 1
 8b6:	62 e0       	ldi	r22, 0x02	; 2
 8b8:	81 e0       	ldi	r24, 0x01	; 1
 8ba:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <DIO_SetPinDirection>
		DIO_SetPinDirection(DC_Motor_Port, DC_Motor2_A3, DC_OUTPUT);
 8be:	41 e0       	ldi	r20, 0x01	; 1
 8c0:	62 e0       	ldi	r22, 0x02	; 2
 8c2:	82 e0       	ldi	r24, 0x02	; 2
 8c4:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <DIO_SetPinDirection>
		DIO_SetPinDirection(DC_Motor_Port, DC_Motor2_A4, DC_OUTPUT);
 8c8:	41 e0       	ldi	r20, 0x01	; 1
 8ca:	62 e0       	ldi	r22, 0x02	; 2
 8cc:	82 e0       	ldi	r24, 0x02	; 2
 8ce:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <DIO_SetPinDirection>
 8d2:	08 95       	ret

Disassembly of section .text.DC_Start:

000005da <DC_Start>:
	}
	
}

void DC_Start(dc_motor motor, dc_motor_direction direction)
{	
 5da:	cf 93       	push	r28
 5dc:	c6 2f       	mov	r28, r22
	switch(motor)
 5de:	88 23       	and	r24, r24
 5e0:	19 f0       	breq	.+6      	; 0x5e8 <DC_Start+0xe>
 5e2:	81 30       	cpi	r24, 0x01	; 1
 5e4:	09 f1       	breq	.+66     	; 0x628 <DC_Start+0x4e>
 5e6:	3f c0       	rjmp	.+126    	; 0x666 <DC_Start+0x8c>
	{
		case DC_Motor1:
		DIO_SetPinValue(DC_Enable_Port, DC_Enable1_Pin, DC_HIGH);
 5e8:	41 e0       	ldi	r20, 0x01	; 1
 5ea:	63 e0       	ldi	r22, 0x03	; 3
 5ec:	81 e0       	ldi	r24, 0x01	; 1
 5ee:	0e 94 63 01 	call	0x2c6	; 0x2c6 <DIO_SetPinValue>
		switch(direction)
 5f2:	cc 23       	and	r28, r28
 5f4:	19 f0       	breq	.+6      	; 0x5fc <DC_Start+0x22>
 5f6:	c1 30       	cpi	r28, 0x01	; 1
 5f8:	61 f0       	breq	.+24     	; 0x612 <DC_Start+0x38>
 5fa:	35 c0       	rjmp	.+106    	; 0x666 <DC_Start+0x8c>
		{
			case DC_CW:
			DIO_SetPinValue(DC_Motor_Port, DC_Motor1_A1, DC_HIGH);
 5fc:	41 e0       	ldi	r20, 0x01	; 1
 5fe:	61 e0       	ldi	r22, 0x01	; 1
 600:	82 e0       	ldi	r24, 0x02	; 2
 602:	0e 94 63 01 	call	0x2c6	; 0x2c6 <DIO_SetPinValue>
			DIO_SetPinValue(DC_Motor_Port, DC_Motor1_A2, DC_LOW);
 606:	40 e0       	ldi	r20, 0x00	; 0
 608:	62 e0       	ldi	r22, 0x02	; 2
 60a:	82 e0       	ldi	r24, 0x02	; 2
 60c:	0e 94 63 01 	call	0x2c6	; 0x2c6 <DIO_SetPinValue>
			break;
 610:	2a c0       	rjmp	.+84     	; 0x666 <DC_Start+0x8c>
			case DC_CCW:
			DIO_SetPinValue(DC_Motor_Port, DC_Motor1_A1, DC_LOW);
 612:	40 e0       	ldi	r20, 0x00	; 0
 614:	61 e0       	ldi	r22, 0x01	; 1
 616:	82 e0       	ldi	r24, 0x02	; 2
 618:	0e 94 63 01 	call	0x2c6	; 0x2c6 <DIO_SetPinValue>
			DIO_SetPinValue(DC_Motor_Port, DC_Motor1_A2, DC_HIGH);
 61c:	41 e0       	ldi	r20, 0x01	; 1
 61e:	62 e0       	ldi	r22, 0x02	; 2
 620:	82 e0       	ldi	r24, 0x02	; 2
 622:	0e 94 63 01 	call	0x2c6	; 0x2c6 <DIO_SetPinValue>
			break;
 626:	1f c0       	rjmp	.+62     	; 0x666 <DC_Start+0x8c>
		}
		break;
		case DC_Motor2:
		DIO_SetPinValue(DC_Enable_Port, DC_Enable2_Pin, DC_HIGH);
 628:	41 e0       	ldi	r20, 0x01	; 1
 62a:	62 e0       	ldi	r22, 0x02	; 2
 62c:	81 e0       	ldi	r24, 0x01	; 1
 62e:	0e 94 63 01 	call	0x2c6	; 0x2c6 <DIO_SetPinValue>
		switch(direction)
 632:	cc 23       	and	r28, r28
 634:	19 f0       	breq	.+6      	; 0x63c <DC_Start+0x62>
 636:	c1 30       	cpi	r28, 0x01	; 1
 638:	61 f0       	breq	.+24     	; 0x652 <DC_Start+0x78>
 63a:	15 c0       	rjmp	.+42     	; 0x666 <DC_Start+0x8c>
		{
			case DC_CW:
			DIO_SetPinValue(DC_Motor_Port, DC_Motor2_A3, DC_HIGH);
 63c:	41 e0       	ldi	r20, 0x01	; 1
 63e:	62 e0       	ldi	r22, 0x02	; 2
 640:	82 e0       	ldi	r24, 0x02	; 2
 642:	0e 94 63 01 	call	0x2c6	; 0x2c6 <DIO_SetPinValue>
			DIO_SetPinValue(DC_Motor_Port, DC_Motor2_A4, DC_LOW);
 646:	40 e0       	ldi	r20, 0x00	; 0
 648:	62 e0       	ldi	r22, 0x02	; 2
 64a:	82 e0       	ldi	r24, 0x02	; 2
 64c:	0e 94 63 01 	call	0x2c6	; 0x2c6 <DIO_SetPinValue>
			break;
 650:	0a c0       	rjmp	.+20     	; 0x666 <DC_Start+0x8c>
			case DC_CCW:
			DIO_SetPinValue(DC_Motor_Port, DC_Motor2_A3, DC_LOW);
 652:	40 e0       	ldi	r20, 0x00	; 0
 654:	62 e0       	ldi	r22, 0x02	; 2
 656:	82 e0       	ldi	r24, 0x02	; 2
 658:	0e 94 63 01 	call	0x2c6	; 0x2c6 <DIO_SetPinValue>
			DIO_SetPinValue(DC_Motor_Port, DC_Motor2_A4, DC_HIGH);
 65c:	41 e0       	ldi	r20, 0x01	; 1
 65e:	62 e0       	ldi	r22, 0x02	; 2
 660:	82 e0       	ldi	r24, 0x02	; 2
 662:	0e 94 63 01 	call	0x2c6	; 0x2c6 <DIO_SetPinValue>
			break;
		}
		break;
	}
}
 666:	cf 91       	pop	r28
 668:	08 95       	ret

Disassembly of section .text.DC_Stop:

000008d4 <DC_Stop>:

void DC_Stop(dc_motor motor)
{
	switch(motor)
 8d4:	88 23       	and	r24, r24
 8d6:	19 f0       	breq	.+6      	; 0x8de <DC_Stop+0xa>
 8d8:	81 30       	cpi	r24, 0x01	; 1
 8da:	89 f0       	breq	.+34     	; 0x8fe <DC_Stop+0x2a>
 8dc:	08 95       	ret
	{
		case DC_Motor1:
		DIO_SetPinValue(DC_Enable_Port, DC_Enable1_Pin, DC_LOW);
 8de:	40 e0       	ldi	r20, 0x00	; 0
 8e0:	63 e0       	ldi	r22, 0x03	; 3
 8e2:	81 e0       	ldi	r24, 0x01	; 1
 8e4:	0e 94 63 01 	call	0x2c6	; 0x2c6 <DIO_SetPinValue>
		DIO_SetPinValue(DC_Motor_Port, DC_Motor1_A1, DC_LOW);
 8e8:	40 e0       	ldi	r20, 0x00	; 0
 8ea:	61 e0       	ldi	r22, 0x01	; 1
 8ec:	82 e0       	ldi	r24, 0x02	; 2
 8ee:	0e 94 63 01 	call	0x2c6	; 0x2c6 <DIO_SetPinValue>
		DIO_SetPinValue(DC_Motor_Port, DC_Motor1_A2, DC_LOW);
 8f2:	40 e0       	ldi	r20, 0x00	; 0
 8f4:	62 e0       	ldi	r22, 0x02	; 2
 8f6:	82 e0       	ldi	r24, 0x02	; 2
 8f8:	0e 94 63 01 	call	0x2c6	; 0x2c6 <DIO_SetPinValue>
		break;
 8fc:	08 95       	ret
		case DC_Motor2:
		DIO_SetPinValue(DC_Enable_Port, DC_Enable2_Pin, DC_LOW);
 8fe:	40 e0       	ldi	r20, 0x00	; 0
 900:	62 e0       	ldi	r22, 0x02	; 2
 902:	81 e0       	ldi	r24, 0x01	; 1
 904:	0e 94 63 01 	call	0x2c6	; 0x2c6 <DIO_SetPinValue>
		DIO_SetPinValue(DC_Motor_Port, DC_Motor2_A3, DC_LOW);
 908:	40 e0       	ldi	r20, 0x00	; 0
 90a:	62 e0       	ldi	r22, 0x02	; 2
 90c:	82 e0       	ldi	r24, 0x02	; 2
 90e:	0e 94 63 01 	call	0x2c6	; 0x2c6 <DIO_SetPinValue>
		DIO_SetPinValue(DC_Motor_Port, DC_Motor2_A4, DC_LOW);
 912:	40 e0       	ldi	r20, 0x00	; 0
 914:	62 e0       	ldi	r22, 0x02	; 2
 916:	82 e0       	ldi	r24, 0x02	; 2
 918:	0e 94 63 01 	call	0x2c6	; 0x2c6 <DIO_SetPinValue>
 91c:	08 95       	ret

Disassembly of section .text.DC_Change_Speed:

00000b18 <DC_Change_Speed>:
		break;
	}
}

void DC_Change_Speed(dc_motor motor,uint16_t speed)
{	switch (motor){
 b18:	88 23       	and	r24, r24
 b1a:	19 f0       	breq	.+6      	; 0xb22 <DC_Change_Speed+0xa>
 b1c:	81 30       	cpi	r24, 0x01	; 1
 b1e:	39 f0       	breq	.+14     	; 0xb2e <DC_Change_Speed+0x16>
 b20:	08 95       	ret
		case DC_Motor1:
			OCR0 = speed/4;
 b22:	76 95       	lsr	r23
 b24:	67 95       	ror	r22
 b26:	76 95       	lsr	r23
 b28:	67 95       	ror	r22
 b2a:	6c bf       	out	0x3c, r22	; 60
		break;
 b2c:	08 95       	ret
		case DC_Motor2:
			OCR1A = speed/4;
 b2e:	76 95       	lsr	r23
 b30:	67 95       	ror	r22
 b32:	76 95       	lsr	r23
 b34:	67 95       	ror	r22
 b36:	7b bd       	out	0x2b, r23	; 43
 b38:	6a bd       	out	0x2a, r22	; 42
 b3a:	08 95       	ret

Disassembly of section .text.main:

00000542 <main>:
uint8_t Speed_Scale=1;



int main(void)
{	
 542:	0f 93       	push	r16
 544:	cf 93       	push	r28
 546:	df 93       	push	r29
	/*		Initializations		*/
	temp temperature=0;
	dc_motor DC_fan1=DC_Motor1;
	DC_Initialize(DC_fan1);
 548:	80 e0       	ldi	r24, 0x00	; 0
 54a:	0e 94 42 04 	call	0x884	; 0x884 <DC_Initialize>
	Initialize_E2PROM_State();
 54e:	0e 94 e7 05 	call	0xbce	; 0xbce <Initialize_E2PROM_State>
	Initialize_TEMP_SENSOR();
 552:	0e 94 30 06 	call	0xc60	; 0xc60 <Initialize_TEMP_SENSOR>
	ADC_Initialize(5,1024);
 556:	60 e0       	ldi	r22, 0x00	; 0
 558:	85 e0       	ldi	r24, 0x05	; 5
 55a:	0e 94 0e 06 	call	0xc1c	; 0xc1c <ADC_Initialize>
	DIO_SetPinDirection(BOT1_PORT,BOT1_PIN,DIO_INPUT); //push button 
 55e:	8b b3       	in	r24, 0x1b	; 27
 560:	40 e0       	ldi	r20, 0x00	; 0
 562:	60 e0       	ldi	r22, 0x00	; 0
 564:	0e 94 f2 00 	call	0x1e4	; 0x1e4 <DIO_SetPinDirection>
	
	uart_status UART_State= UART_Initialize_WithoutInterrupt(UART_9600,Synchronous, Disable , Bits_8, Bit_1);
 568:	00 e0       	ldi	r16, 0x00	; 0
 56a:	23 e0       	ldi	r18, 0x03	; 3
 56c:	40 e0       	ldi	r20, 0x00	; 0
 56e:	61 e0       	ldi	r22, 0x01	; 1
 570:	80 e6       	ldi	r24, 0x60	; 96
 572:	90 e0       	ldi	r25, 0x00	; 0
 574:	0e 94 62 00 	call	0xc4	; 0xc4 <_etext>
	if(UART_State==UART_NOK){
 578:	88 23       	and	r24, r24
 57a:	49 f1       	breq	.+82     	; 0x5ce <main+0x8c>
		return 0;
	}

	External_Interrupt0_Initalize(INT0_RISING);
 57c:	82 e0       	ldi	r24, 0x02	; 2
 57e:	0e 94 16 04 	call	0x82c	; 0x82c <External_Interrupt0_Initalize>
	/*
	Timer_Init();
	*/
	
	// Read initial state from EEPROM
	uint8_t x= Read_E2PROM_State();
 582:	0e 94 2a 06 	call	0xc54	; 0xc54 <Read_E2PROM_State>
	if (x==0)
 586:	81 11       	cpse	r24, r1
 588:	03 c0       	rjmp	.+6      	; 0x590 <main+0x4e>
	{
		DC_Start(DC_fan1,DC_CW);
 58a:	60 e0       	ldi	r22, 0x00	; 0
 58c:	0e 94 ed 02 	call	0x5da	; 0x5da <DC_Start>
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 590:	8f e1       	ldi	r24, 0x1F	; 31
 592:	9e e4       	ldi	r25, 0x4E	; 78
 594:	01 97       	sbiw	r24, 0x01	; 1
 596:	f1 f7       	brne	.-4      	; 0x594 <main+0x52>
 598:	00 c0       	rjmp	.+0      	; 0x59a <main+0x58>
 59a:	00 00       	nop
	_delay_ms(10);

	/*	Main	Code	*/
    while(1)
    {	
		temperature=Read_TEMP_SENSOR();
 59c:	0e 94 32 05 	call	0xa64	; 0xa64 <Read_TEMP_SENSOR>
 5a0:	ec 01       	movw	r28, r24
		
		/* Send the message (Speed)	*/
		UART_Transmit_State(temperature,&buttonPressed);
 5a2:	64 e6       	ldi	r22, 0x64	; 100
 5a4:	70 e0       	ldi	r23, 0x00	; 0
 5a6:	0e 94 78 05 	call	0xaf0	; 0xaf0 <UART_Transmit_State>
		
		/* Recieve the message (Speed)	*/
		UART_Receive_Speed(&Speed_Scale);
 5aa:	81 e6       	ldi	r24, 0x61	; 97
 5ac:	90 e0       	ldi	r25, 0x00	; 0
 5ae:	0e 94 4a 05 	call	0xa94	; 0xa94 <UART_Receive_Speed>
		V++;
 5b2:	80 91 62 00 	lds	r24, 0x0062	; 0x800062 <V>
 5b6:	8f 5f       	subi	r24, 0xFF	; 255
 5b8:	80 93 62 00 	sts	0x0062, r24	; 0x800062 <V>
		handle_event(temperature,DC_fan1,Speed_Scale,&currentState);
 5bc:	25 e6       	ldi	r18, 0x65	; 101
 5be:	30 e0       	ldi	r19, 0x00	; 0
 5c0:	40 91 61 00 	lds	r20, 0x0061	; 0x800061 <Speed_Scale>
 5c4:	60 e0       	ldi	r22, 0x00	; 0
 5c6:	ce 01       	movw	r24, r28
 5c8:	0e 94 18 05 	call	0xa30	; 0xa30 <handle_event>
 5cc:	e7 cf       	rjmp	.-50     	; 0x59c <main+0x5a>

    }
}
 5ce:	80 e0       	ldi	r24, 0x00	; 0
 5d0:	90 e0       	ldi	r25, 0x00	; 0
 5d2:	df 91       	pop	r29
 5d4:	cf 91       	pop	r28
 5d6:	0f 91       	pop	r16
 5d8:	08 95       	ret

Disassembly of section .text.__vector_1:

000009ee <__vector_1>:

/*	Interrupt Service Routine for INT0 (bot1)	 */
ISR(INT0_vect)
{
 9ee:	1f 92       	push	r1
 9f0:	0f 92       	push	r0
 9f2:	0f b6       	in	r0, 0x3f	; 63
 9f4:	0f 92       	push	r0
 9f6:	11 24       	eor	r1, r1
 9f8:	2f 93       	push	r18
 9fa:	8f 93       	push	r24
 9fc:	9f 93       	push	r25
	 y++;
 9fe:	80 91 63 00 	lds	r24, 0x0063	; 0x800063 <y>
 a02:	8f 5f       	subi	r24, 0xFF	; 255
 a04:	80 93 63 00 	sts	0x0063, r24	; 0x800063 <y>
	 buttonPressed = 1;		/* Set the flag */
 a08:	81 e0       	ldi	r24, 0x01	; 1
 a0a:	80 93 64 00 	sts	0x0064, r24	; 0x800064 <buttonPressed>
 a0e:	2f e7       	ldi	r18, 0x7F	; 127
 a10:	88 e3       	ldi	r24, 0x38	; 56
 a12:	91 e0       	ldi	r25, 0x01	; 1
 a14:	21 50       	subi	r18, 0x01	; 1
 a16:	80 40       	sbci	r24, 0x00	; 0
 a18:	90 40       	sbci	r25, 0x00	; 0
 a1a:	e1 f7       	brne	.-8      	; 0xa14 <__vector_1+0x26>
 a1c:	00 c0       	rjmp	.+0      	; 0xa1e <__vector_1+0x30>
 a1e:	00 00       	nop
	_delay_ms(50);  	/* Software debouncing control delay */
 a20:	9f 91       	pop	r25
 a22:	8f 91       	pop	r24
 a24:	2f 91       	pop	r18
 a26:	0f 90       	pop	r0
 a28:	0f be       	out	0x3f, r0	; 63
 a2a:	0f 90       	pop	r0
 a2c:	1f 90       	pop	r1
 a2e:	18 95       	reti

Disassembly of section .text.ADC_Initialize:

00000c1c <ADC_Initialize>:

#include "ADC_Private.h"

void ADC_Initialize(adc_vref voltage , adc_prescaler prescaler)
{
	ADMUX |= 0x40;
 c1c:	87 b1       	in	r24, 0x07	; 7
 c1e:	80 64       	ori	r24, 0x40	; 64
 c20:	87 b9       	out	0x07, r24	; 7
	ADCSRA |= 0xA7;
 c22:	86 b1       	in	r24, 0x06	; 6
 c24:	87 6a       	ori	r24, 0xA7	; 167
 c26:	86 b9       	out	0x06, r24	; 6
 c28:	08 95       	ret

Disassembly of section .text.ADC_Read:

0000075a <ADC_Read>:
}

uint16_t ADC_Read(adc_channel channel)
{
 75a:	e8 2f       	mov	r30, r24
	uint16_t val = 0;

	// Clear the ADC result register by reading it once
	uint16_t dummy = ADC_VAL;
 75c:	84 b1       	in	r24, 0x04	; 4
 75e:	95 b1       	in	r25, 0x05	; 5

	// Select the ADC channel
	switch (channel)
 760:	8e 2f       	mov	r24, r30
 762:	90 e0       	ldi	r25, 0x00	; 0
 764:	88 30       	cpi	r24, 0x08	; 8
 766:	91 05       	cpc	r25, r1
 768:	50 f5       	brcc	.+84     	; 0x7be <ADC_Read+0x64>
 76a:	fc 01       	movw	r30, r24
 76c:	e6 5d       	subi	r30, 0xD6	; 214
 76e:	ff 4f       	sbci	r31, 0xFF	; 255
 770:	0c 94 3c 06 	jmp	0xc78	; 0xc78 <__tablejump2__>
	{
		case ADC_0:
		ADMUX = (ADMUX & 0xF8) | 0x00; // Clear the channel bits and set ADC0
 774:	87 b1       	in	r24, 0x07	; 7
 776:	88 7f       	andi	r24, 0xF8	; 248
 778:	87 b9       	out	0x07, r24	; 7
		break;
 77a:	21 c0       	rjmp	.+66     	; 0x7be <ADC_Read+0x64>
		case ADC_1:
		ADMUX = (ADMUX & 0xF8) | 0x01; // Clear the channel bits and set ADC1
 77c:	87 b1       	in	r24, 0x07	; 7
 77e:	88 7f       	andi	r24, 0xF8	; 248
 780:	81 60       	ori	r24, 0x01	; 1
 782:	87 b9       	out	0x07, r24	; 7
		break;
 784:	1c c0       	rjmp	.+56     	; 0x7be <ADC_Read+0x64>
		case ADC_2:
		ADMUX = (ADMUX & 0xF8) | 0x02; // Clear the channel bits and set ADC2
 786:	87 b1       	in	r24, 0x07	; 7
 788:	88 7f       	andi	r24, 0xF8	; 248
 78a:	82 60       	ori	r24, 0x02	; 2
 78c:	87 b9       	out	0x07, r24	; 7
		break;
 78e:	17 c0       	rjmp	.+46     	; 0x7be <ADC_Read+0x64>
		case ADC_3:
		ADMUX = (ADMUX & 0xF8) | 0x03; // Clear the channel bits and set ADC3
 790:	87 b1       	in	r24, 0x07	; 7
 792:	88 7f       	andi	r24, 0xF8	; 248
 794:	83 60       	ori	r24, 0x03	; 3
 796:	87 b9       	out	0x07, r24	; 7
		break;
 798:	12 c0       	rjmp	.+36     	; 0x7be <ADC_Read+0x64>
		case ADC_4:
		ADMUX = (ADMUX & 0xF8) | 0x04; // Clear the channel bits and set ADC4
 79a:	87 b1       	in	r24, 0x07	; 7
 79c:	88 7f       	andi	r24, 0xF8	; 248
 79e:	84 60       	ori	r24, 0x04	; 4
 7a0:	87 b9       	out	0x07, r24	; 7
		break;
 7a2:	0d c0       	rjmp	.+26     	; 0x7be <ADC_Read+0x64>
		case ADC_5:
		ADMUX = (ADMUX & 0xF8) | 0x05; // Clear the channel bits and set ADC5
 7a4:	87 b1       	in	r24, 0x07	; 7
 7a6:	88 7f       	andi	r24, 0xF8	; 248
 7a8:	85 60       	ori	r24, 0x05	; 5
 7aa:	87 b9       	out	0x07, r24	; 7
		break;
 7ac:	08 c0       	rjmp	.+16     	; 0x7be <ADC_Read+0x64>
		case ADC_6:
		ADMUX = (ADMUX & 0xF8) | 0x06; // Clear the channel bits and set ADC6
 7ae:	87 b1       	in	r24, 0x07	; 7
 7b0:	88 7f       	andi	r24, 0xF8	; 248
 7b2:	86 60       	ori	r24, 0x06	; 6
 7b4:	87 b9       	out	0x07, r24	; 7
		break;
 7b6:	03 c0       	rjmp	.+6      	; 0x7be <ADC_Read+0x64>
		case ADC_7:
		ADMUX = (ADMUX & 0xF8) | 0x07; // Clear the channel bits and set ADC7
 7b8:	87 b1       	in	r24, 0x07	; 7
 7ba:	87 60       	ori	r24, 0x07	; 7
 7bc:	87 b9       	out	0x07, r24	; 7
		break;
	}

	// Start ADC conversion
	ADCSRA |= (1 << ADSC);
 7be:	86 b1       	in	r24, 0x06	; 6
 7c0:	80 64       	ori	r24, 0x40	; 64
 7c2:	86 b9       	out	0x06, r24	; 6

	// Wait for conversion to complete
	while (ADCSRA & (1 << ADSC));
 7c4:	36 99       	sbic	0x06, 6	; 6
 7c6:	fe cf       	rjmp	.-4      	; 0x7c4 <ADC_Read+0x6a>

	// Read the converted value
	val = ADC_VAL;
 7c8:	84 b1       	in	r24, 0x04	; 4
 7ca:	95 b1       	in	r25, 0x05	; 5

	return val;
}
 7cc:	08 95       	ret

Disassembly of section .text.DIO_SetPinDirection:

000001e4 <DIO_SetPinDirection>:
#include "DIO_Private.h"

/*------------------------PINS---------------------------*/
void DIO_SetPinDirection(port Port, pin Pin, state State)
{
	switch(State)
 1e4:	44 23       	and	r20, r20
 1e6:	19 f0       	breq	.+6      	; 0x1ee <DIO_SetPinDirection+0xa>
 1e8:	41 30       	cpi	r20, 0x01	; 1
 1ea:	c9 f1       	breq	.+114    	; 0x25e <DIO_SetPinDirection+0x7a>
 1ec:	08 95       	ret
	{
		case DIO_INPUT:
		switch (Port)
 1ee:	81 30       	cpi	r24, 0x01	; 1
 1f0:	91 f0       	breq	.+36     	; 0x216 <DIO_SetPinDirection+0x32>
 1f2:	28 f0       	brcs	.+10     	; 0x1fe <DIO_SetPinDirection+0x1a>
 1f4:	82 30       	cpi	r24, 0x02	; 2
 1f6:	d9 f0       	breq	.+54     	; 0x22e <DIO_SetPinDirection+0x4a>
 1f8:	83 30       	cpi	r24, 0x03	; 3
 1fa:	29 f1       	breq	.+74     	; 0x246 <DIO_SetPinDirection+0x62>
 1fc:	08 95       	ret
		{
			case DIO_PORTA:
			CLR_BIT(DDRA, Pin);
 1fe:	2a b3       	in	r18, 0x1a	; 26
 200:	81 e0       	ldi	r24, 0x01	; 1
 202:	90 e0       	ldi	r25, 0x00	; 0
 204:	02 c0       	rjmp	.+4      	; 0x20a <DIO_SetPinDirection+0x26>
 206:	88 0f       	add	r24, r24
 208:	99 1f       	adc	r25, r25
 20a:	6a 95       	dec	r22
 20c:	e2 f7       	brpl	.-8      	; 0x206 <DIO_SetPinDirection+0x22>
 20e:	80 95       	com	r24
 210:	82 23       	and	r24, r18
 212:	8a bb       	out	0x1a, r24	; 26
			break;
 214:	08 95       	ret
			case DIO_PORTB:
			CLR_BIT(DDRB, Pin);
 216:	27 b3       	in	r18, 0x17	; 23
 218:	81 e0       	ldi	r24, 0x01	; 1
 21a:	90 e0       	ldi	r25, 0x00	; 0
 21c:	02 c0       	rjmp	.+4      	; 0x222 <DIO_SetPinDirection+0x3e>
 21e:	88 0f       	add	r24, r24
 220:	99 1f       	adc	r25, r25
 222:	6a 95       	dec	r22
 224:	e2 f7       	brpl	.-8      	; 0x21e <DIO_SetPinDirection+0x3a>
 226:	80 95       	com	r24
 228:	82 23       	and	r24, r18
 22a:	87 bb       	out	0x17, r24	; 23
			break;
 22c:	08 95       	ret
			case DIO_PORTC:
			CLR_BIT(DDRC, Pin);
 22e:	24 b3       	in	r18, 0x14	; 20
 230:	81 e0       	ldi	r24, 0x01	; 1
 232:	90 e0       	ldi	r25, 0x00	; 0
 234:	02 c0       	rjmp	.+4      	; 0x23a <DIO_SetPinDirection+0x56>
 236:	88 0f       	add	r24, r24
 238:	99 1f       	adc	r25, r25
 23a:	6a 95       	dec	r22
 23c:	e2 f7       	brpl	.-8      	; 0x236 <DIO_SetPinDirection+0x52>
 23e:	80 95       	com	r24
 240:	82 23       	and	r24, r18
 242:	84 bb       	out	0x14, r24	; 20
			break;
 244:	08 95       	ret
			case DIO_PORTD:
			CLR_BIT(DDRD, Pin);
 246:	21 b3       	in	r18, 0x11	; 17
 248:	81 e0       	ldi	r24, 0x01	; 1
 24a:	90 e0       	ldi	r25, 0x00	; 0
 24c:	02 c0       	rjmp	.+4      	; 0x252 <DIO_SetPinDirection+0x6e>
 24e:	88 0f       	add	r24, r24
 250:	99 1f       	adc	r25, r25
 252:	6a 95       	dec	r22
 254:	e2 f7       	brpl	.-8      	; 0x24e <DIO_SetPinDirection+0x6a>
 256:	80 95       	com	r24
 258:	82 23       	and	r24, r18
 25a:	81 bb       	out	0x11, r24	; 17
			break;
 25c:	08 95       	ret
		}
		break;
		case DIO_OUTPUT:
		switch (Port)
 25e:	81 30       	cpi	r24, 0x01	; 1
 260:	89 f0       	breq	.+34     	; 0x284 <DIO_SetPinDirection+0xa0>
 262:	28 f0       	brcs	.+10     	; 0x26e <DIO_SetPinDirection+0x8a>
 264:	82 30       	cpi	r24, 0x02	; 2
 266:	c9 f0       	breq	.+50     	; 0x29a <DIO_SetPinDirection+0xb6>
 268:	83 30       	cpi	r24, 0x03	; 3
 26a:	11 f1       	breq	.+68     	; 0x2b0 <DIO_SetPinDirection+0xcc>
 26c:	08 95       	ret
		{
			case DIO_PORTA:
			SET_BIT(DDRA, Pin);
 26e:	2a b3       	in	r18, 0x1a	; 26
 270:	81 e0       	ldi	r24, 0x01	; 1
 272:	90 e0       	ldi	r25, 0x00	; 0
 274:	02 c0       	rjmp	.+4      	; 0x27a <DIO_SetPinDirection+0x96>
 276:	88 0f       	add	r24, r24
 278:	99 1f       	adc	r25, r25
 27a:	6a 95       	dec	r22
 27c:	e2 f7       	brpl	.-8      	; 0x276 <DIO_SetPinDirection+0x92>
 27e:	82 2b       	or	r24, r18
 280:	8a bb       	out	0x1a, r24	; 26
			break;
 282:	08 95       	ret
			case DIO_PORTB:
			SET_BIT(DDRB, Pin);
 284:	27 b3       	in	r18, 0x17	; 23
 286:	81 e0       	ldi	r24, 0x01	; 1
 288:	90 e0       	ldi	r25, 0x00	; 0
 28a:	02 c0       	rjmp	.+4      	; 0x290 <DIO_SetPinDirection+0xac>
 28c:	88 0f       	add	r24, r24
 28e:	99 1f       	adc	r25, r25
 290:	6a 95       	dec	r22
 292:	e2 f7       	brpl	.-8      	; 0x28c <DIO_SetPinDirection+0xa8>
 294:	82 2b       	or	r24, r18
 296:	87 bb       	out	0x17, r24	; 23
			break;
 298:	08 95       	ret
			case DIO_PORTC:
			SET_BIT(DDRC, Pin);
 29a:	24 b3       	in	r18, 0x14	; 20
 29c:	81 e0       	ldi	r24, 0x01	; 1
 29e:	90 e0       	ldi	r25, 0x00	; 0
 2a0:	02 c0       	rjmp	.+4      	; 0x2a6 <DIO_SetPinDirection+0xc2>
 2a2:	88 0f       	add	r24, r24
 2a4:	99 1f       	adc	r25, r25
 2a6:	6a 95       	dec	r22
 2a8:	e2 f7       	brpl	.-8      	; 0x2a2 <DIO_SetPinDirection+0xbe>
 2aa:	82 2b       	or	r24, r18
 2ac:	84 bb       	out	0x14, r24	; 20
			break;
 2ae:	08 95       	ret
			case DIO_PORTD:
			SET_BIT(DDRD, Pin);
 2b0:	21 b3       	in	r18, 0x11	; 17
 2b2:	81 e0       	ldi	r24, 0x01	; 1
 2b4:	90 e0       	ldi	r25, 0x00	; 0
 2b6:	02 c0       	rjmp	.+4      	; 0x2bc <DIO_SetPinDirection+0xd8>
 2b8:	88 0f       	add	r24, r24
 2ba:	99 1f       	adc	r25, r25
 2bc:	6a 95       	dec	r22
 2be:	e2 f7       	brpl	.-8      	; 0x2b8 <DIO_SetPinDirection+0xd4>
 2c0:	82 2b       	or	r24, r18
 2c2:	81 bb       	out	0x11, r24	; 17
 2c4:	08 95       	ret

Disassembly of section .text.DIO_SetPinValue:

000002c6 <DIO_SetPinValue>:
		break;
	}
}
void DIO_SetPinValue(port Port, pin Pin, status Status)
{
	switch(Status)
 2c6:	44 23       	and	r20, r20
 2c8:	19 f0       	breq	.+6      	; 0x2d0 <DIO_SetPinValue+0xa>
 2ca:	41 30       	cpi	r20, 0x01	; 1
 2cc:	c9 f1       	breq	.+114    	; 0x340 <DIO_SetPinValue+0x7a>
 2ce:	08 95       	ret
	{
		case DIO_LOW:
		switch (Port)
 2d0:	81 30       	cpi	r24, 0x01	; 1
 2d2:	91 f0       	breq	.+36     	; 0x2f8 <DIO_SetPinValue+0x32>
 2d4:	28 f0       	brcs	.+10     	; 0x2e0 <DIO_SetPinValue+0x1a>
 2d6:	82 30       	cpi	r24, 0x02	; 2
 2d8:	d9 f0       	breq	.+54     	; 0x310 <DIO_SetPinValue+0x4a>
 2da:	83 30       	cpi	r24, 0x03	; 3
 2dc:	29 f1       	breq	.+74     	; 0x328 <DIO_SetPinValue+0x62>
 2de:	08 95       	ret
		{
			case DIO_PORTA:
			CLR_BIT(PORTA, Pin);
 2e0:	2b b3       	in	r18, 0x1b	; 27
 2e2:	81 e0       	ldi	r24, 0x01	; 1
 2e4:	90 e0       	ldi	r25, 0x00	; 0
 2e6:	02 c0       	rjmp	.+4      	; 0x2ec <DIO_SetPinValue+0x26>
 2e8:	88 0f       	add	r24, r24
 2ea:	99 1f       	adc	r25, r25
 2ec:	6a 95       	dec	r22
 2ee:	e2 f7       	brpl	.-8      	; 0x2e8 <DIO_SetPinValue+0x22>
 2f0:	80 95       	com	r24
 2f2:	82 23       	and	r24, r18
 2f4:	8b bb       	out	0x1b, r24	; 27
			break;
 2f6:	08 95       	ret
			case DIO_PORTB:
			CLR_BIT(PORTB, Pin);
 2f8:	28 b3       	in	r18, 0x18	; 24
 2fa:	81 e0       	ldi	r24, 0x01	; 1
 2fc:	90 e0       	ldi	r25, 0x00	; 0
 2fe:	02 c0       	rjmp	.+4      	; 0x304 <DIO_SetPinValue+0x3e>
 300:	88 0f       	add	r24, r24
 302:	99 1f       	adc	r25, r25
 304:	6a 95       	dec	r22
 306:	e2 f7       	brpl	.-8      	; 0x300 <DIO_SetPinValue+0x3a>
 308:	80 95       	com	r24
 30a:	82 23       	and	r24, r18
 30c:	88 bb       	out	0x18, r24	; 24
			break;
 30e:	08 95       	ret
			case DIO_PORTC:
			CLR_BIT(PORTC, Pin);
 310:	25 b3       	in	r18, 0x15	; 21
 312:	81 e0       	ldi	r24, 0x01	; 1
 314:	90 e0       	ldi	r25, 0x00	; 0
 316:	02 c0       	rjmp	.+4      	; 0x31c <DIO_SetPinValue+0x56>
 318:	88 0f       	add	r24, r24
 31a:	99 1f       	adc	r25, r25
 31c:	6a 95       	dec	r22
 31e:	e2 f7       	brpl	.-8      	; 0x318 <DIO_SetPinValue+0x52>
 320:	80 95       	com	r24
 322:	82 23       	and	r24, r18
 324:	85 bb       	out	0x15, r24	; 21
			break;
 326:	08 95       	ret
			case DIO_PORTD:
			CLR_BIT(PORTD, Pin);
 328:	22 b3       	in	r18, 0x12	; 18
 32a:	81 e0       	ldi	r24, 0x01	; 1
 32c:	90 e0       	ldi	r25, 0x00	; 0
 32e:	02 c0       	rjmp	.+4      	; 0x334 <DIO_SetPinValue+0x6e>
 330:	88 0f       	add	r24, r24
 332:	99 1f       	adc	r25, r25
 334:	6a 95       	dec	r22
 336:	e2 f7       	brpl	.-8      	; 0x330 <DIO_SetPinValue+0x6a>
 338:	80 95       	com	r24
 33a:	82 23       	and	r24, r18
 33c:	82 bb       	out	0x12, r24	; 18
			break;
 33e:	08 95       	ret
		}
		break;
		case DIO_HIGH:
		switch (Port)
 340:	81 30       	cpi	r24, 0x01	; 1
 342:	89 f0       	breq	.+34     	; 0x366 <DIO_SetPinValue+0xa0>
 344:	28 f0       	brcs	.+10     	; 0x350 <DIO_SetPinValue+0x8a>
 346:	82 30       	cpi	r24, 0x02	; 2
 348:	c9 f0       	breq	.+50     	; 0x37c <DIO_SetPinValue+0xb6>
 34a:	83 30       	cpi	r24, 0x03	; 3
 34c:	11 f1       	breq	.+68     	; 0x392 <DIO_SetPinValue+0xcc>
 34e:	08 95       	ret
		{
			case DIO_PORTA:
			SET_BIT(PORTA, Pin);
 350:	2b b3       	in	r18, 0x1b	; 27
 352:	81 e0       	ldi	r24, 0x01	; 1
 354:	90 e0       	ldi	r25, 0x00	; 0
 356:	02 c0       	rjmp	.+4      	; 0x35c <DIO_SetPinValue+0x96>
 358:	88 0f       	add	r24, r24
 35a:	99 1f       	adc	r25, r25
 35c:	6a 95       	dec	r22
 35e:	e2 f7       	brpl	.-8      	; 0x358 <DIO_SetPinValue+0x92>
 360:	82 2b       	or	r24, r18
 362:	8b bb       	out	0x1b, r24	; 27
			break;
 364:	08 95       	ret
			case DIO_PORTB:
			SET_BIT(PORTB, Pin);
 366:	28 b3       	in	r18, 0x18	; 24
 368:	81 e0       	ldi	r24, 0x01	; 1
 36a:	90 e0       	ldi	r25, 0x00	; 0
 36c:	02 c0       	rjmp	.+4      	; 0x372 <DIO_SetPinValue+0xac>
 36e:	88 0f       	add	r24, r24
 370:	99 1f       	adc	r25, r25
 372:	6a 95       	dec	r22
 374:	e2 f7       	brpl	.-8      	; 0x36e <DIO_SetPinValue+0xa8>
 376:	82 2b       	or	r24, r18
 378:	88 bb       	out	0x18, r24	; 24
			break;
 37a:	08 95       	ret
			case DIO_PORTC:
			SET_BIT(PORTC, Pin);
 37c:	25 b3       	in	r18, 0x15	; 21
 37e:	81 e0       	ldi	r24, 0x01	; 1
 380:	90 e0       	ldi	r25, 0x00	; 0
 382:	02 c0       	rjmp	.+4      	; 0x388 <DIO_SetPinValue+0xc2>
 384:	88 0f       	add	r24, r24
 386:	99 1f       	adc	r25, r25
 388:	6a 95       	dec	r22
 38a:	e2 f7       	brpl	.-8      	; 0x384 <DIO_SetPinValue+0xbe>
 38c:	82 2b       	or	r24, r18
 38e:	85 bb       	out	0x15, r24	; 21
			break;
 390:	08 95       	ret
			case DIO_PORTD:
			SET_BIT(PORTD, Pin);
 392:	22 b3       	in	r18, 0x12	; 18
 394:	81 e0       	ldi	r24, 0x01	; 1
 396:	90 e0       	ldi	r25, 0x00	; 0
 398:	02 c0       	rjmp	.+4      	; 0x39e <DIO_SetPinValue+0xd8>
 39a:	88 0f       	add	r24, r24
 39c:	99 1f       	adc	r25, r25
 39e:	6a 95       	dec	r22
 3a0:	e2 f7       	brpl	.-8      	; 0x39a <DIO_SetPinValue+0xd4>
 3a2:	82 2b       	or	r24, r18
 3a4:	82 bb       	out	0x12, r24	; 18
 3a6:	08 95       	ret

Disassembly of section .text.External_Interrupt0_Initalize:

0000082c <External_Interrupt0_Initalize>:
#include "Interrupt_Private.h"

void External_Interrupt0_Initalize(int0_sense sense)
{
	// Define interrupt pin INT0 as input 
	CLR_BIT(DDRD,2);	
 82c:	91 b3       	in	r25, 0x11	; 17
 82e:	9b 7f       	andi	r25, 0xFB	; 251
 830:	91 bb       	out	0x11, r25	; 17
	// Disable global interrupt while initialization 
	cli();//Clear interrupt, CLR_BIT(SREG,7);
 832:	f8 94       	cli
	// Choose sensing method
	switch(sense)
 834:	81 30       	cpi	r24, 0x01	; 1
 836:	69 f0       	breq	.+26     	; 0x852 <External_Interrupt0_Initalize+0x26>
 838:	28 f0       	brcs	.+10     	; 0x844 <External_Interrupt0_Initalize+0x18>
 83a:	82 30       	cpi	r24, 0x02	; 2
 83c:	c1 f0       	breq	.+48     	; 0x86e <__stack+0xf>
 83e:	83 30       	cpi	r24, 0x03	; 3
 840:	79 f0       	breq	.+30     	; 0x860 <__stack+0x1>
 842:	1b c0       	rjmp	.+54     	; 0x87a <__stack+0x1b>
	{
		case INT0_LOW:
		CLR_BIT(MCUCR, ISC01);CLR_BIT(MCUCR, ISC00);// 0 0
 844:	85 b7       	in	r24, 0x35	; 53
 846:	8d 7f       	andi	r24, 0xFD	; 253
 848:	85 bf       	out	0x35, r24	; 53
 84a:	85 b7       	in	r24, 0x35	; 53
 84c:	8e 7f       	andi	r24, 0xFE	; 254
 84e:	85 bf       	out	0x35, r24	; 53
		break;
 850:	14 c0       	rjmp	.+40     	; 0x87a <__stack+0x1b>
		case INT0_HIGH:
		CLR_BIT(MCUCR, ISC01);SET_BIT(MCUCR, ISC00);// 0 1
 852:	85 b7       	in	r24, 0x35	; 53
 854:	8d 7f       	andi	r24, 0xFD	; 253
 856:	85 bf       	out	0x35, r24	; 53
 858:	85 b7       	in	r24, 0x35	; 53
 85a:	81 60       	ori	r24, 0x01	; 1
 85c:	85 bf       	out	0x35, r24	; 53
		break;
 85e:	0d c0       	rjmp	.+26     	; 0x87a <__stack+0x1b>
		case INT0_FALLING:
		SET_BIT(MCUCR, ISC01);CLR_BIT(MCUCR, ISC00);// 1 0
 860:	85 b7       	in	r24, 0x35	; 53
 862:	82 60       	ori	r24, 0x02	; 2
 864:	85 bf       	out	0x35, r24	; 53
 866:	85 b7       	in	r24, 0x35	; 53
 868:	8e 7f       	andi	r24, 0xFE	; 254
 86a:	85 bf       	out	0x35, r24	; 53
		break;
 86c:	06 c0       	rjmp	.+12     	; 0x87a <__stack+0x1b>
		case INT0_RISING:
		SET_BIT(MCUCR, ISC01);SET_BIT(MCUCR, ISC00);// 1 1
 86e:	85 b7       	in	r24, 0x35	; 53
 870:	82 60       	ori	r24, 0x02	; 2
 872:	85 bf       	out	0x35, r24	; 53
 874:	85 b7       	in	r24, 0x35	; 53
 876:	81 60       	ori	r24, 0x01	; 1
 878:	85 bf       	out	0x35, r24	; 53
		break;
		
	}
	// Enable peripheral interrupt 
	SET_BIT(GICR, INT0);
 87a:	8b b7       	in	r24, 0x3b	; 59
 87c:	80 64       	ori	r24, 0x40	; 64
 87e:	8b bf       	out	0x3b, r24	; 59
	// Enable global interrupt after initialization 
	sei();//Set interrupt, SET_BIT(SREG,7);
 880:	78 94       	sei
 882:	08 95       	ret

Disassembly of section .text.UART_Initialize_WithoutInterrupt:

000000c4 <UART_Initialize_WithoutInterrupt>:
 */ 
#include "UART_Private.h"

//ezay b4t8l polling fe el main mn 8er ma abwz 7aga
uart_status UART_Initialize_WithoutInterrupt(uart_baudrate baudrate, uart_mode mode, uart_parity parity, uart_datalength length, uart_stopbits stop)
{
  c4:	0f 93       	push	r16
	uint16_t UBRR_Val = 0;
	//Define direction of Tx as output
	DDRD |= (1<<PD1);
  c6:	31 b3       	in	r19, 0x11	; 17
  c8:	32 60       	ori	r19, 0x02	; 2
  ca:	31 bb       	out	0x11, r19	; 17
	//Define direction of Rx as input
	DDRD &=~(1<<PD0);
  cc:	31 b3       	in	r19, 0x11	; 17
  ce:	3e 7f       	andi	r19, 0xFE	; 254
  d0:	31 bb       	out	0x11, r19	; 17
	//Enable transmit & receive
	UCSRB |= ((1<<RXEN) | (1<<TXEN));
  d2:	3a b1       	in	r19, 0x0a	; 10
  d4:	38 61       	ori	r19, 0x18	; 24
  d6:	3a b9       	out	0x0a, r19	; 10
	//Choose data length, mode, parity & stop
	switch(mode)
  d8:	66 23       	and	r22, r22
  da:	19 f0       	breq	.+6      	; 0xe2 <UART_Initialize_WithoutInterrupt+0x1e>
  dc:	61 30       	cpi	r22, 0x01	; 1
  de:	29 f0       	breq	.+10     	; 0xea <UART_Initialize_WithoutInterrupt+0x26>
  e0:	07 c0       	rjmp	.+14     	; 0xf0 <UART_Initialize_WithoutInterrupt+0x2c>
	{
		case Asynchronous:
		UCSRC &=~ (1<<URSEL);
  e2:	30 b5       	in	r19, 0x20	; 32
  e4:	3f 77       	andi	r19, 0x7F	; 127
  e6:	30 bd       	out	0x20, r19	; 32
		break;
  e8:	03 c0       	rjmp	.+6      	; 0xf0 <UART_Initialize_WithoutInterrupt+0x2c>
		case Synchronous:
		UCSRC |= (1<<URSEL);
  ea:	30 b5       	in	r19, 0x20	; 32
  ec:	30 68       	ori	r19, 0x80	; 128
  ee:	30 bd       	out	0x20, r19	; 32
		break;
	}
	switch(length)
  f0:	22 30       	cpi	r18, 0x02	; 2
  f2:	f9 f0       	breq	.+62     	; 0x132 <UART_Initialize_WithoutInterrupt+0x6e>
  f4:	28 f4       	brcc	.+10     	; 0x100 <UART_Initialize_WithoutInterrupt+0x3c>
  f6:	22 23       	and	r18, r18
  f8:	41 f0       	breq	.+16     	; 0x10a <UART_Initialize_WithoutInterrupt+0x46>
  fa:	21 30       	cpi	r18, 0x01	; 1
  fc:	81 f0       	breq	.+32     	; 0x11e <UART_Initialize_WithoutInterrupt+0x5a>
  fe:	36 c0       	rjmp	.+108    	; 0x16c <UART_Initialize_WithoutInterrupt+0xa8>
 100:	23 30       	cpi	r18, 0x03	; 3
 102:	09 f1       	breq	.+66     	; 0x146 <UART_Initialize_WithoutInterrupt+0x82>
 104:	24 30       	cpi	r18, 0x04	; 4
 106:	49 f1       	breq	.+82     	; 0x15a <UART_Initialize_WithoutInterrupt+0x96>
 108:	31 c0       	rjmp	.+98     	; 0x16c <UART_Initialize_WithoutInterrupt+0xa8>
	{
		case Bits_5:
		UCSRB &=~ (1<<UCSZ2);
 10a:	2a b1       	in	r18, 0x0a	; 10
 10c:	2b 7f       	andi	r18, 0xFB	; 251
 10e:	2a b9       	out	0x0a, r18	; 10
		UCSRC &=~ (1<<UCSZ1);
 110:	20 b5       	in	r18, 0x20	; 32
 112:	2b 7f       	andi	r18, 0xFB	; 251
 114:	20 bd       	out	0x20, r18	; 32
		UCSRC &=~ (1<<UCSZ0);
 116:	20 b5       	in	r18, 0x20	; 32
 118:	2d 7f       	andi	r18, 0xFD	; 253
 11a:	20 bd       	out	0x20, r18	; 32
		break;
 11c:	27 c0       	rjmp	.+78     	; 0x16c <UART_Initialize_WithoutInterrupt+0xa8>
		case Bits_6:
		UCSRB &=~ (1<<UCSZ2);
 11e:	2a b1       	in	r18, 0x0a	; 10
 120:	2b 7f       	andi	r18, 0xFB	; 251
 122:	2a b9       	out	0x0a, r18	; 10
		UCSRC &=~ (1<<UCSZ1);
 124:	20 b5       	in	r18, 0x20	; 32
 126:	2b 7f       	andi	r18, 0xFB	; 251
 128:	20 bd       	out	0x20, r18	; 32
		UCSRC |= (1<<UCSZ0);
 12a:	20 b5       	in	r18, 0x20	; 32
 12c:	22 60       	ori	r18, 0x02	; 2
 12e:	20 bd       	out	0x20, r18	; 32
		break;
 130:	1d c0       	rjmp	.+58     	; 0x16c <UART_Initialize_WithoutInterrupt+0xa8>
		case Bits_7:
		UCSRB &=~ (1<<UCSZ2);
 132:	2a b1       	in	r18, 0x0a	; 10
 134:	2b 7f       	andi	r18, 0xFB	; 251
 136:	2a b9       	out	0x0a, r18	; 10
		UCSRC |= (1<<UCSZ1);
 138:	20 b5       	in	r18, 0x20	; 32
 13a:	24 60       	ori	r18, 0x04	; 4
 13c:	20 bd       	out	0x20, r18	; 32
		UCSRC &=~ (1<<UCSZ0);
 13e:	20 b5       	in	r18, 0x20	; 32
 140:	2d 7f       	andi	r18, 0xFD	; 253
 142:	20 bd       	out	0x20, r18	; 32
		break;
 144:	13 c0       	rjmp	.+38     	; 0x16c <UART_Initialize_WithoutInterrupt+0xa8>
		case Bits_8:
		UCSRB &=~ (1<<UCSZ2);
 146:	2a b1       	in	r18, 0x0a	; 10
 148:	2b 7f       	andi	r18, 0xFB	; 251
 14a:	2a b9       	out	0x0a, r18	; 10
		UCSRC |= (1<<UCSZ1);
 14c:	20 b5       	in	r18, 0x20	; 32
 14e:	24 60       	ori	r18, 0x04	; 4
 150:	20 bd       	out	0x20, r18	; 32
		UCSRC |= (1<<UCSZ0);
 152:	20 b5       	in	r18, 0x20	; 32
 154:	22 60       	ori	r18, 0x02	; 2
 156:	20 bd       	out	0x20, r18	; 32
		break;
 158:	09 c0       	rjmp	.+18     	; 0x16c <UART_Initialize_WithoutInterrupt+0xa8>
		case Bits_9:
		UCSRB |= (1<<UCSZ2);
 15a:	2a b1       	in	r18, 0x0a	; 10
 15c:	24 60       	ori	r18, 0x04	; 4
 15e:	2a b9       	out	0x0a, r18	; 10
		UCSRC |= (1<<UCSZ1);
 160:	20 b5       	in	r18, 0x20	; 32
 162:	24 60       	ori	r18, 0x04	; 4
 164:	20 bd       	out	0x20, r18	; 32
		UCSRC |= (1<<UCSZ0);
 166:	20 b5       	in	r18, 0x20	; 32
 168:	22 60       	ori	r18, 0x02	; 2
 16a:	20 bd       	out	0x20, r18	; 32
		break;
	}
	switch(parity)
 16c:	41 30       	cpi	r20, 0x01	; 1
 16e:	59 f0       	breq	.+22     	; 0x186 <UART_Initialize_WithoutInterrupt+0xc2>
 170:	18 f0       	brcs	.+6      	; 0x178 <UART_Initialize_WithoutInterrupt+0xb4>
 172:	42 30       	cpi	r20, 0x02	; 2
 174:	79 f0       	breq	.+30     	; 0x194 <UART_Initialize_WithoutInterrupt+0xd0>
 176:	14 c0       	rjmp	.+40     	; 0x1a0 <UART_Initialize_WithoutInterrupt+0xdc>
	{
		case Disable:
		UCSRC &=~ (1<<UPM1);
 178:	20 b5       	in	r18, 0x20	; 32
 17a:	2f 7d       	andi	r18, 0xDF	; 223
 17c:	20 bd       	out	0x20, r18	; 32
		UCSRC &=~ (1<<UPM0);
 17e:	20 b5       	in	r18, 0x20	; 32
 180:	2f 7e       	andi	r18, 0xEF	; 239
 182:	20 bd       	out	0x20, r18	; 32
		break;
 184:	0d c0       	rjmp	.+26     	; 0x1a0 <UART_Initialize_WithoutInterrupt+0xdc>
		case Even:
		UCSRC |= (1<<UPM1);
 186:	20 b5       	in	r18, 0x20	; 32
 188:	20 62       	ori	r18, 0x20	; 32
 18a:	20 bd       	out	0x20, r18	; 32
		UCSRC &=~ (1<<UPM0);
 18c:	20 b5       	in	r18, 0x20	; 32
 18e:	2f 7e       	andi	r18, 0xEF	; 239
 190:	20 bd       	out	0x20, r18	; 32
		break;
 192:	06 c0       	rjmp	.+12     	; 0x1a0 <UART_Initialize_WithoutInterrupt+0xdc>
		case Odd:
		UCSRC |= (1<<UPM1);
 194:	20 b5       	in	r18, 0x20	; 32
 196:	20 62       	ori	r18, 0x20	; 32
 198:	20 bd       	out	0x20, r18	; 32
		UCSRC |= (1<<UPM0);
 19a:	20 b5       	in	r18, 0x20	; 32
 19c:	20 61       	ori	r18, 0x10	; 16
 19e:	20 bd       	out	0x20, r18	; 32
		break;
	}
	switch(stop)
 1a0:	00 23       	and	r16, r16
 1a2:	19 f0       	breq	.+6      	; 0x1aa <UART_Initialize_WithoutInterrupt+0xe6>
 1a4:	01 30       	cpi	r16, 0x01	; 1
 1a6:	29 f0       	breq	.+10     	; 0x1b2 <UART_Initialize_WithoutInterrupt+0xee>
 1a8:	07 c0       	rjmp	.+14     	; 0x1b8 <UART_Initialize_WithoutInterrupt+0xf4>
	{
		case Bit_1:
		UCSRC &=~ (1<<USBS);
 1aa:	20 b5       	in	r18, 0x20	; 32
 1ac:	27 7f       	andi	r18, 0xF7	; 247
 1ae:	20 bd       	out	0x20, r18	; 32
		break;
 1b0:	03 c0       	rjmp	.+6      	; 0x1b8 <UART_Initialize_WithoutInterrupt+0xf4>
		case Bit_2:
		UCSRC |= (1<<USBS);
 1b2:	20 b5       	in	r18, 0x20	; 32
 1b4:	28 60       	ori	r18, 0x08	; 8
 1b6:	20 bd       	out	0x20, r18	; 32
		break;
	}
	//Calculate baudrate
	UBRR_Val = (((FREQ) / (16 * baudrate)) - 1);
 1b8:	9c 01       	movw	r18, r24
 1ba:	22 95       	swap	r18
 1bc:	32 95       	swap	r19
 1be:	30 7f       	andi	r19, 0xF0	; 240
 1c0:	32 27       	eor	r19, r18
 1c2:	20 7f       	andi	r18, 0xF0	; 240
 1c4:	32 27       	eor	r19, r18
 1c6:	40 e0       	ldi	r20, 0x00	; 0
 1c8:	50 e0       	ldi	r21, 0x00	; 0
 1ca:	60 e0       	ldi	r22, 0x00	; 0
 1cc:	71 e7       	ldi	r23, 0x71	; 113
 1ce:	82 e0       	ldi	r24, 0x02	; 2
 1d0:	90 e0       	ldi	r25, 0x00	; 0
 1d2:	0e 94 61 05 	call	0xac2	; 0xac2 <__divmodsi4>
 1d6:	21 50       	subi	r18, 0x01	; 1
 1d8:	31 09       	sbc	r19, r1
	UBRRL = UBRR_Val;
 1da:	29 b9       	out	0x09, r18	; 9
	UBRRH = UBRR_Val >> 8;
 1dc:	30 bd       	out	0x20, r19	; 32
	return UART_OK;

}
 1de:	81 e0       	ldi	r24, 0x01	; 1
 1e0:	0f 91       	pop	r16
 1e2:	08 95       	ret

Disassembly of section .text.UART_Transmit_Character:

00000c84 <UART_Transmit_Character>:
uart_status UART_Transmit_Character(uint8_t data)
{
	UDR = data;
 c84:	8c b9       	out	0x0c, r24	; 12
	while (((UCSRA>>TXC)&0x01) != 1);//Wait until flag of transmitting received
 c86:	5e 9b       	sbis	0x0b, 6	; 11
 c88:	fe cf       	rjmp	.-4      	; 0xc86 <UART_Transmit_Character+0x2>
	return UART_OK;
}
 c8a:	81 e0       	ldi	r24, 0x01	; 1
 c8c:	08 95       	ret

Disassembly of section .text.UART_Receive_Character:

00000bb6 <UART_Receive_Character>:

uart_status UART_Receive_Character(uint8_t* data)
{
 bb6:	fc 01       	movw	r30, r24
	uint8_t x=0;
 bb8:	90 e0       	ldi	r25, 0x00	; 0
	while (((UCSRA>>RXC)&0x01) != 1 && x<=250)
 bba:	01 c0       	rjmp	.+2      	; 0xbbe <UART_Receive_Character+0x8>
		x++;//Wait until flag of receiving received
 bbc:	9f 5f       	subi	r25, 0xFF	; 255
}

uart_status UART_Receive_Character(uint8_t* data)
{
	uint8_t x=0;
	while (((UCSRA>>RXC)&0x01) != 1 && x<=250)
 bbe:	5f 99       	sbic	0x0b, 7	; 11
 bc0:	02 c0       	rjmp	.+4      	; 0xbc6 <UART_Receive_Character+0x10>
 bc2:	9b 3f       	cpi	r25, 0xFB	; 251
 bc4:	d8 f3       	brcs	.-10     	; 0xbbc <UART_Receive_Character+0x6>
		x++;//Wait until flag of receiving received
	*data = UDR;
 bc6:	8c b1       	in	r24, 0x0c	; 12
 bc8:	80 83       	st	Z, r24
	return UART_OK;
}
 bca:	81 e0       	ldi	r24, 0x01	; 1
 bcc:	08 95       	ret

Disassembly of section .text.UART_Transmit_Word:

00000b80 <UART_Transmit_Word>:

uart_status UART_Transmit_Word(uint16_t data){
 b80:	cf 93       	push	r28
 b82:	df 93       	push	r29
 b84:	d8 2f       	mov	r29, r24
	uint8_t high_byte = (data >> 8) & 0xFF;
	uint8_t low_byte = data & 0xFF;
	uart_status s=UART_Transmit_Character(high_byte);
 b86:	89 2f       	mov	r24, r25
 b88:	0e 94 42 06 	call	0xc84	; 0xc84 <UART_Transmit_Character>
 b8c:	c8 2f       	mov	r28, r24
	s|= UART_Transmit_Character(low_byte);
 b8e:	8d 2f       	mov	r24, r29
 b90:	0e 94 42 06 	call	0xc84	; 0xc84 <UART_Transmit_Character>
	return s;

}
 b94:	8c 2b       	or	r24, r28
 b96:	df 91       	pop	r29
 b98:	cf 91       	pop	r28
 b9a:	08 95       	ret

Disassembly of section .text:

00000c8e <__cmpsf2>:
 c8e:	0e 94 8f 04 	call	0x91e	; 0x91e <__fp_cmp>
 c92:	08 f4       	brcc	.+2      	; 0xc96 <__cmpsf2+0x8>
 c94:	81 e0       	ldi	r24, 0x01	; 1
 c96:	08 95       	ret

Disassembly of section .text:

000007ce <__fixunssfsi>:
 7ce:	0e 94 bb 04 	call	0x976	; 0x976 <__fp_splitA>
 7d2:	88 f0       	brcs	.+34     	; 0x7f6 <__fixunssfsi+0x28>
 7d4:	9f 57       	subi	r25, 0x7F	; 127
 7d6:	98 f0       	brcs	.+38     	; 0x7fe <__fixunssfsi+0x30>
 7d8:	b9 2f       	mov	r27, r25
 7da:	99 27       	eor	r25, r25
 7dc:	b7 51       	subi	r27, 0x17	; 23
 7de:	b0 f0       	brcs	.+44     	; 0x80c <__DATA_REGION_LENGTH__+0xc>
 7e0:	e1 f0       	breq	.+56     	; 0x81a <__DATA_REGION_LENGTH__+0x1a>
 7e2:	66 0f       	add	r22, r22
 7e4:	77 1f       	adc	r23, r23
 7e6:	88 1f       	adc	r24, r24
 7e8:	99 1f       	adc	r25, r25
 7ea:	1a f0       	brmi	.+6      	; 0x7f2 <__fixunssfsi+0x24>
 7ec:	ba 95       	dec	r27
 7ee:	c9 f7       	brne	.-14     	; 0x7e2 <__fixunssfsi+0x14>
 7f0:	14 c0       	rjmp	.+40     	; 0x81a <__DATA_REGION_LENGTH__+0x1a>
 7f2:	b1 30       	cpi	r27, 0x01	; 1
 7f4:	91 f0       	breq	.+36     	; 0x81a <__DATA_REGION_LENGTH__+0x1a>
 7f6:	0e 94 15 06 	call	0xc2a	; 0xc2a <__fp_zero>
 7fa:	b1 e0       	ldi	r27, 0x01	; 1
 7fc:	08 95       	ret
 7fe:	0c 94 15 06 	jmp	0xc2a	; 0xc2a <__fp_zero>
 802:	67 2f       	mov	r22, r23
 804:	78 2f       	mov	r23, r24
 806:	88 27       	eor	r24, r24
 808:	b8 5f       	subi	r27, 0xF8	; 248
 80a:	39 f0       	breq	.+14     	; 0x81a <__DATA_REGION_LENGTH__+0x1a>
 80c:	b9 3f       	cpi	r27, 0xF9	; 249
 80e:	cc f3       	brlt	.-14     	; 0x802 <__DATA_REGION_LENGTH__+0x2>
 810:	86 95       	lsr	r24
 812:	77 95       	ror	r23
 814:	67 95       	ror	r22
 816:	b3 95       	inc	r27
 818:	d9 f7       	brne	.-10     	; 0x810 <__DATA_REGION_LENGTH__+0x10>
 81a:	3e f4       	brtc	.+14     	; 0x82a <__DATA_REGION_LENGTH__+0x2a>
 81c:	90 95       	com	r25
 81e:	80 95       	com	r24
 820:	70 95       	com	r23
 822:	61 95       	neg	r22
 824:	7f 4f       	sbci	r23, 0xFF	; 255
 826:	8f 4f       	sbci	r24, 0xFF	; 255
 828:	9f 4f       	sbci	r25, 0xFF	; 255
 82a:	08 95       	ret

Disassembly of section .text:

0000066a <__floatunsisf>:
 66a:	e8 94       	clt
 66c:	09 c0       	rjmp	.+18     	; 0x680 <__floatsisf+0x12>

0000066e <__floatsisf>:
 66e:	97 fb       	bst	r25, 7
 670:	3e f4       	brtc	.+14     	; 0x680 <__floatsisf+0x12>
 672:	90 95       	com	r25
 674:	80 95       	com	r24
 676:	70 95       	com	r23
 678:	61 95       	neg	r22
 67a:	7f 4f       	sbci	r23, 0xFF	; 255
 67c:	8f 4f       	sbci	r24, 0xFF	; 255
 67e:	9f 4f       	sbci	r25, 0xFF	; 255
 680:	99 23       	and	r25, r25
 682:	a9 f0       	breq	.+42     	; 0x6ae <__floatsisf+0x40>
 684:	f9 2f       	mov	r31, r25
 686:	96 e9       	ldi	r25, 0x96	; 150
 688:	bb 27       	eor	r27, r27
 68a:	93 95       	inc	r25
 68c:	f6 95       	lsr	r31
 68e:	87 95       	ror	r24
 690:	77 95       	ror	r23
 692:	67 95       	ror	r22
 694:	b7 95       	ror	r27
 696:	f1 11       	cpse	r31, r1
 698:	f8 cf       	rjmp	.-16     	; 0x68a <__floatsisf+0x1c>
 69a:	fa f4       	brpl	.+62     	; 0x6da <__floatsisf+0x6c>
 69c:	bb 0f       	add	r27, r27
 69e:	11 f4       	brne	.+4      	; 0x6a4 <__floatsisf+0x36>
 6a0:	60 ff       	sbrs	r22, 0
 6a2:	1b c0       	rjmp	.+54     	; 0x6da <__floatsisf+0x6c>
 6a4:	6f 5f       	subi	r22, 0xFF	; 255
 6a6:	7f 4f       	sbci	r23, 0xFF	; 255
 6a8:	8f 4f       	sbci	r24, 0xFF	; 255
 6aa:	9f 4f       	sbci	r25, 0xFF	; 255
 6ac:	16 c0       	rjmp	.+44     	; 0x6da <__floatsisf+0x6c>
 6ae:	88 23       	and	r24, r24
 6b0:	11 f0       	breq	.+4      	; 0x6b6 <__floatsisf+0x48>
 6b2:	96 e9       	ldi	r25, 0x96	; 150
 6b4:	11 c0       	rjmp	.+34     	; 0x6d8 <__floatsisf+0x6a>
 6b6:	77 23       	and	r23, r23
 6b8:	21 f0       	breq	.+8      	; 0x6c2 <__floatsisf+0x54>
 6ba:	9e e8       	ldi	r25, 0x8E	; 142
 6bc:	87 2f       	mov	r24, r23
 6be:	76 2f       	mov	r23, r22
 6c0:	05 c0       	rjmp	.+10     	; 0x6cc <__floatsisf+0x5e>
 6c2:	66 23       	and	r22, r22
 6c4:	71 f0       	breq	.+28     	; 0x6e2 <__floatsisf+0x74>
 6c6:	96 e8       	ldi	r25, 0x86	; 134
 6c8:	86 2f       	mov	r24, r22
 6ca:	70 e0       	ldi	r23, 0x00	; 0
 6cc:	60 e0       	ldi	r22, 0x00	; 0
 6ce:	2a f0       	brmi	.+10     	; 0x6da <__floatsisf+0x6c>
 6d0:	9a 95       	dec	r25
 6d2:	66 0f       	add	r22, r22
 6d4:	77 1f       	adc	r23, r23
 6d6:	88 1f       	adc	r24, r24
 6d8:	da f7       	brpl	.-10     	; 0x6d0 <__floatsisf+0x62>
 6da:	88 0f       	add	r24, r24
 6dc:	96 95       	lsr	r25
 6de:	87 95       	ror	r24
 6e0:	97 f9       	bld	r25, 7
 6e2:	08 95       	ret

Disassembly of section .text:

0000091e <__fp_cmp>:
 91e:	99 0f       	add	r25, r25
 920:	00 08       	sbc	r0, r0
 922:	55 0f       	add	r21, r21
 924:	aa 0b       	sbc	r26, r26
 926:	e0 e8       	ldi	r30, 0x80	; 128
 928:	fe ef       	ldi	r31, 0xFE	; 254
 92a:	16 16       	cp	r1, r22
 92c:	17 06       	cpc	r1, r23
 92e:	e8 07       	cpc	r30, r24
 930:	f9 07       	cpc	r31, r25
 932:	c0 f0       	brcs	.+48     	; 0x964 <__fp_cmp+0x46>
 934:	12 16       	cp	r1, r18
 936:	13 06       	cpc	r1, r19
 938:	e4 07       	cpc	r30, r20
 93a:	f5 07       	cpc	r31, r21
 93c:	98 f0       	brcs	.+38     	; 0x964 <__fp_cmp+0x46>
 93e:	62 1b       	sub	r22, r18
 940:	73 0b       	sbc	r23, r19
 942:	84 0b       	sbc	r24, r20
 944:	95 0b       	sbc	r25, r21
 946:	39 f4       	brne	.+14     	; 0x956 <__fp_cmp+0x38>
 948:	0a 26       	eor	r0, r26
 94a:	61 f0       	breq	.+24     	; 0x964 <__fp_cmp+0x46>
 94c:	23 2b       	or	r18, r19
 94e:	24 2b       	or	r18, r20
 950:	25 2b       	or	r18, r21
 952:	21 f4       	brne	.+8      	; 0x95c <__fp_cmp+0x3e>
 954:	08 95       	ret
 956:	0a 26       	eor	r0, r26
 958:	09 f4       	brne	.+2      	; 0x95c <__fp_cmp+0x3e>
 95a:	a1 40       	sbci	r26, 0x01	; 1
 95c:	a6 95       	lsr	r26
 95e:	8f ef       	ldi	r24, 0xFF	; 255
 960:	81 1d       	adc	r24, r1
 962:	81 1d       	adc	r24, r1
 964:	08 95       	ret

Disassembly of section .text:

00000966 <__fp_split3>:
 966:	57 fd       	sbrc	r21, 7
 968:	90 58       	subi	r25, 0x80	; 128
 96a:	44 0f       	add	r20, r20
 96c:	55 1f       	adc	r21, r21
 96e:	59 f0       	breq	.+22     	; 0x986 <__fp_splitA+0x10>
 970:	5f 3f       	cpi	r21, 0xFF	; 255
 972:	71 f0       	breq	.+28     	; 0x990 <__fp_splitA+0x1a>
 974:	47 95       	ror	r20

00000976 <__fp_splitA>:
 976:	88 0f       	add	r24, r24
 978:	97 fb       	bst	r25, 7
 97a:	99 1f       	adc	r25, r25
 97c:	61 f0       	breq	.+24     	; 0x996 <__fp_splitA+0x20>
 97e:	9f 3f       	cpi	r25, 0xFF	; 255
 980:	79 f0       	breq	.+30     	; 0x9a0 <__fp_splitA+0x2a>
 982:	87 95       	ror	r24
 984:	08 95       	ret
 986:	12 16       	cp	r1, r18
 988:	13 06       	cpc	r1, r19
 98a:	14 06       	cpc	r1, r20
 98c:	55 1f       	adc	r21, r21
 98e:	f2 cf       	rjmp	.-28     	; 0x974 <__fp_split3+0xe>
 990:	46 95       	lsr	r20
 992:	f1 df       	rcall	.-30     	; 0x976 <__fp_splitA>
 994:	08 c0       	rjmp	.+16     	; 0x9a6 <__fp_splitA+0x30>
 996:	16 16       	cp	r1, r22
 998:	17 06       	cpc	r1, r23
 99a:	18 06       	cpc	r1, r24
 99c:	99 1f       	adc	r25, r25
 99e:	f1 cf       	rjmp	.-30     	; 0x982 <__fp_splitA+0xc>
 9a0:	86 95       	lsr	r24
 9a2:	71 05       	cpc	r23, r1
 9a4:	61 05       	cpc	r22, r1
 9a6:	08 94       	sec
 9a8:	08 95       	ret

Disassembly of section .text:

00000c2a <__fp_zero>:
 c2a:	e8 94       	clt

00000c2c <__fp_szero>:
 c2c:	bb 27       	eor	r27, r27
 c2e:	66 27       	eor	r22, r22
 c30:	77 27       	eor	r23, r23
 c32:	cb 01       	movw	r24, r22
 c34:	97 f9       	bld	r25, 7
 c36:	08 95       	ret

Disassembly of section .text:

00000c98 <__gesf2>:
 c98:	0e 94 8f 04 	call	0x91e	; 0x91e <__fp_cmp>
 c9c:	08 f4       	brcc	.+2      	; 0xca0 <__gesf2+0x8>
 c9e:	8f ef       	ldi	r24, 0xFF	; 255
 ca0:	08 95       	ret

Disassembly of section .text:

00000ca2 <__mulsf3>:
 ca2:	0e 94 d4 01 	call	0x3a8	; 0x3a8 <__mulsf3x>
 ca6:	0c 94 9e 05 	jmp	0xb3c	; 0xb3c <__fp_round>

Disassembly of section .text:

000003a8 <__mulsf3x>:
 3a8:	0f c0       	rjmp	.+30     	; 0x3c8 <__mulsf3x+0x20>
 3aa:	0e 94 1c 06 	call	0xc38	; 0xc38 <__fp_pscA>
 3ae:	38 f0       	brcs	.+14     	; 0x3be <__mulsf3x+0x16>
 3b0:	0e 94 23 06 	call	0xc46	; 0xc46 <__fp_pscB>
 3b4:	20 f0       	brcs	.+8      	; 0x3be <__mulsf3x+0x16>
 3b6:	95 23       	and	r25, r21
 3b8:	11 f0       	breq	.+4      	; 0x3be <__mulsf3x+0x16>
 3ba:	0c 94 36 06 	jmp	0xc6c	; 0xc6c <__fp_inf>
 3be:	0c 94 55 06 	jmp	0xcaa	; 0xcaa <__fp_nan>
 3c2:	11 24       	eor	r1, r1
 3c4:	0c 94 16 06 	jmp	0xc2c	; 0xc2c <__fp_szero>
 3c8:	0e 94 b3 04 	call	0x966	; 0x966 <__fp_split3>
 3cc:	70 f3       	brcs	.-36     	; 0x3aa <__mulsf3x+0x2>

000003ce <__mulsf3_pse>:
 3ce:	95 9f       	mul	r25, r21
 3d0:	c1 f3       	breq	.-16     	; 0x3c2 <__mulsf3x+0x1a>
 3d2:	95 0f       	add	r25, r21
 3d4:	50 e0       	ldi	r21, 0x00	; 0
 3d6:	55 1f       	adc	r21, r21
 3d8:	62 9f       	mul	r22, r18
 3da:	f0 01       	movw	r30, r0
 3dc:	72 9f       	mul	r23, r18
 3de:	bb 27       	eor	r27, r27
 3e0:	f0 0d       	add	r31, r0
 3e2:	b1 1d       	adc	r27, r1
 3e4:	63 9f       	mul	r22, r19
 3e6:	aa 27       	eor	r26, r26
 3e8:	f0 0d       	add	r31, r0
 3ea:	b1 1d       	adc	r27, r1
 3ec:	aa 1f       	adc	r26, r26
 3ee:	64 9f       	mul	r22, r20
 3f0:	66 27       	eor	r22, r22
 3f2:	b0 0d       	add	r27, r0
 3f4:	a1 1d       	adc	r26, r1
 3f6:	66 1f       	adc	r22, r22
 3f8:	82 9f       	mul	r24, r18
 3fa:	22 27       	eor	r18, r18
 3fc:	b0 0d       	add	r27, r0
 3fe:	a1 1d       	adc	r26, r1
 400:	62 1f       	adc	r22, r18
 402:	73 9f       	mul	r23, r19
 404:	b0 0d       	add	r27, r0
 406:	a1 1d       	adc	r26, r1
 408:	62 1f       	adc	r22, r18
 40a:	83 9f       	mul	r24, r19
 40c:	a0 0d       	add	r26, r0
 40e:	61 1d       	adc	r22, r1
 410:	22 1f       	adc	r18, r18
 412:	74 9f       	mul	r23, r20
 414:	33 27       	eor	r19, r19
 416:	a0 0d       	add	r26, r0
 418:	61 1d       	adc	r22, r1
 41a:	23 1f       	adc	r18, r19
 41c:	84 9f       	mul	r24, r20
 41e:	60 0d       	add	r22, r0
 420:	21 1d       	adc	r18, r1
 422:	82 2f       	mov	r24, r18
 424:	76 2f       	mov	r23, r22
 426:	6a 2f       	mov	r22, r26
 428:	11 24       	eor	r1, r1
 42a:	9f 57       	subi	r25, 0x7F	; 127
 42c:	50 40       	sbci	r21, 0x00	; 0
 42e:	9a f0       	brmi	.+38     	; 0x456 <__EEPROM_REGION_LENGTH__+0x56>
 430:	f1 f0       	breq	.+60     	; 0x46e <__EEPROM_REGION_LENGTH__+0x6e>
 432:	88 23       	and	r24, r24
 434:	4a f0       	brmi	.+18     	; 0x448 <__EEPROM_REGION_LENGTH__+0x48>
 436:	ee 0f       	add	r30, r30
 438:	ff 1f       	adc	r31, r31
 43a:	bb 1f       	adc	r27, r27
 43c:	66 1f       	adc	r22, r22
 43e:	77 1f       	adc	r23, r23
 440:	88 1f       	adc	r24, r24
 442:	91 50       	subi	r25, 0x01	; 1
 444:	50 40       	sbci	r21, 0x00	; 0
 446:	a9 f7       	brne	.-22     	; 0x432 <__EEPROM_REGION_LENGTH__+0x32>
 448:	9e 3f       	cpi	r25, 0xFE	; 254
 44a:	51 05       	cpc	r21, r1
 44c:	80 f0       	brcs	.+32     	; 0x46e <__EEPROM_REGION_LENGTH__+0x6e>
 44e:	0c 94 36 06 	jmp	0xc6c	; 0xc6c <__fp_inf>
 452:	0c 94 16 06 	jmp	0xc2c	; 0xc2c <__fp_szero>
 456:	5f 3f       	cpi	r21, 0xFF	; 255
 458:	e4 f3       	brlt	.-8      	; 0x452 <__EEPROM_REGION_LENGTH__+0x52>
 45a:	98 3e       	cpi	r25, 0xE8	; 232
 45c:	d4 f3       	brlt	.-12     	; 0x452 <__EEPROM_REGION_LENGTH__+0x52>
 45e:	86 95       	lsr	r24
 460:	77 95       	ror	r23
 462:	67 95       	ror	r22
 464:	b7 95       	ror	r27
 466:	f7 95       	ror	r31
 468:	e7 95       	ror	r30
 46a:	9f 5f       	subi	r25, 0xFF	; 255
 46c:	c1 f7       	brne	.-16     	; 0x45e <__EEPROM_REGION_LENGTH__+0x5e>
 46e:	fe 2b       	or	r31, r30
 470:	88 0f       	add	r24, r24
 472:	91 1d       	adc	r25, r1
 474:	96 95       	lsr	r25
 476:	87 95       	ror	r24
 478:	97 f9       	bld	r25, 7
 47a:	08 95       	ret

Disassembly of section .text:

00000c6c <__fp_inf>:
 c6c:	97 f9       	bld	r25, 7
 c6e:	9f 67       	ori	r25, 0x7F	; 127
 c70:	80 e8       	ldi	r24, 0x80	; 128
 c72:	70 e0       	ldi	r23, 0x00	; 0
 c74:	60 e0       	ldi	r22, 0x00	; 0
 c76:	08 95       	ret

Disassembly of section .text:

00000caa <__fp_nan>:
 caa:	9f ef       	ldi	r25, 0xFF	; 255
 cac:	80 ec       	ldi	r24, 0xC0	; 192
 cae:	08 95       	ret

Disassembly of section .text:

00000c38 <__fp_pscA>:
 c38:	00 24       	eor	r0, r0
 c3a:	0a 94       	dec	r0
 c3c:	16 16       	cp	r1, r22
 c3e:	17 06       	cpc	r1, r23
 c40:	18 06       	cpc	r1, r24
 c42:	09 06       	cpc	r0, r25
 c44:	08 95       	ret

Disassembly of section .text:

00000c46 <__fp_pscB>:
 c46:	00 24       	eor	r0, r0
 c48:	0a 94       	dec	r0
 c4a:	12 16       	cp	r1, r18
 c4c:	13 06       	cpc	r1, r19
 c4e:	14 06       	cpc	r1, r20
 c50:	05 06       	cpc	r0, r21
 c52:	08 95       	ret

Disassembly of section .text:

00000b3c <__fp_round>:
 b3c:	09 2e       	mov	r0, r25
 b3e:	03 94       	inc	r0
 b40:	00 0c       	add	r0, r0
 b42:	11 f4       	brne	.+4      	; 0xb48 <__fp_round+0xc>
 b44:	88 23       	and	r24, r24
 b46:	52 f0       	brmi	.+20     	; 0xb5c <__fp_round+0x20>
 b48:	bb 0f       	add	r27, r27
 b4a:	40 f4       	brcc	.+16     	; 0xb5c <__fp_round+0x20>
 b4c:	bf 2b       	or	r27, r31
 b4e:	11 f4       	brne	.+4      	; 0xb54 <__fp_round+0x18>
 b50:	60 ff       	sbrs	r22, 0
 b52:	04 c0       	rjmp	.+8      	; 0xb5c <__fp_round+0x20>
 b54:	6f 5f       	subi	r22, 0xFF	; 255
 b56:	7f 4f       	sbci	r23, 0xFF	; 255
 b58:	8f 4f       	sbci	r24, 0xFF	; 255
 b5a:	9f 4f       	sbci	r25, 0xFF	; 255
 b5c:	08 95       	ret

Disassembly of section .text.libgcc.div:

000009aa <__udivmodsi4>:
 9aa:	a1 e2       	ldi	r26, 0x21	; 33
 9ac:	1a 2e       	mov	r1, r26
 9ae:	aa 1b       	sub	r26, r26
 9b0:	bb 1b       	sub	r27, r27
 9b2:	fd 01       	movw	r30, r26
 9b4:	0d c0       	rjmp	.+26     	; 0x9d0 <__udivmodsi4_ep>

000009b6 <__udivmodsi4_loop>:
 9b6:	aa 1f       	adc	r26, r26
 9b8:	bb 1f       	adc	r27, r27
 9ba:	ee 1f       	adc	r30, r30
 9bc:	ff 1f       	adc	r31, r31
 9be:	a2 17       	cp	r26, r18
 9c0:	b3 07       	cpc	r27, r19
 9c2:	e4 07       	cpc	r30, r20
 9c4:	f5 07       	cpc	r31, r21
 9c6:	20 f0       	brcs	.+8      	; 0x9d0 <__udivmodsi4_ep>
 9c8:	a2 1b       	sub	r26, r18
 9ca:	b3 0b       	sbc	r27, r19
 9cc:	e4 0b       	sbc	r30, r20
 9ce:	f5 0b       	sbc	r31, r21

000009d0 <__udivmodsi4_ep>:
 9d0:	66 1f       	adc	r22, r22
 9d2:	77 1f       	adc	r23, r23
 9d4:	88 1f       	adc	r24, r24
 9d6:	99 1f       	adc	r25, r25
 9d8:	1a 94       	dec	r1
 9da:	69 f7       	brne	.-38     	; 0x9b6 <__udivmodsi4_loop>
 9dc:	60 95       	com	r22
 9de:	70 95       	com	r23
 9e0:	80 95       	com	r24
 9e2:	90 95       	com	r25
 9e4:	9b 01       	movw	r18, r22
 9e6:	ac 01       	movw	r20, r24
 9e8:	bd 01       	movw	r22, r26
 9ea:	cf 01       	movw	r24, r30
 9ec:	08 95       	ret

Disassembly of section .text.libgcc.div:

00000ac2 <__divmodsi4>:
 ac2:	05 2e       	mov	r0, r21
 ac4:	97 fb       	bst	r25, 7
 ac6:	1e f4       	brtc	.+6      	; 0xace <__divmodsi4+0xc>
 ac8:	00 94       	com	r0
 aca:	0e 94 06 06 	call	0xc0c	; 0xc0c <__negsi2>
 ace:	57 fd       	sbrc	r21, 7
 ad0:	07 d0       	rcall	.+14     	; 0xae0 <__divmodsi4_neg2>
 ad2:	0e 94 d5 04 	call	0x9aa	; 0x9aa <__udivmodsi4>
 ad6:	07 fc       	sbrc	r0, 7
 ad8:	03 d0       	rcall	.+6      	; 0xae0 <__divmodsi4_neg2>
 ada:	4e f4       	brtc	.+18     	; 0xaee <__divmodsi4_exit>
 adc:	0c 94 06 06 	jmp	0xc0c	; 0xc0c <__negsi2>

00000ae0 <__divmodsi4_neg2>:
 ae0:	50 95       	com	r21
 ae2:	40 95       	com	r20
 ae4:	30 95       	com	r19
 ae6:	21 95       	neg	r18
 ae8:	3f 4f       	sbci	r19, 0xFF	; 255
 aea:	4f 4f       	sbci	r20, 0xFF	; 255
 aec:	5f 4f       	sbci	r21, 0xFF	; 255

00000aee <__divmodsi4_exit>:
 aee:	08 95       	ret

Disassembly of section .text.libgcc.div:

00000c0c <__negsi2>:
 c0c:	90 95       	com	r25
 c0e:	80 95       	com	r24
 c10:	70 95       	com	r23
 c12:	61 95       	neg	r22
 c14:	7f 4f       	sbci	r23, 0xFF	; 255
 c16:	8f 4f       	sbci	r24, 0xFF	; 255
 c18:	9f 4f       	sbci	r25, 0xFF	; 255
 c1a:	08 95       	ret

Disassembly of section .text.libgcc:

00000c78 <__tablejump2__>:
 c78:	ee 0f       	add	r30, r30
 c7a:	ff 1f       	adc	r31, r31
 c7c:	05 90       	lpm	r0, Z+
 c7e:	f4 91       	lpm	r31, Z
 c80:	e0 2d       	mov	r30, r0
 c82:	09 94       	ijmp

Disassembly of section .text.__dummy_fini:

00000cb8 <_fini>:
 cb8:	08 95       	ret

Disassembly of section .text.__dummy_funcs_on_exit:

00000cba <__funcs_on_exit>:
 cba:	08 95       	ret

Disassembly of section .text.__dummy_simulator_exit:

00000cbc <__simulator_exit>:
 cbc:	08 95       	ret

Disassembly of section .text.exit:

00000be4 <exit>:
 be4:	ec 01       	movw	r28, r24
 be6:	0e 94 5d 06 	call	0xcba	; 0xcba <__funcs_on_exit>
 bea:	0e 94 5c 06 	call	0xcb8	; 0xcb8 <_fini>
 bee:	ce 01       	movw	r24, r28
 bf0:	0e 94 5e 06 	call	0xcbc	; 0xcbc <__simulator_exit>
 bf4:	ce 01       	movw	r24, r28
 bf6:	0e 94 5a 06 	call	0xcb4	; 0xcb4 <_Exit>

Disassembly of section .text._Exit:

00000cb4 <_Exit>:
 cb4:	0e 94 60 00 	call	0xc0	; 0xc0 <_exit>

Disassembly of section .text.avrlibc:

00000bfa <eeprom_read_byte>:
 bfa:	cb 01       	movw	r24, r22
 bfc:	e1 99       	sbic	0x1c, 1	; 28
 bfe:	fe cf       	rjmp	.-4      	; 0xbfc <eeprom_read_byte+0x2>
 c00:	9f bb       	out	0x1f, r25	; 31
 c02:	8e bb       	out	0x1e, r24	; 30
 c04:	e0 9a       	sbi	0x1c, 0	; 28
 c06:	99 27       	eor	r25, r25
 c08:	8d b3       	in	r24, 0x1d	; 29
 c0a:	08 95       	ret

Disassembly of section .text.avrlibc:

00000b5e <eeprom_update_byte>:
 b5e:	26 2f       	mov	r18, r22

00000b60 <eeprom_update_r18>:
 b60:	e1 99       	sbic	0x1c, 1	; 28
 b62:	fe cf       	rjmp	.-4      	; 0xb60 <eeprom_update_r18>
 b64:	9f bb       	out	0x1f, r25	; 31
 b66:	8e bb       	out	0x1e, r24	; 30
 b68:	e0 9a       	sbi	0x1c, 0	; 28
 b6a:	01 97       	sbiw	r24, 0x01	; 1
 b6c:	0d b2       	in	r0, 0x1d	; 29
 b6e:	02 16       	cp	r0, r18
 b70:	31 f0       	breq	.+12     	; 0xb7e <eeprom_update_r18+0x1e>
 b72:	2d bb       	out	0x1d, r18	; 29
 b74:	0f b6       	in	r0, 0x3f	; 63
 b76:	f8 94       	cli
 b78:	e2 9a       	sbi	0x1c, 2	; 28
 b7a:	e1 9a       	sbi	0x1c, 1	; 28
 b7c:	0f be       	out	0x3f, r0	; 63
 b7e:	08 95       	ret

Disassembly of section .text.avrlibc:

00000b9c <eeprom_write_byte>:
 b9c:	26 2f       	mov	r18, r22

00000b9e <eeprom_write_r18>:
 b9e:	e1 99       	sbic	0x1c, 1	; 28
 ba0:	fe cf       	rjmp	.-4      	; 0xb9e <eeprom_write_r18>
 ba2:	9f bb       	out	0x1f, r25	; 31
 ba4:	8e bb       	out	0x1e, r24	; 30
 ba6:	2d bb       	out	0x1d, r18	; 29
 ba8:	0f b6       	in	r0, 0x3f	; 63
 baa:	f8 94       	cli
 bac:	e2 9a       	sbi	0x1c, 2	; 28
 bae:	e1 9a       	sbi	0x1c, 1	; 28
 bb0:	0f be       	out	0x3f, r0	; 63
 bb2:	01 96       	adiw	r24, 0x01	; 1
 bb4:	08 95       	ret
