{"files":[{"patch":"@@ -55,1 +55,1 @@\n-  assert_different_registers(hdr, obj, disp_hdr, temp, t1);\n+  assert_different_registers(hdr, obj, disp_hdr, temp, t0, t1);\n@@ -121,1 +121,1 @@\n-  assert_different_registers(hdr, obj, disp_hdr, temp, t1);\n+  assert_different_registers(hdr, obj, disp_hdr, temp, t0, t1);\n","filename":"src\/hotspot\/cpu\/riscv\/c1_MacroAssembler_riscv.cpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"},{"patch":"@@ -58,1 +58,1 @@\n-  assert_different_registers(oop, box, tmp, disp_hdr, t0);\n+  assert_different_registers(oop, box, tmp, disp_hdr, flag, tmp3Reg, t0);\n@@ -172,1 +172,1 @@\n-  assert_different_registers(oop, box, tmp, disp_hdr, flag);\n+  assert_different_registers(oop, box, tmp, disp_hdr, flag, t0);\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":2,"deletions":2,"binary":false,"changes":4,"status":"modified"}]}