{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703408946422 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703408946422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 24 16:09:06 2023 " "Processing started: Sun Dec 24 16:09:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703408946422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703408946422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab4 -c lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703408946424 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1703408946686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "D:/hdl/week4th/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703408946718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703408946718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux21_32 " "Found entity 1: Mux21_32" {  } { { "Mux21_32.v" "" { Text "D:/hdl/week4th/Mux21_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703408946719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703408946719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegFile " "Found entity 1: RegFile" {  } { { "RegFile.v" "" { Text "D:/hdl/week4th/RegFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703408946721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703408946721 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(16) " "Verilog HDL warning at sram.v(16): extended using \"x\" or \"z\"" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703408946723 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "sram.v(22) " "Verilog HDL warning at sram.v(22): extended using \"x\" or \"z\"" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1703408946723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sram.v 1 1 " "Found 1 design units, including 1 entities, in source file sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 sram " "Found entity 1: sram" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703408946723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703408946723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_testbench " "Found entity 1: ALU_testbench" {  } { { "ALU_testbench.v" "" { Text "D:/hdl/week4th/ALU_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703408946724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703408946724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_32_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_32_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux21_32_testbench " "Found entity 1: Mux21_32_testbench" {  } { { "Mux21_32_testbench.v" "" { Text "D:/hdl/week4th/Mux21_32_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703408946726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703408946726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 signextend " "Found entity 1: signextend" {  } { { "signextend.v" "" { Text "D:/hdl/week4th/signextend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703408946728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703408946728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "D:/hdl/week4th/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703408946730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703408946730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux21_5 " "Found entity 1: Mux21_5" {  } { { "Mux21_5.v" "" { Text "D:/hdl/week4th/Mux21_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703408946731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703408946731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb.v" "" { Text "D:/hdl/week4th/datapath_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703408946732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703408946732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.v 1 1 " "Found 1 design units, including 1 entities, in source file controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "D:/hdl/week4th/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703408946735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703408946735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file aluctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUCtrl " "Found entity 1: ALUCtrl" {  } { { "ALUCtrl.v" "" { Text "D:/hdl/week4th/ALUCtrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703408946736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703408946736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "D:/hdl/week4th/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703408946737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703408946737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file processor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor_tb " "Found entity 1: processor_tb" {  } { { "processor_tb.v" "" { Text "D:/hdl/week4th/processor_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703408946739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703408946739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file controller_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 controller_tb " "Found entity 1: controller_tb" {  } { { "controller_tb.v" "" { Text "D:/hdl/week4th/controller_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703408946740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703408946740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aluctrl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file aluctrl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUCtrl_tb " "Found entity 1: ALUCtrl_tb" {  } { { "ALUCtrl_tb.v" "" { Text "D:/hdl/week4th/ALUCtrl_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703408946741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703408946741 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "processor " "Elaborating entity \"processor\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1703408946789 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "isZero processor.v(4) " "Output port \"isZero\" at processor.v(4) has no driver" {  } { { "processor.v" "" { Text "D:/hdl/week4th/processor.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1703408946790 "|processor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:Ctrl " "Elaborating entity \"controller\" for hierarchy \"controller:Ctrl\"" {  } { { "processor.v" "Ctrl" { Text "D:/hdl/week4th/processor.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408946792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALUCtrl ALUCtrl:ALUC " "Elaborating entity \"ALUCtrl\" for hierarchy \"ALUCtrl:ALUC\"" {  } { { "processor.v" "ALUC" { Text "D:/hdl/week4th/processor.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408946794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Dtph " "Elaborating entity \"datapath\" for hierarchy \"datapath:Dtph\"" {  } { { "processor.v" "Dtph" { Text "D:/hdl/week4th/processor.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408946795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21_5 datapath:Dtph\|Mux21_5:Mux1 " "Elaborating entity \"Mux21_5\" for hierarchy \"datapath:Dtph\|Mux21_5:Mux1\"" {  } { { "datapath.v" "Mux1" { Text "D:/hdl/week4th/datapath.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408946797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegFile datapath:Dtph\|RegFile:RegisterFile " "Elaborating entity \"RegFile\" for hierarchy \"datapath:Dtph\|RegFile:RegisterFile\"" {  } { { "datapath.v" "RegisterFile" { Text "D:/hdl/week4th/datapath.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408946798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signextend datapath:Dtph\|signextend:SignExtend " "Elaborating entity \"signextend\" for hierarchy \"datapath:Dtph\|signextend:SignExtend\"" {  } { { "datapath.v" "SignExtend" { Text "D:/hdl/week4th/datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408946800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21_32 datapath:Dtph\|Mux21_32:Mux2 " "Elaborating entity \"Mux21_32\" for hierarchy \"datapath:Dtph\|Mux21_32:Mux2\"" {  } { { "datapath.v" "Mux2" { Text "D:/hdl/week4th/datapath.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408946802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:Dtph\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"datapath:Dtph\|ALU:ALU\"" {  } { { "datapath.v" "ALU" { Text "D:/hdl/week4th/datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408946804 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "overflow ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"overflow\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "D:/hdl/week4th/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1703408946805 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow ALU.v(9) " "Inferred latch for \"overflow\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "D:/hdl/week4th/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1703408946805 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sram datapath:Dtph\|sram:DataMemory " "Elaborating entity \"sram\" for hierarchy \"datapath:Dtph\|sram:DataMemory\"" {  } { { "datapath.v" "DataMemory" { Text "D:/hdl/week4th/datapath.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408946806 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[3\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[3\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[2\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[2\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[1\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[1\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[0\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[0\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[4\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[4\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[5\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[5\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[6\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[6\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[7\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[7\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[8\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[8\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[9\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[9\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[10\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[10\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[11\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[11\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[12\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[12\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[13\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[13\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[14\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[14\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[15\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[15\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[16\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[16\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[17\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[17\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[18\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[18\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[19\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[19\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[20\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[20\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[21\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[21\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[22\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[22\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[23\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[23\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[24\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[24\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[25\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[25\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[26\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[26\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[27\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[27\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[28\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[28\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[29\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[29\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[30\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[30\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:Dtph\|sram:DataMemory\|rd\[31\] " "Converted tri-state buffer \"datapath:Dtph\|sram:DataMemory\|rd\[31\]\" feeding internal logic into a wire" {  } { { "sram.v" "" { Text "D:/hdl/week4th/sram.v" 11 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1703408946895 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1703408946895 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "datapath:Dtph\|RegFile:RegisterFile\|register_file_rtl_0 " "Inferred RAM node \"datapath:Dtph\|RegFile:RegisterFile\|register_file_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1703408946933 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "datapath:Dtph\|RegFile:RegisterFile\|register_file_rtl_1 " "Inferred RAM node \"datapath:Dtph\|RegFile:RegisterFile\|register_file_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1703408946934 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:Dtph\|RegFile:RegisterFile\|register_file_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:Dtph\|RegFile:RegisterFile\|register_file_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab4.ram0_RegFile_be88a862.hdl.mif " "Parameter INIT_FILE set to db/lab4.ram0_RegFile_be88a862.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:Dtph\|RegFile:RegisterFile\|register_file_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"datapath:Dtph\|RegFile:RegisterFile\|register_file_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab4.ram0_RegFile_be88a862.hdl.mif " "Parameter INIT_FILE set to db/lab4.ram0_RegFile_be88a862.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "datapath:Dtph\|sram:DataMemory\|sram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"datapath:Dtph\|sram:DataMemory\|sram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 33 " "Parameter NUMWORDS_A set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 33 " "Parameter NUMWORDS_B set to 33" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/lab4.ram0_sram_3a446f.hdl.mif " "Parameter INIT_FILE set to db/lab4.ram0_sram_3a446f.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1703408947018 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1703408947018 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1703408947018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:Dtph\|RegFile:RegisterFile\|altsyncram:register_file_rtl_0 " "Elaborated megafunction instantiation \"datapath:Dtph\|RegFile:RegisterFile\|altsyncram:register_file_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703408947057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:Dtph\|RegFile:RegisterFile\|altsyncram:register_file_rtl_0 " "Instantiated megafunction \"datapath:Dtph\|RegFile:RegisterFile\|altsyncram:register_file_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab4.ram0_RegFile_be88a862.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab4.ram0_RegFile_be88a862.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947057 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1703408947057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ifg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ifg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ifg1 " "Found entity 1: altsyncram_ifg1" {  } { { "db/altsyncram_ifg1.tdf" "" { Text "D:/hdl/week4th/db/altsyncram_ifg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703408947120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703408947120 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "datapath:Dtph\|sram:DataMemory\|altsyncram:sram_rtl_0 " "Elaborated megafunction instantiation \"datapath:Dtph\|sram:DataMemory\|altsyncram:sram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703408947136 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "datapath:Dtph\|sram:DataMemory\|altsyncram:sram_rtl_0 " "Instantiated megafunction \"datapath:Dtph\|sram:DataMemory\|altsyncram:sram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 33 " "Parameter \"NUMWORDS_A\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 33 " "Parameter \"NUMWORDS_B\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/lab4.ram0_sram_3a446f.hdl.mif " "Parameter \"INIT_FILE\" = \"db/lab4.ram0_sram_3a446f.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947136 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703408947136 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1703408947136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3hk1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3hk1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3hk1 " "Found entity 1: altsyncram_3hk1" {  } { { "db/altsyncram_3hk1.tdf" "" { Text "D:/hdl/week4th/db/altsyncram_3hk1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703408947201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703408947201 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1703408947376 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "isZero GND " "Pin \"isZero\" is stuck at GND" {  } { { "processor.v" "" { Text "D:/hdl/week4th/processor.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1703408947497 "|processor|isZero"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1703408947497 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "32 " "32 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1703408947675 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/hdl/week4th/output_files/lab4.map.smsg " "Generated suppressed messages file D:/hdl/week4th/output_files/lab4.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1703408947731 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1703408947861 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703408947861 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "501 " "Implemented 501 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1703408947915 ""} { "Info" "ICUT_CUT_TM_OPINS" "33 " "Implemented 33 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1703408947915 ""} { "Info" "ICUT_CUT_TM_LCELLS" "338 " "Implemented 338 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1703408947915 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1703408947915 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1703408947915 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4622 " "Peak virtual memory: 4622 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703408947944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 24 16:09:07 2023 " "Processing ended: Sun Dec 24 16:09:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703408947944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703408947944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703408947944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703408947944 ""}
