# vsim -vopt -voptargs="+acc" -coverage -c -do "coverage save -onexit -codeAll ../sim/covdb_integer_file.ucdb; log -r /* ;run -all; quit" msrv32_integer_file_tb -work ../sim -l ../sim/simulation_integer_file.log -wlf ../sim/integer_file/waveform_integer_file.wlf 
# Start time: 03:10:16 on Aug 29,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# //  Questa Sim-64
# //  Version 2022.1_2 linux_x86_64 Apr  2 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.msrv32_integer_file_tb(fast)
# Loading work.msrv32_integer_file(fast)
# coverage save -onexit -codeAll ../sim/covdb_integer_file.ucdb
#  log -r /* 
# run -all
# inputs rd_in = 0, rs_1_addr_in =  0, rs_2_addr_in =  0, wr_en_in = 0, 
#  Outputs rs_1_out =          x, rs_2_out =          x
# inputs rd_in = 0, rs_1_addr_in =  0, rs_2_addr_in =  0, wr_en_in = 0, 
#  Outputs rs_1_out =          0, rs_2_out =          0
# inputs rd_in = 30, rs_1_addr_in =  0, rs_2_addr_in =  0, wr_en_in = 1, 
#  Outputs rs_1_out =          0, rs_2_out =          0
# inputs rd_in = 25, rs_1_addr_in =  0, rs_2_addr_in =  0, wr_en_in = 1, 
#  Outputs rs_1_out =          0, rs_2_out =          0
# inputs rd_in = 25, rs_1_addr_in =  6, rs_2_addr_in =  5, wr_en_in = 0, 
#  Outputs rs_1_out =         25, rs_2_out =         30
# inputs rd_in = 33, rs_1_addr_in =  6, rs_2_addr_in =  5, wr_en_in = 1, 
#  Outputs rs_1_out =         25, rs_2_out =         30
# inputs rd_in = 33, rs_1_addr_in = 10, rs_2_addr_in =  0, wr_en_in = 0, 
#  Outputs rs_1_out =         33, rs_2_out =          0
# ** Note: $finish    : ../tb/msrv32_integer_file_tb.sv(89)
#    Time: 210 ns  Iteration: 0  Instance: /msrv32_integer_file_tb
# Saving coverage database on exit...
# End time: 03:10:16 on Aug 29,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
