{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1618322931735 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "dac 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"dac\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1618322931754 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618322931807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1618322931808 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1618322932034 ""}
{ "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_TOP" "" "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" { { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a0 " "Atom \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a1 " "Atom \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a2 " "Atom \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a3 " "Atom \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a4 " "Atom \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a5 " "Atom \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a6 " "Atom \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a7 " "Atom \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a8 " "Atom \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a9 " "Atom \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a10 " "Atom \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a11 " "Atom \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a12 " "Atom \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a13 " "Atom \"nco_20hz:f20hz\|nco_20hz_st:nco_20hz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_jsd2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_20hz:f20hz|nco_20hz_st:nco_20hz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_jsd2:auto_generated|ram_block1a13"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a0 " "Atom \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a0\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_60e2:auto_generated|ram_block1a0"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a1 " "Atom \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a1\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_60e2:auto_generated|ram_block1a1"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a2 " "Atom \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a2\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_60e2:auto_generated|ram_block1a2"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a3 " "Atom \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a3\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_60e2:auto_generated|ram_block1a3"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a4 " "Atom \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a4\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_60e2:auto_generated|ram_block1a4"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a5 " "Atom \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a5\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_60e2:auto_generated|ram_block1a5"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a6 " "Atom \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a6\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_60e2:auto_generated|ram_block1a6"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a7 " "Atom \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a7\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_60e2:auto_generated|ram_block1a7"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a8 " "Atom \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a8\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_60e2:auto_generated|ram_block1a8"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a9 " "Atom \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a9\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_60e2:auto_generated|ram_block1a9"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a10 " "Atom \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a10\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_60e2:auto_generated|ram_block1a10"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a11 " "Atom \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a11\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_60e2:auto_generated|ram_block1a11"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a12 " "Atom \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a12\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_60e2:auto_generated|ram_block1a12"} { "Info" "IMPP_MPP_RAM_IS_ACTUALLY_ROM_SUB" "nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a13 " "Atom \"nco_35Mhz:f35Mhz\|nco_35Mhz_st:nco_35Mhz_st_inst\|asj_nco_as_m_dp_cen:ux0220\|altsyncram:altsyncram_component\|altsyncram_60e2:auto_generated\|ram_block1a13\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" {  } {  } 0 119043 "Atom \"%1!s!\" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled" 0 0 "Quartus II" 0 -1 1618322932058 "|dac|nco_35Mhz:f35Mhz|nco_35Mhz_st:nco_35Mhz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_60e2:auto_generated|ram_block1a13"}  } {  } 0 119042 "Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled" 0 0 "Fitter" 0 -1 1618322932058 ""}
{ "Info" "IMPP_MPP_ADVANCE_INFO" "5CSEMA5F31C6 " "Compilation Report contains advance information. Specifications for device 5CSEMA5F31C6 are subject to change. Contact Altera for information on availability. No programming file will be generated." {  } {  } 0 119007 "Compilation Report contains advance information. Specifications for device %1!s! are subject to change. Contact Altera for information on availability. No programming file will be generated." 0 0 "Fitter" 0 -1 1618322932080 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1618322932518 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1618322932601 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1618322933369 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1618322933406 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_a_data\[0\] " "Pin chanel_a_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_a_data[0] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 157 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_a_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 561 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_a_data\[1\] " "Pin chanel_a_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_a_data[1] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 157 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_a_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 560 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_a_data\[2\] " "Pin chanel_a_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_a_data[2] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 157 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_a_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 559 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_a_data\[3\] " "Pin chanel_a_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_a_data[3] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 157 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_a_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 558 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_a_data\[4\] " "Pin chanel_a_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_a_data[4] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 157 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_a_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 557 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_a_data\[5\] " "Pin chanel_a_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_a_data[5] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 157 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_a_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 556 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_a_data\[6\] " "Pin chanel_a_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_a_data[6] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 157 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_a_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 555 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_a_data\[7\] " "Pin chanel_a_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_a_data[7] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 157 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_a_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 554 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_a_data\[8\] " "Pin chanel_a_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_a_data[8] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 157 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_a_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 553 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_a_data\[9\] " "Pin chanel_a_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_a_data[9] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 157 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_a_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 552 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_a_data\[10\] " "Pin chanel_a_data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_a_data[10] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 157 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_a_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 551 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_a_data\[11\] " "Pin chanel_a_data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_a_data[11] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 157 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_a_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 550 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_a_data\[12\] " "Pin chanel_a_data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_a_data[12] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 157 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_a_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 549 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_a_data\[13\] " "Pin chanel_a_data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_a_data[13] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 157 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_a_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 548 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_b_data\[0\] " "Pin chanel_b_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_b_data[0] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_b_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 562 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_b_data\[1\] " "Pin chanel_b_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_b_data[1] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_b_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 563 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_b_data\[2\] " "Pin chanel_b_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_b_data[2] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_b_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 564 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_b_data\[3\] " "Pin chanel_b_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_b_data[3] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_b_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 565 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_b_data\[4\] " "Pin chanel_b_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_b_data[4] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_b_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 566 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_b_data\[5\] " "Pin chanel_b_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_b_data[5] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_b_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 567 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_b_data\[6\] " "Pin chanel_b_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_b_data[6] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_b_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 568 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_b_data\[7\] " "Pin chanel_b_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_b_data[7] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_b_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 569 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_b_data\[8\] " "Pin chanel_b_data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_b_data[8] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_b_data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 570 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_b_data\[9\] " "Pin chanel_b_data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_b_data[9] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_b_data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 571 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_b_data\[10\] " "Pin chanel_b_data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_b_data[10] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_b_data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 572 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_b_data\[11\] " "Pin chanel_b_data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_b_data[11] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_b_data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 573 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_b_data\[12\] " "Pin chanel_b_data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_b_data[12] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_b_data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 574 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "chanel_b_data\[13\] " "Pin chanel_b_data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { chanel_b_data[13] } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 12 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { chanel_b_data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 575 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_mode " "Pin dac_mode not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dac_mode } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 14 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_mode } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 576 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_wrt_a " "Pin dac_wrt_a not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dac_wrt_a } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 16 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_wrt_a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 577 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_wrt_b " "Pin dac_wrt_b not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dac_wrt_b } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 17 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_wrt_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 578 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_clk_a " "Pin dac_clk_a not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dac_clk_a } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 19 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_clk_a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 580 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dac_clk_b " "Pin dac_clk_b not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { dac_clk_b } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 20 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dac_clk_b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 581 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { clk } } } { "top.vhd" "" { Text "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/top.vhd" 9 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 0 { 0 ""} 0 579 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1618322934132 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1618322934132 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1618322955669 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 503 global CLKCTRL_G4 " "pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 503 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1618322956674 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 45 global CLKCTRL_G7 " "clk~inputCLKENA0 with 45 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1618322956674 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1618322956674 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL pll_125:Clock_125\|pll_125_0002:pll_125_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Quartus II" 0 -1 1618322956675 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1618322956675 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:01 " "Fitter periphery placement operations ending: elapsed time is 00:00:01" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618322956846 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "dac.sdc " "Synopsys Design Constraints File file not found: 'dac.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1618322967216 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1618322967217 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1618322967227 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1618322967229 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618322967236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618322967236 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: Clock_125\|pll_125_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1618322967236 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1618322967236 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1618322967243 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1618322967244 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1618322967245 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1618322967324 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618322967327 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1618322967333 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1618322967336 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1618322967338 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1618322967340 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1618322967467 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "142 DSP block " "Packed 142 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1618322967470 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1618322967470 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:34 " "Fitter preparation operations ending: elapsed time is 00:00:34" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618322967669 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1618322995829 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618322996478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1618322996493 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1618323000613 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618323000614 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1618323002960 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X22_Y23 X32_Y34 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34" {  } { { "loc" "" { Generic "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} 22 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1618323018995 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1618323018995 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:06 " "Fitter routing operations ending: elapsed time is 00:00:06" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618323021587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1618323021601 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1618323021601 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.09 " "Total time spent on timing analysis during the Fitter is 1.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1618323026478 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618323026612 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1618323026613 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618323027830 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1618323027913 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "5CSEMA5F31C6 " "Timing characteristics of device 5CSEMA5F31C6 are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1618323027913 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1618323029059 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:06 " "Fitter post-fit operations ending: elapsed time is 00:00:06" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1618323032700 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/output_files/dac.fit.smsg " "Generated suppressed messages file C:/Users/AnThanh/Desktop/FPGA-Altera-DE1-Board/Dac/output_files/dac.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1618323033479 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5984 " "Peak virtual memory: 5984 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1618323034216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 13 21:10:34 2021 " "Processing ended: Tue Apr 13 21:10:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1618323034216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:44 " "Elapsed time: 00:01:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1618323034216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:35 " "Total CPU time (on all processors): 00:01:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1618323034216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1618323034216 ""}
