`begin_keywords "1800-2017"
`line 1 "../src/merl_azadi-II_azadi-pkg_1.0/src/common/rtl/tlul_pkg.sv" 1
 
 
 

`line 5 "../src/merl_azadi-II_azadi-pkg_1.0/src/common/rtl/tlul_pkg.sv" 0
 

`line 7 "../src/merl_azadi-II_azadi-pkg_1.0/src/common/rtl/tlul_pkg.sv" 0
package tlul_pkg;

`line 9 "../src/merl_azadi-II_azadi-pkg_1.0/src/common/rtl/tlul_pkg.sv" 0
  parameter ArbiterImpl = "PPC";

`line 11 "../src/merl_azadi-II_azadi-pkg_1.0/src/common/rtl/tlul_pkg.sv" 0
  function automatic integer vbits(integer value);
    return (value == 1) ? 1 : $clog2(value);
  endfunction

`line 15 "../src/merl_azadi-II_azadi-pkg_1.0/src/common/rtl/tlul_pkg.sv" 0
  localparam int TL_AW  = 32;
  localparam int TL_DW  = 32;
  localparam int TL_AIW = 8;
  localparam int TL_DIW = 1;
  localparam int TL_DBW = (TL_DW>>3);
  localparam int TL_SZW = $clog2($clog2(TL_DBW)+1);

`line 22 "../src/merl_azadi-II_azadi-pkg_1.0/src/common/rtl/tlul_pkg.sv" 0
   
  typedef enum logic [2:0] {
    PutFullData     = 3'h0,
    PutPartialData  = 3'h1,
    Get             = 3'h4
  } tlul_a_m_op;
  
   
  typedef enum logic [2:0] {
    AccessAck     = 3'h0,
    AccessAckData = 3'h1
  } tlul_d_m_op;

`line 35 "../src/merl_azadi-II_azadi-pkg_1.0/src/common/rtl/tlul_pkg.sv" 0
  typedef struct packed {
    logic                   a_valid;
    tlul_a_m_op             a_opcode;
    logic      [2:0]        a_param;
    logic      [TL_SZW-1:0] a_size;
    logic      [TL_AIW-1:0] a_source;
    logic      [TL_AW-1:0]  a_address;
    logic      [TL_DBW-1:0] a_mask;
    logic      [TL_DW-1:0]  a_data;
    logic                   d_ready;
  } tlul_h2d_t;

`line 47 "../src/merl_azadi-II_azadi-pkg_1.0/src/common/rtl/tlul_pkg.sv" 0
  localparam tlul_h2d_t TL_H2D_DEFAULT = '{
    d_ready:  1'b1,
    a_opcode: tlul_a_m_op'('0),
    default:  '0
  };

`line 53 "../src/merl_azadi-II_azadi-pkg_1.0/src/common/rtl/tlul_pkg.sv" 0
  typedef struct packed {
    logic                   d_valid;
    tlul_d_m_op             d_opcode;
    logic             [2:0] d_param;
    logic      [TL_SZW-1:0] d_size;
    logic      [TL_AIW-1:0] d_source;
    logic      [TL_DIW-1:0] d_sink;
    logic      [TL_DW-1:0]  d_data;
    logic                   d_error;
    logic                   a_ready;
  } tlul_d2h_t;

`line 65 "../src/merl_azadi-II_azadi-pkg_1.0/src/common/rtl/tlul_pkg.sv" 0
  localparam tlul_d2h_t TL_D2H_DEFAULT = '{
    a_ready:  1'b1,
    d_opcode: tlul_d_m_op'('0),
    default:  '0
  };

`line 71 "../src/merl_azadi-II_azadi-pkg_1.0/src/common/rtl/tlul_pkg.sv" 0
endpackage

`line 73 "../src/merl_azadi-II_azadi-pkg_1.0/src/common/rtl/tlul_pkg.sv" 2
